<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Embedded-System-Library (STM32L1xx): Peripheral_Registers_Bits_Definition</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Embedded-System-Library (STM32L1xx)
   &#160;<span id="projectnumber">2.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___peripheral___registers___bits___definition.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Peripheral_Registers_Bits_Definition<div class="ingroups"><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group__stm32l1xx.html">Stm32l1xx</a> &raquo; <a class="el" href="group___exported__constants.html">Exported_constants</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for Peripheral_Registers_Bits_Definition:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___peripheral___registers___bits___definition.jpg" border="0" alt="" usemap="#group______peripheral______registers______bits______definition"/>
<map name="group______peripheral______registers______bits______definition" id="group______peripheral______registers______bits______definition">
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8b7f27694281e4cad956da567e5583b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga8b7f27694281e4cad956da567e5583b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc295c5253743aeb2cda582953b7b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga3dc295c5253743aeb2cda582953b7b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9f07589bb1a4e398781df372389b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gabc9f07589bb1a4e398781df372389b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7340a01ffec051c06e80a037eee58a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga7340a01ffec051c06e80a037eee58a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45eb11ad986d8220cde9fa47a91ed222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga45eb11ad986d8220cde9fa47a91ed222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">ADC_SR_OVR</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8833ced601371447a7628e2728232410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8833ced601371447a7628e2728232410">ADC_SR_ADONS</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga8833ced601371447a7628e2728232410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dfdc63f9c9da0cd3fed797efff2fa20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dfdc63f9c9da0cd3fed797efff2fa20">ADC_SR_RCNR</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga3dfdc63f9c9da0cd3fed797efff2fa20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6c708a799e6e9ecbc267f158ffc1b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b6c708a799e6e9ecbc267f158ffc1b4">ADC_SR_JCNR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga2b6c708a799e6e9ecbc267f158ffc1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr class="separator:gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18725d77c35c173cdb5bdab658d9dace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga18725d77c35c173cdb5bdab658d9dace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd37244d74db7c9a34a4f08b94301ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gafcd37244d74db7c9a34a4f08b94301ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625eebdc95937325cad90a151853f5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga625eebdc95937325cad90a151853f5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb768d4aafbabc114d4650cf962392ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gafb768d4aafbabc114d4650cf962392ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37f3c0d7c72192803d0772e076cf8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaf37f3c0d7c72192803d0772e076cf8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39fee2e812a7ca45998cccf32e90aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaa39fee2e812a7ca45998cccf32e90aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd44f86b189696d5a3780342516de722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gacd44f86b189696d5a3780342516de722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9fc31f19c04033dfa98e982519c451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga5c9fc31f19c04033dfa98e982519c451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6353cb0d564410358b3a086dd0241f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga6353cb0d564410358b3a086dd0241f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd690297fc73fca40d797f4c90800b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gabd690297fc73fca40d797f4c90800b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd06a2840346bf45ff335707db0b6e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gacd06a2840346bf45ff335707db0b6e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa416a291023449ae82e7ef39844075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr class="separator:gaeaa416a291023449ae82e7ef39844075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ff81db7def261f0e84d5dbb6cca1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga59ff81db7def261f0e84d5dbb6cca1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39940d3611126052f4f748934c629ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga39940d3611126052f4f748934c629ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73d5fdf276f5ef3965afdda78ac9e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gab73d5fdf276f5ef3965afdda78ac9e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4fd2bb84d93f32bb0a0ac1ea2270433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4fd2bb84d93f32bb0a0ac1ea2270433">ADC_CR1_PDD</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gae4fd2bb84d93f32bb0a0ac1ea2270433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2476fa628e5eea4039bb8c9e92305b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2476fa628e5eea4039bb8c9e92305b60">ADC_CR1_PDI</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga2476fa628e5eea4039bb8c9e92305b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4886de74bcd3a1e545094089f76fd0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga4886de74bcd3a1e545094089f76fd0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e4a4c233895a2e7b6dd3ca6ca849e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr class="separator:ga71e4a4c233895a2e7b6dd3ca6ca849e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfc432ddbd2140a92d877f6d9dc52417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417">ADC_CR1_RES_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gacfc432ddbd2140a92d877f6d9dc52417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga674904864f540043692a5b5ead9fae10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10">ADC_CR1_RES_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga674904864f540043692a5b5ead9fae10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa892fda7c204bf18a33a059f28be0fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba">ADC_CR1_OVRIE</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaa892fda7c204bf18a33a059f28be0fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b646f092b052d8488d2016f6290f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga89b646f092b052d8488d2016f6290f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8796715fcbed90834aa3d1cc91326a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b8796715fcbed90834aa3d1cc91326a">ADC_CR2_CFG</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga5b8796715fcbed90834aa3d1cc91326a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d08cda9c1473839b560b33ff6fd672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70d08cda9c1473839b560b33ff6fd672">ADC_CR2_DELS</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr class="separator:ga70d08cda9c1473839b560b33ff6fd672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2675f3571f7d741e309256904cac0e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2675f3571f7d741e309256904cac0e2e">ADC_CR2_DELS_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga2675f3571f7d741e309256904cac0e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175b298af75da04802dbf0521e66a01c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga175b298af75da04802dbf0521e66a01c">ADC_CR2_DELS_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga175b298af75da04802dbf0521e66a01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81458a570d3d988d89673b426eebbedd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81458a570d3d988d89673b426eebbedd">ADC_CR2_DELS_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga81458a570d3d988d89673b426eebbedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017309ac4b532bc8c607388f4e2cbbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga017309ac4b532bc8c607388f4e2cbbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9dac2004ab20295e04012060ab24aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaf9dac2004ab20295e04012060ab24aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5950b5a7438a447584f6dd86c343362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaf5950b5a7438a447584f6dd86c343362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70c1f30e2101e2177ce564440203ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaa70c1f30e2101e2177ce564440203ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fa4a240d34ce231d6d0543bac7fd9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga99fa4a240d34ce231d6d0543bac7fd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga571bb97f950181fedbc0d4756482713d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga571bb97f950181fedbc0d4756482713d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34f5dda7a153ffd927c9cd38999f822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gae34f5dda7a153ffd927c9cd38999f822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07330f702208792faca3a563dc4fd9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr class="separator:ga07330f702208792faca3a563dc4fd9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3c99510de210ff3137ff8de328889b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b">ADC_CR2_JEXTEN_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga0b3c99510de210ff3137ff8de328889b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949c70fdf36a32a6afcbf44fec123832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832">ADC_CR2_JEXTEN_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga949c70fdf36a32a6afcbf44fec123832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9410c7fd93f6d0b157ede745ee269d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga9410c7fd93f6d0b157ede745ee269d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6725419743a8d01b4a223609952893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga5a6725419743a8d01b4a223609952893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2322988b5fff19d012d9179d412ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga5c2322988b5fff19d012d9179d412ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387de6160834197888efa43e164c2db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga387de6160834197888efa43e164c2db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574b4d8e90655d0432882d620e629234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga574b4d8e90655d0432882d620e629234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3519da0cc6fbd31444a16244c70232e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6">ADC_CR2_EXTEN_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga3519da0cc6fbd31444a16244c70232e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e37edddbb6ad791bffb350cca23d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d">ADC_CR2_EXTEN_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga17e37edddbb6ad791bffb350cca23d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eae65bad1a6c975e1911eb5ba117468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga5eae65bad1a6c975e1911eb5ba117468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ce8599a79e518e0ec8681f0b894581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94ce8599a79e518e0ec8681f0b894581">ADC_SMPR1_SMP20</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr class="separator:ga94ce8599a79e518e0ec8681f0b894581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5240f091b5816edb81ea5a89708898d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5240f091b5816edb81ea5a89708898d5">ADC_SMPR1_SMP20_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga5240f091b5816edb81ea5a89708898d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e5e657dbe912b9c1bcf8e6a6a8c675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e5e657dbe912b9c1bcf8e6a6a8c675">ADC_SMPR1_SMP20_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga52e5e657dbe912b9c1bcf8e6a6a8c675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d391344f05036ce05074fe649ec774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d391344f05036ce05074fe649ec774">ADC_SMPR1_SMP20_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gac1d391344f05036ce05074fe649ec774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e266f2559667a55159dadee0913c434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e266f2559667a55159dadee0913c434">ADC_SMPR1_SMP21</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr class="separator:ga2e266f2559667a55159dadee0913c434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3536f74ed57c7bbe45a7362e127f6410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3536f74ed57c7bbe45a7362e127f6410">ADC_SMPR1_SMP21_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga3536f74ed57c7bbe45a7362e127f6410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183a993d5c3dfe7a1a8f11c7d15108ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183a993d5c3dfe7a1a8f11c7d15108ae">ADC_SMPR1_SMP21_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga183a993d5c3dfe7a1a8f11c7d15108ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9910f4acb5be82338efb683eaa374ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9910f4acb5be82338efb683eaa374ba">ADC_SMPR1_SMP21_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaf9910f4acb5be82338efb683eaa374ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9748941993ba4e228e7c0e13fb669f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9748941993ba4e228e7c0e13fb669f76">ADC_SMPR1_SMP22</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td></tr>
<tr class="separator:ga9748941993ba4e228e7c0e13fb669f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1595fb13e55eb5496a955e461959fcb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1595fb13e55eb5496a955e461959fcb4">ADC_SMPR1_SMP22_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga1595fb13e55eb5496a955e461959fcb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d62bd8853a3f7e084b12cb0f9816382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d62bd8853a3f7e084b12cb0f9816382">ADC_SMPR1_SMP22_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga4d62bd8853a3f7e084b12cb0f9816382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fabdf5dd6eac1c1b1d1fcfb2ec1d966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fabdf5dd6eac1c1b1d1fcfb2ec1d966">ADC_SMPR1_SMP22_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga9fabdf5dd6eac1c1b1d1fcfb2ec1d966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cfda2168e008fcd7f33117bc8090d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cfda2168e008fcd7f33117bc8090d58">ADC_SMPR1_SMP23</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td></tr>
<tr class="separator:ga5cfda2168e008fcd7f33117bc8090d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f80ec27cf6899fb8707067137344e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f80ec27cf6899fb8707067137344e0a">ADC_SMPR1_SMP23_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga7f80ec27cf6899fb8707067137344e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50c684de50b42c13417b5e34054cf85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad50c684de50b42c13417b5e34054cf85">ADC_SMPR1_SMP23_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gad50c684de50b42c13417b5e34054cf85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6594243a3138309b48a7d9c85e74c1ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6594243a3138309b48a7d9c85e74c1ec">ADC_SMPR1_SMP23_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga6594243a3138309b48a7d9c85e74c1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364d9bf92d314f8c9c2309931205e316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga364d9bf92d314f8c9c2309931205e316">ADC_SMPR1_SMP24</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr class="separator:ga364d9bf92d314f8c9c2309931205e316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9618d9583c2395a00f22ffec1e886d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf9618d9583c2395a00f22ffec1e886d">ADC_SMPR1_SMP24_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gacf9618d9583c2395a00f22ffec1e886d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77cd0cf502d62db128e37b89a2ee1398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77cd0cf502d62db128e37b89a2ee1398">ADC_SMPR1_SMP24_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga77cd0cf502d62db128e37b89a2ee1398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d94d9e926cf45e366616b11d39b96f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66d94d9e926cf45e366616b11d39b96f">ADC_SMPR1_SMP24_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga66d94d9e926cf45e366616b11d39b96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d1ca3fd62aa8b5dda8d64fa27aacea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d1ca3fd62aa8b5dda8d64fa27aacea7">ADC_SMPR1_SMP25</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td></tr>
<tr class="separator:ga9d1ca3fd62aa8b5dda8d64fa27aacea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a08f70b96017a882f77f295eed6230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a08f70b96017a882f77f295eed6230">ADC_SMPR1_SMP25_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaa6a08f70b96017a882f77f295eed6230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd5c87e953dd49b409b021640793216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd5c87e953dd49b409b021640793216">ADC_SMPR1_SMP25_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gadcd5c87e953dd49b409b021640793216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80af133ab4f6347828c8042295370641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80af133ab4f6347828c8042295370641">ADC_SMPR1_SMP25_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga80af133ab4f6347828c8042295370641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1066d0cdec3bb382d7fc504beceeb62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1066d0cdec3bb382d7fc504beceeb62e">ADC_SMPR1_SMP26</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr class="separator:ga1066d0cdec3bb382d7fc504beceeb62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0067b8f615cb3d7408aa4f7988261a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0067b8f615cb3d7408aa4f7988261a8">ADC_SMPR1_SMP26_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaa0067b8f615cb3d7408aa4f7988261a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff5110c382c7f8697667c483f1b5f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ff5110c382c7f8697667c483f1b5f4c">ADC_SMPR1_SMP26_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga8ff5110c382c7f8697667c483f1b5f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fbefecf0c3b7a5e9f362e8c947e48d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fbefecf0c3b7a5e9f362e8c947e48d2">ADC_SMPR1_SMP26_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga0fbefecf0c3b7a5e9f362e8c947e48d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7780c8d76093303f2766d0d596d087a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7780c8d76093303f2766d0d596d087a5">ADC_SMPR1_SMP27</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td></tr>
<tr class="separator:ga7780c8d76093303f2766d0d596d087a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ca4f20b2e74dbd9546097852ea7761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8ca4f20b2e74dbd9546097852ea7761">ADC_SMPR1_SMP27_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gae8ca4f20b2e74dbd9546097852ea7761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d66197e5e8b0fad6e58e029ecb8bc70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d66197e5e8b0fad6e58e029ecb8bc70">ADC_SMPR1_SMP27_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga2d66197e5e8b0fad6e58e029ecb8bc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ff7f459fc9b2e2c7a49cf8caa664d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ff7f459fc9b2e2c7a49cf8caa664d8c">ADC_SMPR1_SMP27_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga9ff7f459fc9b2e2c7a49cf8caa664d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab13dc2eaac7a61c58316bac3f7973c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab13dc2eaac7a61c58316bac3f7973c61">ADC_SMPR1_SMP28</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr class="separator:gab13dc2eaac7a61c58316bac3f7973c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87181a0497cb739030fc732933bd8a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87181a0497cb739030fc732933bd8a38">ADC_SMPR1_SMP28_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga87181a0497cb739030fc732933bd8a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eb34f3521951149531782dba6ef155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86eb34f3521951149531782dba6ef155">ADC_SMPR1_SMP28_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga86eb34f3521951149531782dba6ef155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35b3981d8fd244b956af88ad41cb5d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35b3981d8fd244b956af88ad41cb5d4d">ADC_SMPR1_SMP28_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga35b3981d8fd244b956af88ad41cb5d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7959fa14122001cba894bb2b2356e67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7959fa14122001cba894bb2b2356e67b">ADC_SMPR1_SMP29</a>&#160;&#160;&#160;((uint32_t)0x38000000)</td></tr>
<tr class="separator:ga7959fa14122001cba894bb2b2356e67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a3232b844a062a19c0099ea9c998711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3232b844a062a19c0099ea9c998711">ADC_SMPR1_SMP29_0</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga2a3232b844a062a19c0099ea9c998711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21c16aedf1fd499b2899adf03bbe97f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21c16aedf1fd499b2899adf03bbe97f0">ADC_SMPR1_SMP29_1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga21c16aedf1fd499b2899adf03bbe97f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f376ed513d39f6dd3359ea6c99e9f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f376ed513d39f6dd3359ea6c99e9f36">ADC_SMPR1_SMP29_2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga4f376ed513d39f6dd3359ea6c99e9f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4510ca275d466ec70aea9351b7a2d812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812">ADC_SMPR2_SMP10</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr class="separator:ga4510ca275d466ec70aea9351b7a2d812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa90001b735c95ca06dca6bf700d0173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173">ADC_SMPR2_SMP10_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaaa90001b735c95ca06dca6bf700d0173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05587e25c61d14798d00d8a30bc6c498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498">ADC_SMPR2_SMP10_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga05587e25c61d14798d00d8a30bc6c498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70984308f512e9b7a10011e63ca65c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a">ADC_SMPR2_SMP10_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga70984308f512e9b7a10011e63ca65c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b05a6e02802852a24805db90b978344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344">ADC_SMPR2_SMP11</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr class="separator:ga4b05a6e02802852a24805db90b978344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265fe139ce6dfd47ca4473c4d80ddc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90">ADC_SMPR2_SMP11_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga265fe139ce6dfd47ca4473c4d80ddc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefecb9bb78651cc7b304c36d263548db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db">ADC_SMPR2_SMP11_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaefecb9bb78651cc7b304c36d263548db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988324f5396237f5e76b523722bf1310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310">ADC_SMPR2_SMP11_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga988324f5396237f5e76b523722bf1310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414f0cdd54936a333a38594a0391f257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257">ADC_SMPR2_SMP12</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td></tr>
<tr class="separator:ga414f0cdd54936a333a38594a0391f257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4c718978f3e26a8d84047b04bd47f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9">ADC_SMPR2_SMP12_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gacd4c718978f3e26a8d84047b04bd47f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86495f5aa7af0df7da24d8b5711f1185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185">ADC_SMPR2_SMP12_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga86495f5aa7af0df7da24d8b5711f1185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6355cb0de0cdb69fdd30e659287f6f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f">ADC_SMPR2_SMP12_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga6355cb0de0cdb69fdd30e659287f6f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b518835d8add9dd1c4abf2d66cc60aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa">ADC_SMPR2_SMP13</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td></tr>
<tr class="separator:ga3b518835d8add9dd1c4abf2d66cc60aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e510b90fb498bf5b23ee65bdc53daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf">ADC_SMPR2_SMP13_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gac7e510b90fb498bf5b23ee65bdc53daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38dc5713a9c0fbc671cad145f249353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353">ADC_SMPR2_SMP13_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaf38dc5713a9c0fbc671cad145f249353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a3d0de3e5accfef6b5850887c8612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f">ADC_SMPR2_SMP13_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga56a3d0de3e5accfef6b5850887c8612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80aef43bf273a0b1c1c8c95ea2a05997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997">ADC_SMPR2_SMP14</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr class="separator:ga80aef43bf273a0b1c1c8c95ea2a05997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353f788547b29e390721512e38d76c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91">ADC_SMPR2_SMP14_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga353f788547b29e390721512e38d76c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc05ded1a51181e5ea311a63a188f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50">ADC_SMPR2_SMP14_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaabc05ded1a51181e5ea311a63a188f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b820831ec934100caaddc5afca4d7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc">ADC_SMPR2_SMP14_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga3b820831ec934100caaddc5afca4d7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b0faa04d1e41f0527e6a756c59cdb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3">ADC_SMPR2_SMP15</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td></tr>
<tr class="separator:gab1b0faa04d1e41f0527e6a756c59cdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487ac9b7be501d6d8801ccc524bfe2ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee">ADC_SMPR2_SMP15_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga487ac9b7be501d6d8801ccc524bfe2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbbf3e72ec6d557a5116fa5a54e95249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249">ADC_SMPR2_SMP15_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gadbbf3e72ec6d557a5116fa5a54e95249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ddc4d71510edde082b2dd4c22e5cda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1">ADC_SMPR2_SMP15_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga0ddc4d71510edde082b2dd4c22e5cda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d8954f0fea7b23d0706547b888770e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e">ADC_SMPR2_SMP16</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr class="separator:ga57d8954f0fea7b23d0706547b888770e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e469c8aeddeb27c558976d051e6307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307">ADC_SMPR2_SMP16_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga60e469c8aeddeb27c558976d051e6307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2513f71a928fa3e62ea36f09c5585195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195">ADC_SMPR2_SMP16_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga2513f71a928fa3e62ea36f09c5585195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3edcfd7d8090fec74aa35bbeadf0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1">ADC_SMPR2_SMP16_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga9e3edcfd7d8090fec74aa35bbeadf0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2d39fb0029e1ad687a974e951c3ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf">ADC_SMPR2_SMP17</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td></tr>
<tr class="separator:ga6e2d39fb0029e1ad687a974e951c3ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9448346fb447544652f1a518f0ea645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645">ADC_SMPR2_SMP17_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gad9448346fb447544652f1a518f0ea645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1989f93787121ae0a6cd2257143b723d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d">ADC_SMPR2_SMP17_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga1989f93787121ae0a6cd2257143b723d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bdc1745e62f43cc5959880378f56b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60">ADC_SMPR2_SMP17_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga0bdc1745e62f43cc5959880378f56b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e96250f583a5233b45f03e30b74562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562">ADC_SMPR2_SMP18</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr class="separator:ga34e96250f583a5233b45f03e30b74562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13baec4186c21c810aeb72bfe17f89d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d">ADC_SMPR2_SMP18_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gac13baec4186c21c810aeb72bfe17f89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae385bc553afb94e021ec9ae9f5e12c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11">ADC_SMPR2_SMP18_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gae385bc553afb94e021ec9ae9f5e12c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59c1ccdac1dac3bedcc4a119ed65128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128">ADC_SMPR2_SMP18_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gac59c1ccdac1dac3bedcc4a119ed65128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18dd6093f66a6675977468d4c0abb3ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18dd6093f66a6675977468d4c0abb3ee">ADC_SMPR2_SMP19</a>&#160;&#160;&#160;((uint32_t)0x38000000)</td></tr>
<tr class="separator:ga18dd6093f66a6675977468d4c0abb3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139b18b618432467916564a9154f1c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139b18b618432467916564a9154f1c95">ADC_SMPR2_SMP19_0</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga139b18b618432467916564a9154f1c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1df1aa76a0b39bbda11de92cb5c084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e1df1aa76a0b39bbda11de92cb5c084">ADC_SMPR2_SMP19_1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga9e1df1aa76a0b39bbda11de92cb5c084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac66887b4b40b5d852cb3ca5d782594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac66887b4b40b5d852cb3ca5d782594">ADC_SMPR2_SMP19_2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga1ac66887b4b40b5d852cb3ca5d782594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f3fbb1bb3c2690c536209f4e9d35cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f3fbb1bb3c2690c536209f4e9d35cd">ADC_SMPR3_SMP0</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr class="separator:ga89f3fbb1bb3c2690c536209f4e9d35cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf138bd8fbaf39642716d014799f4c85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf138bd8fbaf39642716d014799f4c85">ADC_SMPR3_SMP0_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gadf138bd8fbaf39642716d014799f4c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3c009d8ba490ce850028b7bff9c5a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3c009d8ba490ce850028b7bff9c5a8f">ADC_SMPR3_SMP0_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gac3c009d8ba490ce850028b7bff9c5a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab186002e7254bf71029ad9486b2f4cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab186002e7254bf71029ad9486b2f4cfd">ADC_SMPR3_SMP0_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gab186002e7254bf71029ad9486b2f4cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadb05029ef87300bd7adba79b4418709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadb05029ef87300bd7adba79b4418709">ADC_SMPR3_SMP1</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr class="separator:gaadb05029ef87300bd7adba79b4418709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad522233d526dcdc7abae016ca296e881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad522233d526dcdc7abae016ca296e881">ADC_SMPR3_SMP1_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gad522233d526dcdc7abae016ca296e881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac97cf2a2b290427fe49d5e17f266389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac97cf2a2b290427fe49d5e17f266389">ADC_SMPR3_SMP1_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaac97cf2a2b290427fe49d5e17f266389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59453a7b9fb32d1d1dd208427da89b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59453a7b9fb32d1d1dd208427da89b7d">ADC_SMPR3_SMP1_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga59453a7b9fb32d1d1dd208427da89b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68566e46093c6a0d23e56d3e8449a42c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68566e46093c6a0d23e56d3e8449a42c">ADC_SMPR3_SMP2</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td></tr>
<tr class="separator:ga68566e46093c6a0d23e56d3e8449a42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8305544b5f923feed87ab73808c1d8ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8305544b5f923feed87ab73808c1d8ed">ADC_SMPR3_SMP2_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga8305544b5f923feed87ab73808c1d8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2836884a8f76bfc0d9c219d07b3bea43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2836884a8f76bfc0d9c219d07b3bea43">ADC_SMPR3_SMP2_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga2836884a8f76bfc0d9c219d07b3bea43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5219a0c61763b1a6651787f43bee17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5219a0c61763b1a6651787f43bee17f">ADC_SMPR3_SMP2_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gac5219a0c61763b1a6651787f43bee17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0caa456e31ced70cbd8e17dcf25ffffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0caa456e31ced70cbd8e17dcf25ffffa">ADC_SMPR3_SMP3</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td></tr>
<tr class="separator:ga0caa456e31ced70cbd8e17dcf25ffffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba55938b11192e66c32ba04687ed6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ba55938b11192e66c32ba04687ed6ea">ADC_SMPR3_SMP3_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga8ba55938b11192e66c32ba04687ed6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef643a09d28868623d268624e55cdc8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef643a09d28868623d268624e55cdc8c">ADC_SMPR3_SMP3_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaef643a09d28868623d268624e55cdc8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f0303bf73d1d8a9d4ffd94ff0dc719b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f0303bf73d1d8a9d4ffd94ff0dc719b">ADC_SMPR3_SMP3_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga8f0303bf73d1d8a9d4ffd94ff0dc719b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f18d43671470a8b5a21d91794e053e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f18d43671470a8b5a21d91794e053e0">ADC_SMPR3_SMP4</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr class="separator:ga6f18d43671470a8b5a21d91794e053e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f94a7ce359e57a86f0001b38289943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f94a7ce359e57a86f0001b38289943">ADC_SMPR3_SMP4_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga91f94a7ce359e57a86f0001b38289943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad87c4bf5e7302fee4b23e93c85b5dc22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad87c4bf5e7302fee4b23e93c85b5dc22">ADC_SMPR3_SMP4_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gad87c4bf5e7302fee4b23e93c85b5dc22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ca1940ade8125104ca66f6c417dd8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ca1940ade8125104ca66f6c417dd8d">ADC_SMPR3_SMP4_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga14ca1940ade8125104ca66f6c417dd8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87961edb13b57cf64d96d667bb3d1420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87961edb13b57cf64d96d667bb3d1420">ADC_SMPR3_SMP5</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td></tr>
<tr class="separator:ga87961edb13b57cf64d96d667bb3d1420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27fca222a840b497362eda26e72706d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf27fca222a840b497362eda26e72706d">ADC_SMPR3_SMP5_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaf27fca222a840b497362eda26e72706d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d3a11f46d1c3c7c2987a4b729da8eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d3a11f46d1c3c7c2987a4b729da8eef">ADC_SMPR3_SMP5_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga1d3a11f46d1c3c7c2987a4b729da8eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3c280eb7f7b42258eb091626cd18fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c280eb7f7b42258eb091626cd18fb7">ADC_SMPR3_SMP5_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaf3c280eb7f7b42258eb091626cd18fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e77be26793acc81f968a5890467dca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e77be26793acc81f968a5890467dca0">ADC_SMPR3_SMP6</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr class="separator:ga7e77be26793acc81f968a5890467dca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8bca378266b165ff1d753e90cf39771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8bca378266b165ff1d753e90cf39771">ADC_SMPR3_SMP6_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gae8bca378266b165ff1d753e90cf39771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c2892eb483aa6ec7faa99d13f87269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88c2892eb483aa6ec7faa99d13f87269">ADC_SMPR3_SMP6_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga88c2892eb483aa6ec7faa99d13f87269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f5d9171cfe128af6a657a6c731ca57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f5d9171cfe128af6a657a6c731ca57">ADC_SMPR3_SMP6_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga00f5d9171cfe128af6a657a6c731ca57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc33bb027ae17013cb1fe129e7a59acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc33bb027ae17013cb1fe129e7a59acb">ADC_SMPR3_SMP7</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td></tr>
<tr class="separator:gabc33bb027ae17013cb1fe129e7a59acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9732feda1426545caa63186f66f7bde9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9732feda1426545caa63186f66f7bde9">ADC_SMPR3_SMP7_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga9732feda1426545caa63186f66f7bde9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga996a0f2451c76cc8d73fcb1677bb2730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga996a0f2451c76cc8d73fcb1677bb2730">ADC_SMPR3_SMP7_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga996a0f2451c76cc8d73fcb1677bb2730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22542385c69b7aae67e810c695d654e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22542385c69b7aae67e810c695d654e4">ADC_SMPR3_SMP7_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga22542385c69b7aae67e810c695d654e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade369aaadff4a6639358fe1736f376ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade369aaadff4a6639358fe1736f376ff">ADC_SMPR3_SMP8</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr class="separator:gade369aaadff4a6639358fe1736f376ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabdc5f7443522e39fe03460988891fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabdc5f7443522e39fe03460988891fe4">ADC_SMPR3_SMP8_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaabdc5f7443522e39fe03460988891fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc7c638a3d0fec122b8be074121c74c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc7c638a3d0fec122b8be074121c74c">ADC_SMPR3_SMP8_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga3fc7c638a3d0fec122b8be074121c74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17d63452413e77731491eb61f9f6d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17d63452413e77731491eb61f9f6d89">ADC_SMPR3_SMP8_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaa17d63452413e77731491eb61f9f6d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494014c2bd8cdbdb8f84a796b4ad3a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga494014c2bd8cdbdb8f84a796b4ad3a73">ADC_SMPR3_SMP9</a>&#160;&#160;&#160;((uint32_t)0x38000000)</td></tr>
<tr class="separator:ga494014c2bd8cdbdb8f84a796b4ad3a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6cef44904bd2ad1856324760a74fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd6cef44904bd2ad1856324760a74fcb">ADC_SMPR3_SMP9_0</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gafd6cef44904bd2ad1856324760a74fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7351a636d572187e292c66e5bf630e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7351a636d572187e292c66e5bf630e1f">ADC_SMPR3_SMP9_1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga7351a636d572187e292c66e5bf630e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9e76197a041258c5a9641b0058f8e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae9e76197a041258c5a9641b0058f8e9">ADC_SMPR3_SMP9_2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaae9e76197a041258c5a9641b0058f8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76f97130b391455094605a6c803026c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr class="separator:gad76f97130b391455094605a6c803026c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b15a9e9ce10303e233059c1de6d956c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr class="separator:ga1b15a9e9ce10303e233059c1de6d956c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743e4c3a7cefc1a193146e77791c3985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr class="separator:ga743e4c3a7cefc1a193146e77791c3985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0937f2f6a64bd6b7531ad553471b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr class="separator:gada0937f2f6a64bd6b7531ad553471b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad685f031174465e636ef75a5bd7b637d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr class="separator:gad685f031174465e636ef75a5bd7b637d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ac18b970378acf726f04ae68232c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr class="separator:gac7ac18b970378acf726f04ae68232c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ec56fbf232492ec12c954e27d03c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga00ec56fbf232492ec12c954e27d03c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52708c6570da08c295603e5b52461ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga52708c6570da08c295603e5b52461ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b914eeb128157c4acf6f6b9a4be5558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga8b914eeb128157c4acf6f6b9a4be5558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdd34daa55da53d18055417ae895c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaffdd34daa55da53d18055417ae895c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe81e9d9ec030760066cf0fd77dcf3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe81e9d9ec030760066cf0fd77dcf3cb">ADC_SQR1_SQ28</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr class="separator:gafe81e9d9ec030760066cf0fd77dcf3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d9f73e4ab26aa277dbe2dff2afb7bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d9f73e4ab26aa277dbe2dff2afb7bc6">ADC_SQR1_SQ28_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga5d9f73e4ab26aa277dbe2dff2afb7bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd8b11644b7cabc945e54a5c4920f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd8b11644b7cabc945e54a5c4920f9b">ADC_SQR1_SQ28_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga5fd8b11644b7cabc945e54a5c4920f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3908287d4cedcf60497a19ab689ef07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3908287d4cedcf60497a19ab689ef07">ADC_SQR1_SQ28_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaf3908287d4cedcf60497a19ab689ef07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87347f324a5dac6a47aa016a2a995b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87347f324a5dac6a47aa016a2a995b8a">ADC_SQR1_SQ28_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga87347f324a5dac6a47aa016a2a995b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga252211ff6dc797a6f033cb63e2cadcee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga252211ff6dc797a6f033cb63e2cadcee">ADC_SQR1_SQ28_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga252211ff6dc797a6f033cb63e2cadcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf974f4fc66a9cdce8bba4572fe2541a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf974f4fc66a9cdce8bba4572fe2541a1">ADC_SQR1_SQ27</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:gaf974f4fc66a9cdce8bba4572fe2541a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd6a58eea77661e8687f9486b09afed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fd6a58eea77661e8687f9486b09afed">ADC_SQR1_SQ27_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga2fd6a58eea77661e8687f9486b09afed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac13023ad22d75825e7a9ef1c3243341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac13023ad22d75825e7a9ef1c3243341">ADC_SQR1_SQ27_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaac13023ad22d75825e7a9ef1c3243341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574bafc904890c99c5e82ea7dbf994a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574bafc904890c99c5e82ea7dbf994a0">ADC_SQR1_SQ27_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga574bafc904890c99c5e82ea7dbf994a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3809b42f532261dfd82761d1b48eb09a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3809b42f532261dfd82761d1b48eb09a">ADC_SQR1_SQ27_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga3809b42f532261dfd82761d1b48eb09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d1b8955f831393b4f271bec8aa3e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3d1b8955f831393b4f271bec8aa3e10">ADC_SQR1_SQ27_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gac3d1b8955f831393b4f271bec8aa3e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee53f1b8c03f22d6b5fca762ea286932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee53f1b8c03f22d6b5fca762ea286932">ADC_SQR1_SQ26</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr class="separator:gaee53f1b8c03f22d6b5fca762ea286932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108c2ede63f28d74cab3e3bcdb524867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga108c2ede63f28d74cab3e3bcdb524867">ADC_SQR1_SQ26_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga108c2ede63f28d74cab3e3bcdb524867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ebd8e7e89be6b43a9ea25b36348129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ebd8e7e89be6b43a9ea25b36348129">ADC_SQR1_SQ26_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga03ebd8e7e89be6b43a9ea25b36348129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91379e130681cc9d9c13e9ba55363bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac91379e130681cc9d9c13e9ba55363bb">ADC_SQR1_SQ26_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gac91379e130681cc9d9c13e9ba55363bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1a6ec98cdb572fa4e0b2cc2d8861f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee1a6ec98cdb572fa4e0b2cc2d8861f7">ADC_SQR1_SQ26_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaee1a6ec98cdb572fa4e0b2cc2d8861f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f71a24b1339e39a29d87908a7ea86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f71a24b1339e39a29d87908a7ea86f">ADC_SQR1_SQ26_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaf7f71a24b1339e39a29d87908a7ea86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcbe44419351e6f9ce90e37f8395441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadcbe44419351e6f9ce90e37f8395441">ADC_SQR1_SQ25</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr class="separator:gaadcbe44419351e6f9ce90e37f8395441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd0ebccea7d4faf1c45e0180c01d0c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd0ebccea7d4faf1c45e0180c01d0c4c">ADC_SQR1_SQ25_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gadd0ebccea7d4faf1c45e0180c01d0c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69aeff630484fe3baa32f3477daa4c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69aeff630484fe3baa32f3477daa4c63">ADC_SQR1_SQ25_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga69aeff630484fe3baa32f3477daa4c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe551c472ace0acc5565f098ad1ce0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fe551c472ace0acc5565f098ad1ce0c">ADC_SQR1_SQ25_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga7fe551c472ace0acc5565f098ad1ce0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e04e11ba1d7eca4f73ef9c695501e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e04e11ba1d7eca4f73ef9c695501e00">ADC_SQR1_SQ25_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga3e04e11ba1d7eca4f73ef9c695501e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab77c73bcfc9ee55a8b3730a16b1e0d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab77c73bcfc9ee55a8b3730a16b1e0d08">ADC_SQR1_SQ25_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gab77c73bcfc9ee55a8b3730a16b1e0d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35a5bc91c16aeb8cd0674fe06f1861d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf35a5bc91c16aeb8cd0674fe06f1861d">ADC_SQR2_SQ19</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr class="separator:gaf35a5bc91c16aeb8cd0674fe06f1861d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga142c531535be2aa2d00aa0f04a88a0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga142c531535be2aa2d00aa0f04a88a0f4">ADC_SQR2_SQ19_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga142c531535be2aa2d00aa0f04a88a0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c28e73bb51137fb1fb4fb349ad22a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c28e73bb51137fb1fb4fb349ad22a9">ADC_SQR2_SQ19_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga67c28e73bb51137fb1fb4fb349ad22a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a0f27a849ed7d23115463865818c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a0f27a849ed7d23115463865818c80">ADC_SQR2_SQ19_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaf4a0f27a849ed7d23115463865818c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17e087f2a0c5d1b6079360325c121d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf17e087f2a0c5d1b6079360325c121d5">ADC_SQR2_SQ19_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaf17e087f2a0c5d1b6079360325c121d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76236cb8e0b3c4e169f2ba68c6491f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76236cb8e0b3c4e169f2ba68c6491f3c">ADC_SQR2_SQ19_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga76236cb8e0b3c4e169f2ba68c6491f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf3987d71e8375ffa9ca2da32d3518c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccf3987d71e8375ffa9ca2da32d3518c">ADC_SQR2_SQ20</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr class="separator:gaccf3987d71e8375ffa9ca2da32d3518c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726c311015b8d045a0d727d254f7ef47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga726c311015b8d045a0d727d254f7ef47">ADC_SQR2_SQ20_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga726c311015b8d045a0d727d254f7ef47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d8500c8a06fa1de4f0a6bac74215cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d8500c8a06fa1de4f0a6bac74215cf">ADC_SQR2_SQ20_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gac4d8500c8a06fa1de4f0a6bac74215cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929030c8d6c136f78c844ff27ea4fff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga929030c8d6c136f78c844ff27ea4fff3">ADC_SQR2_SQ20_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga929030c8d6c136f78c844ff27ea4fff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ecd2de2e5195b0549c714ff618294de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ecd2de2e5195b0549c714ff618294de">ADC_SQR2_SQ20_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga3ecd2de2e5195b0549c714ff618294de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a3e5ad4d761a2fed5932edcbf7c99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16a3e5ad4d761a2fed5932edcbf7c99d">ADC_SQR2_SQ20_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga16a3e5ad4d761a2fed5932edcbf7c99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78eb5731ed9d30de0d0bb77364136882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78eb5731ed9d30de0d0bb77364136882">ADC_SQR2_SQ21</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:ga78eb5731ed9d30de0d0bb77364136882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga097d5c73677278ffbe126792dfd8c3fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga097d5c73677278ffbe126792dfd8c3fb">ADC_SQR2_SQ21_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga097d5c73677278ffbe126792dfd8c3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a4e097ac234ee1b3b329a59d7f7c8a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a4e097ac234ee1b3b329a59d7f7c8a8">ADC_SQR2_SQ21_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga6a4e097ac234ee1b3b329a59d7f7c8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443460efc5cebc143bf069b3f0b84f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443460efc5cebc143bf069b3f0b84f1e">ADC_SQR2_SQ21_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga443460efc5cebc143bf069b3f0b84f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7badb951fc78586b0ffbfe895ceb415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7badb951fc78586b0ffbfe895ceb415">ADC_SQR2_SQ21_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaf7badb951fc78586b0ffbfe895ceb415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af28b92c438cb4d3cf6ff95c1953848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6af28b92c438cb4d3cf6ff95c1953848">ADC_SQR2_SQ21_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga6af28b92c438cb4d3cf6ff95c1953848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833aae9ac011f24122018049659111d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga833aae9ac011f24122018049659111d7">ADC_SQR2_SQ22</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr class="separator:ga833aae9ac011f24122018049659111d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bbaa615979cf9357444d72a40bed5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bbaa615979cf9357444d72a40bed5db">ADC_SQR2_SQ22_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga5bbaa615979cf9357444d72a40bed5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9371a5da133d52f25edcc724019d938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9371a5da133d52f25edcc724019d938">ADC_SQR2_SQ22_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gab9371a5da133d52f25edcc724019d938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc6d645d7521558cb8104ea55ed7233d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc6d645d7521558cb8104ea55ed7233d">ADC_SQR2_SQ22_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gafc6d645d7521558cb8104ea55ed7233d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530068263272bce518e1519fd93e8f65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga530068263272bce518e1519fd93e8f65">ADC_SQR2_SQ22_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga530068263272bce518e1519fd93e8f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f445e2748ce7f401b725a12cc92e8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f445e2748ce7f401b725a12cc92e8b1">ADC_SQR2_SQ22_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga3f445e2748ce7f401b725a12cc92e8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30ce95fe2b7b49288d88d1c5b18e3730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30ce95fe2b7b49288d88d1c5b18e3730">ADC_SQR2_SQ23</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td></tr>
<tr class="separator:ga30ce95fe2b7b49288d88d1c5b18e3730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf959d699fc7d4d5f3d7be6bdfcee11d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf959d699fc7d4d5f3d7be6bdfcee11d">ADC_SQR2_SQ23_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gacf959d699fc7d4d5f3d7be6bdfcee11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed90925c5c8f68722d15773d255e3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed90925c5c8f68722d15773d255e3da">ADC_SQR2_SQ23_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga7ed90925c5c8f68722d15773d255e3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72058efd654cd3bed99cc48e7fa7f909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72058efd654cd3bed99cc48e7fa7f909">ADC_SQR2_SQ23_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga72058efd654cd3bed99cc48e7fa7f909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5841f7358e28ea333fc0cd6d09a984c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5841f7358e28ea333fc0cd6d09a984c5">ADC_SQR2_SQ23_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga5841f7358e28ea333fc0cd6d09a984c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab657e3587215b1bab4f7ca0cdf71f2a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab657e3587215b1bab4f7ca0cdf71f2a5">ADC_SQR2_SQ23_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gab657e3587215b1bab4f7ca0cdf71f2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf550845d76f9155066d9874604d7cf7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf550845d76f9155066d9874604d7cf7b">ADC_SQR2_SQ24</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td></tr>
<tr class="separator:gaf550845d76f9155066d9874604d7cf7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf05d36a671c1e22c8cf1dd88a3f7208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf05d36a671c1e22c8cf1dd88a3f7208">ADC_SQR2_SQ24_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gacf05d36a671c1e22c8cf1dd88a3f7208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3256f8e408a300cbbd8fef49dcb31a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3256f8e408a300cbbd8fef49dcb31a0">ADC_SQR2_SQ24_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gae3256f8e408a300cbbd8fef49dcb31a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32f3823f85556b62b79202579ac7a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae32f3823f85556b62b79202579ac7a71">ADC_SQR2_SQ24_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gae32f3823f85556b62b79202579ac7a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga594212e2cc17dd977bb41c61b196d036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga594212e2cc17dd977bb41c61b196d036">ADC_SQR2_SQ24_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga594212e2cc17dd977bb41c61b196d036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4b1fbcf485ed7fb7da94a0de071961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4b1fbcf485ed7fb7da94a0de071961">ADC_SQR2_SQ24_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaae4b1fbcf485ed7fb7da94a0de071961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2022339e35fd5ad394f97d7ed366744a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a">ADC_SQR3_SQ13</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr class="separator:ga2022339e35fd5ad394f97d7ed366744a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e5fdee0cfa529866eca8e180e2b161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161">ADC_SQR3_SQ13_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga16e5fdee0cfa529866eca8e180e2b161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70798c880e1700cac17e94fb40c4483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab70798c880e1700cac17e94fb40c4483">ADC_SQR3_SQ13_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gab70798c880e1700cac17e94fb40c4483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea63a5a3a1c982315000e969bf8abec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec">ADC_SQR3_SQ13_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga0ea63a5a3a1c982315000e969bf8abec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0720de5979c486b7960776eb283fc62d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d">ADC_SQR3_SQ13_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga0720de5979c486b7960776eb283fc62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615dd2c11f0feb9e5685a45665f2c2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa">ADC_SQR3_SQ13_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga615dd2c11f0feb9e5685a45665f2c2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad92b69d99317c86074d8ea5f609f771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771">ADC_SQR3_SQ14</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr class="separator:gaad92b69d99317c86074d8ea5f609f771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5a60e0c94439eb67525d5c732a44c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4">ADC_SQR3_SQ14_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga7b5a60e0c94439eb67525d5c732a44c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad7e61eea0ba54638c751726ee89e357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad7e61eea0ba54638c751726ee89e357">ADC_SQR3_SQ14_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaad7e61eea0ba54638c751726ee89e357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3dcdbc780621a3f3c0d038eb6c48344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344">ADC_SQR3_SQ14_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gae3dcdbc780621a3f3c0d038eb6c48344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43ad0f13dfcd3ee9685d5631e94d4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0">ADC_SQR3_SQ14_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gab43ad0f13dfcd3ee9685d5631e94d4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9599ba53b387f33bf3156b5609d5c39e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e">ADC_SQR3_SQ14_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga9599ba53b387f33bf3156b5609d5c39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a08949dba6f114e9f2c1c71162c4202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a08949dba6f114e9f2c1c71162c4202">ADC_SQR3_SQ15</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:ga3a08949dba6f114e9f2c1c71162c4202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac415254176b5e9758deac62031c63c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac415254176b5e9758deac62031c63c73">ADC_SQR3_SQ15_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gac415254176b5e9758deac62031c63c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3f099e3100a1ec6678eaa2239a7742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe3f099e3100a1ec6678eaa2239a7742">ADC_SQR3_SQ15_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gabe3f099e3100a1ec6678eaa2239a7742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad57c4a839e96df75bd1dc805d0ad1810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad57c4a839e96df75bd1dc805d0ad1810">ADC_SQR3_SQ15_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gad57c4a839e96df75bd1dc805d0ad1810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f96f90777febc615fd6d7ce64b8bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38f96f90777febc615fd6d7ce64b8bec">ADC_SQR3_SQ15_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga38f96f90777febc615fd6d7ce64b8bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd4fc2d63ae2b873be674e9a2547839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd4fc2d63ae2b873be674e9a2547839">ADC_SQR3_SQ15_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga6fd4fc2d63ae2b873be674e9a2547839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3181fc7aff4b156519d56adc6310207a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3181fc7aff4b156519d56adc6310207a">ADC_SQR3_SQ16</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr class="separator:ga3181fc7aff4b156519d56adc6310207a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec7ea52120a5a9dc2f372bbea677b102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec7ea52120a5a9dc2f372bbea677b102">ADC_SQR3_SQ16_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaec7ea52120a5a9dc2f372bbea677b102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b50f6a2b9bfb580639b9a670fa59e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65b50f6a2b9bfb580639b9a670fa59e5">ADC_SQR3_SQ16_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga65b50f6a2b9bfb580639b9a670fa59e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06cfd1969c7e66a10921a4ede9b783c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf06cfd1969c7e66a10921a4ede9b783c">ADC_SQR3_SQ16_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaf06cfd1969c7e66a10921a4ede9b783c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae366123253ab05e29a60e8450815a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae366123253ab05e29a60e8450815a5">ADC_SQR3_SQ16_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga3ae366123253ab05e29a60e8450815a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c2f6b7ab5e38d0412dcc47d63c2bfed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c2f6b7ab5e38d0412dcc47d63c2bfed">ADC_SQR3_SQ16_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga8c2f6b7ab5e38d0412dcc47d63c2bfed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9699c4ecd8e5d379fd5edd91196fe08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9699c4ecd8e5d379fd5edd91196fe08">ADC_SQR3_SQ17</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td></tr>
<tr class="separator:gaf9699c4ecd8e5d379fd5edd91196fe08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a69c3ea3926eab93a93da7f369a2bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a69c3ea3926eab93a93da7f369a2bf4">ADC_SQR3_SQ17_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga8a69c3ea3926eab93a93da7f369a2bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588e8d903a942a834837f3416189ee06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588e8d903a942a834837f3416189ee06">ADC_SQR3_SQ17_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga588e8d903a942a834837f3416189ee06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeede8c3f2f2488f2ed01f3e9b572f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeede8c3f2f2488f2ed01f3e9b572f6a">ADC_SQR3_SQ17_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gadeede8c3f2f2488f2ed01f3e9b572f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab646aeb85ce3f4e8a809965a68c2e713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab646aeb85ce3f4e8a809965a68c2e713">ADC_SQR3_SQ17_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gab646aeb85ce3f4e8a809965a68c2e713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321cf7b4b9e01c9c2d82448eefbd713e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321cf7b4b9e01c9c2d82448eefbd713e">ADC_SQR3_SQ17_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga321cf7b4b9e01c9c2d82448eefbd713e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe95b1e2d808b2dd6267600c146cf308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe95b1e2d808b2dd6267600c146cf308">ADC_SQR3_SQ18</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td></tr>
<tr class="separator:gabe95b1e2d808b2dd6267600c146cf308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab05621cf822767e5f59f66f4b8982f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab05621cf822767e5f59f66f4b8982f">ADC_SQR3_SQ18_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga3ab05621cf822767e5f59f66f4b8982f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99c4146408643d3ae1286d691d0d43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab99c4146408643d3ae1286d691d0d43f">ADC_SQR3_SQ18_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gab99c4146408643d3ae1286d691d0d43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7171c4b6e48648e077ff154d72a781c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7171c4b6e48648e077ff154d72a781c9">ADC_SQR3_SQ18_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga7171c4b6e48648e077ff154d72a781c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2614b39aaea2272c0e2691f5da9adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f2614b39aaea2272c0e2691f5da9adc">ADC_SQR3_SQ18_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga5f2614b39aaea2272c0e2691f5da9adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965e84387cabadaa202aa8b9a376d9f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga965e84387cabadaa202aa8b9a376d9f8">ADC_SQR3_SQ18_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga965e84387cabadaa202aa8b9a376d9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6784b388e8ed44356b3101376f17f8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6784b388e8ed44356b3101376f17f8ce">ADC_SQR4_SQ7</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr class="separator:ga6784b388e8ed44356b3101376f17f8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833e90c9e123fede38bb03fb9ca8356c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga833e90c9e123fede38bb03fb9ca8356c">ADC_SQR4_SQ7_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga833e90c9e123fede38bb03fb9ca8356c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf99a052f6b6848c9ddd80864d68a606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf99a052f6b6848c9ddd80864d68a606">ADC_SQR4_SQ7_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gacf99a052f6b6848c9ddd80864d68a606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9959b3d8c2fbca0e3712f55917672b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f9959b3d8c2fbca0e3712f55917672b">ADC_SQR4_SQ7_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga5f9959b3d8c2fbca0e3712f55917672b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d22cda4978d61ef8b95044460f87fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d22cda4978d61ef8b95044460f87fc3">ADC_SQR4_SQ7_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga0d22cda4978d61ef8b95044460f87fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf060c3cabf657170b65597c18b1c18e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf060c3cabf657170b65597c18b1c18e9">ADC_SQR4_SQ7_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaf060c3cabf657170b65597c18b1c18e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga727faa81b02e45f6088ec52cbdd17fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga727faa81b02e45f6088ec52cbdd17fc6">ADC_SQR4_SQ8</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr class="separator:ga727faa81b02e45f6088ec52cbdd17fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54161c267d0e5c67b2d9560f38e1e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab54161c267d0e5c67b2d9560f38e1e72">ADC_SQR4_SQ8_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gab54161c267d0e5c67b2d9560f38e1e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1705b76fdb5be09bd1aff13d3d60f3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1705b76fdb5be09bd1aff13d3d60f3c2">ADC_SQR4_SQ8_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga1705b76fdb5be09bd1aff13d3d60f3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae672dea3dca7bca2b514256b85bf6102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae672dea3dca7bca2b514256b85bf6102">ADC_SQR4_SQ8_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gae672dea3dca7bca2b514256b85bf6102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae68af6ac7742def83fed22dfd9c539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae68af6ac7742def83fed22dfd9c539">ADC_SQR4_SQ8_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gabae68af6ac7742def83fed22dfd9c539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308a424913533da05a25f3602b0302cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga308a424913533da05a25f3602b0302cd">ADC_SQR4_SQ8_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga308a424913533da05a25f3602b0302cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcfc6ab4958524619cea0091ea090d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcfc6ab4958524619cea0091ea090d98">ADC_SQR4_SQ9</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:gabcfc6ab4958524619cea0091ea090d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ec0597d4514a456f9ffcde70219e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07ec0597d4514a456f9ffcde70219e01">ADC_SQR4_SQ9_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga07ec0597d4514a456f9ffcde70219e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba98a41834287d644287ea3b034748cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba98a41834287d644287ea3b034748cc">ADC_SQR4_SQ9_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaba98a41834287d644287ea3b034748cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf4c4383bc3237aa6ed18b287e9bfcd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf4c4383bc3237aa6ed18b287e9bfcd1">ADC_SQR4_SQ9_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gabf4c4383bc3237aa6ed18b287e9bfcd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a0d4a6f880660cf26b39cb59c41f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29a0d4a6f880660cf26b39cb59c41f38">ADC_SQR4_SQ9_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga29a0d4a6f880660cf26b39cb59c41f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f8350167490b687bef042c01a2b55b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f8350167490b687bef042c01a2b55b">ADC_SQR4_SQ9_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaa2f8350167490b687bef042c01a2b55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2291e9b36344e5a2b3c3bee01a57256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2291e9b36344e5a2b3c3bee01a57256">ADC_SQR4_SQ10</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr class="separator:gab2291e9b36344e5a2b3c3bee01a57256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad569b757639c8e18d6627679dd2baa63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad569b757639c8e18d6627679dd2baa63">ADC_SQR4_SQ10_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gad569b757639c8e18d6627679dd2baa63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5382539b635f729cf2bab4e9ef374af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5382539b635f729cf2bab4e9ef374af2">ADC_SQR4_SQ10_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga5382539b635f729cf2bab4e9ef374af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd5ec71cd990f059000438871e773e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd5ec71cd990f059000438871e773e76">ADC_SQR4_SQ10_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gabd5ec71cd990f059000438871e773e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fc736e02ad0990c34559b0de41787a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9fc736e02ad0990c34559b0de41787a">ADC_SQR4_SQ10_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gae9fc736e02ad0990c34559b0de41787a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947181161899c9ad2993515bf0e09949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga947181161899c9ad2993515bf0e09949">ADC_SQR4_SQ10_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga947181161899c9ad2993515bf0e09949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373bfa5e67dff6d54f489903fd70ffc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373bfa5e67dff6d54f489903fd70ffc2">ADC_SQR4_SQ11</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td></tr>
<tr class="separator:ga373bfa5e67dff6d54f489903fd70ffc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158f68e849077d0aceeafbab30a5c0b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158f68e849077d0aceeafbab30a5c0b6">ADC_SQR4_SQ11_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga158f68e849077d0aceeafbab30a5c0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23022baf8b595cf41d82011a6e9c44c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23022baf8b595cf41d82011a6e9c44c0">ADC_SQR4_SQ11_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga23022baf8b595cf41d82011a6e9c44c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10db311c6d44f131faa2e7910bb9e693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10db311c6d44f131faa2e7910bb9e693">ADC_SQR4_SQ11_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga10db311c6d44f131faa2e7910bb9e693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8665a7083517cbc00813334db54a7d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8665a7083517cbc00813334db54a7d02">ADC_SQR4_SQ11_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga8665a7083517cbc00813334db54a7d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdab18f0926060dff760759daa0c4956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdab18f0926060dff760759daa0c4956">ADC_SQR4_SQ11_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gafdab18f0926060dff760759daa0c4956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dca3af614cc06addea7080a94180d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dca3af614cc06addea7080a94180d7d">ADC_SQR4_SQ12</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td></tr>
<tr class="separator:ga9dca3af614cc06addea7080a94180d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991d67e9534f3ba27693d06eaaf0c9d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga991d67e9534f3ba27693d06eaaf0c9d6">ADC_SQR4_SQ12_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga991d67e9534f3ba27693d06eaaf0c9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe90c7e1d5fea817a285045342f03d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe90c7e1d5fea817a285045342f03d4">ADC_SQR4_SQ12_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gadbe90c7e1d5fea817a285045342f03d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cae58134b4feb58a41cfa9cf203cc6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cae58134b4feb58a41cfa9cf203cc6b">ADC_SQR4_SQ12_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga4cae58134b4feb58a41cfa9cf203cc6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adc8f72b246f58ec0eeed66a4b5f0aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc8f72b246f58ec0eeed66a4b5f0aa">ADC_SQR4_SQ12_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga9adc8f72b246f58ec0eeed66a4b5f0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6ebd2540da770f652cbb1b2ef6a0df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6ebd2540da770f652cbb1b2ef6a0df">ADC_SQR4_SQ12_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga5c6ebd2540da770f652cbb1b2ef6a0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa0bed7683585af2d4079a81f626815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aa0bed7683585af2d4079a81f626815">ADC_SQR5_SQ1</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr class="separator:ga5aa0bed7683585af2d4079a81f626815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d7b92bf8ba789b76256e205988cc8de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga6d7b92bf8ba789b76256e205988cc8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga374490cc8d96ed0a40d3f212bc6fd6d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga374490cc8d96ed0a40d3f212bc6fd6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e21c2a89e71e60406cacb23de6f6597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">ADC_SQR5_SQ1_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga4e21c2a89e71e60406cacb23de6f6597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aeddef7b3153a014f66e11e72dd0bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba">ADC_SQR5_SQ1_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga7aeddef7b3153a014f66e11e72dd0bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e4578aaae278121803054afacaf141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141">ADC_SQR5_SQ1_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga72e4578aaae278121803054afacaf141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e34aabf8d53e73aa4bb6e3b75c599f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56e34aabf8d53e73aa4bb6e3b75c599f">ADC_SQR5_SQ2</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr class="separator:ga56e34aabf8d53e73aa4bb6e3b75c599f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b11d43c527a2cf645762fb7e7dec7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b11d43c527a2cf645762fb7e7dec7fc">ADC_SQR5_SQ2_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga1b11d43c527a2cf645762fb7e7dec7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d50dc6ca741b26755dd82a1856cf53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d50dc6ca741b26755dd82a1856cf53">ADC_SQR5_SQ2_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga88d50dc6ca741b26755dd82a1856cf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a66193f8748453b0503ffffe6685f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a66193f8748453b0503ffffe6685f6a">ADC_SQR5_SQ2_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga0a66193f8748453b0503ffffe6685f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5579b4580cdce4706fa615f64e9f96c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5579b4580cdce4706fa615f64e9f96c9">ADC_SQR5_SQ2_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga5579b4580cdce4706fa615f64e9f96c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5ad8afd70f9f28b4a88e386cc09cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5ad8afd70f9f28b4a88e386cc09cec">ADC_SQR5_SQ2_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga7d5ad8afd70f9f28b4a88e386cc09cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739ea0dec33eb0ad445d905d000c47cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga739ea0dec33eb0ad445d905d000c47cf">ADC_SQR5_SQ3</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:ga739ea0dec33eb0ad445d905d000c47cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06cef57d15705909eb7f1bb37fecf25e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06cef57d15705909eb7f1bb37fecf25e">ADC_SQR5_SQ3_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga06cef57d15705909eb7f1bb37fecf25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c6612646d03d8fd53c8edfa4038290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74c6612646d03d8fd53c8edfa4038290">ADC_SQR5_SQ3_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga74c6612646d03d8fd53c8edfa4038290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786b9443aed5508350e9bda84a097fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga786b9443aed5508350e9bda84a097fb1">ADC_SQR5_SQ3_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga786b9443aed5508350e9bda84a097fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc36d94c0446bd7a7e45f1b2a7523867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc36d94c0446bd7a7e45f1b2a7523867">ADC_SQR5_SQ3_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gacc36d94c0446bd7a7e45f1b2a7523867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cc47dd6e091cfe7e362d3ea92ee053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21cc47dd6e091cfe7e362d3ea92ee053">ADC_SQR5_SQ3_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga21cc47dd6e091cfe7e362d3ea92ee053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68fd5161463707720627d3ed148d460d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68fd5161463707720627d3ed148d460d">ADC_SQR5_SQ4</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr class="separator:ga68fd5161463707720627d3ed148d460d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf03153380c7947b1995af4ceffb7a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf03153380c7947b1995af4ceffb7a9f">ADC_SQR5_SQ4_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaaf03153380c7947b1995af4ceffb7a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddb60adcb4997e46789dcd056d567a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadddb60adcb4997e46789dcd056d567a8">ADC_SQR5_SQ4_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gadddb60adcb4997e46789dcd056d567a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb275820e78ec4fa0b89eea2b900ba0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb275820e78ec4fa0b89eea2b900ba0d">ADC_SQR5_SQ4_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaeb275820e78ec4fa0b89eea2b900ba0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff202a53e417e424a86e9070cc05844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff202a53e417e424a86e9070cc05844">ADC_SQR5_SQ4_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga1ff202a53e417e424a86e9070cc05844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8271f2c544dc69679b563e5bc0c63501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8271f2c544dc69679b563e5bc0c63501">ADC_SQR5_SQ4_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga8271f2c544dc69679b563e5bc0c63501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa90d273f9a3794cea4ae1ce554401883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa90d273f9a3794cea4ae1ce554401883">ADC_SQR5_SQ5</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td></tr>
<tr class="separator:gaa90d273f9a3794cea4ae1ce554401883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55fbd2e559c61002e6cf806e5efa354d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55fbd2e559c61002e6cf806e5efa354d">ADC_SQR5_SQ5_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga55fbd2e559c61002e6cf806e5efa354d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d54ba7312387b83825a952e3f200c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d54ba7312387b83825a952e3f200c3">ADC_SQR5_SQ5_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gab1d54ba7312387b83825a952e3f200c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc23fe907ee7f1e5f5c66ad2dab56327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc23fe907ee7f1e5f5c66ad2dab56327">ADC_SQR5_SQ5_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gacc23fe907ee7f1e5f5c66ad2dab56327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac924ad7abe86f80a79fe4466c25807c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac924ad7abe86f80a79fe4466c25807c7">ADC_SQR5_SQ5_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gac924ad7abe86f80a79fe4466c25807c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b8c36ef4145f39753847907cdfe59a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22b8c36ef4145f39753847907cdfe59a">ADC_SQR5_SQ5_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga22b8c36ef4145f39753847907cdfe59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72754a147002fa804b2f1943dc141b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72754a147002fa804b2f1943dc141b1a">ADC_SQR5_SQ6</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td></tr>
<tr class="separator:ga72754a147002fa804b2f1943dc141b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c53129c3e7b97f443ea6a9a27179e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c53129c3e7b97f443ea6a9a27179e1">ADC_SQR5_SQ6_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaf2c53129c3e7b97f443ea6a9a27179e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e339f78ad8a541c3b3e7603669d3365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e339f78ad8a541c3b3e7603669d3365">ADC_SQR5_SQ6_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga4e339f78ad8a541c3b3e7603669d3365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f6db546bdbb8d6b530e45d098404a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6f6db546bdbb8d6b530e45d098404a4">ADC_SQR5_SQ6_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gac6f6db546bdbb8d6b530e45d098404a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab698c700c93c937e1e6d490dbd7f1d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab698c700c93c937e1e6d490dbd7f1d56">ADC_SQR5_SQ6_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gab698c700c93c937e1e6d490dbd7f1d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5620318bf1c13a50e7aba31fdffbbc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5620318bf1c13a50e7aba31fdffbbc3f">ADC_SQR5_SQ6_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga5620318bf1c13a50e7aba31fdffbbc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr class="separator:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ea38b080462c4571524b5fcbfed292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf3ea38b080462c4571524b5fcbfed292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae36d7655fb1dce11e60ffa8e57b509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gabae36d7655fb1dce11e60ffa8e57b509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e7a96d33f640444b40b70e9ee28671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gad3e7a96d33f640444b40b70e9ee28671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6066a6aef47f317a5df0c9bbf59121fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga6066a6aef47f317a5df0c9bbf59121fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c4baf98380a477cebb01be3e8f0594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaf2c4baf98380a477cebb01be3e8f0594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr class="separator:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf0889d056b56e4a113142b3694166d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaabf0889d056b56e4a113142b3694166d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048f97e9e332adb21eca27b647af1378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga048f97e9e332adb21eca27b647af1378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bee187ed94e73b16eeea7501394581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga18bee187ed94e73b16eeea7501394581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b031d11b56e49b2c28c1a79136b48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga78b031d11b56e49b2c28c1a79136b48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d6ccde30a22430c658b8efc431e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga064d6ccde30a22430c658b8efc431e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fbc27c3543f23125f632dfa60fdc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga12fbc27c3543f23125f632dfa60fdc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169ec7d371e3ee897b73c3ad84b6ed32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga169ec7d371e3ee897b73c3ad84b6ed32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693542d5a536304f364476589ba0bec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga693542d5a536304f364476589ba0bec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139ddd01c0faf219dca844477453149e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga139ddd01c0faf219dca844477453149e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1452b8cf4acc90fb522d90751043aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gac1452b8cf4acc90fb522d90751043aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a279051ef198ee34cad73743b996f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr class="separator:ga39a279051ef198ee34cad73743b996f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e250d329673c02f7a0d24d25e83649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga13e250d329673c02f7a0d24d25e83649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30dad81d708c35136e2da4e96cfe07b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga30dad81d708c35136e2da4e96cfe07b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ceab97acb95b31cb7448c9da38fc11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga6ceab97acb95b31cb7448c9da38fc11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f6571e7efed6a0f72df19c66d3c917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga52f6571e7efed6a0f72df19c66d3c917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede3a17ef541039943d9dcd85df223ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaede3a17ef541039943d9dcd85df223ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624d1fe34014b88873e2dfa91f79232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr class="separator:gaa624d1fe34014b88873e2dfa91f79232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117a6719241f20dbd765bc34f9ffcd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga117a6719241f20dbd765bc34f9ffcd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f82ef3b6e6350b9e52e622daeaa3e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga1f82ef3b6e6350b9e52e622daeaa3e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02fcd8fd97b2f7d70a5a04fed60b558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:gad02fcd8fd97b2f7d70a5a04fed60b558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbd8801b9c60269ca477062985a08e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga9fbd8801b9c60269ca477062985a08e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae84e9e5928bb9ed1aef6c83089fb5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:gaae84e9e5928bb9ed1aef6c83089fb5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d8fafdad1fb1bb0f761fd833e7b0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga48d8fafdad1fb1bb0f761fd833e7b0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada596183c4087696c486546e88176038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:gada596183c4087696c486546e88176038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42c066f5f48778246823d87f59493e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42c066f5f48778246823d87f59493e25">ADC_SMPR3_SMP30</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr class="separator:ga42c066f5f48778246823d87f59493e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72df4df060b473f2429ebe00e7ad8cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72df4df060b473f2429ebe00e7ad8cb8">ADC_SMPR3_SMP30_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga72df4df060b473f2429ebe00e7ad8cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga572b7fc4787169fd1e0c7fef4b18191f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga572b7fc4787169fd1e0c7fef4b18191f">ADC_SMPR3_SMP30_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga572b7fc4787169fd1e0c7fef4b18191f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2568be2a152bb98295eaaaa340aabff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2568be2a152bb98295eaaaa340aabff">ADC_SMPR3_SMP30_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaa2568be2a152bb98295eaaaa340aabff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga329daaa958447b8b360ff3101c12bf89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga329daaa958447b8b360ff3101c12bf89">ADC_SMPR3_SMP31</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr class="separator:ga329daaa958447b8b360ff3101c12bf89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e2f7e0c4128ab0989b2fb2e25d877c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72e2f7e0c4128ab0989b2fb2e25d877c">ADC_SMPR3_SMP31_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga72e2f7e0c4128ab0989b2fb2e25d877c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad679afb6a16d000438f1b3eb5e0eb61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad679afb6a16d000438f1b3eb5e0eb61a">ADC_SMPR3_SMP31_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gad679afb6a16d000438f1b3eb5e0eb61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5e426058610c1f4b1b9e5872d7eb6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5e426058610c1f4b1b9e5872d7eb6d">ADC_SMPR3_SMP31_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga3b5e426058610c1f4b1b9e5872d7eb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e640f7443f14d01a37e29cff004223f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f">ADC_CSR_AWD1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga3e640f7443f14d01a37e29cff004223f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715bcb019d713187aacd46f4482fa5f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9">ADC_CSR_EOC1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga715bcb019d713187aacd46f4482fa5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8a134d8b946f3549390294ef94b8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6">ADC_CSR_JEOC1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1a8a134d8b946f3549390294ef94b8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1e6578b14d71c6d972c6d6f6d48eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa">ADC_CSR_JSTRT1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga3f1e6578b14d71c6d972c6d6f6d48eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ff468cfaa299ef62ab7b8b9910e142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142">ADC_CSR_STRT1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga78ff468cfaa299ef62ab7b8b9910e142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c109fe013835222183c22b26d6edec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec">ADC_CSR_OVR1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga52c109fe013835222183c22b26d6edec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f13adc8261a3f8a9daade26ba345a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f13adc8261a3f8a9daade26ba345a71">ADC_CSR_ADONS1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga8f13adc8261a3f8a9daade26ba345a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2ee019aef4c64fffc72141f7aaab2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr class="separator:ga3a2ee019aef4c64fffc72141f7aaab2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3108cc8fb81f6efd1e93fa5f82ac313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313">ADC_CCR_ADCPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaf3108cc8fb81f6efd1e93fa5f82ac313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa090830d2d359db04f365d46c6644d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5">ADC_CCR_ADCPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gafa090830d2d359db04f365d46c6644d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc020d85a8740491ce3f218a0706f1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gafc020d85a8740491ce3f218a0706f1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793f677a6e13b096fb17d916bed37cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga793f677a6e13b096fb17d916bed37cef">AES_CR_EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga793f677a6e13b096fb17d916bed37cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c80e8d81c50c097af9cf7de557df110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c80e8d81c50c097af9cf7de557df110">AES_CR_DATATYPE</a>&#160;&#160;&#160;((uint32_t)0x00000006)</td></tr>
<tr class="separator:ga6c80e8d81c50c097af9cf7de557df110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2764073cf0c876f608f91f8c14663e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2764073cf0c876f608f91f8c14663e61">AES_CR_DATATYPE_0</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga2764073cf0c876f608f91f8c14663e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga613f4a6783fc4eafef1ad142554ed74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga613f4a6783fc4eafef1ad142554ed74d">AES_CR_DATATYPE_1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga613f4a6783fc4eafef1ad142554ed74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6d9390051e249621eb513c23d12cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6d9390051e249621eb513c23d12cb8">AES_CR_MODE</a>&#160;&#160;&#160;((uint32_t)0x00000018)</td></tr>
<tr class="separator:gaaa6d9390051e249621eb513c23d12cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9dc6317e5abb4231933795c5a6462f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa9dc6317e5abb4231933795c5a6462f">AES_CR_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gafa9dc6317e5abb4231933795c5a6462f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2afbd18da49cf395ad0ed8d75dbc107d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2afbd18da49cf395ad0ed8d75dbc107d">AES_CR_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga2afbd18da49cf395ad0ed8d75dbc107d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0480c556742416e139d9323edabfb0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0480c556742416e139d9323edabfb0f">AES_CR_CHMOD</a>&#160;&#160;&#160;((uint32_t)0x00000060)</td></tr>
<tr class="separator:gad0480c556742416e139d9323edabfb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc6e7f7797482bf5033109516c6896db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc6e7f7797482bf5033109516c6896db">AES_CR_CHMOD_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gabc6e7f7797482bf5033109516c6896db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b9147f8228e54a153df8d8c64bf028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4b9147f8228e54a153df8d8c64bf028">AES_CR_CHMOD_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gac4b9147f8228e54a153df8d8c64bf028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba058729353aa9497c4373feb991c188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba058729353aa9497c4373feb991c188">AES_CR_CCFC</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaba058729353aa9497c4373feb991c188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb4462b7998b9fb644294b1f7fa9cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb4462b7998b9fb644294b1f7fa9cf5">AES_CR_ERRC</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gacdb4462b7998b9fb644294b1f7fa9cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be926131e23fcbd2e8199246cb65437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be926131e23fcbd2e8199246cb65437">AES_CR_CCIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga4be926131e23fcbd2e8199246cb65437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2c884de8c44e1389d50a592c212ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2c884de8c44e1389d50a592c212ddb">AES_CR_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga5e2c884de8c44e1389d50a592c212ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831cd81165de195754932cab9d09c98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga831cd81165de195754932cab9d09c98f">AES_CR_DMAINEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga831cd81165de195754932cab9d09c98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac31e5c71bed1ead58994864562f62d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac31e5c71bed1ead58994864562f62d1b">AES_CR_DMAOUTEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gac31e5c71bed1ead58994864562f62d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2098ac19aa512efe6337d589236a92ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2098ac19aa512efe6337d589236a92ff">AES_SR_CCF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga2098ac19aa512efe6337d589236a92ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00798a1b7171a2900332651f419cf45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf00798a1b7171a2900332651f419cf45">AES_SR_RDERR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaf00798a1b7171a2900332651f419cf45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96bb31bb44f18978b4dd9e2aee509ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96bb31bb44f18978b4dd9e2aee509ee3">AES_SR_WRERR</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga96bb31bb44f18978b4dd9e2aee509ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab505bcce9a627fb2e2306722c128f2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab505bcce9a627fb2e2306722c128f2a6">AES_DINR</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:gab505bcce9a627fb2e2306722c128f2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562572001c9530f0f9c6ff42ec5ae77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562572001c9530f0f9c6ff42ec5ae77c">AES_DOUTR</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga562572001c9530f0f9c6ff42ec5ae77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2553ad2e32ce799b3aa87eef6c35edb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2553ad2e32ce799b3aa87eef6c35edb1">AES_KEYR0</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga2553ad2e32ce799b3aa87eef6c35edb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe9406c2ad70ead61411fae9b3e88884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe9406c2ad70ead61411fae9b3e88884">AES_KEYR1</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:gafe9406c2ad70ead61411fae9b3e88884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157c8025e6b04affd7f1a4158fb813c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga157c8025e6b04affd7f1a4158fb813c6">AES_KEYR2</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga157c8025e6b04affd7f1a4158fb813c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e084a1c01cdc48b94c0ccbf05c49519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e084a1c01cdc48b94c0ccbf05c49519">AES_KEYR3</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga2e084a1c01cdc48b94c0ccbf05c49519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb856812f6947714e6d59bccae0e3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cb856812f6947714e6d59bccae0e3b1">AES_IVR0</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga6cb856812f6947714e6d59bccae0e3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f2314b5d62989b83ca083854e34aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83f2314b5d62989b83ca083854e34aa7">AES_IVR1</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga83f2314b5d62989b83ca083854e34aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab213c20b767f9d2e9aa7156288c697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab213c20b767f9d2e9aa7156288c697">AES_IVR2</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga1ab213c20b767f9d2e9aa7156288c697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a4b4c613ced92f8c5c057d93704674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9a4b4c613ced92f8c5c057d93704674">AES_IVR3</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:gaf9a4b4c613ced92f8c5c057d93704674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e47bef7243bf58487191cfa1a2b92ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e47bef7243bf58487191cfa1a2b92ee">COMP_CSR_10KPU</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga0e47bef7243bf58487191cfa1a2b92ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d533e19d0355e57c31f05fa7376ae50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d533e19d0355e57c31f05fa7376ae50">COMP_CSR_400KPU</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga6d533e19d0355e57c31f05fa7376ae50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8652af41fff631fc3ccb6e29292b2792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8652af41fff631fc3ccb6e29292b2792">COMP_CSR_10KPD</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga8652af41fff631fc3ccb6e29292b2792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63d40fb031fcecf6bf626608c5b79c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad63d40fb031fcecf6bf626608c5b79c9">COMP_CSR_400KPD</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gad63d40fb031fcecf6bf626608c5b79c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe77e34f0b50dd7d38b777c6495448f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe77e34f0b50dd7d38b777c6495448f">COMP_CSR_CMP1EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gadbe77e34f0b50dd7d38b777c6495448f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3c12f885ef7b170df129f47f00acaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3c12f885ef7b170df129f47f00acaa">COMP_CSR_SW1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga3c3c12f885ef7b170df129f47f00acaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f27dfdaa5e7261e84462f4a40a0eebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f27dfdaa5e7261e84462f4a40a0eebd">COMP_CSR_CMP1OUT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga7f27dfdaa5e7261e84462f4a40a0eebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53c3e4f4ab43d8aeeca7c58236e8a3bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53c3e4f4ab43d8aeeca7c58236e8a3bc">COMP_CSR_SPEED</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga53c3e4f4ab43d8aeeca7c58236e8a3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb2aa3d0055f1246613d11407195e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb2aa3d0055f1246613d11407195e1d">COMP_CSR_CMP2OUT</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga0bb2aa3d0055f1246613d11407195e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1acb48a929c69332b5067efa080aa7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1acb48a929c69332b5067efa080aa7e">COMP_CSR_VREFOUTEN</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaf1acb48a929c69332b5067efa080aa7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67164ea60986b0d8323dab125be2d7e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67164ea60986b0d8323dab125be2d7e0">COMP_CSR_WNDWE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga67164ea60986b0d8323dab125be2d7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad643b8237ac05f37e844c4623eee38e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad643b8237ac05f37e844c4623eee38e2">COMP_CSR_INSEL</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr class="separator:gad643b8237ac05f37e844c4623eee38e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c878cb32e006482652690adead3e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22c878cb32e006482652690adead3e74">COMP_CSR_INSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga22c878cb32e006482652690adead3e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c924a874286b31ae1854c97ebe3ad6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c924a874286b31ae1854c97ebe3ad6a">COMP_CSR_INSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga6c924a874286b31ae1854c97ebe3ad6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9163490c0de87d801562c28aee779281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9163490c0de87d801562c28aee779281">COMP_CSR_INSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga9163490c0de87d801562c28aee779281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38311a7b049416e9eb89c4d5e1bee615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38311a7b049416e9eb89c4d5e1bee615">COMP_CSR_OUTSEL</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td></tr>
<tr class="separator:ga38311a7b049416e9eb89c4d5e1bee615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6107493783e3f6576cbbb5abf8be4b8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6107493783e3f6576cbbb5abf8be4b8f">COMP_CSR_OUTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga6107493783e3f6576cbbb5abf8be4b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa5c5275916b906ea0bc1bbdb634ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fa5c5275916b906ea0bc1bbdb634ab6">COMP_CSR_OUTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga4fa5c5275916b906ea0bc1bbdb634ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae988c09e46307cf68c8da5708ef08bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae988c09e46307cf68c8da5708ef08bba">COMP_CSR_OUTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gae988c09e46307cf68c8da5708ef08bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebc554efe1fbb906964fc9bfa971b834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebc554efe1fbb906964fc9bfa971b834">COMP_CSR_FCH3</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaebc554efe1fbb906964fc9bfa971b834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa55cfd36c5e8419dce09a73310d71acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa55cfd36c5e8419dce09a73310d71acf">COMP_CSR_FCH8</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaa55cfd36c5e8419dce09a73310d71acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34f3961e44566985baff979b3de49eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf34f3961e44566985baff979b3de49eb">COMP_CSR_RCH13</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaf34f3961e44566985baff979b3de49eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb7a410881f0816c137867c22153987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb7a410881f0816c137867c22153987">COMP_CSR_CAIE</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaefb7a410881f0816c137867c22153987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8693eb5905a8e66a8301965772b6163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8693eb5905a8e66a8301965772b6163">COMP_CSR_CAIF</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gac8693eb5905a8e66a8301965772b6163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8464fe51ce24b7f198455dc2fb31c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8464fe51ce24b7f198455dc2fb31c4f">COMP_CSR_TSUSP</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gab8464fe51ce24b7f198455dc2fb31c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b644934e804cbc8e42bd484dcebd6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e">OPAMP_CSR_OPA1PD</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gae5b644934e804cbc8e42bd484dcebd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b676e928da0202bddb2f12188c90ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef">OPAMP_CSR_S3SEL1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga37b676e928da0202bddb2f12188c90ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e328d9d724eb39d4400d36d502fea5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a">OPAMP_CSR_S4SEL1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga0e328d9d724eb39d4400d36d502fea5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4eea516e7d5c208b8289b0660cc75a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9">OPAMP_CSR_S5SEL1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gac4eea516e7d5c208b8289b0660cc75a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6208311a1867d128b86cd3c7cb510b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b">OPAMP_CSR_S6SEL1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga5d6208311a1867d128b86cd3c7cb510b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559315504bd28b2ae4bbd2eb5f68a5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3">OPAMP_CSR_OPA1CAL_L</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga559315504bd28b2ae4bbd2eb5f68a5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b23675b1a4989b66adb3b4bde3701a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4">OPAMP_CSR_OPA1CAL_H</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga7b23675b1a4989b66adb3b4bde3701a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5150a4cdd237a13e2e90d270401dc01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a">OPAMP_CSR_OPA1LPM</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga5150a4cdd237a13e2e90d270401dc01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a11d9b9cabf471a9eb865749258cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd">OPAMP_CSR_OPA2PD</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga48a11d9b9cabf471a9eb865749258cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8a67e8d565fd87ed7d815b97b595ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed">OPAMP_CSR_S3SEL2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga5a8a67e8d565fd87ed7d815b97b595ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c4ae766097f963e04ea1453edb2ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5">OPAMP_CSR_S4SEL2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gab6c4ae766097f963e04ea1453edb2ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0d17dca87b31e081ab21816742f798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798">OPAMP_CSR_S5SEL2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga7b0d17dca87b31e081ab21816742f798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e91d1a9059b9c1a513488c461cc4ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee">OPAMP_CSR_S6SEL2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga67e91d1a9059b9c1a513488c461cc4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0680339e9466294ed793971564d414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414">OPAMP_CSR_OPA2CAL_L</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaef0680339e9466294ed793971564d414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10eefaaf4ba1fd000519ac7b9a23a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99">OPAMP_CSR_OPA2CAL_H</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gad10eefaaf4ba1fd000519ac7b9a23a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab886ae6a479d527ded647fde68507e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f">OPAMP_CSR_OPA2LPM</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gab886ae6a479d527ded647fde68507e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9654013fe2fdc451fe058a2cb2acb676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9654013fe2fdc451fe058a2cb2acb676">OPAMP_CSR_OPA3PD</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga9654013fe2fdc451fe058a2cb2acb676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff0805d6ac464d02c69eb17712d0cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadff0805d6ac464d02c69eb17712d0cc8">OPAMP_CSR_S3SEL3</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gadff0805d6ac464d02c69eb17712d0cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0031b457119e521efdea09a2331f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0031b457119e521efdea09a2331f5d">OPAMP_CSR_S4SEL3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga2f0031b457119e521efdea09a2331f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f40ae8a996a7a1a8b9a1abcaba4d6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f40ae8a996a7a1a8b9a1abcaba4d6e2">OPAMP_CSR_S5SEL3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga7f40ae8a996a7a1a8b9a1abcaba4d6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d352251aff35978e0f23da69a40a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d352251aff35978e0f23da69a40a1d">OPAMP_CSR_S6SEL3</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaf3d352251aff35978e0f23da69a40a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d1cac1c2fb6fc29cdea834aa6682fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81d1cac1c2fb6fc29cdea834aa6682fc">OPAMP_CSR_OPA3CAL_L</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga81d1cac1c2fb6fc29cdea834aa6682fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651e244b6aeb3d84e6c0a7c92b66ec78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga651e244b6aeb3d84e6c0a7c92b66ec78">OPAMP_CSR_OPA3CAL_H</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga651e244b6aeb3d84e6c0a7c92b66ec78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5671520e4b2a48a13fa05830107bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a5671520e4b2a48a13fa05830107bbd">OPAMP_CSR_OPA3LPM</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga9a5671520e4b2a48a13fa05830107bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19bdc28f97676f37d7f413e2bef9e439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439">OPAMP_CSR_ANAWSEL1</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga19bdc28f97676f37d7f413e2bef9e439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11461c636f00cabc7c33c98118038f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7">OPAMP_CSR_ANAWSEL2</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gae11461c636f00cabc7c33c98118038f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7292fb0f4d01d24e7f0b74a0e380f691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7292fb0f4d01d24e7f0b74a0e380f691">OPAMP_CSR_ANAWSEL3</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga7292fb0f4d01d24e7f0b74a0e380f691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad733d970416f5da10bd97202fd3ac79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a">OPAMP_CSR_S7SEL2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gad733d970416f5da10bd97202fd3ac79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7cf07cd19782a07c3521f3f1393ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4">OPAMP_CSR_AOP_RANGE</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gadd7cf07cd19782a07c3521f3f1393ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2292621da808518e35353c6acb780939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939">OPAMP_CSR_OPA1CALOUT</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga2292621da808518e35353c6acb780939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf6b44e744f16a16f88e20c28b5cb6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f">OPAMP_CSR_OPA2CALOUT</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga3bf6b44e744f16a16f88e20c28b5cb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31721a43b927aa5c21ac2593048f4b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31721a43b927aa5c21ac2593048f4b3c">OPAMP_CSR_OPA3CALOUT</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga31721a43b927aa5c21ac2593048f4b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8305bb177fa09fa517ea4b19ea3608c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8305bb177fa09fa517ea4b19ea3608c8">OPAMP_OTR_AO1_OPT_OFFSET_TRIM</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga8305bb177fa09fa517ea4b19ea3608c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad26269f17246a77eef9128141817d6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad26269f17246a77eef9128141817d6fb">OPAMP_OTR_AO2_OPT_OFFSET_TRIM</a>&#160;&#160;&#160;((uint32_t)0x000FFC00)</td></tr>
<tr class="separator:gad26269f17246a77eef9128141817d6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab4f16051586e59b29f84c3b3316eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabab4f16051586e59b29f84c3b3316eca">OPAMP_OTR_AO3_OPT_OFFSET_TRIM</a>&#160;&#160;&#160;((uint32_t)0x3FF00000)</td></tr>
<tr class="separator:gabab4f16051586e59b29f84c3b3316eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d7d7115cedfa7d321971f832d8a391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391">OPAMP_OTR_OT_USER</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga11d7d7115cedfa7d321971f832d8a391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d67d0c010127eeb9579d64ef4f50b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d67d0c010127eeb9579d64ef4f50b8e">OPAMP_LP_OTR_AO1_OPT_OFFSET_TRIM_LP</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga6d67d0c010127eeb9579d64ef4f50b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84ec59f1995faa1f0018e7931cf42b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae84ec59f1995faa1f0018e7931cf42b6">OPAMP_LP_OTR_AO2_OPT_OFFSET_TRIM_LP</a>&#160;&#160;&#160;((uint32_t)0x000FFC00)</td></tr>
<tr class="separator:gae84ec59f1995faa1f0018e7931cf42b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9e1e43bbc700b5b4f570e65803ab94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9e1e43bbc700b5b4f570e65803ab94">OPAMP_LP_OTR_AO3_OPT_OFFSET_TRIM_LP</a>&#160;&#160;&#160;((uint32_t)0x3FF00000)</td></tr>
<tr class="separator:ga6d9e1e43bbc700b5b4f570e65803ab94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf4701d3b15924e657942ce3caa4105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga2bf4701d3b15924e657942ce3caa4105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="separator:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d57481fb891a0964b40f721354c56d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga7d57481fb891a0964b40f721354c56d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8cedbb3dda03d56ac0ba92d2d9cefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gabd8cedbb3dda03d56ac0ba92d2d9cefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1e2b83ae1ab889cb1e34a99746c9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga0b1e2b83ae1ab889cb1e34a99746c9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998aa4fd791ea2f4626df6ddc8fc7109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga998aa4fd791ea2f4626df6ddc8fc7109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf951c1a57a1a19e356df57d908f09c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr class="separator:gaf951c1a57a1a19e356df57d908f09c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfa13ec123c583136e24b7890add45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b">DAC_CR_TSEL1_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga8dfa13ec123c583136e24b7890add45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265e32c4fc43310acdf3ebea01376766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766">DAC_CR_TSEL1_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga265e32c4fc43310acdf3ebea01376766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa625d7638422e90a616ac93edd4bf408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408">DAC_CR_TSEL1_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaa625d7638422e90a616ac93edd4bf408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90491f31219d07175629eecdcdc9271e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr class="separator:ga90491f31219d07175629eecdcdc9271e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0871e6466e3a7378103c431832ae525a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a">DAC_CR_WAVE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga0871e6466e3a7378103c431832ae525a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e167ae02d2ad5bc9fd30c2f8ea5b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37">DAC_CR_WAVE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga48e167ae02d2ad5bc9fd30c2f8ea5b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bcf611b2f0b975513325895bf16e085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:ga3bcf611b2f0b975513325895bf16e085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4225dcce22b440fcd3a8ad96c5f2baec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec">DAC_CR_MAMP1_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga4225dcce22b440fcd3a8ad96c5f2baec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc15817842cb7992d449c448684f68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d">DAC_CR_MAMP1_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga6cc15817842cb7992d449c448684f68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fefef1d798a2685b03e44bd9fdac06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b">DAC_CR_MAMP1_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga0fefef1d798a2685b03e44bd9fdac06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc83b4feb742c632ba66f55d102432b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b">DAC_CR_MAMP1_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gafdc83b4feb742c632ba66f55d102432b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995c19d8c8de9ee09057ec6151154e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga995c19d8c8de9ee09057ec6151154e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb0585e1053abf18cd129ad76a66bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea">DAC_CR_DMAUDRIE1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gacbb0585e1053abf18cd129ad76a66bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65db2420e02fc6813842f57134d898f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f">DAC_CR_EN2</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaa65db2420e02fc6813842f57134d898f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6f660a5f15262beca06b9098a559e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9">DAC_CR_BOFF2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gadd6f660a5f15262beca06b9098a559e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8fc527f6ddb787123da09d2085b772f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f">DAC_CR_TEN2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gab8fc527f6ddb787123da09d2085b772f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b4d0ccff78f7c3862903e7b0e66302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302">DAC_CR_TSEL2</a>&#160;&#160;&#160;((uint32_t)0x00380000)</td></tr>
<tr class="separator:ga73b4d0ccff78f7c3862903e7b0e66302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9753b87f31e7106ecf77b2f01a99b237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237">DAC_CR_TSEL2_0</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga9753b87f31e7106ecf77b2f01a99b237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79323a6c81bfa5c8239b23cd3db737a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a">DAC_CR_TSEL2_1</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gac79323a6c81bfa5c8239b23cd3db737a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad3da8a9c5fe9566d8ffe38916caaff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff">DAC_CR_TSEL2_2</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga9ad3da8a9c5fe9566d8ffe38916caaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf24e48cf288db4a4643057dd09e3a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b">DAC_CR_WAVE2</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr class="separator:gacf24e48cf288db4a4643057dd09e3a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">DAC_CR_WAVE2_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4798bf254010b442b4ac4288c2f1b65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f">DAC_CR_WAVE2_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga4798bf254010b442b4ac4288c2f1b65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf03fe2359cb0f11c33f793c2e92bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd">DAC_CR_MAMP2</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:ga7cf03fe2359cb0f11c33f793c2e92bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d952192721dbdcea8d707d43096454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454">DAC_CR_MAMP2_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gae8d952192721dbdcea8d707d43096454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860032e8196838cd36a655c1749139d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6">DAC_CR_MAMP2_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga860032e8196838cd36a655c1749139d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2147ffa3282e9ff22475e5d6040f269e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e">DAC_CR_MAMP2_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga2147ffa3282e9ff22475e5d6040f269e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0fe77a2029873111cbe723a5cba9c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57">DAC_CR_MAMP2_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaa0fe77a2029873111cbe723a5cba9c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f905c2ac89f976df6c4beffdde58b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53">DAC_CR_DMAEN2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga6f905c2ac89f976df6c4beffdde58b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803e3bae78ced744b93aa76615303e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15">DAC_CR_DMAUDRIE2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga803e3bae78ced744b93aa76615303e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970ef02dffaceb35ff1dd7aceb67acdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd">DAC_SWTRIGR_SWTRIG1</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga970ef02dffaceb35ff1dd7aceb67acdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e53585b505d21f5c457476bd5a18f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8">DAC_SWTRIGR_SWTRIG2</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gaf0e53585b505d21f5c457476bd5a18f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5295b5cb7f5d71ed2e8a310deb00013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:ga5295b5cb7f5d71ed2e8a310deb00013d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d34667f8f4b753689c8c936c28471c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td></tr>
<tr class="separator:ga0d34667f8f4b753689c8c936c28471c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fc9f022fe4a08f67c51646177b26cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="separator:gae1fc9f022fe4a08f67c51646177b26cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7506e369b37d55826042b540b10e44c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7">DAC_DHR12R2_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:ga7506e369b37d55826042b540b10e44c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f66bd794202221e1a55547673b7abab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab">DAC_DHR12L2_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td></tr>
<tr class="separator:ga0f66bd794202221e1a55547673b7abab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da94dc053e6637efb9ccb57b7ae481c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c">DAC_DHR8R2_DACC2DHR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="separator:ga7da94dc053e6637efb9ccb57b7ae481c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca45719f3d365c9495bdcf6364ae59f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr class="separator:gaca45719f3d365c9495bdcf6364ae59f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3edd68db1697af93027e05f6b764c540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</td></tr>
<tr class="separator:ga3edd68db1697af93027e05f6b764c540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203db656bfef6fedee17b99fb77b1bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td></tr>
<tr class="separator:ga203db656bfef6fedee17b99fb77b1bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8421d613b182aab8d6c58592bcda6c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0xFFF00000)</td></tr>
<tr class="separator:ga8421d613b182aab8d6c58592bcda6c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aee01ad181fa5b541864ed62907d70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr class="separator:ga9aee01ad181fa5b541864ed62907d70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31631eaac76ebecb059918c351ef3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td></tr>
<tr class="separator:gae31631eaac76ebecb059918c351ef3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4192938e039dc25a7df8fcc5f3932a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:ga5b4192938e039dc25a7df8fcc5f3932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaa39c1e82279918918b072fd56db04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04">DAC_DOR2_DACC2DOR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:gacaaa39c1e82279918918b072fd56db04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16e48ab85d9261c5b599c56b14aea5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d">DAC_SR_DMAUDR2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaf16e48ab85d9261c5b599c56b14aea5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr class="separator:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887eb26364a8693355024ca203323165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr class="separator:ga887eb26364a8693355024ca203323165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga223ec71b13697d1d94ac910d74dda1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4">DBGMCU_IDCODE_REV_ID_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga223ec71b13697d1d94ac910d74dda1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c43be5f3bf427d9e5c5cb53c71c56c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5">DBGMCU_IDCODE_REV_ID_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga2c43be5f3bf427d9e5c5cb53c71c56c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0c09bab9658d492fadbb6d8e926ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead">DBGMCU_IDCODE_REV_ID_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gafd0c09bab9658d492fadbb6d8e926ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1591e5e3e0ac1cf9a677e4ee7de14736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736">DBGMCU_IDCODE_REV_ID_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga1591e5e3e0ac1cf9a677e4ee7de14736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c2934497d6e9611d0f0de63705a45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d">DBGMCU_IDCODE_REV_ID_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gae6c2934497d6e9611d0f0de63705a45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2b20d6c7ba5ec12ed0aa8aacade921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921">DBGMCU_IDCODE_REV_ID_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga2c2b20d6c7ba5ec12ed0aa8aacade921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777e36bfca8dbb754b1407be5d0f712b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b">DBGMCU_IDCODE_REV_ID_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga777e36bfca8dbb754b1407be5d0f712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebea4db4ccddeeacfecb181ec8763e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3">DBGMCU_IDCODE_REV_ID_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga7ebea4db4ccddeeacfecb181ec8763e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb637a05555ad0cf9f1308184822c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a">DBGMCU_IDCODE_REV_ID_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga1fb637a05555ad0cf9f1308184822c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24a517f96a59284e5b7c27c521050f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7">DBGMCU_IDCODE_REV_ID_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaf24a517f96a59284e5b7c27c521050f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0770975f537cee88759c533cce1985c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7">DBGMCU_IDCODE_REV_ID_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga0770975f537cee88759c533cce1985c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217da836fc3089b44a9d9c3daff40c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75">DBGMCU_IDCODE_REV_ID_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga217da836fc3089b44a9d9c3daff40c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27909354dd0b18756072ab3a3939e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91">DBGMCU_IDCODE_REV_ID_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gae27909354dd0b18756072ab3a3939e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300efe7db3358b63a83133901ab507ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac">DBGMCU_IDCODE_REV_ID_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga300efe7db3358b63a83133901ab507ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7664e599c06b8f00398d9c84deec607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607">DBGMCU_IDCODE_REV_ID_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaf7664e599c06b8f00398d9c84deec607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027015a672a0e61e0b8494b2f3d04c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74">DBGMCU_IDCODE_REV_ID_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga027015a672a0e61e0b8494b2f3d04c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037c80fe1d7308cee68245715ef6cd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a">DBGMCU_CR_DBG_SLEEP</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga037c80fe1d7308cee68245715ef6cd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107a9396d63c892a8e614897c9d0b132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga107a9396d63c892a8e614897c9d0b132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9034b6eb9d4dceadffc6a1d1959056c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9">DBGMCU_CR_TRACE_IOEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga9034b6eb9d4dceadffc6a1d1959056c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1395189e10bdbc37bce9ea480e22d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10">DBGMCU_CR_TRACE_MODE</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr class="separator:gaa1395189e10bdbc37bce9ea480e22d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d41a4027853783633d929a43f8d6d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">DBGMCU_CR_TRACE_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga2d41a4027853783633d929a43f8d6d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba3a830051b53d43d850768242c503e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">DBGMCU_CR_TRACE_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga7ba3a830051b53d43d850768242c503e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3c5b87084934a18748f5ec168f5aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef">DBGMCU_APB1_FZ_DBG_TIM2_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaae3c5b87084934a18748f5ec168f5aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fea6834f4ef9fc6b403cd079a001cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec">DBGMCU_APB1_FZ_DBG_TIM3_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga2fea6834f4ef9fc6b403cd079a001cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac65bf9342bb8acbcb25938e93abc45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac65bf9342bb8acbcb25938e93abc45">DBGMCU_APB1_FZ_DBG_TIM4_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga7ac65bf9342bb8acbcb25938e93abc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d29d40515d36ce6ed7e5d34ed17dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42d29d40515d36ce6ed7e5d34ed17dcf">DBGMCU_APB1_FZ_DBG_TIM5_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga42d29d40515d36ce6ed7e5d34ed17dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea6a1e90739bcf1d0723a0566c66de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7">DBGMCU_APB1_FZ_DBG_TIM6_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gadea6a1e90739bcf1d0723a0566c66de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdade78c3d28a668f9826d0b72e5844b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdade78c3d28a668f9826d0b72e5844b">DBGMCU_APB1_FZ_DBG_TIM7_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gafdade78c3d28a668f9826d0b72e5844b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e20246d389229ff46006b405bb56b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d">DBGMCU_APB1_FZ_DBG_RTC_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga1e20246d389229ff46006b405bb56b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a49d5e849185d09ee6c7594512ffe88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88">DBGMCU_APB1_FZ_DBG_WWDG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga8a49d5e849185d09ee6c7594512ffe88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8989cb96dd5d6dbdaaf16e1f127c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a">DBGMCU_APB1_FZ_DBG_IWDG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gada8989cb96dd5d6dbdaaf16e1f127c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83fb5d62c6e6fa1c2fd06084528404e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gae83fb5d62c6e6fa1c2fd06084528404e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6320aba695f6c3f97608e478533e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6320aba695f6c3f97608e478533e96">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga8f6320aba695f6c3f97608e478533e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12c17533a1e3262ee11f760e44f5127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf12c17533a1e3262ee11f760e44f5127">DBGMCU_APB2_FZ_DBG_TIM9_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaf12c17533a1e3262ee11f760e44f5127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d4bbf803a65e8202b0019ed0ce0ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d4bbf803a65e8202b0019ed0ce0ebb">DBGMCU_APB2_FZ_DBG_TIM10_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga24d4bbf803a65e8202b0019ed0ce0ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354671c942db40e69820fd783ef955b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga354671c942db40e69820fd783ef955b4">DBGMCU_APB2_FZ_DBG_TIM11_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga354671c942db40e69820fd783ef955b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3475228c998897d0f408a4c5da066186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga3475228c998897d0f408a4c5da066186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1522414af27c7fff2cc27edac1d680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga1a1522414af27c7fff2cc27edac1d680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f83359698adf05854b55705f78d8a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga5f83359698adf05854b55705f78d8a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fa823dbb15b829621961efc60d6a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga44fa823dbb15b829621961efc60d6a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631741eb4843eda3578808a3d8b527b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga631741eb4843eda3578808a3d8b527b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee1947aef188f437f37d3ff444f8646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga8ee1947aef188f437f37d3ff444f8646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28664595df654d9d8052fb6f9cc48495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga28664595df654d9d8052fb6f9cc48495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624379143a2535d7a60d87d59834d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaa624379143a2535d7a60d87d59834d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f69823d44810c353af1f0a89eaf180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaf4f69823d44810c353af1f0a89eaf180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684cf326c770f1ab21c604a5f62907ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga684cf326c770f1ab21c604a5f62907ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fcc1471918f3e7b293b2d825177253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga12fcc1471918f3e7b293b2d825177253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d76395cf6c6ef50e05c96d7ae723058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga2d76395cf6c6ef50e05c96d7ae723058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b6d9787aeff76a51581d9488b4604f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga41b6d9787aeff76a51581d9488b4604f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47d914969922381708ae06c1c71123a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gae47d914969922381708ae06c1c71123a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f178e879b2d8ceeea351e4750272dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga86f178e879b2d8ceeea351e4750272dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4528af54928542c09502c01827418732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga4528af54928542c09502c01827418732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8333b3c78b7d0a07bd4b1e91e902b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaf8333b3c78b7d0a07bd4b1e91e902b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ad797334d9fb70750ace14b16e0122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga75ad797334d9fb70750ace14b16e0122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60085fa798cf77f80365839e7d88c8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga60085fa798cf77f80365839e7d88c8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e9aa2475130fbf63db304ceea019eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga66e9aa2475130fbf63db304ceea019eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989699cace2fa87efa867b825c1deb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga989699cace2fa87efa867b825c1deb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8505b947a04834750e164dc320dfae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga8505b947a04834750e164dc320dfae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d98e88c334091e20e931372646a6b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga0d98e88c334091e20e931372646a6b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bad79f1ae37b69b048834808e8d067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga59bad79f1ae37b69b048834808e8d067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d22139e4567c89e2afcb4aef71104c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga73d22139e4567c89e2afcb4aef71104c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b431fd4e034f8333e44594712f75eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga34b431fd4e034f8333e44594712f75eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950664b81ec2d4d843f89ef102107d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga950664b81ec2d4d843f89ef102107d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943245d2a8300854d53fd07bb957a6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga943245d2a8300854d53fd07bb957a6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c23c727a4dbbc45a356c8418299275d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga3c23c727a4dbbc45a356c8418299275d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc61098c5cf9a7d53ddcb155e34c984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga7fc61098c5cf9a7d53ddcb155e34c984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3dca486df2f235aac8f3975f5f4ab75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gac3dca486df2f235aac8f3975f5f4ab75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e523c5cbf5594ffe8540c317bce6933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga1e523c5cbf5594ffe8540c317bce6933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9f01dfeb289156448f5a5a0ad54099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaad9f01dfeb289156448f5a5a0ad54099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7378f7a26730bfd5c950b7c7efb9272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaa7378f7a26730bfd5c950b7c7efb9272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387640bb30564cbc9479b9e4207d75a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387640bb30564cbc9479b9e4207d75a9">DMA_CCR1_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga387640bb30564cbc9479b9e4207d75a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace00470cb24c0cf4e8c92541a3cc695c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace00470cb24c0cf4e8c92541a3cc695c">DMA_CCR1_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gace00470cb24c0cf4e8c92541a3cc695c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f14fe0da3c0d3252002b194097108a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f14fe0da3c0d3252002b194097108a9">DMA_CCR1_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga3f14fe0da3c0d3252002b194097108a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf72c1527c7610bcecb03816338b262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cf72c1527c7610bcecb03816338b262">DMA_CCR1_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga2cf72c1527c7610bcecb03816338b262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9512b76e871908af4777604e42676be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9512b76e871908af4777604e42676be4">DMA_CCR1_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga9512b76e871908af4777604e42676be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c008055878f08bc33b006847890ac53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c008055878f08bc33b006847890ac53">DMA_CCR1_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga2c008055878f08bc33b006847890ac53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03421fb76491fccc4b1e6b469570b995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03421fb76491fccc4b1e6b469570b995">DMA_CCR1_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga03421fb76491fccc4b1e6b469570b995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0af4a5f4c3e3dab2b6d06f3c11b2882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0af4a5f4c3e3dab2b6d06f3c11b2882">DMA_CCR1_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gac0af4a5f4c3e3dab2b6d06f3c11b2882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7e53a0b94fa38dc14f2f9d4f99c768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7e53a0b94fa38dc14f2f9d4f99c768">DMA_CCR1_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga5e7e53a0b94fa38dc14f2f9d4f99c768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5e8b15368d6baca1f74fabde8dab06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5e8b15368d6baca1f74fabde8dab06">DMA_CCR1_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga4c5e8b15368d6baca1f74fabde8dab06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f1e7b62988eea6758b482ab3deb707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87f1e7b62988eea6758b482ab3deb707">DMA_CCR1_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga87f1e7b62988eea6758b482ab3deb707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f99b77927f2266f275dbbb21b1470f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5f99b77927f2266f275dbbb21b1470f">DMA_CCR1_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:gaf5f99b77927f2266f275dbbb21b1470f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55531c87343e2c7a0a7b463903525bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad55531c87343e2c7a0a7b463903525bc">DMA_CCR1_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gad55531c87343e2c7a0a7b463903525bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be46e87afa09b40f2efd0b00ea552cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be46e87afa09b40f2efd0b00ea552cb">DMA_CCR1_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga1be46e87afa09b40f2efd0b00ea552cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b17026db327aaaf6368f13e6f2d358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60b17026db327aaaf6368f13e6f2d358">DMA_CCR1_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga60b17026db327aaaf6368f13e6f2d358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcfa498b39ded500e6d2c895b26cda70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcfa498b39ded500e6d2c895b26cda70">DMA_CCR1_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gabcfa498b39ded500e6d2c895b26cda70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf158a0849c5c1cb8ff35f29770c71375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf158a0849c5c1cb8ff35f29770c71375">DMA_CCR1_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaf158a0849c5c1cb8ff35f29770c71375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274c65bc7120061ed73fb4aca02bc1a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274c65bc7120061ed73fb4aca02bc1a8">DMA_CCR1_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga274c65bc7120061ed73fb4aca02bc1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb96436a038c7077828511d100d4a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb96436a038c7077828511d100d4a47">DMA_CCR2_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gacfb96436a038c7077828511d100d4a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72231403a4703c8f9b30c31519905f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72231403a4703c8f9b30c31519905f17">DMA_CCR2_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga72231403a4703c8f9b30c31519905f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab10c029da9cab8f0166fc0a4d386a6e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab10c029da9cab8f0166fc0a4d386a6e1">DMA_CCR2_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gab10c029da9cab8f0166fc0a4d386a6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ce03a92cd76c66d01555d2a7565005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39ce03a92cd76c66d01555d2a7565005">DMA_CCR2_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga39ce03a92cd76c66d01555d2a7565005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bbde7db83e7bc9df673acffb5d1c6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bbde7db83e7bc9df673acffb5d1c6d3">DMA_CCR2_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga5bbde7db83e7bc9df673acffb5d1c6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8419395c2413c1c5a39293fe3c51b043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8419395c2413c1c5a39293fe3c51b043">DMA_CCR2_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga8419395c2413c1c5a39293fe3c51b043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga662ac6a62bd2759b8e254d979b94fd34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga662ac6a62bd2759b8e254d979b94fd34">DMA_CCR2_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga662ac6a62bd2759b8e254d979b94fd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae69693512a969cb7d71ffb697cc89fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae69693512a969cb7d71ffb697cc89fb">DMA_CCR2_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gaae69693512a969cb7d71ffb697cc89fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f7159145fe396545b94eab4449c6487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f7159145fe396545b94eab4449c6487">DMA_CCR2_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga0f7159145fe396545b94eab4449c6487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9493e150e5c1946483530b346744a6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9493e150e5c1946483530b346744a6f5">DMA_CCR2_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga9493e150e5c1946483530b346744a6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60acc9d4a361d491459dba62f820d9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60acc9d4a361d491459dba62f820d9a4">DMA_CCR2_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga60acc9d4a361d491459dba62f820d9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b4a55399708faa6abad771fd3cff5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62b4a55399708faa6abad771fd3cff5a">DMA_CCR2_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:ga62b4a55399708faa6abad771fd3cff5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590d9af747a3b70102c0899abbbd2930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga590d9af747a3b70102c0899abbbd2930">DMA_CCR2_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga590d9af747a3b70102c0899abbbd2930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a602816e76397bf90f4394193065984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a602816e76397bf90f4394193065984">DMA_CCR2_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga3a602816e76397bf90f4394193065984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03e599da7a5da32129aaeb7b123e5c87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03e599da7a5da32129aaeb7b123e5c87">DMA_CCR2_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga03e599da7a5da32129aaeb7b123e5c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead3fb380db524c848a31d49d7dbedcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaead3fb380db524c848a31d49d7dbedcd">DMA_CCR2_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gaead3fb380db524c848a31d49d7dbedcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80cbce6e70c5ffdf03c885791b35c116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80cbce6e70c5ffdf03c885791b35c116">DMA_CCR2_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga80cbce6e70c5ffdf03c885791b35c116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24c6020357c18552920f3a581459f9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24c6020357c18552920f3a581459f9e8">DMA_CCR2_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga24c6020357c18552920f3a581459f9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa49b0ad3de90cc1c426b10cf1c191f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fa49b0ad3de90cc1c426b10cf1c191f">DMA_CCR3_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga0fa49b0ad3de90cc1c426b10cf1c191f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc09c8f9356f8a0d6443d7403a4d405c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc09c8f9356f8a0d6443d7403a4d405c">DMA_CCR3_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gadc09c8f9356f8a0d6443d7403a4d405c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8119a569028b6a6ff49db72f88be1c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8119a569028b6a6ff49db72f88be1c3b">DMA_CCR3_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga8119a569028b6a6ff49db72f88be1c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dd2fcd28d0aa8df1ca1bdd3211d455d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd2fcd28d0aa8df1ca1bdd3211d455d">DMA_CCR3_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga8dd2fcd28d0aa8df1ca1bdd3211d455d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678a5d91e74ce581cba96143eff3e6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678a5d91e74ce581cba96143eff3e6f7">DMA_CCR3_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga678a5d91e74ce581cba96143eff3e6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95188ea292b73cead43bc83578818499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95188ea292b73cead43bc83578818499">DMA_CCR3_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga95188ea292b73cead43bc83578818499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68902d94629100d88a45d0367f802f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68902d94629100d88a45d0367f802f64">DMA_CCR3_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga68902d94629100d88a45d0367f802f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2abdd06dc67e7ce3eb58e2c1173708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e2abdd06dc67e7ce3eb58e2c1173708">DMA_CCR3_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga3e2abdd06dc67e7ce3eb58e2c1173708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae55191f69fc976c45423422fe05855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaae55191f69fc976c45423422fe05855">DMA_CCR3_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:gaaae55191f69fc976c45423422fe05855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61d6c70b2dc2a536356135e5de21bbee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61d6c70b2dc2a536356135e5de21bbee">DMA_CCR3_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga61d6c70b2dc2a536356135e5de21bbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1deb51665fb2061411534cedd06dbbb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1deb51665fb2061411534cedd06dbbb9">DMA_CCR3_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga1deb51665fb2061411534cedd06dbbb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb2577046f5e8dbae1752bd399c1635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcb2577046f5e8dbae1752bd399c1635">DMA_CCR3_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:gadcb2577046f5e8dbae1752bd399c1635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6efcb54d1fec2de2dd5dfc06d56203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6efcb54d1fec2de2dd5dfc06d56203">DMA_CCR3_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaee6efcb54d1fec2de2dd5dfc06d56203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f2bbe729a55547ae88af0d898615ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f2bbe729a55547ae88af0d898615ca">DMA_CCR3_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga13f2bbe729a55547ae88af0d898615ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3882481a886166b84696ec3747a5185f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3882481a886166b84696ec3747a5185f">DMA_CCR3_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga3882481a886166b84696ec3747a5185f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga946f5281d2b10185b79ad216a3a0c6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga946f5281d2b10185b79ad216a3a0c6bd">DMA_CCR3_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga946f5281d2b10185b79ad216a3a0c6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31df7655887ca23e40918b6c73f0e79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31df7655887ca23e40918b6c73f0e79a">DMA_CCR3_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga31df7655887ca23e40918b6c73f0e79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d1178c083a156368dc20af8f45c2e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70d1178c083a156368dc20af8f45c2e8">DMA_CCR3_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga70d1178c083a156368dc20af8f45c2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ba637aa09839dd4866d9b79da64271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ba637aa09839dd4866d9b79da64271">DMA_CCR4_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga03ba637aa09839dd4866d9b79da64271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ecd535728f0a5e20acd4ca40a6e385a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ecd535728f0a5e20acd4ca40a6e385a">DMA_CCR4_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga0ecd535728f0a5e20acd4ca40a6e385a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b1143740ddbb57e6a88a0c1efe6f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b1143740ddbb57e6a88a0c1efe6f67">DMA_CCR4_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga07b1143740ddbb57e6a88a0c1efe6f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352bfbd9d24983387b21755f6680e63b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352bfbd9d24983387b21755f6680e63b">DMA_CCR4_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga352bfbd9d24983387b21755f6680e63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8205d7602eb7d732726b9e52011e6c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8205d7602eb7d732726b9e52011e6c72">DMA_CCR4_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga8205d7602eb7d732726b9e52011e6c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275ab42b13b8a78755581808efea0fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga275ab42b13b8a78755581808efea0fdb">DMA_CCR4_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga275ab42b13b8a78755581808efea0fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3f35660940e5f9b21bfbcde24a963b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a3f35660940e5f9b21bfbcde24a963b">DMA_CCR4_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga9a3f35660940e5f9b21bfbcde24a963b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390c755f21506c08ff22795ba294eb1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga390c755f21506c08ff22795ba294eb1b">DMA_CCR4_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga390c755f21506c08ff22795ba294eb1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0234f5972817bd3f211a4418b960992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0234f5972817bd3f211a4418b960992">DMA_CCR4_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:gaf0234f5972817bd3f211a4418b960992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291a24527a4fd15fbb4bde1b86a9d1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga291a24527a4fd15fbb4bde1b86a9d1a1">DMA_CCR4_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga291a24527a4fd15fbb4bde1b86a9d1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59a122427b47da8917ec847c2a11a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab59a122427b47da8917ec847c2a11a6d">DMA_CCR4_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gab59a122427b47da8917ec847c2a11a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca0c3bc34f23d75850aa05254d4a43d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca0c3bc34f23d75850aa05254d4a43d9">DMA_CCR4_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:gaca0c3bc34f23d75850aa05254d4a43d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb8ec64346554aa20529e059816ec51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb8ec64346554aa20529e059816ec51">DMA_CCR4_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga6bb8ec64346554aa20529e059816ec51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb05890600e52d6a7bcac29858ae53b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb05890600e52d6a7bcac29858ae53b7">DMA_CCR4_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaeb05890600e52d6a7bcac29858ae53b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438f94eb5444944e340bb5be9b4abdb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga438f94eb5444944e340bb5be9b4abdb0">DMA_CCR4_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga438f94eb5444944e340bb5be9b4abdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14772bf86f8d00386f824a974d0930e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14772bf86f8d00386f824a974d0930e7">DMA_CCR4_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga14772bf86f8d00386f824a974d0930e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae28029a2215d23ef03ef29e0b096594b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae28029a2215d23ef03ef29e0b096594b">DMA_CCR4_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gae28029a2215d23ef03ef29e0b096594b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd5dfffd772e5efa02bf7206f9d01011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd5dfffd772e5efa02bf7206f9d01011">DMA_CCR4_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gabd5dfffd772e5efa02bf7206f9d01011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b326a9a20d8f2ede71a1230cfc6e037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b326a9a20d8f2ede71a1230cfc6e037">DMA_CCR5_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga4b326a9a20d8f2ede71a1230cfc6e037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bc3e08b6c055364158cfdbf53a18344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bc3e08b6c055364158cfdbf53a18344">DMA_CCR5_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga7bc3e08b6c055364158cfdbf53a18344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga707914f7d14246d7c993d24ba5d29f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga707914f7d14246d7c993d24ba5d29f7f">DMA_CCR5_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga707914f7d14246d7c993d24ba5d29f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8976e26126b10cb911e81890b94e09cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8976e26126b10cb911e81890b94e09cb">DMA_CCR5_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga8976e26126b10cb911e81890b94e09cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68005a27ead66cb968d430edaa766ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf68005a27ead66cb968d430edaa766ee">DMA_CCR5_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gaf68005a27ead66cb968d430edaa766ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdbfb907f2b03485e5555d986245595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdbfb907f2b03485e5555d986245595">DMA_CCR5_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga2cdbfb907f2b03485e5555d986245595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga762ef78adaa655d9f18da462d7f80e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga762ef78adaa655d9f18da462d7f80e16">DMA_CCR5_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga762ef78adaa655d9f18da462d7f80e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c1a50b68634e208e1635bb58abf11d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c1a50b68634e208e1635bb58abf11d">DMA_CCR5_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga96c1a50b68634e208e1635bb58abf11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee4f4f04c32985ad1797f9cb3164519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee4f4f04c32985ad1797f9cb3164519">DMA_CCR5_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga1ee4f4f04c32985ad1797f9cb3164519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7ca44fb42b772ff1f75b6481a75c9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c7ca44fb42b772ff1f75b6481a75c9c">DMA_CCR5_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga2c7ca44fb42b772ff1f75b6481a75c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1295ed99d6e5ff626a3929ac4f79ff9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1295ed99d6e5ff626a3929ac4f79ff9d">DMA_CCR5_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga1295ed99d6e5ff626a3929ac4f79ff9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd29cd4f313c5bdd5977263443fa669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd29cd4f313c5bdd5977263443fa669">DMA_CCR5_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:gafbd29cd4f313c5bdd5977263443fa669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078b357481a99e295deccf8fcdf47cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga078b357481a99e295deccf8fcdf47cf7">DMA_CCR5_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga078b357481a99e295deccf8fcdf47cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf8c01c46bfbaa062fc98cf15ea25f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cf8c01c46bfbaa062fc98cf15ea25f7">DMA_CCR5_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga4cf8c01c46bfbaa062fc98cf15ea25f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff8c18d3a085e78a44f45edc0b1db14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff8c18d3a085e78a44f45edc0b1db14">DMA_CCR5_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga0ff8c18d3a085e78a44f45edc0b1db14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb8a9b336b448ef4cb5cc0d1bbb5ae6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb8a9b336b448ef4cb5cc0d1bbb5ae6e">DMA_CCR5_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gacb8a9b336b448ef4cb5cc0d1bbb5ae6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga518692360d821bb30cf836e8c9558c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga518692360d821bb30cf836e8c9558c5c">DMA_CCR5_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga518692360d821bb30cf836e8c9558c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07bea0e12e0ac706a6f7c448124ef9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07bea0e12e0ac706a6f7c448124ef9a4">DMA_CCR5_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga07bea0e12e0ac706a6f7c448124ef9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa390cdfed63dd4e80b9b36ff509a5e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa390cdfed63dd4e80b9b36ff509a5e62">DMA_CCR6_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gaa390cdfed63dd4e80b9b36ff509a5e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c284e6d04517cb47fd401bb02fc152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7c284e6d04517cb47fd401bb02fc152">DMA_CCR6_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gac7c284e6d04517cb47fd401bb02fc152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23bae5accea3b2a305debbc7469c7863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23bae5accea3b2a305debbc7469c7863">DMA_CCR6_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga23bae5accea3b2a305debbc7469c7863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5">DMA_CCR6_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99cafc3705aa4f224d1a4f804756c9f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99cafc3705aa4f224d1a4f804756c9f5">DMA_CCR6_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga99cafc3705aa4f224d1a4f804756c9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f17ba2bc4e54fd8f7aab802ab700c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3f17ba2bc4e54fd8f7aab802ab700c8">DMA_CCR6_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gab3f17ba2bc4e54fd8f7aab802ab700c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga772b475bf4486556456f0c915433a078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga772b475bf4486556456f0c915433a078">DMA_CCR6_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga772b475bf4486556456f0c915433a078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da9ce010cf743a549c20cd545beb1d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2da9ce010cf743a549c20cd545beb1d8">DMA_CCR6_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga2da9ce010cf743a549c20cd545beb1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709ecd29ac92652352442978d19c0d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga709ecd29ac92652352442978d19c0d18">DMA_CCR6_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga709ecd29ac92652352442978d19c0d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f57663551eb1644c8dbd114f6614a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f57663551eb1644c8dbd114f6614a0">DMA_CCR6_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga01f57663551eb1644c8dbd114f6614a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac737faa55be44e20c09343be2152538b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac737faa55be44e20c09343be2152538b">DMA_CCR6_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gac737faa55be44e20c09343be2152538b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ae53e204d28c22aab4e4065cf836c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ae53e204d28c22aab4e4065cf836c8">DMA_CCR6_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:ga05ae53e204d28c22aab4e4065cf836c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aabd7ba4fb157fd7ee98986330a5d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aabd7ba4fb157fd7ee98986330a5d4c">DMA_CCR6_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga3aabd7ba4fb157fd7ee98986330a5d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1338ae6c9e4c7b8795796136c98670a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1338ae6c9e4c7b8795796136c98670a9">DMA_CCR6_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga1338ae6c9e4c7b8795796136c98670a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9450899a6841c10c33c6de7b6ef517f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9450899a6841c10c33c6de7b6ef517f9">DMA_CCR6_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga9450899a6841c10c33c6de7b6ef517f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b6403dbb0eb6c75a0eb947ef8140c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32b6403dbb0eb6c75a0eb947ef8140c7">DMA_CCR6_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga32b6403dbb0eb6c75a0eb947ef8140c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b07ce0ad36a27a76d5c2738cfdac7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b07ce0ad36a27a76d5c2738cfdac7ab">DMA_CCR6_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga0b07ce0ad36a27a76d5c2738cfdac7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf83d9d61b227309201fc9c6662c294d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf83d9d61b227309201fc9c6662c294d7">DMA_CCR6_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gaf83d9d61b227309201fc9c6662c294d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd71615f84eb85443ca3c5a346ad941a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd71615f84eb85443ca3c5a346ad941a">DMA_CCR7_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gadd71615f84eb85443ca3c5a346ad941a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ee626e57a25d83365bb9977473fac64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ee626e57a25d83365bb9977473fac64">DMA_CCR7_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga9ee626e57a25d83365bb9977473fac64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00add0c51b7f2be5216b4d9c9bfb482d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00add0c51b7f2be5216b4d9c9bfb482d">DMA_CCR7_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga00add0c51b7f2be5216b4d9c9bfb482d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8b8909af2a6f397cfa9a0db25578e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8b8909af2a6f397cfa9a0db25578e9">DMA_CCR7_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gaeb8b8909af2a6f397cfa9a0db25578e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga171e60ec8ec8d40bd7ede02394fe462a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga171e60ec8ec8d40bd7ede02394fe462a">DMA_CCR7_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga171e60ec8ec8d40bd7ede02394fe462a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666b8d997ea29a9a6a1543fa66881a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga666b8d997ea29a9a6a1543fa66881a87">DMA_CCR7_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga666b8d997ea29a9a6a1543fa66881a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1db13905f5813f7e63009c463d9784cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1db13905f5813f7e63009c463d9784cf">DMA_CCR7_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga1db13905f5813f7e63009c463d9784cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f4c74798d6e3389ababb9b1c70375d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72f4c74798d6e3389ababb9b1c70375d">DMA_CCR7_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga72f4c74798d6e3389ababb9b1c70375d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543e1c261e0338c6353ce200db71ca16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga543e1c261e0338c6353ce200db71ca16">DMA_CCR7_PSIZE</a>&#160;&#160;&#160;,         ((uint16_t)0x0300)</td></tr>
<tr class="separator:ga543e1c261e0338c6353ce200db71ca16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22fc178469ac49b63892b777d01bf18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac22fc178469ac49b63892b777d01bf18">DMA_CCR7_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gac22fc178469ac49b63892b777d01bf18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b93563b085e30086a6959311ef8556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17b93563b085e30086a6959311ef8556">DMA_CCR7_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga17b93563b085e30086a6959311ef8556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga980efc51623b9dc2bc7377a6fa340a6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga980efc51623b9dc2bc7377a6fa340a6b">DMA_CCR7_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:ga980efc51623b9dc2bc7377a6fa340a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a8c4240d456e518aaf7524e06c9c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a8c4240d456e518aaf7524e06c9c54">DMA_CCR7_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga78a8c4240d456e518aaf7524e06c9c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bdd0a51f96b2bfd2bf9c9259e93a506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdd0a51f96b2bfd2bf9c9259e93a506">DMA_CCR7_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga4bdd0a51f96b2bfd2bf9c9259e93a506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb0ffacc49baf0a87ec97964c29a801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb0ffacc49baf0a87ec97964c29a801">DMA_CCR7_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:gacfb0ffacc49baf0a87ec97964c29a801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea041c610341674d5f3c0dec6474769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea041c610341674d5f3c0dec6474769">DMA_CCR7_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga1ea041c610341674d5f3c0dec6474769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83de368de49aee0b03a5b180671974c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad83de368de49aee0b03a5b180671974c">DMA_CCR7_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gad83de368de49aee0b03a5b180671974c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7aec8d57e5f2c62be5cae2f8d134948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7aec8d57e5f2c62be5cae2f8d134948">DMA_CCR7_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gad7aec8d57e5f2c62be5cae2f8d134948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8da69a5631e89e54b5d138b8c0a139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a8da69a5631e89e54b5d138b8c0a139">DMA_CNDTR1_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga4a8da69a5631e89e54b5d138b8c0a139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9b2052eb35128233d719f6b4ec995d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9b2052eb35128233d719f6b4ec995d">DMA_CNDTR2_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga5c9b2052eb35128233d719f6b4ec995d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d1cb5b77051c2e845033d77970fe61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10d1cb5b77051c2e845033d77970fe61">DMA_CNDTR3_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga10d1cb5b77051c2e845033d77970fe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c5291e36f5610b6fbc06a9a28baa2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5c5291e36f5610b6fbc06a9a28baa2b">DMA_CNDTR4_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gab5c5291e36f5610b6fbc06a9a28baa2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffaace354e7c939d6b199d639a24bbb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffaace354e7c939d6b199d639a24bbb6">DMA_CNDTR5_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gaffaace354e7c939d6b199d639a24bbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35dcc846e8e088220e6555d7388b8199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35dcc846e8e088220e6555d7388b8199">DMA_CNDTR6_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga35dcc846e8e088220e6555d7388b8199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7063058cc300e14d1b90c0469eb4688a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7063058cc300e14d1b90c0469eb4688a">DMA_CNDTR7_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga7063058cc300e14d1b90c0469eb4688a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110deb1459d00898cbf29d06405cc09e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110deb1459d00898cbf29d06405cc09e">DMA_CPAR1_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga110deb1459d00898cbf29d06405cc09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0272feeaba4aaf2dc745d21c6dab22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf0272feeaba4aaf2dc745d21c6dab22">DMA_CPAR2_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gadf0272feeaba4aaf2dc745d21c6dab22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb41094cbcf1cac82c20e55433bba245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb41094cbcf1cac82c20e55433bba245">DMA_CPAR3_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gafb41094cbcf1cac82c20e55433bba245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d96976601824fef159e69bf0c96f6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d96976601824fef159e69bf0c96f6ff">DMA_CPAR4_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga5d96976601824fef159e69bf0c96f6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c22b129c9ca957e053d69c7b01dc94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26c22b129c9ca957e053d69c7b01dc94">DMA_CPAR5_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga26c22b129c9ca957e053d69c7b01dc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545c0999ca0bdb03c3e7e1cbc48959ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga545c0999ca0bdb03c3e7e1cbc48959ee">DMA_CPAR6_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga545c0999ca0bdb03c3e7e1cbc48959ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d017e6632afe7a578d1206009cccc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d017e6632afe7a578d1206009cccc26">DMA_CPAR7_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga0d017e6632afe7a578d1206009cccc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc4e0220aa1355af31da320adc46e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc4e0220aa1355af31da320adc46e19">DMA_CMAR1_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga4dc4e0220aa1355af31da320adc46e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87bdf41371b8840c67eef7d9709e251e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87bdf41371b8840c67eef7d9709e251e">DMA_CMAR2_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga87bdf41371b8840c67eef7d9709e251e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28ac1f8f47528eab9454472a30998285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28ac1f8f47528eab9454472a30998285">DMA_CMAR3_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga28ac1f8f47528eab9454472a30998285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579544b63b9c56bd70218902594313f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga579544b63b9c56bd70218902594313f6">DMA_CMAR4_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga579544b63b9c56bd70218902594313f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76beec8af3bd0ceb2905c24fa00a957c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76beec8af3bd0ceb2905c24fa00a957c">DMA_CMAR5_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga76beec8af3bd0ceb2905c24fa00a957c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88187cb1bd9385601fce4fe69a420cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88187cb1bd9385601fce4fe69a420cad">DMA_CMAR6_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga88187cb1bd9385601fce4fe69a420cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511636b3a71aaa2ae4ced1b30b3e805a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga511636b3a71aaa2ae4ced1b30b3e805a">DMA_CMAR7_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga511636b3a71aaa2ae4ced1b30b3e805a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03b2ba6cde99065627fccabd54ac097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gad03b2ba6cde99065627fccabd54ac097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e920ad334439cd2ad4d683054914e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga23e920ad334439cd2ad4d683054914e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab620165d3fea1c564fcf1016805a1a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gab620165d3fea1c564fcf1016805a1a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21caf923d2083fb106852493667c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gad21caf923d2083fb106852493667c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8827cee06670f256bc8f6301bea9cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gab8827cee06670f256bc8f6301bea9cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4489fa85d1552b8f40faed93483a5d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga4489fa85d1552b8f40faed93483a5d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e16f2cda40cca58a45458cc44d510f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga05e16f2cda40cca58a45458cc44d510f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47f7a023cbba165dfb95845d3c8c55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gad47f7a023cbba165dfb95845d3c8c55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aee679baf5820e1666b60e48a64cafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa">EXTI_IMR_MR20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga4aee679baf5820e1666b60e48a64cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc7e64c45d273ca7396ac1e0ce38c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36">EXTI_IMR_MR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga3cc7e64c45d273ca7396ac1e0ce38c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aec84941d816be18a1607b6ee25acb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1">EXTI_IMR_MR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga2aec84941d816be18a1607b6ee25acb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad03e0ffe4e9aba719518244adfd7a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96">EXTI_IMR_MR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaad03e0ffe4e9aba719518244adfd7a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73944983ce5a6bde9dc172b4f483898c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga73944983ce5a6bde9dc172b4f483898c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80f809ead83e747677a31c80c6aae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gab80f809ead83e747677a31c80c6aae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65976f75b703f740dea3562ba3b8db59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga65976f75b703f740dea3562ba3b8db59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb27ff8664928994ef96f87052d14be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gadbb27ff8664928994ef96f87052d14be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109af342179fff1fccfdde582834867a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga109af342179fff1fccfdde582834867a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15732553e5b0de9f58180a0b024d4cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga15732553e5b0de9f58180a0b024d4cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b1a6934265da759bc061f73d5d1374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga34b1a6934265da759bc061f73d5d1374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25eee729b57b4c78a0613c184fc539e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga25eee729b57b4c78a0613c184fc539e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeababa85e5ebe6aa93d011d83fd7994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaaeababa85e5ebe6aa93d011d83fd7994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047743f042d00f058dd8cf199c92fbfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa">EXTI_EMR_MR20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga047743f042d00f058dd8cf199c92fbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935956e41524c1f96d208f63a699377a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a">EXTI_EMR_MR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga935956e41524c1f96d208f63a699377a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbc202d80be3899d867a0b74abad813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813">EXTI_EMR_MR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga8fbc202d80be3899d867a0b74abad813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08ac6b29d8a15fc593950600753b8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee">EXTI_EMR_MR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gab08ac6b29d8a15fc593950600753b8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1823a87cd797a6066681a3256cecc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gadb1823a87cd797a6066681a3256cecc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c42cc3763c52d1061b32219fc441566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga1c42cc3763c52d1061b32219fc441566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c073b519f09b130e4ab4039823e290c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1c073b519f09b130e4ab4039823e290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090f295579a774c215585a55e5066b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga090f295579a774c215585a55e5066b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57b970ebc88f7bb015119ece9dd32de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gac57b970ebc88f7bb015119ece9dd32de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3127246b2db3571b00c6af2453941d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga3127246b2db3571b00c6af2453941d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0423be12bfb13f34eec9656d6d274e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga0423be12bfb13f34eec9656d6d274e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b0d883fa0fbc49105bda5596463cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga95b0d883fa0fbc49105bda5596463cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe54b09102a18676829c0bafb0aead2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga4fe54b09102a18676829c0bafb0aead2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4223b8c4bc8726ac96ec64837f7b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaca4223b8c4bc8726ac96ec64837f7b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a722b0c36e832f619b2136f1510b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga40a722b0c36e832f619b2136f1510b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076319b89121213ea97b4767182b17bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd">EXTI_RTSR_TR20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga076319b89121213ea97b4767182b17bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1fd6472c3739cb5d21ba25bb6f745d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d">EXTI_RTSR_TR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga5b1fd6472c3739cb5d21ba25bb6f745d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca577c5c1742e043ed5e0a2ffcc88f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82">EXTI_RTSR_TR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaca577c5c1742e043ed5e0a2ffcc88f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11744e9be9f49d12b8c315ef54efda91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11744e9be9f49d12b8c315ef54efda91">EXTI_RTSR_TR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga11744e9be9f49d12b8c315ef54efda91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4503803cbe1933cd35519cfc809041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga9c4503803cbe1933cd35519cfc809041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf408315e497b902922a9bf40a4c6f567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaf408315e497b902922a9bf40a4c6f567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f1bded4d121e21116627b8e80784fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga00f1bded4d121e21116627b8e80784fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a2b80699a213f0d2b03658f21ad643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gac9a2b80699a213f0d2b03658f21ad643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3992511ec1785bdf107873b139d74245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga3992511ec1785bdf107873b139d74245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0714519a1edcba4695f92f1bba70e825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga0714519a1edcba4695f92f1bba70e825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009e618c9563b3a8dcaec493006115c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga009e618c9563b3a8dcaec493006115c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405285cdc474ee20085b17ef1f61517e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga405285cdc474ee20085b17ef1f61517e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae185289c161b407cdcd5ca185aca5477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477">EXTI_FTSR_TR20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gae185289c161b407cdcd5ca185aca5477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04957f9a7aa38bc50d6ac9340697a826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826">EXTI_FTSR_TR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga04957f9a7aa38bc50d6ac9340697a826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7931f3a5864584bc80de7ab3455517e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e">EXTI_FTSR_TR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaa7931f3a5864584bc80de7ab3455517e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b61d843ead0dd9d2d7f5fdce934726c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b61d843ead0dd9d2d7f5fdce934726c">EXTI_FTSR_TR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga8b61d843ead0dd9d2d7f5fdce934726c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bea1dbaf71e830dd357135524166f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga6bea1dbaf71e830dd357135524166f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b4ace22acacac13ce106b2063a3977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaa5b4ace22acacac13ce106b2063a3977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ad0142288597993852e4cf350f61ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gad8ad0142288597993852e4cf350f61ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e83a373926804449d500b115e9090ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga5e83a373926804449d500b115e9090ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab102aa929ffe463ffe9f2db651704a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gab102aa929ffe463ffe9f2db651704a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d67869db50c848f57633ebf00566539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga5d67869db50c848f57633ebf00566539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930a1d03fe3c32bd65a336ccee418826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga930a1d03fe3c32bd65a336ccee418826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d645db667cd63d1a9b91963c543a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gad5d645db667cd63d1a9b91963c543a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0da944251419887af3a87c86080fb455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga0da944251419887af3a87c86080fb455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07aefbb7a8a18c9338b49d3b10ff068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gab07aefbb7a8a18c9338b49d3b10ff068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7c48ac5522385cdb1d7882985f909b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaab7c48ac5522385cdb1d7882985f909b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac71bf967ecd31eaa57ba4064877a75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b">EXTI_SWIER_SWIER20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaac71bf967ecd31eaa57ba4064877a75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b409de4bca55f1f16cd309e58e88e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6">EXTI_SWIER_SWIER21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga23b409de4bca55f1f16cd309e58e88e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6bd7759b8d48c722f05ea3d2e64fc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02">EXTI_SWIER_SWIER22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gad6bd7759b8d48c722f05ea3d2e64fc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f0d9fe21d5923032c4c8f49b15e5456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f0d9fe21d5923032c4c8f49b15e5456">EXTI_SWIER_SWIER23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga9f0d9fe21d5923032c4c8f49b15e5456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085d2105381752a0aadc9be5a93ea665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga085d2105381752a0aadc9be5a93ea665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064dab3e0d5689b92125713100555ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga064dab3e0d5689b92125713100555ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319e167fa6e112061997d9a8d79f02f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga319e167fa6e112061997d9a8d79f02f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f47cd1f602692258985784ed5e8e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaf6f47cd1f602692258985784ed5e8e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fcc64f03d79af531febc077f45c48eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga2fcc64f03d79af531febc077f45c48eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef8e9c691b95763007ed228e98fa108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga1ef8e9c691b95763007ed228e98fa108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a68025056b8c84bb13635af5e2a07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gae1a68025056b8c84bb13635af5e2a07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3471c79d5b19813785387504a1a5f0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga3471c79d5b19813785387504a1a5f0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5396ec2dbbee9d7585224fa12273598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gae5396ec2dbbee9d7585224fa12273598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149f9d9d6c1aab867734b59db1117c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga149f9d9d6c1aab867734b59db1117c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47e5b07d5a407198e09f05262f18bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaa47e5b07d5a407198e09f05262f18bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541810a93fbf4cdd9b39f2717f37240d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga541810a93fbf4cdd9b39f2717f37240d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e43af631a30492e09e5fd5c50f47f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga41e43af631a30492e09e5fd5c50f47f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39358e6261a245eba447dfc1a1842e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32">EXTI_PR_PR20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga39358e6261a245eba447dfc1a1842e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14b609a68b5c4cb4a20fb24e34954df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df">EXTI_PR_PR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gac14b609a68b5c4cb4a20fb24e34954df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8199f21c468deeb2685865c26770ac07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07">EXTI_PR_PR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga8199f21c468deeb2685865c26770ac07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2845a72f30844d1b0e32e1ba843cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2845a72f30844d1b0e32e1ba843cc7">EXTI_PR_PR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga3b2845a72f30844d1b0e32e1ba843cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5e44cbb084160a6004ca9951ec7318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaef5e44cbb084160a6004ca9951ec7318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga082e7e91fffee86db39676396d01a8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga082e7e91fffee86db39676396d01a8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac469106633ce3df56306668ff4da0451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac469106633ce3df56306668ff4da0451">FLASH_ACR_ACC64</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gac469106633ce3df56306668ff4da0451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabe351b40c2a8d34733c07234d3bcba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabe351b40c2a8d34733c07234d3bcba4">FLASH_ACR_SLEEP_PD</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaabe351b40c2a8d34733c07234d3bcba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e344e1a7d1c78c8c9b22e83cb96cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28e344e1a7d1c78c8c9b22e83cb96cda">FLASH_ACR_RUN_PD</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga28e344e1a7d1c78c8c9b22e83cb96cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b9734b1bb6d826db68d77faa16e128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9734b1bb6d826db68d77faa16e128">FLASH_PECR_PELOCK</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga57b9734b1bb6d826db68d77faa16e128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01a7e37d1e2933eb0afbd6cf7e60c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae01a7e37d1e2933eb0afbd6cf7e60c0a">FLASH_PECR_PRGLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gae01a7e37d1e2933eb0afbd6cf7e60c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3783636399a047352ef5a6d2512fef0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3783636399a047352ef5a6d2512fef0b">FLASH_PECR_OPTLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga3783636399a047352ef5a6d2512fef0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7851ae5665e63fb1bdf453a6b537037b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7851ae5665e63fb1bdf453a6b537037b">FLASH_PECR_PROG</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga7851ae5665e63fb1bdf453a6b537037b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5a8350de3e2f0406e7a579eb3c2130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5a8350de3e2f0406e7a579eb3c2130">FLASH_PECR_DATA</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga4f5a8350de3e2f0406e7a579eb3c2130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fabb6c304216a854d59ffda3b09051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96fabb6c304216a854d59ffda3b09051">FLASH_PECR_FTDW</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga96fabb6c304216a854d59ffda3b09051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128efc0f20664bb224c7615c38df0b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga128efc0f20664bb224c7615c38df0b1e">FLASH_PECR_ERASE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga128efc0f20664bb224c7615c38df0b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9370b44d7ee96fe73762748a969c383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9370b44d7ee96fe73762748a969c383">FLASH_PECR_FPRG</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gab9370b44d7ee96fe73762748a969c383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5102bfaac2fb827781436acee8638257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5102bfaac2fb827781436acee8638257">FLASH_PECR_PARALLBANK</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga5102bfaac2fb827781436acee8638257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c2cb29eb967e20a8a7fc479f79f79b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2cb29eb967e20a8a7fc479f79f79b2">FLASH_PECR_EOPIE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga3c2cb29eb967e20a8a7fc479f79f79b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0d22c92f0036684b38aa94bdcf62a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b0d22c92f0036684b38aa94bdcf62a1">FLASH_PECR_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga3b0d22c92f0036684b38aa94bdcf62a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8c586fac8b614a4d175ff5a8b9c99b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf8c586fac8b614a4d175ff5a8b9c99b">FLASH_PECR_OBL_LAUNCH</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gabf8c586fac8b614a4d175ff5a8b9c99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab21bd32bce722ad27d2a62672a0b87ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab21bd32bce722ad27d2a62672a0b87ff">FLASH_PDKEYR_PDKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gab21bd32bce722ad27d2a62672a0b87ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486dbdfa8f561a533aad1fb0abaa06cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga486dbdfa8f561a533aad1fb0abaa06cd">FLASH_PEKEYR_PEKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga486dbdfa8f561a533aad1fb0abaa06cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad941ae0a8c092d4ca8e359acf85ea24e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad941ae0a8c092d4ca8e359acf85ea24e">FLASH_PRGKEYR_PRGKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gad941ae0a8c092d4ca8e359acf85ea24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8c555ae65817c33733f3bbbacf111d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d">FLASH_OPTKEYR_OPTKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga8b8c555ae65817c33733f3bbbacf111d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1301c6b487cfefa247c54a576a0c12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gae1301c6b487cfefa247c54a576a0c12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0141a93ef59ccddaf5b7af9bd9003a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd0141a93ef59ccddaf5b7af9bd9003a">FLASH_SR_ENHV</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gacd0141a93ef59ccddaf5b7af9bd9003a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9a57932b1be3b873c7629d3c2fef4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9a57932b1be3b873c7629d3c2fef4f">FLASH_SR_READY</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga3a9a57932b1be3b873c7629d3c2fef4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6f52f59b01530928d747cf32bd4d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01">FLASH_SR_WRPERR</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gabf6f52f59b01530928d747cf32bd4d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98c2458e114e7f419f3222673878ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0">FLASH_SR_PGAERR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gac98c2458e114e7f419f3222673878ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d3e511fc0a438812ae9bb44e93e387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16d3e511fc0a438812ae9bb44e93e387">FLASH_SR_SIZERR</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga16d3e511fc0a438812ae9bb44e93e387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4f055b363ae642d291d73a68eb787d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4f055b363ae642d291d73a68eb787d">FLASH_SR_OPTVERR</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga9c4f055b363ae642d291d73a68eb787d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea5a1af21c2ba9b6758fa86b17df0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea5a1af21c2ba9b6758fa86b17df0a7">FLASH_SR_OPTVERRUSR</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga1ea5a1af21c2ba9b6758fa86b17df0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052763d6c2daf0a422577a6c8a0be977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977">FLASH_OBR_RDPRT</a>&#160;&#160;&#160;((uint16_t)0x000000AA)</td></tr>
<tr class="separator:ga052763d6c2daf0a422577a6c8a0be977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7be924b0f54da2b7d2806d994e246057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7be924b0f54da2b7d2806d994e246057">FLASH_OBR_BOR_LEV</a>&#160;&#160;&#160;((uint16_t)0x000F0000)</td></tr>
<tr class="separator:ga7be924b0f54da2b7d2806d994e246057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1585552c59923cb1e1979cdfdc77b991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991">FLASH_OBR_USER</a>&#160;&#160;&#160;((uint32_t)0x00700000)</td></tr>
<tr class="separator:ga1585552c59923cb1e1979cdfdc77b991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbb0d905783c45eedfcc51230f9226b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b">FLASH_OBR_IWDG_SW</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaecbb0d905783c45eedfcc51230f9226b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e84d6c706420de2335619043a06760d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d">FLASH_OBR_nRST_STOP</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga8e84d6c706420de2335619043a06760d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d863a776a1d5a136e267bac209f6a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85">FLASH_OBR_nRST_STDBY</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga3d863a776a1d5a136e267bac209f6a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f75e0af64c5616887a9455e965c24e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f75e0af64c5616887a9455e965c24e8">FLASH_OBR_nRST_BFB2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga4f75e0af64c5616887a9455e965c24e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d3842e780ec47c1127de0ed4a93821d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d">FLASH_WRPR_WRP</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga1d3842e780ec47c1127de0ed4a93821d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae679750359efe8ad28dabb98d5f2b849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae679750359efe8ad28dabb98d5f2b849">FLASH_WRPR1_WRP</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gae679750359efe8ad28dabb98d5f2b849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab61ca49d4a96a6a9c46fb656eac8187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab61ca49d4a96a6a9c46fb656eac8187">FLASH_WRPR2_WRP</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gaab61ca49d4a96a6a9c46fb656eac8187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad154cab86ce34cebfe1f76e5c2f78e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad154cab86ce34cebfe1f76e5c2f78e61">FSMC_BCR1_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gad154cab86ce34cebfe1f76e5c2f78e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28dd9f93d8687cdc08745df9fcc38e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28dd9f93d8687cdc08745df9fcc38e89">FSMC_BCR1_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga28dd9f93d8687cdc08745df9fcc38e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bab7a47703902d187502ac765ebb05d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bab7a47703902d187502ac765ebb05d">FSMC_BCR1_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:ga9bab7a47703902d187502ac765ebb05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b921567bd5a422c51f9a0f426ac3f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b921567bd5a422c51f9a0f426ac3f6">FSMC_BCR1_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga29b921567bd5a422c51f9a0f426ac3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe2fd14b3c0d88aecfb9cf5b44995a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe2fd14b3c0d88aecfb9cf5b44995a0">FSMC_BCR1_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga3fe2fd14b3c0d88aecfb9cf5b44995a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa12297787a0580fedbd5244f0caa0a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa12297787a0580fedbd5244f0caa0a76">FSMC_BCR1_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:gaa12297787a0580fedbd5244f0caa0a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6fe3b4b28a31c4bbf26a838695fd0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6fe3b4b28a31c4bbf26a838695fd0c">FSMC_BCR1_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga1a6fe3b4b28a31c4bbf26a838695fd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65592a6a20efa6aed5b59fe1eba508d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65592a6a20efa6aed5b59fe1eba508d8">FSMC_BCR1_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga65592a6a20efa6aed5b59fe1eba508d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14aaca2a8bccab73c7726cf73ee9be16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14aaca2a8bccab73c7726cf73ee9be16">FSMC_BCR1_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga14aaca2a8bccab73c7726cf73ee9be16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94857a0177ae12f1172da65d8708ae97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94857a0177ae12f1172da65d8708ae97">FSMC_BCR1_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga94857a0177ae12f1172da65d8708ae97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57dbc565fbc7d8ec20fda7ef0da30df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4">FSMC_BCR1_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga57dbc565fbc7d8ec20fda7ef0da30df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad215e95feee8339393bd93a2bcea11f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad215e95feee8339393bd93a2bcea11f1">FSMC_BCR1_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gad215e95feee8339393bd93a2bcea11f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga141a337e3f1479e79d62b567ba685bcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga141a337e3f1479e79d62b567ba685bcf">FSMC_BCR1_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga141a337e3f1479e79d62b567ba685bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7349a91da7ba38277a068f4e8eea314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7349a91da7ba38277a068f4e8eea314">FSMC_BCR1_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaa7349a91da7ba38277a068f4e8eea314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe4611a02a4fa635b66d5b5e52328fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe4611a02a4fa635b66d5b5e52328fc5">FSMC_BCR1_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gabe4611a02a4fa635b66d5b5e52328fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7936ff74a1cfba880a9b5bc943dc8661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7936ff74a1cfba880a9b5bc943dc8661">FSMC_BCR1_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga7936ff74a1cfba880a9b5bc943dc8661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5673d96c0fb27c7faed335e05ad41c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5673d96c0fb27c7faed335e05ad41c1">FSMC_BCR1_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaf5673d96c0fb27c7faed335e05ad41c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015672f5aa2132a55e316f5b7a577174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga015672f5aa2132a55e316f5b7a577174">FSMC_BCR1_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga015672f5aa2132a55e316f5b7a577174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c99df3c6cebc68f6695ad7bc13f717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9c99df3c6cebc68f6695ad7bc13f717">FSMC_BCR2_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gad9c99df3c6cebc68f6695ad7bc13f717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f65c4348ab55c12695730bde8be8986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f65c4348ab55c12695730bde8be8986">FSMC_BCR2_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga9f65c4348ab55c12695730bde8be8986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf82247710aaeff72fb37113bff3daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf82247710aaeff72fb37113bff3daf">FSMC_BCR2_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:gabdf82247710aaeff72fb37113bff3daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac595e1e3045aad0b379367f47bf10a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac595e1e3045aad0b379367f47bf10a84">FSMC_BCR2_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gac595e1e3045aad0b379367f47bf10a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9e5b00171ea739ba67a627a2484f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9e5b00171ea739ba67a627a2484f47">FSMC_BCR2_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga8b9e5b00171ea739ba67a627a2484f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4099746e30f71a98ea71d1048a5d028a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4099746e30f71a98ea71d1048a5d028a">FSMC_BCR2_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga4099746e30f71a98ea71d1048a5d028a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8501d3ce728f6a074061294a9e5a54cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8501d3ce728f6a074061294a9e5a54cf">FSMC_BCR2_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga8501d3ce728f6a074061294a9e5a54cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74276c5828d545cf4b2db2d568c60627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74276c5828d545cf4b2db2d568c60627">FSMC_BCR2_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga74276c5828d545cf4b2db2d568c60627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4e1ad30533ab54b45987cab30d51a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4e1ad30533ab54b45987cab30d51a0">FSMC_BCR2_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga7a4e1ad30533ab54b45987cab30d51a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d8202b9b40d3912a6294fe2a0e28ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d8202b9b40d3912a6294fe2a0e28ebf">FSMC_BCR2_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga0d8202b9b40d3912a6294fe2a0e28ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f59e7aa2664f9c767ce22bec369698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0f59e7aa2664f9c767ce22bec369698">FSMC_BCR2_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaa0f59e7aa2664f9c767ce22bec369698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e93e4e902a636d4d75a1fd7e884afea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e93e4e902a636d4d75a1fd7e884afea">FSMC_BCR2_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga9e93e4e902a636d4d75a1fd7e884afea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5141640b4dcb78a524740b681819f9f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5141640b4dcb78a524740b681819f9f1">FSMC_BCR2_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga5141640b4dcb78a524740b681819f9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad446f2fcb7909b80a8c1731141be5186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad446f2fcb7909b80a8c1731141be5186">FSMC_BCR2_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gad446f2fcb7909b80a8c1731141be5186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad015d2aa1c58b48681f35a4f92eaf7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad015d2aa1c58b48681f35a4f92eaf7f7">FSMC_BCR2_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gad015d2aa1c58b48681f35a4f92eaf7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d3e5d899ba2399d3318da577d58ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76d3e5d899ba2399d3318da577d58ac6">FSMC_BCR2_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga76d3e5d899ba2399d3318da577d58ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45d1b552ba61ccbb1dc4ebfc556285a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad45d1b552ba61ccbb1dc4ebfc556285a">FSMC_BCR2_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gad45d1b552ba61ccbb1dc4ebfc556285a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64b1874f1ab83a1d0224cb66e504dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae64b1874f1ab83a1d0224cb66e504dff">FSMC_BCR2_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gae64b1874f1ab83a1d0224cb66e504dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d7810ad338086a1ec9b15f339ed6f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d7810ad338086a1ec9b15f339ed6f4d">FSMC_BCR3_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga0d7810ad338086a1ec9b15f339ed6f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaae648c8591e7650cba828910638d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaae648c8591e7650cba828910638d3d">FSMC_BCR3_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gadaae648c8591e7650cba828910638d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319fb6069b651eb947b4d0ba3c9f6196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319fb6069b651eb947b4d0ba3c9f6196">FSMC_BCR3_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:ga319fb6069b651eb947b4d0ba3c9f6196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33b80510e653dd32de2ae1ec1a1dfb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf33b80510e653dd32de2ae1ec1a1dfb5">FSMC_BCR3_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaf33b80510e653dd32de2ae1ec1a1dfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a038553e3a30df4b6e331cad504069b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a038553e3a30df4b6e331cad504069b">FSMC_BCR3_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga2a038553e3a30df4b6e331cad504069b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51097cfe8d4263a30d292e7e9dc73cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51097cfe8d4263a30d292e7e9dc73cd2">FSMC_BCR3_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga51097cfe8d4263a30d292e7e9dc73cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373b764c1a4104300eb587aa4510c1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373b764c1a4104300eb587aa4510c1f1">FSMC_BCR3_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga373b764c1a4104300eb587aa4510c1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c7292c185269cc11d986f3ae0ceb24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43c7292c185269cc11d986f3ae0ceb24">FSMC_BCR3_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga43c7292c185269cc11d986f3ae0ceb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380c39b95426ac9a18c70e3f56016c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga380c39b95426ac9a18c70e3f56016c81">FSMC_BCR3_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga380c39b95426ac9a18c70e3f56016c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9badf60f5caa010e041d66d40af596a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9badf60f5caa010e041d66d40af596a">FSMC_BCR3_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gad9badf60f5caa010e041d66d40af596a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbca3d0aa315f3e9bc6bacf244bdb747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbca3d0aa315f3e9bc6bacf244bdb747">FSMC_BCR3_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gabbca3d0aa315f3e9bc6bacf244bdb747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fc6e205695d39b63c0f5b18c3cd214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fc6e205695d39b63c0f5b18c3cd214">FSMC_BCR3_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga44fc6e205695d39b63c0f5b18c3cd214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab845515c37adae28d0e1452596cca7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab845515c37adae28d0e1452596cca7ea">FSMC_BCR3_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gab845515c37adae28d0e1452596cca7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c9b0145aa62cafd915a4c7da1931b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22c9b0145aa62cafd915a4c7da1931b5">FSMC_BCR3_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga22c9b0145aa62cafd915a4c7da1931b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9665b36b791862c464f07ad49dea315c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9665b36b791862c464f07ad49dea315c">FSMC_BCR3_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga9665b36b791862c464f07ad49dea315c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab23550b17dca7ede57f8b5ef05f2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab23550b17dca7ede57f8b5ef05f2e7">FSMC_BCR3_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga6ab23550b17dca7ede57f8b5ef05f2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e16fb6b68a8adb7722871ccdd2d9a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e16fb6b68a8adb7722871ccdd2d9a44">FSMC_BCR3_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga9e16fb6b68a8adb7722871ccdd2d9a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c6da37696af84767f82efd0df3a7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70c6da37696af84767f82efd0df3a7da">FSMC_BCR3_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga70c6da37696af84767f82efd0df3a7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1ea2c2967cda7ef1597c4fb1a9dd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1ea2c2967cda7ef1597c4fb1a9dd9a">FSMC_BCR4_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga9a1ea2c2967cda7ef1597c4fb1a9dd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d644d34b59762d0b48f7784d3aed4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92d644d34b59762d0b48f7784d3aed4b">FSMC_BCR4_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga92d644d34b59762d0b48f7784d3aed4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9bf2c236b772e76174aff4388a1b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9bf2c236b772e76174aff4388a1b6f">FSMC_BCR4_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:ga1f9bf2c236b772e76174aff4388a1b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d358ec27a34fe13131d852b950643e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66d358ec27a34fe13131d852b950643e">FSMC_BCR4_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga66d358ec27a34fe13131d852b950643e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5abffefdc124215182346aba701183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5abffefdc124215182346aba701183">FSMC_BCR4_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaac5abffefdc124215182346aba701183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4ce32ca454c42344cfe73f71abd274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4ce32ca454c42344cfe73f71abd274">FSMC_BCR4_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga5c4ce32ca454c42344cfe73f71abd274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8f397cfb1f07421abeaf3060f7a329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8f397cfb1f07421abeaf3060f7a329">FSMC_BCR4_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga1c8f397cfb1f07421abeaf3060f7a329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5cd3a31190eb0cea8a72b55d8369970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cd3a31190eb0cea8a72b55d8369970">FSMC_BCR4_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaf5cd3a31190eb0cea8a72b55d8369970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf769d7958a8c610ccca912600e61f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf769d7958a8c610ccca912600e61f30">FSMC_BCR4_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gabf769d7958a8c610ccca912600e61f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6ffdcee5dc3de1402bd8b644d6ecf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6ffdcee5dc3de1402bd8b644d6ecf4">FSMC_BCR4_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga2c6ffdcee5dc3de1402bd8b644d6ecf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485976f8857949064d060374031cad3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga485976f8857949064d060374031cad3d">FSMC_BCR4_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga485976f8857949064d060374031cad3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35333cfffc35c7948ee0aa0e5672c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35333cfffc35c7948ee0aa0e5672c3c">FSMC_BCR4_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaa35333cfffc35c7948ee0aa0e5672c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c35ab0ee9ee23a5352218b4b84a258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11c35ab0ee9ee23a5352218b4b84a258">FSMC_BCR4_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga11c35ab0ee9ee23a5352218b4b84a258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf2eef4eb8e6bb99cace5145b6ad09ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf2eef4eb8e6bb99cace5145b6ad09ee">FSMC_BCR4_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gadf2eef4eb8e6bb99cace5145b6ad09ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458727d27c2bc7cede05f6537bfc1bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458727d27c2bc7cede05f6537bfc1bd8">FSMC_BCR4_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga458727d27c2bc7cede05f6537bfc1bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6794966a05855913923294f5c2ab69ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6794966a05855913923294f5c2ab69ed">FSMC_BCR4_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga6794966a05855913923294f5c2ab69ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158eeaca2258bc25beae918d01e01dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158eeaca2258bc25beae918d01e01dd8">FSMC_BCR4_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga158eeaca2258bc25beae918d01e01dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19293300b8230e38afa1c16c526b3f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19293300b8230e38afa1c16c526b3f29">FSMC_BCR4_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga19293300b8230e38afa1c16c526b3f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab457e5d3a33d80db3ad070b1cf57669a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab457e5d3a33d80db3ad070b1cf57669a">FSMC_BTR1_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gab457e5d3a33d80db3ad070b1cf57669a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29ca17c63df62cc12c06e6cfa3429e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29ca17c63df62cc12c06e6cfa3429e3">FSMC_BTR1_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gae29ca17c63df62cc12c06e6cfa3429e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb98ce348ba665f122e44ddc0390b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb98ce348ba665f122e44ddc0390b45">FSMC_BTR1_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaefb98ce348ba665f122e44ddc0390b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e5c5b00c91aca1cc266622d3f30bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5e5c5b00c91aca1cc266622d3f30bf0">FSMC_BTR1_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaa5e5c5b00c91aca1cc266622d3f30bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0105afe671cd62730cf879072c80f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0105afe671cd62730cf879072c80f3">FSMC_BTR1_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga2f0105afe671cd62730cf879072c80f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4a3860c48a62ff0290622e1937072d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc4a3860c48a62ff0290622e1937072d">FSMC_BTR1_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gadc4a3860c48a62ff0290622e1937072d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222a16d5a1a8deebaf39a96d94d3c3f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga222a16d5a1a8deebaf39a96d94d3c3f0">FSMC_BTR1_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga222a16d5a1a8deebaf39a96d94d3c3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad1f9164644c4ff4c6ae5a655478abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ad1f9164644c4ff4c6ae5a655478abc">FSMC_BTR1_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga5ad1f9164644c4ff4c6ae5a655478abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9d68df0fd84b77342a565e9faad929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f9d68df0fd84b77342a565e9faad929">FSMC_BTR1_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga3f9d68df0fd84b77342a565e9faad929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e88e45163e76f529b5a94937526f45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e88e45163e76f529b5a94937526f45c">FSMC_BTR1_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga6e88e45163e76f529b5a94937526f45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39175370a991b500962fd084230e389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae39175370a991b500962fd084230e389">FSMC_BTR1_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gae39175370a991b500962fd084230e389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4488a428f33d96263a00a30af42b849b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4488a428f33d96263a00a30af42b849b">FSMC_BTR1_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga4488a428f33d96263a00a30af42b849b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53bd6a1decfafdb420a37453b3b5545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad53bd6a1decfafdb420a37453b3b5545">FSMC_BTR1_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gad53bd6a1decfafdb420a37453b3b5545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce8f6cf5a9ba24943b3e762bde00aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacce8f6cf5a9ba24943b3e762bde00aee">FSMC_BTR1_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gacce8f6cf5a9ba24943b3e762bde00aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99638cc2cbe0dead029c201e5f30c3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99638cc2cbe0dead029c201e5f30c3a8">FSMC_BTR1_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga99638cc2cbe0dead029c201e5f30c3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec9346bbaf845f1dffe33c4a625c0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec9346bbaf845f1dffe33c4a625c0ac">FSMC_BTR1_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:ga7ec9346bbaf845f1dffe33c4a625c0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1578a85c4f2cef9e034c7b5da6d454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c1578a85c4f2cef9e034c7b5da6d454">FSMC_BTR1_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga6c1578a85c4f2cef9e034c7b5da6d454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf873cbfe4827496215eb08bb33ae4784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf873cbfe4827496215eb08bb33ae4784">FSMC_BTR1_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaf873cbfe4827496215eb08bb33ae4784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad768d3ff0a5159e552663c9489b977f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad768d3ff0a5159e552663c9489b977f6">FSMC_BTR1_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gad768d3ff0a5159e552663c9489b977f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ecfd25fb64efb3745ee96b2877a017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ecfd25fb64efb3745ee96b2877a017">FSMC_BTR1_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaf3ecfd25fb64efb3745ee96b2877a017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c4dbd43df84559e30a9c332b265ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7c4dbd43df84559e30a9c332b265ad5">FSMC_BTR1_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:gac7c4dbd43df84559e30a9c332b265ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9c9e09de00afad666ace28c608032f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe9c9e09de00afad666ace28c608032f">FSMC_BTR1_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gabe9c9e09de00afad666ace28c608032f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafffebd7a0cf6e6d80b65804c2c50ce62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafffebd7a0cf6e6d80b65804c2c50ce62">FSMC_BTR1_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gafffebd7a0cf6e6d80b65804c2c50ce62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43afa754305cc1a7ff3075cdd4309990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43afa754305cc1a7ff3075cdd4309990">FSMC_BTR1_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga43afa754305cc1a7ff3075cdd4309990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a146aec5d723a84945ae6da6c0692f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a146aec5d723a84945ae6da6c0692f">FSMC_BTR1_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga68a146aec5d723a84945ae6da6c0692f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef6dcccdb11a1b094966be0c019124b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ef6dcccdb11a1b094966be0c019124b">FSMC_BTR1_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:ga4ef6dcccdb11a1b094966be0c019124b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d832593697ba108d99a97e4fdfd159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2d832593697ba108d99a97e4fdfd159">FSMC_BTR1_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gae2d832593697ba108d99a97e4fdfd159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7e4efc546c1c9d16c750a4542e1c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7e4efc546c1c9d16c750a4542e1c55">FSMC_BTR1_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga2a7e4efc546c1c9d16c750a4542e1c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e7d41e0f94ab896c6eea199eb0aef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22e7d41e0f94ab896c6eea199eb0aef1">FSMC_BTR1_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga22e7d41e0f94ab896c6eea199eb0aef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b42f22fc488e0ed0d06832118773123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42f22fc488e0ed0d06832118773123">FSMC_BTR1_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga8b42f22fc488e0ed0d06832118773123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027548b6b5971a2c56558932c956fa4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027548b6b5971a2c56558932c956fa4c">FSMC_BTR1_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga027548b6b5971a2c56558932c956fa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf77aa4936dc4f35d1b426d147c643c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf77aa4936dc4f35d1b426d147c643c80">FSMC_BTR1_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaf77aa4936dc4f35d1b426d147c643c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b336cf3ae23cfda19895927b63af558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b336cf3ae23cfda19895927b63af558">FSMC_BTR1_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga7b336cf3ae23cfda19895927b63af558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23697810b99730ddf52834a5066c1ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23697810b99730ddf52834a5066c1ba5">FSMC_BTR2_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga23697810b99730ddf52834a5066c1ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827398dc098f2d08bb77a04b2e7d6ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga827398dc098f2d08bb77a04b2e7d6ba3">FSMC_BTR2_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga827398dc098f2d08bb77a04b2e7d6ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b40f47f2db0db78de6fe2df58b5d591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40f47f2db0db78de6fe2df58b5d591">FSMC_BTR2_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga1b40f47f2db0db78de6fe2df58b5d591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558185a28aeedbb098890348a041a74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga558185a28aeedbb098890348a041a74d">FSMC_BTR2_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga558185a28aeedbb098890348a041a74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd4d42459a990825b61962d9118cd7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd4d42459a990825b61962d9118cd7b">FSMC_BTR2_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gadbd4d42459a990825b61962d9118cd7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37c974d0260ba1dbd1acaf6fceb425c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac37c974d0260ba1dbd1acaf6fceb425c">FSMC_BTR2_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gac37c974d0260ba1dbd1acaf6fceb425c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf56fc3a549d1e68d56e1587123bd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbf56fc3a549d1e68d56e1587123bd27">FSMC_BTR2_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gabbf56fc3a549d1e68d56e1587123bd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7d19f02444ce8b3286d44258c6caef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7d19f02444ce8b3286d44258c6caef">FSMC_BTR2_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga0b7d19f02444ce8b3286d44258c6caef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e9433e15e301d5d3f0dd6b73c9db2f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e9433e15e301d5d3f0dd6b73c9db2f7">FSMC_BTR2_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga7e9433e15e301d5d3f0dd6b73c9db2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc538e46145ed4947194f3ad63e211b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc538e46145ed4947194f3ad63e211b7">FSMC_BTR2_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gacc538e46145ed4947194f3ad63e211b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1d3fe096ea53ea073b78bd6ddbff58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1d3fe096ea53ea073b78bd6ddbff58">FSMC_BTR2_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gabe1d3fe096ea53ea073b78bd6ddbff58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa066dab45a22ebd3a7102b92dcd251bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa066dab45a22ebd3a7102b92dcd251bd">FSMC_BTR2_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaa066dab45a22ebd3a7102b92dcd251bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c15ca5fdd13efb5499f0e86bd5bc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c15ca5fdd13efb5499f0e86bd5bc88">FSMC_BTR2_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga68c15ca5fdd13efb5499f0e86bd5bc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36cfe553d431ca6976f0d36c73045836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36cfe553d431ca6976f0d36c73045836">FSMC_BTR2_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga36cfe553d431ca6976f0d36c73045836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874499b29d2b72a75265f16a2d8ed834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga874499b29d2b72a75265f16a2d8ed834">FSMC_BTR2_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga874499b29d2b72a75265f16a2d8ed834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae7c94522af51d2f96a0fa715dfa9b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae7c94522af51d2f96a0fa715dfa9b0">FSMC_BTR2_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:ga5ae7c94522af51d2f96a0fa715dfa9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2617a99e5eab8b31ff168557f93852a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2617a99e5eab8b31ff168557f93852a3">FSMC_BTR2_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga2617a99e5eab8b31ff168557f93852a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83871fa5cde9d72ec840d29d43aa2e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83871fa5cde9d72ec840d29d43aa2e57">FSMC_BTR2_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga83871fa5cde9d72ec840d29d43aa2e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacada2902f8612df1e5ac6e224bcf8d3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacada2902f8612df1e5ac6e224bcf8d3c">FSMC_BTR2_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gacada2902f8612df1e5ac6e224bcf8d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ad543195f36fdb3efdf7550381f982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66ad543195f36fdb3efdf7550381f982">FSMC_BTR2_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga66ad543195f36fdb3efdf7550381f982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37fdb25c494cf314cb680f84c5e0a503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37fdb25c494cf314cb680f84c5e0a503">FSMC_BTR2_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:ga37fdb25c494cf314cb680f84c5e0a503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac8729c8ac330f6ade93a6a15a4ba70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac8729c8ac330f6ade93a6a15a4ba70">FSMC_BTR2_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga1ac8729c8ac330f6ade93a6a15a4ba70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31920e8bf2d83ad3c2849f8e942bb6e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31920e8bf2d83ad3c2849f8e942bb6e4">FSMC_BTR2_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga31920e8bf2d83ad3c2849f8e942bb6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ba3172687049c687e3a38ec08d6c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5ba3172687049c687e3a38ec08d6c5a">FSMC_BTR2_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaf5ba3172687049c687e3a38ec08d6c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga453c2a90dc3340596c9d34672cede6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga453c2a90dc3340596c9d34672cede6a0">FSMC_BTR2_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga453c2a90dc3340596c9d34672cede6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3247db1653b31df0c34ab7898400bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3247db1653b31df0c34ab7898400bb5">FSMC_BTR2_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:gae3247db1653b31df0c34ab7898400bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0510047c932d2833f6cbe0a4a5d7b9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0510047c932d2833f6cbe0a4a5d7b9b5">FSMC_BTR2_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga0510047c932d2833f6cbe0a4a5d7b9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1852b706b3c719c0eab8ef863b39e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1852b706b3c719c0eab8ef863b39e0">FSMC_BTR2_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga4e1852b706b3c719c0eab8ef863b39e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ace24f50d1c51c978af55d47c13c0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ace24f50d1c51c978af55d47c13c0e9">FSMC_BTR2_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga7ace24f50d1c51c978af55d47c13c0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99389b63c4dee3c54aa1de36a4119add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99389b63c4dee3c54aa1de36a4119add">FSMC_BTR2_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga99389b63c4dee3c54aa1de36a4119add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b93600977cde6e31a9464f87606043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b93600977cde6e31a9464f87606043">FSMC_BTR2_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga07b93600977cde6e31a9464f87606043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9383d89d5e557a166f6b8290892b89b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9383d89d5e557a166f6b8290892b89b3">FSMC_BTR2_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga9383d89d5e557a166f6b8290892b89b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad200e1dc2d1835e3dc0fa8f0483eb2c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad200e1dc2d1835e3dc0fa8f0483eb2c0">FSMC_BTR2_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gad200e1dc2d1835e3dc0fa8f0483eb2c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e55daf436a25fadae7384611aa0f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55daf436a25fadae7384611aa0f89">FSMC_BTR3_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gaf3e55daf436a25fadae7384611aa0f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a21211dd7a3445e944af0fe1a4b600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6a21211dd7a3445e944af0fe1a4b600">FSMC_BTR3_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gab6a21211dd7a3445e944af0fe1a4b600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c23d36fa8e7e38048d94830bf0f74f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51c23d36fa8e7e38048d94830bf0f74f">FSMC_BTR3_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga51c23d36fa8e7e38048d94830bf0f74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93be4171cb7d0b66d8d4d12e61b07b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93be4171cb7d0b66d8d4d12e61b07b88">FSMC_BTR3_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga93be4171cb7d0b66d8d4d12e61b07b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01cf0b1c88857669d10fee8d7ba4d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab01cf0b1c88857669d10fee8d7ba4d85">FSMC_BTR3_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gab01cf0b1c88857669d10fee8d7ba4d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7833ee760b2400e6fb483b1d83cbdff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7833ee760b2400e6fb483b1d83cbdff3">FSMC_BTR3_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:ga7833ee760b2400e6fb483b1d83cbdff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad417ccae1c4018d0ff5c76c942aeb2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad417ccae1c4018d0ff5c76c942aeb2ca">FSMC_BTR3_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gad417ccae1c4018d0ff5c76c942aeb2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60d0ae6af13ef088367cef06c7f207d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60d0ae6af13ef088367cef06c7f207d3">FSMC_BTR3_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga60d0ae6af13ef088367cef06c7f207d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac029aaed48e2a3e2eedf767fe0ce0b92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac029aaed48e2a3e2eedf767fe0ce0b92">FSMC_BTR3_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gac029aaed48e2a3e2eedf767fe0ce0b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6aab5907bc42e140ca5a4d60fcd64c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6aab5907bc42e140ca5a4d60fcd64c">FSMC_BTR3_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga5b6aab5907bc42e140ca5a4d60fcd64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e9ac671a510ee06e86c41d7876ffe10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9ac671a510ee06e86c41d7876ffe10">FSMC_BTR3_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga1e9ac671a510ee06e86c41d7876ffe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65fe87d29c1a4ee0b08014ed8e0423e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65fe87d29c1a4ee0b08014ed8e0423e1">FSMC_BTR3_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga65fe87d29c1a4ee0b08014ed8e0423e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33e3df5c80255cb5e11ba427e9c224f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad33e3df5c80255cb5e11ba427e9c224f">FSMC_BTR3_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gad33e3df5c80255cb5e11ba427e9c224f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a31f070e41c6785ebc606d4f25d103a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a31f070e41c6785ebc606d4f25d103a">FSMC_BTR3_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga4a31f070e41c6785ebc606d4f25d103a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad220fbd264261a37eac09d4f6c0b79a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad220fbd264261a37eac09d4f6c0b79a2">FSMC_BTR3_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gad220fbd264261a37eac09d4f6c0b79a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a3ad9f940c6942682d8d97b1eb0ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8a3ad9f940c6942682d8d97b1eb0ca4">FSMC_BTR3_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:gae8a3ad9f940c6942682d8d97b1eb0ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739f2db66e52626aa9a5ee02c11d7a34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga739f2db66e52626aa9a5ee02c11d7a34">FSMC_BTR3_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga739f2db66e52626aa9a5ee02c11d7a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4c4102ea6e6cf2082e78168edfc18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4c4102ea6e6cf2082e78168edfc18e">FSMC_BTR3_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga7e4c4102ea6e6cf2082e78168edfc18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5eab2601ae3cd040bf44feb3e70c459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5eab2601ae3cd040bf44feb3e70c459">FSMC_BTR3_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gad5eab2601ae3cd040bf44feb3e70c459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf61e23804e0fa3ca45f851ca98de371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf61e23804e0fa3ca45f851ca98de371">FSMC_BTR3_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gacf61e23804e0fa3ca45f851ca98de371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a8d8e279c50995143ecf4124580703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a8d8e279c50995143ecf4124580703">FSMC_BTR3_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:ga47a8d8e279c50995143ecf4124580703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd9c93b0ee64856981394a63d6a3a964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd9c93b0ee64856981394a63d6a3a964">FSMC_BTR3_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gadd9c93b0ee64856981394a63d6a3a964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98fa7611b4ae197ab25cdf1cae9f8ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98fa7611b4ae197ab25cdf1cae9f8ee1">FSMC_BTR3_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga98fa7611b4ae197ab25cdf1cae9f8ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf806c044b2a3d1417acc79907dcaef4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf806c044b2a3d1417acc79907dcaef4b">FSMC_BTR3_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaf806c044b2a3d1417acc79907dcaef4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9bf0683d046f9bcfb0d55a065ae69ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bf0683d046f9bcfb0d55a065ae69ab">FSMC_BTR3_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaa9bf0683d046f9bcfb0d55a065ae69ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88a80458ddd56b0dfa7cf3599b986dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa88a80458ddd56b0dfa7cf3599b986dd">FSMC_BTR3_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:gaa88a80458ddd56b0dfa7cf3599b986dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655083fdb0e563b9a4d6ea589194ba02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga655083fdb0e563b9a4d6ea589194ba02">FSMC_BTR3_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga655083fdb0e563b9a4d6ea589194ba02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486280713c8f07d7033bce4e74825130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga486280713c8f07d7033bce4e74825130">FSMC_BTR3_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga486280713c8f07d7033bce4e74825130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8314e30c84dccd983de04fdeeb57c360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8314e30c84dccd983de04fdeeb57c360">FSMC_BTR3_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga8314e30c84dccd983de04fdeeb57c360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e7da5269a2dac164c9d1d01da2bc28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7e7da5269a2dac164c9d1d01da2bc28">FSMC_BTR3_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gac7e7da5269a2dac164c9d1d01da2bc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c8f213e437ceed2140f2c16a0416cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c8f213e437ceed2140f2c16a0416cd">FSMC_BTR3_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga56c8f213e437ceed2140f2c16a0416cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d50e71940995d42c5f9fadcb7cd61f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d50e71940995d42c5f9fadcb7cd61f2">FSMC_BTR3_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga4d50e71940995d42c5f9fadcb7cd61f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8bbfd5e08b73d1c5de53ee0ff0ddb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8bbfd5e08b73d1c5de53ee0ff0ddb9a">FSMC_BTR3_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gac8bbfd5e08b73d1c5de53ee0ff0ddb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44cc2146b4cf6bc8f43292512fd8cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44cc2146b4cf6bc8f43292512fd8cf8">FSMC_BTR4_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gab44cc2146b4cf6bc8f43292512fd8cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ee1ab3716b0ab1a4e7b51234af7c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ee1ab3716b0ab1a4e7b51234af7c63">FSMC_BTR4_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaa0ee1ab3716b0ab1a4e7b51234af7c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd427c001c5b17a3e083c81f6b228a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd427c001c5b17a3e083c81f6b228a50">FSMC_BTR4_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gacd427c001c5b17a3e083c81f6b228a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae722fdaa69bfb7622aa80c82e3772949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae722fdaa69bfb7622aa80c82e3772949">FSMC_BTR4_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gae722fdaa69bfb7622aa80c82e3772949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8ab4a1c7fe6e7dc2b093add88c274e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8ab4a1c7fe6e7dc2b093add88c274e">FSMC_BTR4_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga0f8ab4a1c7fe6e7dc2b093add88c274e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e52ae9a5d59507bdf9f4f9da19444ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e52ae9a5d59507bdf9f4f9da19444ed">FSMC_BTR4_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:ga1e52ae9a5d59507bdf9f4f9da19444ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6200f13c3eed1e9646750897a987a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6200f13c3eed1e9646750897a987a2">FSMC_BTR4_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gadf6200f13c3eed1e9646750897a987a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0803bc2ad60138e0eef53a53ca5bf537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0803bc2ad60138e0eef53a53ca5bf537">FSMC_BTR4_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga0803bc2ad60138e0eef53a53ca5bf537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893711250b9d3ea2e5e48ca53d1e0147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga893711250b9d3ea2e5e48ca53d1e0147">FSMC_BTR4_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga893711250b9d3ea2e5e48ca53d1e0147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75c73d4bb0ddcac383ca610a604d95b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75c73d4bb0ddcac383ca610a604d95b3">FSMC_BTR4_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga75c73d4bb0ddcac383ca610a604d95b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c28625ee031527a29f7cb7db1bb97cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c28625ee031527a29f7cb7db1bb97cf">FSMC_BTR4_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga2c28625ee031527a29f7cb7db1bb97cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb0212604c6c58c9524adc7931e2897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdb0212604c6c58c9524adc7931e2897">FSMC_BTR4_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gabdb0212604c6c58c9524adc7931e2897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2353d753ca5532703b4f822b7d2a7382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2353d753ca5532703b4f822b7d2a7382">FSMC_BTR4_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga2353d753ca5532703b4f822b7d2a7382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d82a6f3fcf69d6b96968118db7b8216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d82a6f3fcf69d6b96968118db7b8216">FSMC_BTR4_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga8d82a6f3fcf69d6b96968118db7b8216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0860f92bb204c4b5902d3e34b8b30a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e0860f92bb204c4b5902d3e34b8b30a">FSMC_BTR4_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga3e0860f92bb204c4b5902d3e34b8b30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207a9eedfc1b244c393be3c34ea60a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga207a9eedfc1b244c393be3c34ea60a15">FSMC_BTR4_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:ga207a9eedfc1b244c393be3c34ea60a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dec1fa50fca6639be7179d445aacfe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dec1fa50fca6639be7179d445aacfe4">FSMC_BTR4_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga4dec1fa50fca6639be7179d445aacfe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1db211382068251dc5cfe44a175e639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1db211382068251dc5cfe44a175e639">FSMC_BTR4_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gab1db211382068251dc5cfe44a175e639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5391a8c2a1e8cd6abb81fa5b2836464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5391a8c2a1e8cd6abb81fa5b2836464">FSMC_BTR4_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaa5391a8c2a1e8cd6abb81fa5b2836464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbfd74790a1e25339151de440e3a93e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbfd74790a1e25339151de440e3a93e5">FSMC_BTR4_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gadbfd74790a1e25339151de440e3a93e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac39964e3792653e454538407b11504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac39964e3792653e454538407b11504">FSMC_BTR4_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:ga7ac39964e3792653e454538407b11504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacee394c98ac568fe1d6df61c887ed53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacee394c98ac568fe1d6df61c887ed53">FSMC_BTR4_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaacee394c98ac568fe1d6df61c887ed53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c7cd1d1a4954d494bd107400925f86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c7cd1d1a4954d494bd107400925f86f">FSMC_BTR4_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga9c7cd1d1a4954d494bd107400925f86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93b0ab3235ffacca24e6b285460c5dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93b0ab3235ffacca24e6b285460c5dd3">FSMC_BTR4_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga93b0ab3235ffacca24e6b285460c5dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931463443390c5a706303e87a538d1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931463443390c5a706303e87a538d1ce">FSMC_BTR4_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga931463443390c5a706303e87a538d1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53cb7c299e794915d3aba803374adca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa53cb7c299e794915d3aba803374adca">FSMC_BTR4_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:gaa53cb7c299e794915d3aba803374adca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2315f17d1cd7dd9da1b0ee2f7e4ea29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2315f17d1cd7dd9da1b0ee2f7e4ea29">FSMC_BTR4_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gad2315f17d1cd7dd9da1b0ee2f7e4ea29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga808a7d758e6ca75c573d08ee92228745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga808a7d758e6ca75c573d08ee92228745">FSMC_BTR4_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga808a7d758e6ca75c573d08ee92228745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac376a62779292d64bfac24d572b743e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac376a62779292d64bfac24d572b743e9">FSMC_BTR4_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gac376a62779292d64bfac24d572b743e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc558894dcb263451dbac13f48fffe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc558894dcb263451dbac13f48fffe1">FSMC_BTR4_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gadfc558894dcb263451dbac13f48fffe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf731d99007936586f9e15f17c3c771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbf731d99007936586f9e15f17c3c771">FSMC_BTR4_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:gabbf731d99007936586f9e15f17c3c771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e69759ab89b16573bafd2f6ded95bfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e69759ab89b16573bafd2f6ded95bfb">FSMC_BTR4_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga8e69759ab89b16573bafd2f6ded95bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e486b11f6af0f566f8843a5c95c6a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e486b11f6af0f566f8843a5c95c6a6c">FSMC_BTR4_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga3e486b11f6af0f566f8843a5c95c6a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa5ee153cb4bf79f0d4ae2c47f365c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa5ee153cb4bf79f0d4ae2c47f365c4">FSMC_BWTR1_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga4aa5ee153cb4bf79f0d4ae2c47f365c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb80aeedb6d0d9cb09e7b4d3ff8b541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacb80aeedb6d0d9cb09e7b4d3ff8b541">FSMC_BWTR1_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaacb80aeedb6d0d9cb09e7b4d3ff8b541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20dbbdff1e2f1d57727dabbc4b03c840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20dbbdff1e2f1d57727dabbc4b03c840">FSMC_BWTR1_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga20dbbdff1e2f1d57727dabbc4b03c840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga411f0d164c26dda8132ff22856757470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga411f0d164c26dda8132ff22856757470">FSMC_BWTR1_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga411f0d164c26dda8132ff22856757470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2bc67999e8d2b63771fa223ffa8e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e2bc67999e8d2b63771fa223ffa8e4d">FSMC_BWTR1_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga3e2bc67999e8d2b63771fa223ffa8e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3d8ff62f87ab6aeb5170dd67de15cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa3d8ff62f87ab6aeb5170dd67de15cf">FSMC_BWTR1_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gafa3d8ff62f87ab6aeb5170dd67de15cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e24880c23375636d7504d42077a400a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e24880c23375636d7504d42077a400a">FSMC_BWTR1_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga1e24880c23375636d7504d42077a400a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb90dec93198b1d3077feb5fe508f004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb90dec93198b1d3077feb5fe508f004">FSMC_BWTR1_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gafb90dec93198b1d3077feb5fe508f004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ef7d6cd5ec547a349462e4f31963b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26ef7d6cd5ec547a349462e4f31963b6">FSMC_BWTR1_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga26ef7d6cd5ec547a349462e4f31963b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a961ecd844e14a90d1b2f6c5d59196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a961ecd844e14a90d1b2f6c5d59196">FSMC_BWTR1_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gac4a961ecd844e14a90d1b2f6c5d59196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2641a6f415d03df324667662bd3dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2641a6f415d03df324667662bd3dcf">FSMC_BWTR1_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gaee2641a6f415d03df324667662bd3dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga162800452847dd98d27a4078370518b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga162800452847dd98d27a4078370518b2">FSMC_BWTR1_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga162800452847dd98d27a4078370518b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16476bfbbcb9726c1fbc593d3568a514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16476bfbbcb9726c1fbc593d3568a514">FSMC_BWTR1_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga16476bfbbcb9726c1fbc593d3568a514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga623de376d9f5189d73068d0865a5049e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga623de376d9f5189d73068d0865a5049e">FSMC_BWTR1_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga623de376d9f5189d73068d0865a5049e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0627f53e3df25fdaa973db6159bd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade0627f53e3df25fdaa973db6159bd70">FSMC_BWTR1_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gade0627f53e3df25fdaa973db6159bd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab3c524b3e47327b24fa560feb93487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacab3c524b3e47327b24fa560feb93487">FSMC_BWTR1_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:gacab3c524b3e47327b24fa560feb93487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa16b4376e693343cf65ab05808398b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa16b4376e693343cf65ab05808398b7f">FSMC_BWTR1_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaa16b4376e693343cf65ab05808398b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632860254f0019e87c2e73c872d8d0c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga632860254f0019e87c2e73c872d8d0c3">FSMC_BWTR1_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga632860254f0019e87c2e73c872d8d0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9debedb9d28dc78574eafc829cde91fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9debedb9d28dc78574eafc829cde91fe">FSMC_BWTR1_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga9debedb9d28dc78574eafc829cde91fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c483e37ed994b71337a0e0777c1290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c483e37ed994b71337a0e0777c1290">FSMC_BWTR1_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga67c483e37ed994b71337a0e0777c1290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f05e337758cdb98cfc833e43bd6d674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f05e337758cdb98cfc833e43bd6d674">FSMC_BWTR1_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:ga5f05e337758cdb98cfc833e43bd6d674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6a7a7678ef3afbbed587cf318d1540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd6a7a7678ef3afbbed587cf318d1540">FSMC_BWTR1_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gadd6a7a7678ef3afbbed587cf318d1540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515ba99da829728fa7128161786c933d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515ba99da829728fa7128161786c933d">FSMC_BWTR1_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga515ba99da829728fa7128161786c933d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d22659082e66df3f0497057cf7dda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d22659082e66df3f0497057cf7dda5">FSMC_BWTR1_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga13d22659082e66df3f0497057cf7dda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af303f1131ff3de0894ec908de252c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3af303f1131ff3de0894ec908de252c4">FSMC_BWTR1_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga3af303f1131ff3de0894ec908de252c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa676b8e4f48602c27ea8edab61ce5db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa676b8e4f48602c27ea8edab61ce5db0">FSMC_BWTR1_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:gaa676b8e4f48602c27ea8edab61ce5db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87cae14e6bb4403b420fc9e4084d6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae87cae14e6bb4403b420fc9e4084d6e2">FSMC_BWTR1_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gae87cae14e6bb4403b420fc9e4084d6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0cddde5db2e0bb09f1c8938afd6ac98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0cddde5db2e0bb09f1c8938afd6ac98">FSMC_BWTR1_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gac0cddde5db2e0bb09f1c8938afd6ac98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b6553bd9ad305aa42341e08b1736260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b6553bd9ad305aa42341e08b1736260">FSMC_BWTR2_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga7b6553bd9ad305aa42341e08b1736260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593fe1987e8c6052cdb992e629f1d059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga593fe1987e8c6052cdb992e629f1d059">FSMC_BWTR2_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga593fe1987e8c6052cdb992e629f1d059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc23a2314a44b6ad9f293716f0c8a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dc23a2314a44b6ad9f293716f0c8a11">FSMC_BWTR2_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga6dc23a2314a44b6ad9f293716f0c8a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e9c799b36f45cad86a3f98d262baa6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9c799b36f45cad86a3f98d262baa6d">FSMC_BWTR2_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1e9c799b36f45cad86a3f98d262baa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95abc246eb528275d894346c0665e930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95abc246eb528275d894346c0665e930">FSMC_BWTR2_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga95abc246eb528275d894346c0665e930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae879db1879650f99b1c75635884bda17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae879db1879650f99b1c75635884bda17">FSMC_BWTR2_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gae879db1879650f99b1c75635884bda17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5826c5d5c544cd59210c071358fb8e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5826c5d5c544cd59210c071358fb8e9">FSMC_BWTR2_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaf5826c5d5c544cd59210c071358fb8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga258acf47f7706a1cd0b0a914e63cbe17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga258acf47f7706a1cd0b0a914e63cbe17">FSMC_BWTR2_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga258acf47f7706a1cd0b0a914e63cbe17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f1a9ccc80d1218935936539a000b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39f1a9ccc80d1218935936539a000b84">FSMC_BWTR2_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga39f1a9ccc80d1218935936539a000b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81de376a21fc25a7e1c31db341dfcd3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81de376a21fc25a7e1c31db341dfcd3f">FSMC_BWTR2_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga81de376a21fc25a7e1c31db341dfcd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab280652524006fbb3820597112136f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab280652524006fbb3820597112136f14">FSMC_BWTR2_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gab280652524006fbb3820597112136f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a0f0466162848135313296ebf44890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a0f0466162848135313296ebf44890">FSMC_BWTR2_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga78a0f0466162848135313296ebf44890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e43e17e99141c9009c779cc359323a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e43e17e99141c9009c779cc359323a">FSMC_BWTR2_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga51e43e17e99141c9009c779cc359323a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8791c2a33f740f905d45e3754e3353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f8791c2a33f740f905d45e3754e3353">FSMC_BWTR2_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga1f8791c2a33f740f905d45e3754e3353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2a5797dd14b5b89581c5fb08872fae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2a5797dd14b5b89581c5fb08872fae">FSMC_BWTR2_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga8a2a5797dd14b5b89581c5fb08872fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62bb3c772353b551de22915814115b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf62bb3c772353b551de22915814115b6">FSMC_BWTR2_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:gaf62bb3c772353b551de22915814115b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5aaffe4b4c549b247c31dead5585c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5aaffe4b4c549b247c31dead5585c6">FSMC_BWTR2_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga7d5aaffe4b4c549b247c31dead5585c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6caca8a04c9768a84bcd958656ea8209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6caca8a04c9768a84bcd958656ea8209">FSMC_BWTR2_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga6caca8a04c9768a84bcd958656ea8209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae608705cf36abaf22e96e9c4c63d4363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae608705cf36abaf22e96e9c4c63d4363">FSMC_BWTR2_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gae608705cf36abaf22e96e9c4c63d4363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3cb607738f2c3aa4dae4990d0754f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3cb607738f2c3aa4dae4990d0754f73">FSMC_BWTR2_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaf3cb607738f2c3aa4dae4990d0754f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f04b7ebcecadd4b515cac94159ea8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04b7ebcecadd4b515cac94159ea8d3">FSMC_BWTR2_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:ga7f04b7ebcecadd4b515cac94159ea8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5b453a7316f378f6bf222d5de5b515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5b453a7316f378f6bf222d5de5b515">FSMC_BWTR2_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaac5b453a7316f378f6bf222d5de5b515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5e6363ecbd1c23b1f49a9cfb3301d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f5e6363ecbd1c23b1f49a9cfb3301d2">FSMC_BWTR2_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga6f5e6363ecbd1c23b1f49a9cfb3301d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf028fc0c3148bf9075c09ad311afee65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf028fc0c3148bf9075c09ad311afee65">FSMC_BWTR2_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaf028fc0c3148bf9075c09ad311afee65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9984c8161469dd0922de2d8c4cd9dbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9984c8161469dd0922de2d8c4cd9dbe5">FSMC_BWTR2_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga9984c8161469dd0922de2d8c4cd9dbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga320be3e2e266dc25bd02e10787b2ba0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga320be3e2e266dc25bd02e10787b2ba0d">FSMC_BWTR2_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga320be3e2e266dc25bd02e10787b2ba0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabe5419d99a7ad4d4eb761c82077d958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabe5419d99a7ad4d4eb761c82077d958">FSMC_BWTR2_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaabe5419d99a7ad4d4eb761c82077d958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6cdd284ad94abfef0f24fcb813b4558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6cdd284ad94abfef0f24fcb813b4558">FSMC_BWTR2_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gab6cdd284ad94abfef0f24fcb813b4558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga455ba53d0f18173b0694d71757a084ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga455ba53d0f18173b0694d71757a084ff">FSMC_BWTR3_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga455ba53d0f18173b0694d71757a084ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dddd5ba924b56867c9cb39484ef498d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dddd5ba924b56867c9cb39484ef498d">FSMC_BWTR3_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga9dddd5ba924b56867c9cb39484ef498d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd242d768da1f9ab4304e91e5dabb5a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd242d768da1f9ab4304e91e5dabb5a9">FSMC_BWTR3_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gacd242d768da1f9ab4304e91e5dabb5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef99967dc66814cf5d732365c40daebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef99967dc66814cf5d732365c40daebb">FSMC_BWTR3_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaef99967dc66814cf5d732365c40daebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471ebb2d47fb951340df6ba22b40a788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga471ebb2d47fb951340df6ba22b40a788">FSMC_BWTR3_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga471ebb2d47fb951340df6ba22b40a788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d031a0d71677932a68639ba88bd13e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d031a0d71677932a68639ba88bd13e">FSMC_BWTR3_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gae3d031a0d71677932a68639ba88bd13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3948c407a5a4be6a21cccad0a8d12d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3948c407a5a4be6a21cccad0a8d12d">FSMC_BWTR3_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga5b3948c407a5a4be6a21cccad0a8d12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea21d05228f7771c6306726af5da5a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea21d05228f7771c6306726af5da5a4a">FSMC_BWTR3_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaea21d05228f7771c6306726af5da5a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa574b3a1efe581d195789dcc8bba01f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa574b3a1efe581d195789dcc8bba01f8">FSMC_BWTR3_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaa574b3a1efe581d195789dcc8bba01f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8216cf865785468af58dbce0002a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae8216cf865785468af58dbce0002a7c">FSMC_BWTR3_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaae8216cf865785468af58dbce0002a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93d9fee8a67491918526019b439a00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae93d9fee8a67491918526019b439a00f">FSMC_BWTR3_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gae93d9fee8a67491918526019b439a00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ec40c6360faeb133cb224a6789bb51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ec40c6360faeb133cb224a6789bb51">FSMC_BWTR3_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaf1ec40c6360faeb133cb224a6789bb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf23316e44d731620f0cbde29ae9a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaf23316e44d731620f0cbde29ae9a93">FSMC_BWTR3_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gacaf23316e44d731620f0cbde29ae9a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31686e755ef0f98078d96c08891cf8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31686e755ef0f98078d96c08891cf8f4">FSMC_BWTR3_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga31686e755ef0f98078d96c08891cf8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a291f74abf021a7fe66ce8afd714c39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a291f74abf021a7fe66ce8afd714c39">FSMC_BWTR3_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga5a291f74abf021a7fe66ce8afd714c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a270daf60bba0a4a9de6607635b0264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a270daf60bba0a4a9de6607635b0264">FSMC_BWTR3_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:ga5a270daf60bba0a4a9de6607635b0264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e2f5c1eb92f5dba7c2d76b6267805a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0e2f5c1eb92f5dba7c2d76b6267805a">FSMC_BWTR3_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gab0e2f5c1eb92f5dba7c2d76b6267805a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad909c7569c4740c823bf4b31f93d4edb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad909c7569c4740c823bf4b31f93d4edb">FSMC_BWTR3_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gad909c7569c4740c823bf4b31f93d4edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab17fdae6a3e63acc21280497e0761d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab17fdae6a3e63acc21280497e0761d15">FSMC_BWTR3_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gab17fdae6a3e63acc21280497e0761d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56fbdeda5582325eb5eea0061209adc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56fbdeda5582325eb5eea0061209adc9">FSMC_BWTR3_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga56fbdeda5582325eb5eea0061209adc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b769f726e31038cfa6bf4897453088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05b769f726e31038cfa6bf4897453088">FSMC_BWTR3_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:ga05b769f726e31038cfa6bf4897453088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga900f347cf4b9debe88252ff1d453098e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga900f347cf4b9debe88252ff1d453098e">FSMC_BWTR3_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga900f347cf4b9debe88252ff1d453098e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb44640d0ccf25b8c8ec4b24b3600d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb44640d0ccf25b8c8ec4b24b3600d26">FSMC_BWTR3_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gafb44640d0ccf25b8c8ec4b24b3600d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6405794f28617802ba7bd3586a5f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6405794f28617802ba7bd3586a5f50">FSMC_BWTR3_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga4a6405794f28617802ba7bd3586a5f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974cf9ed84e54c78ee995b02cc605706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga974cf9ed84e54c78ee995b02cc605706">FSMC_BWTR3_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga974cf9ed84e54c78ee995b02cc605706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32a792c0c93d854a90bfbc36fa1329b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa32a792c0c93d854a90bfbc36fa1329b">FSMC_BWTR3_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:gaa32a792c0c93d854a90bfbc36fa1329b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d4e414ea73b47e07364e1a121af6a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64d4e414ea73b47e07364e1a121af6a4">FSMC_BWTR3_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga64d4e414ea73b47e07364e1a121af6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada733b2bda718299345fd0191b25b49f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada733b2bda718299345fd0191b25b49f">FSMC_BWTR3_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gada733b2bda718299345fd0191b25b49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c3c14faf87768beced4e297edc7bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8c3c14faf87768beced4e297edc7bfd">FSMC_BWTR4_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gaa8c3c14faf87768beced4e297edc7bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ba73495f6192e409cc00f3e26e27e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65ba73495f6192e409cc00f3e26e27e0">FSMC_BWTR4_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga65ba73495f6192e409cc00f3e26e27e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc9fa3c1ceae0724f5005bb1e101775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc9fa3c1ceae0724f5005bb1e101775">FSMC_BWTR4_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga3cc9fa3c1ceae0724f5005bb1e101775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2007941f4869504bfef23edbcc18bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2007941f4869504bfef23edbcc18bfa">FSMC_BWTR4_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gad2007941f4869504bfef23edbcc18bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcde23639f64241d95b02f5b950ef3cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcde23639f64241d95b02f5b950ef3cc">FSMC_BWTR4_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gabcde23639f64241d95b02f5b950ef3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe1198e70d843c883260d354b7ce7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafe1198e70d843c883260d354b7ce7b5">FSMC_BWTR4_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gaafe1198e70d843c883260d354b7ce7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62786f538820baa3f0f8edb17ef1b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac62786f538820baa3f0f8edb17ef1b74">FSMC_BWTR4_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gac62786f538820baa3f0f8edb17ef1b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa69aa2d9cafe8f952721c88083c8a94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa69aa2d9cafe8f952721c88083c8a94e">FSMC_BWTR4_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaa69aa2d9cafe8f952721c88083c8a94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c6d991498c385991b461832fb093399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c6d991498c385991b461832fb093399">FSMC_BWTR4_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga4c6d991498c385991b461832fb093399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac744bdeb5b9ae048b1fa1a07ce9ce9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac744bdeb5b9ae048b1fa1a07ce9ce9d1">FSMC_BWTR4_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gac744bdeb5b9ae048b1fa1a07ce9ce9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6656c89aac87fc226c0e80f8f753abeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6656c89aac87fc226c0e80f8f753abeb">FSMC_BWTR4_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga6656c89aac87fc226c0e80f8f753abeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5636aaec144530e1c46e819b62c95f09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5636aaec144530e1c46e819b62c95f09">FSMC_BWTR4_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga5636aaec144530e1c46e819b62c95f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19eb9fccff444a00caf75b9d20a143ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19eb9fccff444a00caf75b9d20a143ed">FSMC_BWTR4_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga19eb9fccff444a00caf75b9d20a143ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa40f9fa60ddb69fdcdcdface743f2c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa40f9fa60ddb69fdcdcdface743f2c26">FSMC_BWTR4_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaa40f9fa60ddb69fdcdcdface743f2c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa173c5ff9a7d316cd67897f8e36dbf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa173c5ff9a7d316cd67897f8e36dbf5">FSMC_BWTR4_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gafa173c5ff9a7d316cd67897f8e36dbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3c57c780586c96ef5756d642c3bd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace3c57c780586c96ef5756d642c3bd01">FSMC_BWTR4_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:gace3c57c780586c96ef5756d642c3bd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eae837a65cdce995c6fc43afd196e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eae837a65cdce995c6fc43afd196e76">FSMC_BWTR4_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga8eae837a65cdce995c6fc43afd196e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265d50716e1b6ae2395f0da696b4d12a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265d50716e1b6ae2395f0da696b4d12a">FSMC_BWTR4_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga265d50716e1b6ae2395f0da696b4d12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095f121a1739bcc61e40f2fbb5e8b6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga095f121a1739bcc61e40f2fbb5e8b6a0">FSMC_BWTR4_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga095f121a1739bcc61e40f2fbb5e8b6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d5deb7f2aed21baeb4df3015440bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d5deb7f2aed21baeb4df3015440bc2">FSMC_BWTR4_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga11d5deb7f2aed21baeb4df3015440bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f7e16866ecede5f4258c05d95f571b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6f7e16866ecede5f4258c05d95f571b">FSMC_BWTR4_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:gaa6f7e16866ecede5f4258c05d95f571b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9841723700d2b9611be2e7a7b0f19c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9841723700d2b9611be2e7a7b0f19c33">FSMC_BWTR4_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga9841723700d2b9611be2e7a7b0f19c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad628c523ceee80e41c02dd4502baee2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad628c523ceee80e41c02dd4502baee2c">FSMC_BWTR4_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gad628c523ceee80e41c02dd4502baee2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee2951c0bea4329727767db1bb96a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee2951c0bea4329727767db1bb96a4f">FSMC_BWTR4_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gafee2951c0bea4329727767db1bb96a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1020e605f8a52d9fd857d3b91d23bf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1020e605f8a52d9fd857d3b91d23bf7a">FSMC_BWTR4_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga1020e605f8a52d9fd857d3b91d23bf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d13f46a945d5daf6ec339781d3926a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13f46a945d5daf6ec339781d3926a9">FSMC_BWTR4_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga1d13f46a945d5daf6ec339781d3926a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e30f51c68b4ac4f9efee2cd5a45943c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e30f51c68b4ac4f9efee2cd5a45943c">FSMC_BWTR4_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga5e30f51c68b4ac4f9efee2cd5a45943c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7ba26fb09f035addbe1e4c3b0d093c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ba26fb09f035addbe1e4c3b0d093c9">FSMC_BWTR4_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaf7ba26fb09f035addbe1e4c3b0d093c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953b0d38414808db79da116842ed3262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga953b0d38414808db79da116842ed3262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001198ff898802888edf58f56d5371c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga001198ff898802888edf58f56d5371c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4598185d9092edfbf943464bcbb342ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga4598185d9092edfbf943464bcbb342ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8c219193b11f8507d7b85831d14912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga1d8c219193b11f8507d7b85831d14912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace70293f3dfa24d448b600fc58e45223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gace70293f3dfa24d448b600fc58e45223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf933b105259a4bc46a957576adb8d96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaf933b105259a4bc46a957576adb8d96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d0119253d93a106b5ca704e5020c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gab4d0119253d93a106b5ca704e5020c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</a>&#160;&#160;&#160;((uint16_t)0x003F)</td></tr>
<tr class="separator:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d944f5260f40a0eb714d41859e0d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23">I2C_CR2_FREQ_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga09d944f5260f40a0eb714d41859e0d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ab0ef2a7795e3326900b277479d89c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c">I2C_CR2_FREQ_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga25ab0ef2a7795e3326900b277479d89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657af5a02534cc900cbddc260319d845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845">I2C_CR2_FREQ_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga657af5a02534cc900cbddc260319d845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655214f8327fd1322998c9d8bffe308d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d">I2C_CR2_FREQ_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga655214f8327fd1322998c9d8bffe308d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3382a7262743bc824985af7339449386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386">I2C_CR2_FREQ_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga3382a7262743bc824985af7339449386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b1a2b777fcf158c9e4264485682a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20">I2C_CR2_FREQ_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gad3b1a2b777fcf158c9e4264485682a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f14ae48e4609c2b3645211234cba974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga6f14ae48e4609c2b3645211234cba974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1ebaf8173090ec469b055b98e585d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga3b1ebaf8173090ec469b055b98e585d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8250616a993a5f2bb04cd0f116005864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864">I2C_OAR1_ADD1_7</a>&#160;&#160;&#160;((uint16_t)0x00FE)</td></tr>
<tr class="separator:ga8250616a993a5f2bb04cd0f116005864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8141dcd63a8429a64d488cc78ef3ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1">I2C_OAR1_ADD8_9</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:gab8141dcd63a8429a64d488cc78ef3ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7c20c81f79d17921718412b8fca6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga8b7c20c81f79d17921718412b8fca6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499a61f0013c5c6fe38b848901f58769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769">I2C_OAR1_ADD1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga499a61f0013c5c6fe38b848901f58769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44a263e36a7f34d922ff124aebd99c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3">I2C_OAR1_ADD2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gab44a263e36a7f34d922ff124aebd99c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9584dca3b1b414a63cf7ba75e557155b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b">I2C_OAR1_ADD3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga9584dca3b1b414a63cf7ba75e557155b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110b915b907f4bf29ff03da1f077bd97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97">I2C_OAR1_ADD4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga110b915b907f4bf29ff03da1f077bd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0856dee2657cf0a04d79084da86988ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca">I2C_OAR1_ADD5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga0856dee2657cf0a04d79084da86988ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5507af6154f60125dadc4654f57776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca">I2C_OAR1_ADD6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga5507af6154f60125dadc4654f57776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca710515f0aac5abdac02a630e09097c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c">I2C_OAR1_ADD7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gaca710515f0aac5abdac02a630e09097c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab945eba8b842a253cc64cce722537264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264">I2C_OAR1_ADD8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gab945eba8b842a253cc64cce722537264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cf2dfc6b1ed55413be06acca413430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430">I2C_OAR1_ADD9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga10cf2dfc6b1ed55413be06acca413430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8df80cd27313c896e887aae81fa639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga7d8df80cd27313c896e887aae81fa639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83ed1ee64439cb2734a708445f37e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gab83ed1ee64439cb2734a708445f37e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3d8fd1de1f16d051efb52dd3d657c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</a>&#160;&#160;&#160;((uint8_t)0xFE)</td></tr>
<tr class="separator:gadd3d8fd1de1f16d051efb52dd3d657c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43021a4a7f79672d27c36a469b301d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="separator:gac43021a4a7f79672d27c36a469b301d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6935c920da59d755d0cf834548a70ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga6935c920da59d755d0cf834548a70ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db361a4d9dd84b187085a11d933b45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga3db361a4d9dd84b187085a11d933b45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc4da49c163910203255e384591b6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gafdc4da49c163910203255e384591b6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d12990c90ab0757dcfea150ea50b227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga1d12990c90ab0757dcfea150ea50b227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62aa2496d4b3955214a16a7bd998fd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga62aa2496d4b3955214a16a7bd998fd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42d2435d2e64bf710c701c9b17adfb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gad42d2435d2e64bf710c701c9b17adfb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2976279024e832e53ad12796a7bb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga4b2976279024e832e53ad12796a7bb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75cc361adf0e72e33d6771ebfa17b52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga75cc361adf0e72e33d6771ebfa17b52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1e75a82da73ae2873cff1cd27c3179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga3b1e75a82da73ae2873cff1cd27c3179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288b20416b42a79e591aa80d9a690fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga288b20416b42a79e591aa80d9a690fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3aeb79cbe04f7ec1e3c2615921c4fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gaf3aeb79cbe04f7ec1e3c2615921c4fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf50334903013177a8c6f4e36b8d6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gafcf50334903013177a8c6f4e36b8d6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa07cf3e404f9f57e98d1ba3793079c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaa07cf3e404f9f57e98d1ba3793079c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a6a21835e06d9bc48009f4269b7798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga79a6a21835e06d9bc48009f4269b7798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4fd5d9c9e2593be920d19a5f6ae732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td></tr>
<tr class="separator:ga4a4fd5d9c9e2593be920d19a5f6ae732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851c8a6b598d54c1a805b1632a4078e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga851c8a6b598d54c1a805b1632a4078e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea64e5d7eba609ac9a84964bc0bc2def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaea64e5d7eba609ac9a84964bc0bc2def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff77a39aba630647af62dc7f1a5dc218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</a>&#160;&#160;&#160;((uint8_t)0x3F)</td></tr>
<tr class="separator:gaff77a39aba630647af62dc7f1a5dc218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de39c5672f17d326fceb5adc9adc090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</a>&#160;&#160;&#160;((uint8_t)0x07)</td></tr>
<tr class="separator:ga4de39c5672f17d326fceb5adc9adc090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b727e7882603df1684cbf230520ca76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga9b727e7882603df1684cbf230520ca76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba2551b90c68d95c736a116224b473e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gafba2551b90c68d95c736a116224b473e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87024bbb19f26def4c4c1510b22d3033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:ga87024bbb19f26def4c4c1510b22d3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269bd5618ba773d32275b93be004c554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga269bd5618ba773d32275b93be004c554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffb8339e556a3b10120b15f0dacc232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gadffb8339e556a3b10120b15f0dacc232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61abf5d141101dd94334064b4f2d78ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61abf5d141101dd94334064b4f2d78ed">LCD_CR_LCDEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga61abf5d141101dd94334064b4f2d78ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92ad348089092948b8730a2cc08eee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac92ad348089092948b8730a2cc08eee1">LCD_CR_VSEL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gac92ad348089092948b8730a2cc08eee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc5175fd82ae61247dbd79db4397a794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc5175fd82ae61247dbd79db4397a794">LCD_CR_DUTY</a>&#160;&#160;&#160;((uint32_t)0x0000001C)</td></tr>
<tr class="separator:gacc5175fd82ae61247dbd79db4397a794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d4d20862251ad5031f83abeff1822d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d4d20862251ad5031f83abeff1822d">LCD_CR_DUTY_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga11d4d20862251ad5031f83abeff1822d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga464f4f54856bd3d4127e75c1074a91ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga464f4f54856bd3d4127e75c1074a91ba">LCD_CR_DUTY_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga464f4f54856bd3d4127e75c1074a91ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf838a811aba1e1d7c85beef3ca1075da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf838a811aba1e1d7c85beef3ca1075da">LCD_CR_DUTY_2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaf838a811aba1e1d7c85beef3ca1075da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4397609bc1c4864c0700e598c75896c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4397609bc1c4864c0700e598c75896c5">LCD_CR_BIAS</a>&#160;&#160;&#160;((uint32_t)0x00000060)</td></tr>
<tr class="separator:ga4397609bc1c4864c0700e598c75896c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321ef6b637dc7d77bd7a50eadf5f7f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321ef6b637dc7d77bd7a50eadf5f7f4c">LCD_CR_BIAS_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga321ef6b637dc7d77bd7a50eadf5f7f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2acc23783afb145f10a09c0c805d75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef2acc23783afb145f10a09c0c805d75">LCD_CR_BIAS_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaef2acc23783afb145f10a09c0c805d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa000a53825d3b8de33bf5c1175df17d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa000a53825d3b8de33bf5c1175df17d0">LCD_CR_MUX_SEG</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa000a53825d3b8de33bf5c1175df17d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb56fb376147906eb7721ce5485fd9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb56fb376147906eb7721ce5485fd9bd">LCD_FCR_HD</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gabb56fb376147906eb7721ce5485fd9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93b0c2155e8a5433ac5a8f939ddc5daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93b0c2155e8a5433ac5a8f939ddc5daf">LCD_FCR_SOFIE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga93b0c2155e8a5433ac5a8f939ddc5daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad248b9bb8b5c851269efa899c871213d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad248b9bb8b5c851269efa899c871213d">LCD_FCR_UDDIE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gad248b9bb8b5c851269efa899c871213d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88601874331aec2df88db92c766cef7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88601874331aec2df88db92c766cef7e">LCD_FCR_PON</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr class="separator:ga88601874331aec2df88db92c766cef7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6000d35c986e02ad994377ddff7f0116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6000d35c986e02ad994377ddff7f0116">LCD_FCR_PON_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga6000d35c986e02ad994377ddff7f0116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e4b9748e9b5d5fbed815703263cea68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e4b9748e9b5d5fbed815703263cea68">LCD_FCR_PON_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga6e4b9748e9b5d5fbed815703263cea68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77924f460c41623e94426355bcf8c1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77924f460c41623e94426355bcf8c1c5">LCD_FCR_PON_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga77924f460c41623e94426355bcf8c1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffc36386c01f57b590e112a9d033a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffc36386c01f57b590e112a9d033a61">LCD_FCR_DEAD</a>&#160;&#160;&#160;((uint32_t)0x00000380)</td></tr>
<tr class="separator:ga3ffc36386c01f57b590e112a9d033a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eb94c7ac631988791d732096abe0e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eb94c7ac631988791d732096abe0e38">LCD_FCR_DEAD_0</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga6eb94c7ac631988791d732096abe0e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4843bf446f93b7b61f57d21dfa0f9ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4843bf446f93b7b61f57d21dfa0f9ed6">LCD_FCR_DEAD_1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga4843bf446f93b7b61f57d21dfa0f9ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89db21c68833f67d7ac005f0dcaabea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89db21c68833f67d7ac005f0dcaabea8">LCD_FCR_DEAD_2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga89db21c68833f67d7ac005f0dcaabea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983bbe7a0d28e2ec90613ae091c49109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983bbe7a0d28e2ec90613ae091c49109">LCD_FCR_CC</a>&#160;&#160;&#160;((uint32_t)0x00001C00)</td></tr>
<tr class="separator:ga983bbe7a0d28e2ec90613ae091c49109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6e4f982be62b336908e5de428f410e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f6e4f982be62b336908e5de428f410e">LCD_FCR_CC_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga5f6e4f982be62b336908e5de428f410e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287da2fa10a3d67624d6ded92093bf01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga287da2fa10a3d67624d6ded92093bf01">LCD_FCR_CC_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga287da2fa10a3d67624d6ded92093bf01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4746b780884c6e8f466e5a1dde2f2837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4746b780884c6e8f466e5a1dde2f2837">LCD_FCR_CC_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga4746b780884c6e8f466e5a1dde2f2837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4bce5d67305640a8d581483ff68502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c4bce5d67305640a8d581483ff68502">LCD_FCR_BLINKF</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr class="separator:ga0c4bce5d67305640a8d581483ff68502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd10a6e9b9a0124317a03f4da8d42f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd10a6e9b9a0124317a03f4da8d42f0e">LCD_FCR_BLINKF_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gafd10a6e9b9a0124317a03f4da8d42f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9930d11bb778d0c1cb4c2c97e1d77e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9930d11bb778d0c1cb4c2c97e1d77e">LCD_FCR_BLINKF_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga3a9930d11bb778d0c1cb4c2c97e1d77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff7dc633b07c2df975ae030cf074391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff7dc633b07c2df975ae030cf074391">LCD_FCR_BLINKF_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaaff7dc633b07c2df975ae030cf074391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64173ee59436883ede2d4b7b9d5b7fe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64173ee59436883ede2d4b7b9d5b7fe9">LCD_FCR_BLINK</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr class="separator:ga64173ee59436883ede2d4b7b9d5b7fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab05cab944d6911f3ea12c683c4da9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab05cab944d6911f3ea12c683c4da9f">LCD_FCR_BLINK_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga1ab05cab944d6911f3ea12c683c4da9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989d4e0b019f1ad923e903152d9391de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989d4e0b019f1ad923e903152d9391de">LCD_FCR_BLINK_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga989d4e0b019f1ad923e903152d9391de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2530d4faede144d475c7ffecac76a064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2530d4faede144d475c7ffecac76a064">LCD_FCR_DIV</a>&#160;&#160;&#160;((uint32_t)0x003C0000)</td></tr>
<tr class="separator:ga2530d4faede144d475c7ffecac76a064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea016a68295da006c27124544d10413f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea016a68295da006c27124544d10413f">LCD_FCR_PS</a>&#160;&#160;&#160;((uint32_t)0x03C00000)</td></tr>
<tr class="separator:gaea016a68295da006c27124544d10413f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4ee676b44117516e00a1b26dd236c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c4ee676b44117516e00a1b26dd236c7">LCD_SR_ENS</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga3c4ee676b44117516e00a1b26dd236c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394cb9312119b288d21c60701706488e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394cb9312119b288d21c60701706488e">LCD_SR_SOF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga394cb9312119b288d21c60701706488e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf114a777bdeb33d47941c1497df317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf114a777bdeb33d47941c1497df317">LCD_SR_UDR</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga4bf114a777bdeb33d47941c1497df317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee96fbee4ff2e98bf625b80b6ab010c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabee96fbee4ff2e98bf625b80b6ab010c">LCD_SR_UDD</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gabee96fbee4ff2e98bf625b80b6ab010c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d84dae053fd48fa2e262836732d3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d84dae053fd48fa2e262836732d3d9">LCD_SR_RDY</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gae3d84dae053fd48fa2e262836732d3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1318e3c0ca61e23fabd6768d3f118b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1318e3c0ca61e23fabd6768d3f118b90">LCD_SR_FCRSR</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga1318e3c0ca61e23fabd6768d3f118b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867e710879aff8343966538f96fa9c90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga867e710879aff8343966538f96fa9c90">LCD_CLR_SOFC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga867e710879aff8343966538f96fa9c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8ca2fa7b8e712cad529fe1e1ea1f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f8ca2fa7b8e712cad529fe1e1ea1f7f">LCD_CLR_UDDC</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga4f8ca2fa7b8e712cad529fe1e1ea1f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b1f11891e4cb10b1a0898731b1f1ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9b1f11891e4cb10b1a0898731b1f1ca">LCD_RAM_SEGMENT_DATA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gaa9b1f11891e4cb10b1a0898731b1f1ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e3d6a1e77ba526a2bc43343916f0e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79">PWR_CR_LPSDSR</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga4e3d6a1e77ba526a2bc43343916f0e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8075e98772470804c9e3fe74984115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga8c8075e98772470804c9e3fe74984115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3928de64f633b84770b1cfecea702fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga3928de64f633b84770b1cfecea702fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73c24d43953c7598e42acdd4c4e7435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;((uint16_t)0x00E0)</td></tr>
<tr class="separator:gac73c24d43953c7598e42acdd4c4e7435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef447510818c468c202e3b4991ea08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gacef447510818c468c202e3b4991ea08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd19d78943514a2f695a39b45594623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gafcd19d78943514a2f695a39b45594623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6b904b20d7e4fff958c75748861216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:gacb6b904b20d7e4fff958c75748861216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b71263f73f0c4e53ca91fc8d096818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga15b71263f73f0c4e53ca91fc8d096818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1782980a2fb12de80058729a74f174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr class="separator:ga9c1782980a2fb12de80058729a74f174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326781d09a07b4d215424fbbae11b7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a>&#160;&#160;&#160;((uint16_t)0x00A0)</td></tr>
<tr class="separator:ga326781d09a07b4d215424fbbae11b7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a>&#160;&#160;&#160;((uint16_t)0x00C0)</td></tr>
<tr class="separator:gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a>&#160;&#160;&#160;((uint16_t)0x00E0)</td></tr>
<tr class="separator:ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14c19c1188ed2c42acbdba5759bc5e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03">PWR_CR_ULP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga14c19c1188ed2c42acbdba5759bc5e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282ffe109edf2466c2a563784a591ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8">PWR_CR_FWU</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga282ffe109edf2466c2a563784a591ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc33f1ba4e374e116ffa50f3a503030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>&#160;&#160;&#160;((uint16_t)0x1800)</td></tr>
<tr class="separator:gaccc33f1ba4e374e116ffa50f3a503030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b4e08a8936aa9828c5d683fde2fb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga27b4e08a8936aa9828c5d683fde2fb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3093c26b256c965cebec3b2e388a3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4">PWR_CR_VOS_1</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gac3093c26b256c965cebec3b2e388a3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad420341e83bf995a581a42b49511e2ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad">PWR_CR_LPRUN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gad420341e83bf995a581a42b49511e2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9465bb7ad9ca936688344e2a077539e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga9465bb7ad9ca936688344e2a077539e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3535ce181895cc00afeb28dcac68d04c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga3535ce181895cc00afeb28dcac68d04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918aa3e6e5f97f7032d3eae8ac324eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba">PWR_CSR_VREFINTRDYF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga918aa3e6e5f97f7032d3eae8ac324eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga760e9fa30782fc54fec0b0f886eda0f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1">PWR_CSR_VOSF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga760e9fa30782fc54fec0b0f886eda0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4741c79606f7fde43e2b88113053d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7">PWR_CSR_REGLPF</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gafb4741c79606f7fde43e2b88113053d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a92d9adb125e24ab1cd1a58a73efe19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19">PWR_CSR_EWUP1</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga2a92d9adb125e24ab1cd1a58a73efe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3924963c0b869453e9be2b8f14c929dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc">PWR_CSR_EWUP2</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga3924963c0b869453e9be2b8f14c929dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d9b871a8a67cc724b836cc96a8d7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3">PWR_CSR_EWUP3</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga58d9b871a8a67cc724b836cc96a8d7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee09fff7bffaaabc64d99627f2249795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaee09fff7bffaaabc64d99627f2249795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac38ef564d136d79b5e22b564db8d2b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gac38ef564d136d79b5e22b564db8d2b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5cb8ce29ab0c579e788999c96f34db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3">RCC_CR_RTCPRE</a>&#160;&#160;&#160;((uint32_t)0x60000000)</td></tr>
<tr class="separator:gaf5cb8ce29ab0c579e788999c96f34db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e8d8aa53f0db77f19f0ae4f0a659ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9e8d8aa53f0db77f19f0ae4f0a659ff">RCC_CR_RTCPRE_0</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gac9e8d8aa53f0db77f19f0ae4f0a659ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b08bda72e10784ae37f72f48da6829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97b08bda72e10784ae37f72f48da6829">RCC_CR_RTCPRE_1</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga97b08bda72e10784ae37f72f48da6829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98dfeb8365fd0b721394fc6a503b40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b">RCC_ICSCR_HSICAL</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gac98dfeb8365fd0b721394fc6a503b40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79c333962d5bd80636eca9997759804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>&#160;&#160;&#160;((uint32_t)0x00001F00)</td></tr>
<tr class="separator:gab79c333962d5bd80636eca9997759804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015acd05a0c052e05e5ad6c32c442232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232">RCC_ICSCR_MSIRANGE</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr class="separator:ga015acd05a0c052e05e5ad6c32c442232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec7422168fd486c1a0031116f9acd93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec7422168fd486c1a0031116f9acd93">RCC_ICSCR_MSIRANGE_0</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga9ec7422168fd486c1a0031116f9acd93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c51e3867e3fe6f4c2429408fbbe78a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c51e3867e3fe6f4c2429408fbbe78a8">RCC_ICSCR_MSIRANGE_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga9c51e3867e3fe6f4c2429408fbbe78a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48527b1ba8d8f88073a34f5af4c7557d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48527b1ba8d8f88073a34f5af4c7557d">RCC_ICSCR_MSIRANGE_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga48527b1ba8d8f88073a34f5af4c7557d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc6acbe6b593a22910be5202ea8f920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bc6acbe6b593a22910be5202ea8f920">RCC_ICSCR_MSIRANGE_3</a>&#160;&#160;&#160;((uint32_t)0x00006000)</td></tr>
<tr class="separator:ga4bc6acbe6b593a22910be5202ea8f920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e25d967d4cc17665fb9e49b6f75dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59e25d967d4cc17665fb9e49b6f75dd7">RCC_ICSCR_MSIRANGE_4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga59e25d967d4cc17665fb9e49b6f75dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30480b94b74b9f8264617059baa16786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30480b94b74b9f8264617059baa16786">RCC_ICSCR_MSIRANGE_5</a>&#160;&#160;&#160;((uint32_t)0x0000A000)</td></tr>
<tr class="separator:ga30480b94b74b9f8264617059baa16786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2179594652f94a2b51e13559612e5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2179594652f94a2b51e13559612e5ea">RCC_ICSCR_MSIRANGE_6</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr class="separator:gaa2179594652f94a2b51e13559612e5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18406d77831ffad4799394913ca472c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c">RCC_ICSCR_MSICAL</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gae18406d77831ffad4799394913ca472c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f61335b01758a4336598e7fa97445e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga7f61335b01758a4336598e7fa97445e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76678c7a8f1366e115dbdd95e3568eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb">RCC_CFGR_SW_MSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gaf76678c7a8f1366e115dbdd95e3568eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb563f217242d969f4355d0818fde705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gafb563f217242d969f4355d0818fde705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87389cacb2eaf53730da13a2a33cd487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:ga87389cacb2eaf53730da13a2a33cd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eae59112c51def51979e31e8695b39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1eae59112c51def51979e31e8695b39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3a5718999d7259f216137a23c2a379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaad3a5718999d7259f216137a23c2a379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22f5fe5aca788772b1596d5155628c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5">RCC_CFGR_SWS_MSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gab22f5fe5aca788772b1596d5155628c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a0202f441c1a43e69c62331d50a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gae09a0202f441c1a43e69c62331d50a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac734bddb507eed4a62a0af4cef74a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gadac734bddb507eed4a62a0af4cef74a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1180512cc5f3dde7895040a9037286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga5a1180512cc5f3dde7895040a9037286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe860867ae4b1b6d28473ded1546d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000090)</td></tr>
<tr class="separator:gaffe860867ae4b1b6d28473ded1546d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca71d6b42bdb83b5ff5320578869a058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>&#160;&#160;&#160;((uint32_t)0x000000A0)</td></tr>
<tr class="separator:gaca71d6b42bdb83b5ff5320578869a058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>&#160;&#160;&#160;((uint32_t)0x000000B0)</td></tr>
<tr class="separator:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr class="separator:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>&#160;&#160;&#160;((uint32_t)0x000000D0)</td></tr>
<tr class="separator:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089930cedd5b2cb201e717438f29d25b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>&#160;&#160;&#160;((uint32_t)0x000000E0)</td></tr>
<tr class="separator:ga089930cedd5b2cb201e717438f29d25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr class="separator:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d37c20686faa340a77021117f5908b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga2d37c20686faa340a77021117f5908b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41049f8a28fdced6bb4d9267845ffa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gad41049f8a28fdced6bb4d9267845ffa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fcb524f6ca203ddff1862c124d4f89f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga5fcb524f6ca203ddff1862c124d4f89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f6562bb2ecf65055a2f42cbb48ef11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gac8f6562bb2ecf65055a2f42cbb48ef11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf832ad6844c907d9bb37c1536defcb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaf832ad6844c907d9bb37c1536defcb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td></tr>
<tr class="separator:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ddd6d657837e1971bb86e3bf1c15e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00000600)</td></tr>
<tr class="separator:ga9ddd6d657837e1971bb86e3bf1c15e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c38ba326bde7c7a18c4f7f2aacf823f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr class="separator:ga5c38ba326bde7c7a18c4f7f2aacf823f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61bd4f9f345ba41806813b0bfff1311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;((uint32_t)0x00003800)</td></tr>
<tr class="separator:gad61bd4f9f345ba41806813b0bfff1311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ca63155494ed59eb5e34bec1e5f4e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga82ca63155494ed59eb5e34bec1e5f4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb19c9e76fe8e8a7c991714c92e937f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gafdb19c9e76fe8e8a7c991714c92e937f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adc802687eab5b6ece99a20793219db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga9adc802687eab5b6ece99a20793219db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247aebf1999a38ea07785558d277bb1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga247aebf1999a38ea07785558d277bb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d9c91eaad122460d324a71cc939d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga99d9c91eaad122460d324a71cc939d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4340fc3fc52eca36eb302959fbecb715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00002800)</td></tr>
<tr class="separator:ga4340fc3fc52eca36eb302959fbecb715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412b382a1134e0ee5614e0f4bcf97552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr class="separator:ga412b382a1134e0ee5614e0f4bcf97552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece3ee58d4138f7452733bfa1ad37eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</a>&#160;&#160;&#160;((uint32_t)0x00003800)</td></tr>
<tr class="separator:gaece3ee58d4138f7452733bfa1ad37eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915304a210fe2681353f5c201b66fb6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga915304a210fe2681353f5c201b66fb6b">RCC_CFGR_PLLSRC_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga915304a210fe2681353f5c201b66fb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd58409765f79b08b2b5d86a2c322f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga5fd58409765f79b08b2b5d86a2c322f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538fd5df8d890696483a0e901d739309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>&#160;&#160;&#160;((uint32_t)0x003C0000)</td></tr>
<tr class="separator:ga538fd5df8d890696483a0e901d739309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00db50b9aedde139842945837323fef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3">RCC_CFGR_PLLMUL_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga00db50b9aedde139842945837323fef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5071ad49eba8116a452455050a45e393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393">RCC_CFGR_PLLMUL_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga5071ad49eba8116a452455050a45e393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7ccedfebcece45df4b537b55cc2ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf">RCC_CFGR_PLLMUL_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga6c7ccedfebcece45df4b537b55cc2ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa214686c587e1215b6a002fdc99c9f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a">RCC_CFGR_PLLMUL_3</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gaa214686c587e1215b6a002fdc99c9f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599cf14f159345374d91a96e645b105b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b">RCC_CFGR_PLLMUL3</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga599cf14f159345374d91a96e645b105b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76c27dba3f4be2433fd5a384a1877ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">RCC_CFGR_PLLMUL4</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaf76c27dba3f4be2433fd5a384a1877ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e89d2d6400ab0e8583b6016ace93b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">RCC_CFGR_PLLMUL6</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaf7e89d2d6400ab0e8583b6016ace93b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a409fec792612f0583ed37fd5bffd16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16">RCC_CFGR_PLLMUL8</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr class="separator:ga8a409fec792612f0583ed37fd5bffd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d4ff081f554fcb4278df9f259f2392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">RCC_CFGR_PLLMUL12</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gad4d4ff081f554fcb4278df9f259f2392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ef5de15a26513ab208a48a21f8aa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58">RCC_CFGR_PLLMUL16</a>&#160;&#160;&#160;((uint32_t)0x00140000)</td></tr>
<tr class="separator:gae1ef5de15a26513ab208a48a21f8aa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39af78af8145dd94a065426e8c9f9675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39af78af8145dd94a065426e8c9f9675">RCC_CFGR_PLLMUL24</a>&#160;&#160;&#160;((uint32_t)0x00180000)</td></tr>
<tr class="separator:ga39af78af8145dd94a065426e8c9f9675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06a3e34d9dc5a57b150fd724ee1b12d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06a3e34d9dc5a57b150fd724ee1b12d4">RCC_CFGR_PLLMUL32</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr class="separator:ga06a3e34d9dc5a57b150fd724ee1b12d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597063f54fb43db439f8548305154df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga597063f54fb43db439f8548305154df5">RCC_CFGR_PLLMUL48</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga597063f54fb43db439f8548305154df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d1731e7b6bfda6962dcef892cfdede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr class="separator:gad6d1731e7b6bfda6962dcef892cfdede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbdce8c7dec2ccb4dca8a5db0b4876a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bbdce8c7dec2ccb4dca8a5db0b4876a">RCC_CFGR_PLLDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga9bbdce8c7dec2ccb4dca8a5db0b4876a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ee8e8910329d35452238804532448b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64ee8e8910329d35452238804532448b">RCC_CFGR_PLLDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga64ee8e8910329d35452238804532448b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5669c495ac2762698d349448b22a2be5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5669c495ac2762698d349448b22a2be5">RCC_CFGR_PLLDIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga5669c495ac2762698d349448b22a2be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0b498f4f0ec257aa80334e622046f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0b498f4f0ec257aa80334e622046f0">RCC_CFGR_PLLDIV2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga6d0b498f4f0ec257aa80334e622046f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d7c69f6894bf138b9d4c5682ea1a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32">RCC_CFGR_PLLDIV3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga51d7c69f6894bf138b9d4c5682ea1a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287acb80daf1c57a41971a9a25beff81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga287acb80daf1c57a41971a9a25beff81">RCC_CFGR_PLLDIV4</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr class="separator:ga287acb80daf1c57a41971a9a25beff81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76304e842d0244575776a28f82cafcfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr class="separator:ga76304e842d0244575776a28f82cafcfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02d2500aaedb40c512793f8c38290a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gab02d2500aaedb40c512793f8c38290a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fcf02df023f6a18ceb6ba85478ff64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga85fcf02df023f6a18ceb6ba85478ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136d5fb2b22442eca6796b45dfa72d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga136d5fb2b22442eca6796b45dfa72d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab345908eef02b3029dd78be58baa0c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gab345908eef02b3029dd78be58baa0c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1">RCC_CFGR_MCO_MSI</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr class="separator:ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b83ae21df9327e2a705b19ce981da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a>&#160;&#160;&#160;((uint32_t)0x05000000)</td></tr>
<tr class="separator:gac1b83ae21df9327e2a705b19ce981da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c817553f5f226b1d661b1448ed820a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">RCC_CFGR_MCO_LSI</a>&#160;&#160;&#160;((uint32_t)0x06000000)</td></tr>
<tr class="separator:ga96c817553f5f226b1d661b1448ed820a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">RCC_CFGR_MCO_LSE</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr class="separator:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>&#160;&#160;&#160;((uint32_t)0x70000000)</td></tr>
<tr class="separator:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98f09d53898c8b449c4bb3c4e7d5fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9">RCC_CFGR_MCOPRE_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gac98f09d53898c8b449c4bb3c4e7d5fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2226fb2d3a83378d6736065c3ca2e71b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b">RCC_CFGR_MCOPRE_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga2226fb2d3a83378d6736065c3ca2e71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ae1dca228a7e8ff1e1af07b9adc246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246">RCC_CFGR_MCOPRE_2</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga53ae1dca228a7e8ff1e1af07b9adc246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8dc46f3c11cef325d28f49a62bc4ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8dc46f3c11cef325d28f49a62bc4ac6">RCC_CFGR_MCO_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gae8dc46f3c11cef325d28f49a62bc4ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de45047037537d2dc34f99caba9d69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5de45047037537d2dc34f99caba9d69e">RCC_CFGR_MCO_DIV2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga5de45047037537d2dc34f99caba9d69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0ff81e3f81e83e9250d3bb2934012e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0ff81e3f81e83e9250d3bb2934012e8">RCC_CFGR_MCO_DIV4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gac0ff81e3f81e83e9250d3bb2934012e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac99eea3f711a169fb64bd0ddaf99e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac99eea3f711a169fb64bd0ddaf99e5a">RCC_CFGR_MCO_DIV8</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:gaac99eea3f711a169fb64bd0ddaf99e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8da7d9083ad13d0a8b8e7d5e35d6346c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8da7d9083ad13d0a8b8e7d5e35d6346c">RCC_CFGR_MCO_DIV16</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga8da7d9083ad13d0a8b8e7d5e35d6346c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3730ae0a55c59ca7581ae1e8e8319663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3730ae0a55c59ca7581ae1e8e8319663">RCC_CIR_MSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga3730ae0a55c59ca7581ae1e8e8319663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9045f799b03300b7178862ff3f599dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9045f799b03300b7178862ff3f599dd">RCC_CIR_LSECSS</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaf9045f799b03300b7178862ff3f599dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8324959b84162dd8e6c3adb479986a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8324959b84162dd8e6c3adb479986a3">RCC_CIR_MSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gab8324959b84162dd8e6c3adb479986a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1eab92132d47cb315a38d66c5cb806d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1eab92132d47cb315a38d66c5cb806d">RCC_CIR_LSECSSIE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gab1eab92132d47cb315a38d66c5cb806d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd6bfe7da86191d3c531151727dcb58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd6bfe7da86191d3c531151727dcb58">RCC_CIR_MSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gafbd6bfe7da86191d3c531151727dcb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1955e781a884122a3f426cf50485e38e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1955e781a884122a3f426cf50485e38e">RCC_CIR_LSECSSC</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga1955e781a884122a3f426cf50485e38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327f966b6e8dc82dc0ac950539ce0407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407">RCC_AHBRSTR_GPIOARST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga327f966b6e8dc82dc0ac950539ce0407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07dc17b79c908bdbf9cf196947d0035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035">RCC_AHBRSTR_GPIOBRST</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gab07dc17b79c908bdbf9cf196947d0035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b837c7b81c1a4b8f986c23b7c5b5afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">RCC_AHBRSTR_GPIOCRST</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga5b837c7b81c1a4b8f986c23b7c5b5afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9054c3b77b70344f0edb27e3397fee77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77">RCC_AHBRSTR_GPIODRST</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga9054c3b77b70344f0edb27e3397fee77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf573d4f175347ee5083f8b790695f611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf573d4f175347ee5083f8b790695f611">RCC_AHBRSTR_GPIOERST</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaf573d4f175347ee5083f8b790695f611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4641a35381254234afb284547689e43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4641a35381254234afb284547689e43c">RCC_AHBRSTR_GPIOHRST</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga4641a35381254234afb284547689e43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e619b0f46c362da4e814d044e9bf86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86">RCC_AHBRSTR_GPIOFRST</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga74e619b0f46c362da4e814d044e9bf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfdb99f798146b522d736f74f32b9693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfdb99f798146b522d736f74f32b9693">RCC_AHBRSTR_GPIOGRST</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gacfdb99f798146b522d736f74f32b9693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e955ed3881dfd4a3a97b1bb13da0dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">RCC_AHBRSTR_CRCRST</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga6e955ed3881dfd4a3a97b1bb13da0dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14792d6944967d58822d13c720f83ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14792d6944967d58822d13c720f83ee8">RCC_AHBRSTR_FLITFRST</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga14792d6944967d58822d13c720f83ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c9487ca04b0a1a992d0f2e00df739c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga97c9487ca04b0a1a992d0f2e00df739c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1443b5b3b8808f0b619597431f4acfe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1443b5b3b8808f0b619597431f4acfe7">RCC_AHBRSTR_DMA2RST</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga1443b5b3b8808f0b619597431f4acfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13c85410e6181343c5e0591d0e0a14fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13c85410e6181343c5e0591d0e0a14fc">RCC_AHBRSTR_AESRST</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga13c85410e6181343c5e0591d0e0a14fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d5b3a4fe1beddcef4be6700702b06e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6d5b3a4fe1beddcef4be6700702b06e">RCC_AHBRSTR_FSMCRST</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gad6d5b3a4fe1beddcef4be6700702b06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813d42b8d48ae6379c053a44870af49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga813d42b8d48ae6379c053a44870af49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3aa588d4814a289d939e111492724af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gab3aa588d4814a289d939e111492724af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac76155acdc99c8c6502ba3beba818f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gac76155acdc99c8c6502ba3beba818f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b818d0d9747621c936ad16c93a4956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga7b818d0d9747621c936ad16c93a4956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754451a96f4c4faf63a29ca1a132c64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga754451a96f4c4faf63a29ca1a132c64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga345f05d3508a9fd5128208761feb29fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga51ca4659706d0e00333d4abff049dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga8680c562fd372b494a160594525d7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a720364de988965b6d2f91ed6519570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga6a720364de988965b6d2f91ed6519570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d64bd82cf47a209afebc7d663e28383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga8d64bd82cf47a209afebc7d663e28383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5fc9c8195476406d32332999cc89ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5fc9c8195476406d32332999cc89ede">RCC_APB1RSTR_LCDRST</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gac5fc9c8195476406d32332999cc89ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261e0f1b39cd1cab41ec6bf40c21867b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga261e0f1b39cd1cab41ec6bf40c21867b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766478ebdcbb647eb3f32962543bd194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga766478ebdcbb647eb3f32962543bd194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0802e99fa9eb9388393af3135ca2cb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0802e99fa9eb9388393af3135ca2cb2b">RCC_APB1RSTR_UART4RST</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga0802e99fa9eb9388393af3135ca2cb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4d54359192c58725e5ece2b539f8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e4d54359192c58725e5ece2b539f8ee">RCC_APB1RSTR_UART5RST</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga5e4d54359192c58725e5ece2b539f8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gadcd25346a7d7b0009090adfbca899b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51baa4f973f66eb9781d690fa061f97f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga51baa4f973f66eb9781d690fa061f97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga274d8cb48f0e89831efabea66d64af2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8895a90782d329bed4152b0bcf8266f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8895a90782d329bed4152b0bcf8266f7">RCC_APB1RSTR_COMPRST</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga8895a90782d329bed4152b0bcf8266f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8909660b884f126ab1476daac7999619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">RCC_AHBENR_GPIOAEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga8909660b884f126ab1476daac7999619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7995351a5b0545e8cd86a228d97dcec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">RCC_AHBENR_GPIOBEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gab7995351a5b0545e8cd86a228d97dcec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5c4504b7adbb13372e7536123a756b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">RCC_AHBENR_GPIOCEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga7e5c4504b7adbb13372e7536123a756b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b7f4fd011c26e100682157c4a59890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890">RCC_AHBENR_GPIODEN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga07b7f4fd011c26e100682157c4a59890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadb75d66f86d0da923ef690fd3f35c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaadb75d66f86d0da923ef690fd3f35c7">RCC_AHBENR_GPIOEEN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaaadb75d66f86d0da923ef690fd3f35c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65735e58928263f9171aa04ce1784843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65735e58928263f9171aa04ce1784843">RCC_AHBENR_GPIOHEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga65735e58928263f9171aa04ce1784843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0de1cc7b72b07f81bce3597a63dc39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39">RCC_AHBENR_GPIOFEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga9c0de1cc7b72b07f81bce3597a63dc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e8871667788c394be6b1f1f6fc011c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08e8871667788c394be6b1f1f6fc011c">RCC_AHBENR_GPIOGEN</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga08e8871667788c394be6b1f1f6fc011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3ee302bf659a2bfbf75e1a00630242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gade3ee302bf659a2bfbf75e1a00630242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a12de126652d191a1bc2c114c3395a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga67a12de126652d191a1bc2c114c3395a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1919d23da5027f6d44fda6963fc984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c1919d23da5027f6d44fda6963fc984">RCC_AHBENR_DMA2EN</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga5c1919d23da5027f6d44fda6963fc984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524cc652e296826620c38dcfd6c47e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga524cc652e296826620c38dcfd6c47e33">RCC_AHBENR_AESEN</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga524cc652e296826620c38dcfd6c47e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cb07b151b9ea4c8e34f2af743ee0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9cb07b151b9ea4c8e34f2af743ee0ea">RCC_AHBENR_FSMCEN</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaa9cb07b151b9ea4c8e34f2af743ee0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987ebd8255dc8f9c09127e1d608d1065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga987ebd8255dc8f9c09127e1d608d1065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98e28e157787e24b93af95273ab3055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaa98e28e157787e24b93af95273ab3055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d2aeebc8ccf4e2ee18f4d924a35188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gab1d2aeebc8ccf4e2ee18f4d924a35188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf714bbe5b378910693dbfe824b70de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gabf714bbe5b378910693dbfe824b70de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gae08a3510371b9234eb96369c91d3552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49abbbc8fd297c544df2d337b28f80e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga49abbbc8fd297c544df2d337b28f80e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab595fbaf4167297d8fe2825e41f41990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gab595fbaf4167297d8fe2825e41f41990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67644bbc78bc6be7ec4e024020477e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67644bbc78bc6be7ec4e024020477e12">RCC_APB1ENR_LCDEN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga67644bbc78bc6be7ec4e024020477e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaf712b922ee776a972d2efa3da0ea4733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce64692c44bf95efbf2fed054e59be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gafdce64692c44bf95efbf2fed054e59be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8757f8d1e1ff1447e08e5abea4615083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga8757f8d1e1ff1447e08e5abea4615083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gab840af4f735ec36419d61c7db3cfa00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8033e0312aea02ae7eb2d57da13e8298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga8033e0312aea02ae7eb2d57da13e8298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b0fe571aa29ed30389f87bdbf37b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6b0fe571aa29ed30389f87bdbf37b46">RCC_APB1ENR_UART4EN</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gae6b0fe571aa29ed30389f87bdbf37b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a9eea153892405f53007f521efee2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24a9eea153892405f53007f521efee2e">RCC_APB1ENR_UART5EN</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga24a9eea153892405f53007f521efee2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga563ec3f13e60adc91bc8741c5cc8184f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga563ec3f13e60adc91bc8741c5cc8184f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087968e2786321fb8645c46b22eea132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga087968e2786321fb8645c46b22eea132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25307398c31b0f372cad700d4c0d26ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25307398c31b0f372cad700d4c0d26ed">RCC_APB1ENR_COMPEN</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga25307398c31b0f372cad700d4c0d26ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fdb2dae547fe9b89381c894ae21e08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fdb2dae547fe9b89381c894ae21e08a">RCC_AHBLPENR_GPIOALPEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga8fdb2dae547fe9b89381c894ae21e08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1943c1a7faf87f869a4a381bb17fb0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1943c1a7faf87f869a4a381bb17fb0ea">RCC_AHBLPENR_GPIOBLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga1943c1a7faf87f869a4a381bb17fb0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31961dd470a5be30373cd496ae6da055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31961dd470a5be30373cd496ae6da055">RCC_AHBLPENR_GPIOCLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga31961dd470a5be30373cd496ae6da055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25cad84f367cbe2ecdbea5a5b3f0d605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25cad84f367cbe2ecdbea5a5b3f0d605">RCC_AHBLPENR_GPIODLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga25cad84f367cbe2ecdbea5a5b3f0d605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac3d2e5547dc444ed2f7c9341a2f169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ac3d2e5547dc444ed2f7c9341a2f169">RCC_AHBLPENR_GPIOELPEN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga8ac3d2e5547dc444ed2f7c9341a2f169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13b804e2e8ae7920a8db3a1828ff3b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13b804e2e8ae7920a8db3a1828ff3b42">RCC_AHBLPENR_GPIOHLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga13b804e2e8ae7920a8db3a1828ff3b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ccf09da13567020955294a1038b1a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ccf09da13567020955294a1038b1a06">RCC_AHBLPENR_GPIOFLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga2ccf09da13567020955294a1038b1a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3acb185874ae6fa030ad69bea267c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3acb185874ae6fa030ad69bea267c63">RCC_AHBLPENR_GPIOGLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa3acb185874ae6fa030ad69bea267c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b72821d1df0037ffad16d4e7aefc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24b72821d1df0037ffad16d4e7aefc48">RCC_AHBLPENR_CRCLPEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga24b72821d1df0037ffad16d4e7aefc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga216c6dc7dadf00b88d1b0585b68e23f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga216c6dc7dadf00b88d1b0585b68e23f0">RCC_AHBLPENR_FLITFLPEN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga216c6dc7dadf00b88d1b0585b68e23f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1d1c5701ec18542e7a22c429a1cee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed1d1c5701ec18542e7a22c429a1cee8">RCC_AHBLPENR_SRAMLPEN</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaed1d1c5701ec18542e7a22c429a1cee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8053aa13396d01a92ab6668dc18024b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8053aa13396d01a92ab6668dc18024b1">RCC_AHBLPENR_DMA1LPEN</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga8053aa13396d01a92ab6668dc18024b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae56b87b993eaa2db8ed40878f5eb09b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae56b87b993eaa2db8ed40878f5eb09b1">RCC_AHBLPENR_DMA2LPEN</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gae56b87b993eaa2db8ed40878f5eb09b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe15cd310356d563c7f8b2080426cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fe15cd310356d563c7f8b2080426cc4">RCC_AHBLPENR_AESLPEN</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga9fe15cd310356d563c7f8b2080426cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5cb3be5b5487c88828749216b1d90fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5cb3be5b5487c88828749216b1d90fa">RCC_AHBLPENR_FSMCLPEN</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gac5cb3be5b5487c88828749216b1d90fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126a8791f77cecc599e32d2c882a4dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga126a8791f77cecc599e32d2c882a4dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a740fdf8313fbdd00dd97eb73afc4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga7a740fdf8313fbdd00dd97eb73afc4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5741a6c45b9de1d0c927beb87f399dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga5741a6c45b9de1d0c927beb87f399dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439a5998fd60c3375411c7db2129ac89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga439a5998fd60c3375411c7db2129ac89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7867dc2695855fa9084a13d06a4299f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gab7867dc2695855fa9084a13d06a4299f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15ead8015b411490cdf8fb7a2355716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf15ead8015b411490cdf8fb7a2355716">RCC_APB1LPENR_LCDLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaf15ead8015b411490cdf8fb7a2355716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8acbff235a15b58d1be0f065cdb5472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gae8acbff235a15b58d1be0f065cdb5472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6055c39af369463e14d6ff2017043671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga6055c39af369463e14d6ff2017043671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11baa29f4e6d122dabdd54c6b4be052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gae11baa29f4e6d122dabdd54c6b4be052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88fe1e9cf93caa4e02de35e92e55834d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88fe1e9cf93caa4e02de35e92e55834d">RCC_APB1LPENR_UART4LPEN</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga88fe1e9cf93caa4e02de35e92e55834d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de908135d9c9e74c598f7bf1e88fb34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de908135d9c9e74c598f7bf1e88fb34">RCC_APB1LPENR_UART5LPEN</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga3de908135d9c9e74c598f7bf1e88fb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a53d37df11a56412ae06f73626f637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaf6a53d37df11a56412ae06f73626f637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c068ba6f9554c5b98ddc7c87b658e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c068ba6f9554c5b98ddc7c87b658e1e">RCC_APB1LPENR_USBLPEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga9c068ba6f9554c5b98ddc7c87b658e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274fa282ad1ff40b747644bf9360feb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga274fa282ad1ff40b747644bf9360feb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36a11e89644548702385d548f3f9ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaf36a11e89644548702385d548f3f9ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6751f8c4511c642d6086b356f325a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6751f8c4511c642d6086b356f325a63">RCC_APB1LPENR_COMPLPEN</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gae6751f8c4511c642d6086b356f325a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e71f3e06f010bbf7592571e541869a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gac5e71f3e06f010bbf7592571e541869a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef6f70de38e3cd825b7126ef317b955c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c">RCC_CSR_LSERDY</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaef6f70de38e3cd825b7126ef317b955c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5198ce9785eab7b8a483b092ff067b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga2f5198ce9785eab7b8a483b092ff067b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae04acc4f20a344f54ef5611a066f6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae04acc4f20a344f54ef5611a066f6f7">RCC_CSR_LSECSSON</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaae04acc4f20a344f54ef5611a066f6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb783f6cf3e637a310edf19c63eef951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb783f6cf3e637a310edf19c63eef951">RCC_CSR_LSECSSD</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gabb783f6cf3e637a310edf19c63eef951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c870e6b0cf4e8e3f9ed37acaaf86f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42">RCC_CSR_RTCSEL</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr class="separator:ga9c870e6b0cf4e8e3f9ed37acaaf86f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b13f18d53d5d61deda138fe1603e493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13f18d53d5d61deda138fe1603e493">RCC_CSR_RTCSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga9b13f18d53d5d61deda138fe1603e493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1d1b52267c2916df4ff546ad78f78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1d1b52267c2916df4ff546ad78f78d">RCC_CSR_RTCSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga4e1d1b52267c2916df4ff546ad78f78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88bbe702356ab1d39a35b89c4be88446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88bbe702356ab1d39a35b89c4be88446">RCC_CSR_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga88bbe702356ab1d39a35b89c4be88446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaaeebc88a8a5ca1176e32f676a3cc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c">RCC_CSR_RTCSEL_LSE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gabaaeebc88a8a5ca1176e32f676a3cc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5da77ab05027820e8c16ad4d7c3f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a5da77ab05027820e8c16ad4d7c3f41">RCC_CSR_RTCSEL_LSI</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga5a5da77ab05027820e8c16ad4d7c3f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cfa8b19f84b2018e49afb4c69a76da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr class="separator:ga63cfa8b19f84b2018e49afb4c69a76da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06cc284da6687ccce83abb3696613f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaf06cc284da6687ccce83abb3696613f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f3b508ec0e52edc9c9fd22e292a3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga98f3b508ec0e52edc9c9fd22e292a3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14163f80ac0b005217eb318d0639afef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga14163f80ac0b005217eb318d0639afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf125c56eeb40163b617c9fb6329da67f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f">SDIO_POWER_PWRCTRL</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr class="separator:gaf125c56eeb40163b617c9fb6329da67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82b7689b02f54318d3f629d70b85098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098">SDIO_POWER_PWRCTRL_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gaa82b7689b02f54318d3f629d70b85098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd149efb1d6062f37165ac01268a875e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e">SDIO_POWER_PWRCTRL_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gadd149efb1d6062f37165ac01268a875e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316271d0147b22c6267fc563d4c24424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424">SDIO_CLKCR_CLKDIV</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr class="separator:ga316271d0147b22c6267fc563d4c24424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27847573683f91dbfe387a2571b514f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f">SDIO_CLKCR_CLKEN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gaf27847573683f91dbfe387a2571b514f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb618f32aef2970fd8b8b285f7b4118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118">SDIO_CLKCR_PWRSAV</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gafbb618f32aef2970fd8b8b285f7b4118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f362c1d228156c50639d79b9be99c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b">SDIO_CLKCR_BYPASS</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga1f362c1d228156c50639d79b9be99c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d57d7917c39bdc5309506e8c28b7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7">SDIO_CLKCR_WIDBUS</a>&#160;&#160;&#160;((uint16_t)0x1800)</td></tr>
<tr class="separator:gae9d57d7917c39bdc5309506e8c28b7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab532dbf366c3fb731488017b0a794151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151">SDIO_CLKCR_WIDBUS_0</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gab532dbf366c3fb731488017b0a794151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f3e7998bca487f5354ef6f8dffbb21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21">SDIO_CLKCR_WIDBUS_1</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga49f3e7998bca487f5354ef6f8dffbb21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad124bd76f6543497c90372e182ec48a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2">SDIO_CLKCR_NEGEDGE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gad124bd76f6543497c90372e182ec48a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693d7b533dd5a5a668bc13b4365b18dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc">SDIO_CLKCR_HWFC_EN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga693d7b533dd5a5a668bc13b4365b18dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d917a4fdc7442e270c2c727df78b819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819">SDIO_ARG_CMDARG</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga2d917a4fdc7442e270c2c727df78b819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91b593b5681a68db5ff9fd11600c9c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8">SDIO_CMD_CMDINDEX</a>&#160;&#160;&#160;((uint16_t)0x003F)</td></tr>
<tr class="separator:gaf91b593b5681a68db5ff9fd11600c9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d617f0e08d697c3b263e6a79f417d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f">SDIO_CMD_WAITRESP</a>&#160;&#160;&#160;((uint16_t)0x00C0)</td></tr>
<tr class="separator:ga5d617f0e08d697c3b263e6a79f417d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5797a389fecf611dccd483658b822fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa">SDIO_CMD_WAITRESP_0</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gae5797a389fecf611dccd483658b822fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5457b48feda0056466e5c380c44373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373">SDIO_CMD_WAITRESP_1</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga8f5457b48feda0056466e5c380c44373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b037f34e297f38d56b14d46d008ef58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58">SDIO_CMD_WAITINT</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga4b037f34e297f38d56b14d46d008ef58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4118c9200bae6732764f6c87a0962a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9">SDIO_CMD_WAITPEND</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gaf4118c9200bae6732764f6c87a0962a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982f3fd09ce7e31709e0628b1fae86b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8">SDIO_CMD_CPSMEN</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga982f3fd09ce7e31709e0628b1fae86b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad560080c3e7ab5aeafe151dafcc64368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368">SDIO_CMD_SDIOSUSPEND</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gad560080c3e7ab5aeafe151dafcc64368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga905b78ecf464857e6501ef5fd5e6ef1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b">SDIO_CMD_ENCMDCOMPL</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga905b78ecf464857e6501ef5fd5e6ef1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9d5b2366ec7ca38db9d6d9f0f63f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81">SDIO_CMD_NIEN</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga3a9d5b2366ec7ca38db9d6d9f0f63f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87422225274de986e7abe6b2a91a79c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5">SDIO_CMD_CEATACMD</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga87422225274de986e7abe6b2a91a79c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f9a6cbfd364bbb050b526ebc01d2d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7">SDIO_RESPCMD_RESPCMD</a>&#160;&#160;&#160;((uint8_t)0x3F)</td></tr>
<tr class="separator:ga27f9a6cbfd364bbb050b526ebc01d2d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a55231f7a91cfd2cefaca0f6135cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc">SDIO_RESP0_CARDSTATUS0</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga56a55231f7a91cfd2cefaca0f6135cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d20abddfc99835a2954eda5899f6db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1">SDIO_RESP1_CARDSTATUS1</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga1d20abddfc99835a2954eda5899f6db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a482ff36bde1df56ab603c864c4066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066">SDIO_RESP2_CARDSTATUS2</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga31a482ff36bde1df56ab603c864c4066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1075c96b5818b0500d5cce231ace89cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf">SDIO_RESP3_CARDSTATUS3</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga1075c96b5818b0500d5cce231ace89cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407ab1e46a80426602ab36e86457da26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26">SDIO_RESP4_CARDSTATUS4</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga407ab1e46a80426602ab36e86457da26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27e45eea9ce17b7251f10ea763180690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690">SDIO_DTIMER_DATATIME</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga27e45eea9ce17b7251f10ea763180690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3b07bca9aec8ef5456ba9b73f13adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb">SDIO_DLEN_DATALENGTH</a>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td></tr>
<tr class="separator:ga4d3b07bca9aec8ef5456ba9b73f13adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">SDIO_DCTRL_DTEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801fe27f7175a308d56776db19776c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93">SDIO_DCTRL_DTDIR</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga801fe27f7175a308d56776db19776c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa90cd50ae364b992ca8ccab319eb5513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513">SDIO_DCTRL_DTMODE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gaa90cd50ae364b992ca8ccab319eb5513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a2148910ae02dde7e4cd63e0f5e008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008">SDIO_DCTRL_DMAEN</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga03a2148910ae02dde7e4cd63e0f5e008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948072d8a6db53d0c377944523a4b15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a">SDIO_DCTRL_DBLOCKSIZE</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr class="separator:ga948072d8a6db53d0c377944523a4b15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e2cb99cf325bb32c8910204b1507db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db">SDIO_DCTRL_DBLOCKSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga51e2cb99cf325bb32c8910204b1507db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0add3ad2b72a21e7f8d48da3ea0b3d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f">SDIO_DCTRL_DBLOCKSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga0add3ad2b72a21e7f8d48da3ea0b3d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93825036eceb86872e2ca179c63163ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec">SDIO_DCTRL_DBLOCKSIZE_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga93825036eceb86872e2ca179c63163ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2025aa63b595bfccc747b99caec8799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799">SDIO_DCTRL_DBLOCKSIZE_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gac2025aa63b595bfccc747b99caec8799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe9600da3e751118d49ea14ce44e91b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9">SDIO_DCTRL_RWSTART</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gafe9600da3e751118d49ea14ce44e91b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1b5b6a32ce712fbb3767090b1b045e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e">SDIO_DCTRL_RWSTOP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga3f1b5b6a32ce712fbb3767090b1b045e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf721a25f656b3de6fa0b0fe32edb6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a">SDIO_DCTRL_RWMOD</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga4bf721a25f656b3de6fa0b0fe32edb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa16b4c4037cf974162a591aea753fc21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21">SDIO_DCTRL_SDIOEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaa16b4c4037cf974162a591aea753fc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8ab9dfe9d4f809b61fa2b7826adbde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde">SDIO_DCOUNT_DATACOUNT</a>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td></tr>
<tr class="separator:ga2f8ab9dfe9d4f809b61fa2b7826adbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6dbe59c4bdd8b9a12b092cf84a9daef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef">SDIO_STA_CCRCFAIL</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gad6dbe59c4bdd8b9a12b092cf84a9daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554d1f9986bf5c715dd6f27a6493ce31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31">SDIO_STA_DCRCFAIL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga554d1f9986bf5c715dd6f27a6493ce31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72c4f34bb3ccffeef1d7cdcb7415bdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc">SDIO_STA_CTIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gae72c4f34bb3ccffeef1d7cdcb7415bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2cad7ef3406a46ddba51f7ab5df94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b">SDIO_STA_DTIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga8a2cad7ef3406a46ddba51f7ab5df94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9dcdb8b90d8266eb0c5a2be81238aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa">SDIO_STA_TXUNDERR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga4b9dcdb8b90d8266eb0c5a2be81238aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b91289c9f6b773f928706ae8a5ddfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc">SDIO_STA_RXOVERR</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gad4b91289c9f6b773f928706ae8a5ddfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096f11117736a2252f1cd5c4cccdc6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6">SDIO_STA_CMDREND</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga096f11117736a2252f1cd5c4cccdc6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa550641dc6aa942e1b524ad0e557a284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284">SDIO_STA_CMDSENT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa550641dc6aa942e1b524ad0e557a284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7e354a903b957943cf5b6bed4cdf6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b">SDIO_STA_DATAEND</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gafe7e354a903b957943cf5b6bed4cdf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9ef8e72604e9997da23601a2dd84a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4">SDIO_STA_STBITERR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga7a9ef8e72604e9997da23601a2dd84a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fabf2c02cba6d4de1e90d8d1dc9793c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c">SDIO_STA_DBCKEND</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga2fabf2c02cba6d4de1e90d8d1dc9793c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ccdac7a223635ee5b38a4bae8f30cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc">SDIO_STA_CMDACT</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga99ccdac7a223635ee5b38a4bae8f30cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908feb4957f48390bc2fc0bde47ac784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784">SDIO_STA_TXACT</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga908feb4957f48390bc2fc0bde47ac784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2f52b50765fa449dcfabc39b099796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796">SDIO_STA_RXACT</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaad2f52b50765fa449dcfabc39b099796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b9e38be5956dde69049154facc62fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd">SDIO_STA_TXFIFOHE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga62b9e38be5956dde69049154facc62fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7916c47ee972376a0eaee584133ca36d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d">SDIO_STA_RXFIFOHF</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga7916c47ee972376a0eaee584133ca36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1497b46f9a906001dabb7d7604f6c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05">SDIO_STA_TXFIFOF</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gae1497b46f9a906001dabb7d7604f6c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85f46f873ca5fe91a1e8206d157b9446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446">SDIO_STA_RXFIFOF</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga85f46f873ca5fe91a1e8206d157b9446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4624f95c5224c631f99571b5454acd86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86">SDIO_STA_TXFIFOE</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga4624f95c5224c631f99571b5454acd86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44bf9f7321d65a3effd2df469a58a464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464">SDIO_STA_RXFIFOE</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga44bf9f7321d65a3effd2df469a58a464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b374518e813f7a1ac4aec3b24b7517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517">SDIO_STA_TXDAVL</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga19b374518e813f7a1ac4aec3b24b7517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcad9b8c0e3ccba1aa389d7713db6803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803">SDIO_STA_RXDAVL</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gadcad9b8c0e3ccba1aa389d7713db6803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df3c10c37285faedb2d853aea4e63dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc">SDIO_STA_SDIOIT</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga5df3c10c37285faedb2d853aea4e63dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8ef3b4157374fd2b5fc8ed12b77a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c">SDIO_STA_CEATAEND</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga5d8ef3b4157374fd2b5fc8ed12b77a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44708c45f675cf065f1c7fc9311d6e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43">SDIO_ICR_CCRCFAILC</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga44708c45f675cf065f1c7fc9311d6e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cb6cde5f88a5d2b635a830dd401c4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0">SDIO_ICR_DCRCFAILC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga2cb6cde5f88a5d2b635a830dd401c4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d128bee8a97ae9971d42f844d2e297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297">SDIO_ICR_CTIMEOUTC</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gac4d128bee8a97ae9971d42f844d2e297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb64d3d07a5841ee9f18ff6bc75350b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b">SDIO_ICR_DTIMEOUTC</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gadcb64d3d07a5841ee9f18ff6bc75350b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9628d77973f35d628924172831b029f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8">SDIO_ICR_TXUNDERRC</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga9628d77973f35d628924172831b029f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2513d040c7695b152b0b423ad6f5c81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e">SDIO_ICR_RXOVERRC</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga2513d040c7695b152b0b423ad6f5c81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb5c67aef48d5ee27b60107d938a58f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f">SDIO_ICR_CMDRENDC</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga8fb5c67aef48d5ee27b60107d938a58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27fe45ef7461caf704186630b26a196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196">SDIO_ICR_CMDSENTC</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa27fe45ef7461caf704186630b26a196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527e1f9cd295845d5be9975cf26bae7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e">SDIO_ICR_DATAENDC</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga527e1f9cd295845d5be9975cf26bae7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae614b5ab8a8aecbc3c1ce74645cdc28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c">SDIO_ICR_STBITERRC</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gae614b5ab8a8aecbc3c1ce74645cdc28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5518c07e39dc1f91603737d1a7180b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b">SDIO_ICR_DBCKENDC</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gadc5518c07e39dc1f91603737d1a7180b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2990db729fb017dfd659dc6cf8823761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761">SDIO_ICR_SDIOITC</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga2990db729fb017dfd659dc6cf8823761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1cebd40fd1eafb59635b284c5a3f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34">SDIO_ICR_CEATAENDC</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga6f1cebd40fd1eafb59635b284c5a3f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e24d12a6c9af91337cb391d3ba698f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3">SDIO_MASK_CCRCFAILIE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga5e24d12a6c9af91337cb391d3ba698f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2e106a1f7792f054c6cc1f60906a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09">SDIO_MASK_DCRCFAILIE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga5e2e106a1f7792f054c6cc1f60906a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f5a8c06e289522af0a679b08bdb014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014">SDIO_MASK_CTIMEOUTIE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga23f5a8c06e289522af0a679b08bdb014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b4cc63338fe72abd76e5b399c47379b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b">SDIO_MASK_DTIMEOUTIE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga7b4cc63338fe72abd76e5b399c47379b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e02e525dc6ca1bb294b174e7391753d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d">SDIO_MASK_TXUNDERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga1e02e525dc6ca1bb294b174e7391753d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f494cf2a6af6ced9eaeac751ea81e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4">SDIO_MASK_RXOVERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga39f494cf2a6af6ced9eaeac751ea81e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fdedfc60a2019ff5f64533fcdd0c3f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1">SDIO_MASK_CMDRENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga5fdedfc60a2019ff5f64533fcdd0c3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d541aea02974c03bd8a8426125c35ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff">SDIO_MASK_CMDSENTIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga0d541aea02974c03bd8a8426125c35ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6398bd3e8312eea3b986ab59b80b466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466">SDIO_MASK_DATAENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gae6398bd3e8312eea3b986ab59b80b466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4194bed51eb4a951a58a5d4062ba978f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f">SDIO_MASK_STBITERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga4194bed51eb4a951a58a5d4062ba978f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947e5da36c9eeca0b48f3356067dff00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00">SDIO_MASK_DBCKENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga947e5da36c9eeca0b48f3356067dff00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63b504f02ea0b1e5ec48962799fde88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88">SDIO_MASK_CMDACTIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gad63b504f02ea0b1e5ec48962799fde88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbfbc3f69ab77171eb1a0058783b1e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0">SDIO_MASK_TXACTIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga9bbfbc3f69ab77171eb1a0058783b1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9768c39a5d9d3c5519eb522c62a75eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae">SDIO_MASK_RXACTIE</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga9768c39a5d9d3c5519eb522c62a75eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9cf28de8489fee023ea353df0e13fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7">SDIO_MASK_TXFIFOHEIE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gad9cf28de8489fee023ea353df0e13fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d50028fc671494508aecb04e727102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102">SDIO_MASK_RXFIFOHFIE</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga04d50028fc671494508aecb04e727102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a602b975ce16ef03083947aded0172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172">SDIO_MASK_TXFIFOFIE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga03a602b975ce16ef03083947aded0172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18c4bdf8fa4ee85596a89de00158fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb">SDIO_MASK_RXFIFOFIE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaf18c4bdf8fa4ee85596a89de00158fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e1d67150fad62dc1ca7783f3a19372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372">SDIO_MASK_TXFIFOEIE</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga11e1d67150fad62dc1ca7783f3a19372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc23fa1c153a9e5216baeef7922e412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412">SDIO_MASK_RXFIFOEIE</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gadbc23fa1c153a9e5216baeef7922e412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1988093a6df087ebb8ff41a51962da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da">SDIO_MASK_TXDAVLIE</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga9a1988093a6df087ebb8ff41a51962da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9da7d15902e6f94b79968a07250696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696">SDIO_MASK_RXDAVLIE</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gafa9da7d15902e6f94b79968a07250696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad73b7c7d480d2d71613995cfecc59138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138">SDIO_MASK_SDIOITIE</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gad73b7c7d480d2d71613995cfecc59138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a19dd3039888ebdc40b2406be400749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749">SDIO_MASK_CEATAENDIE</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga0a19dd3039888ebdc40b2406be400749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45f5e0a2be89267f79cad57f456f0a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2">SDIO_FIFOCNT_FIFOCOUNT</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr class="separator:gaa45f5e0a2be89267f79cad57f456f0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc0d1e12c55398e2881fe917672da25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25">SDIO_FIFO_FIFODATA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga5fc0d1e12c55398e2881fe917672da25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga2616a10f5118cdc68fbdf0582481e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261af22667719a32b3ce566c1e261936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;((uint16_t)0x0038)</td></tr>
<tr class="separator:ga261af22667719a32b3ce566c1e261936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa364b123cf797044094cc229330ce321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gaa364b123cf797044094cc229330ce321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b823d564e9d90150bcc6744b4ed622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga28b823d564e9d90150bcc6744b4ed622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga5f154374b58c0234f82ea326cb303a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga0e236047e05106cf1ba7929766311382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga378953916b7701bd49f063c0366b703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23c590d98279634af05550702a806da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gaf23c590d98279634af05550702a806da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eee671793983a3bd669c9173b2ce210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga3eee671793983a3bd669c9173b2ce210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94612b95395eff626f5f3d7d28352dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gae94612b95395eff626f5f3d7d28352dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3f41fa2150831afaac191046087f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga09e3f41fa2150831afaac191046087f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f683a1252ccaf625cae1a978989b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:ga23f683a1252ccaf625cae1a978989b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e14de547aa06864abcd4b0422d8b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga40e14de547aa06864abcd4b0422d8b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d3292e963499c0e9a36869909229e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga13d3292e963499c0e9a36869909229e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e543fa9584fd636032a3ee735f750b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga69e543fa9584fd636032a3ee735f750b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:gabaa043349833dc7b8138969c64f63adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d902302c5eb81ce4a57029de281232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gaa8d902302c5eb81ce4a57029de281232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae968658ab837800723eafcc21af10247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gae968658ab837800723eafcc21af10247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c69dc721e89e40056999b64572dff09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga1c69dc721e89e40056999b64572dff09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c362b3d703698a7891f032f6b29056f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga9c362b3d703698a7891f032f6b29056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr class="separator:gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20ad624085d2e533eea3662cb03d8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gaa20ad624085d2e533eea3662cb03d8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6e940d195fa1633cb1b23414f00412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gadf6e940d195fa1633cb1b23414f00412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a822a80be3a51524b42491248f8031f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga7a822a80be3a51524b42491248f8031f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeba0a45703463dfe05334364bdacbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gafeba0a45703463dfe05334364bdacbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0142a3667f59bce9bae80d31e88a124a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga0142a3667f59bce9bae80d31e88a124a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09fd11f6f97000266b30b015bf2cb68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:gaf09fd11f6f97000266b30b015bf2cb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421c94680ee8a2583419e2b0c89e995e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga421c94680ee8a2583419e2b0c89e995e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c398b9e79fcc61a497f9d7dd910352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga80c398b9e79fcc61a497f9d7dd910352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406ce88b2580a421f5b28bdbeb303543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr class="separator:ga406ce88b2580a421f5b28bdbeb303543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25669c3686c0c577d2d371ac09200ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga25669c3686c0c577d2d371ac09200ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c05039ec67573c00da29f58b914f258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258">SYSCFG_MEMRMP_MEM_MODE</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:ga3c05039ec67573c00da29f58b914f258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d5f406535f94faea2e7f924d50201b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b">SYSCFG_MEMRMP_MEM_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga30d5f406535f94faea2e7f924d50201b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d76e8b4d801b35c31ef352b33407be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be">SYSCFG_MEMRMP_MEM_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gab5d76e8b4d801b35c31ef352b33407be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d77b745bf303f4f353c7029591102b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38d77b745bf303f4f353c7029591102b">SYSCFG_MEMRMP_BOOT_MODE</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:ga38d77b745bf303f4f353c7029591102b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3aac746e615c3eb9681d6561ca8b1d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3aac746e615c3eb9681d6561ca8b1d2">SYSCFG_MEMRMP_BOOT_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gab3aac746e615c3eb9681d6561ca8b1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa10e1a3a5f7c6fd4a6f53c3c9b38945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa10e1a3a5f7c6fd4a6f53c3c9b38945">SYSCFG_MEMRMP_BOOT_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gafa10e1a3a5f7c6fd4a6f53c3c9b38945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeacd458ca5466228f2f21c66253a9f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeacd458ca5466228f2f21c66253a9f5e">SYSCFG_PMC_USB_PU</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaeacd458ca5466228f2f21c66253a9f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b70d07448c3037234bc2abb8e3d884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga75b70d07448c3037234bc2abb8e3d884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc84838c77f799cb7e57d6e97c6c16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">SYSCFG_EXTICR1_EXTI1</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr class="separator:ga7fc84838c77f799cb7e57d6e97c6c16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0a0a6b8223777937d8c9012658d6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">SYSCFG_EXTICR1_EXTI2</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr class="separator:ga6d0a0a6b8223777937d8c9012658d6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bf2306f79ebb709da5ecf83e59ded4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">SYSCFG_EXTICR1_EXTI3</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr class="separator:gac3bf2306f79ebb709da5ecf83e59ded4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">SYSCFG_EXTICR1_EXTI0_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI0 configuration.  <a href="#ga6de6aa8e32ae5cd07fd69e42e7226bd1">More...</a><br /></td></tr>
<tr class="separator:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43c9ef6b61e39655cbe969967c79a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">SYSCFG_EXTICR1_EXTI0_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gaf43c9ef6b61e39655cbe969967c79a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga861a4d7b48ffd93997267baaad12fd51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">SYSCFG_EXTICR1_EXTI0_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga861a4d7b48ffd93997267baaad12fd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6439042c8cd14f99fe3813cff47c0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">SYSCFG_EXTICR1_EXTI0_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr class="separator:gaf6439042c8cd14f99fe3813cff47c0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb087e2ded8ac927ee9e1fc0234bfdef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef">SYSCFG_EXTICR1_EXTI0_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gacb087e2ded8ac927ee9e1fc0234bfdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766d0bf3501e207b0baa066cf756688f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f">SYSCFG_EXTICR1_EXTI0_PH</a>&#160;&#160;&#160;((uint16_t)0x0005)</td></tr>
<tr class="separator:ga766d0bf3501e207b0baa066cf756688f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa897f1ac8311e57339eaf7813239eaf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4">SYSCFG_EXTICR1_EXTI0_PF</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr class="separator:gaa897f1ac8311e57339eaf7813239eaf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b2d929e79e5cc2ee7961a75a0ab094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98b2d929e79e5cc2ee7961a75a0ab094">SYSCFG_EXTICR1_EXTI0_PG</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr class="separator:ga98b2d929e79e5cc2ee7961a75a0ab094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">SYSCFG_EXTICR1_EXTI1_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI1 configuration.  <a href="#gaf4b78c30e4ef4fa441582eb3c102865d">More...</a><br /></td></tr>
<tr class="separator:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a11fce288d19546c76257483e0dcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">SYSCFG_EXTICR1_EXTI1_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga19a11fce288d19546c76257483e0dcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45a8c814b13fa19f157364dc715c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">SYSCFG_EXTICR1_EXTI1_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gae45a8c814b13fa19f157364dc715c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cb136eaf357affc4a28a8d423cabbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb">SYSCFG_EXTICR1_EXTI1_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga93cb136eaf357affc4a28a8d423cabbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5c3d1e914af78112179a13e9c736d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6">SYSCFG_EXTICR1_EXTI1_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga8f5c3d1e914af78112179a13e9c736d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac69d7f391e837d8e8adce27704d87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d">SYSCFG_EXTICR1_EXTI1_PH</a>&#160;&#160;&#160;((uint16_t)0x0050)</td></tr>
<tr class="separator:ga0ac69d7f391e837d8e8adce27704d87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ea410456aa31dfe6ec4889de62428b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b">SYSCFG_EXTICR1_EXTI1_PF</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr class="separator:ga43ea410456aa31dfe6ec4889de62428b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9118efcafa89eeada012ff5ab98387d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9118efcafa89eeada012ff5ab98387d">SYSCFG_EXTICR1_EXTI1_PG</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr class="separator:gaf9118efcafa89eeada012ff5ab98387d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">SYSCFG_EXTICR1_EXTI2_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI2 configuration.  <a href="#ga4096f472e87e021f4d4c94457ddaf5f1">More...</a><br /></td></tr>
<tr class="separator:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd240d61fd8a9666621f0dee07a08e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">SYSCFG_EXTICR1_EXTI2_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga8cd240d61fd8a9666621f0dee07a08e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ce7faaf56aa9efcc74af65619e275e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">SYSCFG_EXTICR1_EXTI2_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga03ce7faaf56aa9efcc74af65619e275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc35fcdcc89b487fab2901e1f5a7f41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">SYSCFG_EXTICR1_EXTI2_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:gafc35fcdcc89b487fab2901e1f5a7f41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f2b7465d81745f7a772e7689a29618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618">SYSCFG_EXTICR1_EXTI2_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gac3f2b7465d81745f7a772e7689a29618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5ffab92c39cbfc695ce57a4e6177e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5">SYSCFG_EXTICR1_EXTI2_PH</a>&#160;&#160;&#160;((uint16_t)0x0500)</td></tr>
<tr class="separator:gada5ffab92c39cbfc695ce57a4e6177e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab538769f1da056b3f57fb984adeef252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252">SYSCFG_EXTICR1_EXTI2_PF</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:gab538769f1da056b3f57fb984adeef252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe4f5fa56e98b42b64e894f7a9216e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe4f5fa56e98b42b64e894f7a9216e05">SYSCFG_EXTICR1_EXTI2_PG</a>&#160;&#160;&#160;((uint16_t)0x0700)</td></tr>
<tr class="separator:gabe4f5fa56e98b42b64e894f7a9216e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ed24773c389f4477944c2c43d106c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">SYSCFG_EXTICR1_EXTI3_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:ga45ed24773c389f4477944c2c43d106c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI3 configuration.  <a href="#ga45ed24773c389f4477944c2c43d106c0">More...</a><br /></td></tr>
<tr class="separator:ga45ed24773c389f4477944c2c43d106c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652183838bb096717551bf8a1917c257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">SYSCFG_EXTICR1_EXTI3_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga652183838bb096717551bf8a1917c257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1809e5b8a9ebc4b1cbc8967d985929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">SYSCFG_EXTICR1_EXTI3_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gacb1809e5b8a9ebc4b1cbc8967d985929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205440ffa174509d57c2b6a1814f8202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202">SYSCFG_EXTICR1_EXTI3_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga205440ffa174509d57c2b6a1814f8202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b33beb6294fd7a257f0f3a36e0dcda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda">SYSCFG_EXTICR1_EXTI3_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gab2b33beb6294fd7a257f0f3a36e0dcda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40240ee616b6e06ecd8dabe9d8e56e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71">SYSCFG_EXTICR1_EXTI3_PF</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga40240ee616b6e06ecd8dabe9d8e56e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa73420dbafb7f20f16c350a12b0a0f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa73420dbafb7f20f16c350a12b0a0f5">SYSCFG_EXTICR1_EXTI3_PG</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gaaa73420dbafb7f20f16c350a12b0a0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a57b4872977812e60d521268190e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">SYSCFG_EXTICR2_EXTI4</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:gad2a57b4872977812e60d521268190e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6682a1b97b04c5c33085ffd2827ccd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">SYSCFG_EXTICR2_EXTI5</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr class="separator:ga6682a1b97b04c5c33085ffd2827ccd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c50caf6019fd7d5038d77e61f57ad7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">SYSCFG_EXTICR2_EXTI6</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr class="separator:ga6c50caf6019fd7d5038d77e61f57ad7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga638ea3bb014752813d064d37b3388950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">SYSCFG_EXTICR2_EXTI7</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr class="separator:ga638ea3bb014752813d064d37b3388950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51147f1747daf48dbcfad03285ae8889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">SYSCFG_EXTICR2_EXTI4_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:ga51147f1747daf48dbcfad03285ae8889"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI4 configuration.  <a href="#ga51147f1747daf48dbcfad03285ae8889">More...</a><br /></td></tr>
<tr class="separator:ga51147f1747daf48dbcfad03285ae8889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917aeb0df688d6b34785085fc85d9e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">SYSCFG_EXTICR2_EXTI4_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga917aeb0df688d6b34785085fc85d9e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ac312beeb19d3bb34a552546477613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">SYSCFG_EXTICR2_EXTI4_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga14ac312beeb19d3bb34a552546477613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec62164e18d1b525e8272169b1efe642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642">SYSCFG_EXTICR2_EXTI4_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr class="separator:gaec62164e18d1b525e8272169b1efe642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d2292b6a856a8a71d82f595b580b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b">SYSCFG_EXTICR2_EXTI4_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gac1d2292b6a856a8a71d82f595b580b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0adc3c72bddc65977e3ef56df74ed40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e">SYSCFG_EXTICR2_EXTI4_PF</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr class="separator:ga0adc3c72bddc65977e3ef56df74ed40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5aad8ed8589e28677332ea0b200617b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5aad8ed8589e28677332ea0b200617b">SYSCFG_EXTICR2_EXTI4_PG</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr class="separator:gad5aad8ed8589e28677332ea0b200617b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">SYSCFG_EXTICR2_EXTI5_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI5 configuration.  <a href="#gafb9581c515a4bdf1ed88fe96d8c24794">More...</a><br /></td></tr>
<tr class="separator:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a3f610234dfa13f56e72c76a12be74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">SYSCFG_EXTICR2_EXTI5_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga90a3f610234dfa13f56e72c76a12be74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b6bdc1b4bfeda0d4034dc67f1a6046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">SYSCFG_EXTICR2_EXTI5_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga33b6bdc1b4bfeda0d4034dc67f1a6046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea392f1530c7cb794a63d04e268a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70">SYSCFG_EXTICR2_EXTI5_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga0eea392f1530c7cb794a63d04e268a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4e6644d0144bfb0f913cf20eaf2f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e">SYSCFG_EXTICR2_EXTI5_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga8a4e6644d0144bfb0f913cf20eaf2f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740e27c5bead2c914a134ac4ed4d05b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3">SYSCFG_EXTICR2_EXTI5_PF</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr class="separator:ga740e27c5bead2c914a134ac4ed4d05b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d78839e577ab90090abcdcff88e18c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d78839e577ab90090abcdcff88e18c8">SYSCFG_EXTICR2_EXTI5_PG</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr class="separator:ga7d78839e577ab90090abcdcff88e18c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">SYSCFG_EXTICR2_EXTI6_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI6 configuration.  <a href="#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">More...</a><br /></td></tr>
<tr class="separator:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6528de8e4ca8741e86ae254e1d6b2a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">SYSCFG_EXTICR2_EXTI6_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga6528de8e4ca8741e86ae254e1d6b2a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d8745705d5eb84c70a8554f61d59ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">SYSCFG_EXTICR2_EXTI6_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga53d8745705d5eb84c70a8554f61d59ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c97cdece451441e49120e754020cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc">SYSCFG_EXTICR2_EXTI6_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga26c97cdece451441e49120e754020cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804218f2dd83c72e672143ec4f283ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3">SYSCFG_EXTICR2_EXTI6_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga804218f2dd83c72e672143ec4f283ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d36de53e52c8a4c7991513fec326df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6">SYSCFG_EXTICR2_EXTI6_PF</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:ga0d36de53e52c8a4c7991513fec326df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga278997204184bfe7c951c1da327e6fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga278997204184bfe7c951c1da327e6fb5">SYSCFG_EXTICR2_EXTI6_PG</a>&#160;&#160;&#160;((uint16_t)0x0700)</td></tr>
<tr class="separator:ga278997204184bfe7c951c1da327e6fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">SYSCFG_EXTICR2_EXTI7_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI7 configuration.  <a href="#ga2f1bfd3af524288b6ce54d7f9aef410a">More...</a><br /></td></tr>
<tr class="separator:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18d324986b18858f901febbcc2a57b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">SYSCFG_EXTICR2_EXTI7_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gab18d324986b18858f901febbcc2a57b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f53618d9cf13af2b2ecf191da8595a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">SYSCFG_EXTICR2_EXTI7_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gae9f53618d9cf13af2b2ecf191da8595a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38aa3b76227bb8e9d8cedc31c023f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">SYSCFG_EXTICR2_EXTI7_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:gae38aa3b76227bb8e9d8cedc31c023f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d097c1b5cbb62dc86327604907dcd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4">SYSCFG_EXTICR2_EXTI7_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga90d097c1b5cbb62dc86327604907dcd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2c3a661be3569fffe11515e37de1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4">SYSCFG_EXTICR2_EXTI7_PF</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr class="separator:gaaf2c3a661be3569fffe11515e37de1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987bc0488e57b14b0a98e4952df2b539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987bc0488e57b14b0a98e4952df2b539">SYSCFG_EXTICR2_EXTI7_PG</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr class="separator:ga987bc0488e57b14b0a98e4952df2b539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a656b18cc728e38acb72cf8d7e7935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">SYSCFG_EXTICR3_EXTI8</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:gaf2a656b18cc728e38acb72cf8d7e7935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002462e4c233adc6dd502de726994575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">SYSCFG_EXTICR3_EXTI9</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr class="separator:ga002462e4c233adc6dd502de726994575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc06b17c3b3d393b749bf9924a43a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">SYSCFG_EXTICR3_EXTI10</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr class="separator:ga8fc06b17c3b3d393b749bf9924a43a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66cc9a579696c8f5c41f5f138ee1e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">SYSCFG_EXTICR3_EXTI11</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr class="separator:gaa66cc9a579696c8f5c41f5f138ee1e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c6843a871f1a06ca25c0de50048b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">SYSCFG_EXTICR3_EXTI8_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:gae1c6843a871f1a06ca25c0de50048b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI8 configuration.  <a href="#gae1c6843a871f1a06ca25c0de50048b10">More...</a><br /></td></tr>
<tr class="separator:gae1c6843a871f1a06ca25c0de50048b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4818dc7bffc8dfc2acc48995a62e66c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">SYSCFG_EXTICR3_EXTI8_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga4818dc7bffc8dfc2acc48995a62e66c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0d34ff57632d7753981404cef548e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">SYSCFG_EXTICR3_EXTI8_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gaba0d34ff57632d7753981404cef548e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15260ba354dee354f0a71e7913009c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3">SYSCFG_EXTICR3_EXTI8_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr class="separator:gaa15260ba354dee354f0a71e7913009c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga185287204b8cead31d3760f65c5ca19d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d">SYSCFG_EXTICR3_EXTI8_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga185287204b8cead31d3760f65c5ca19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425e41001af4b205b8fbfba723572a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga425e41001af4b205b8fbfba723572a81">SYSCFG_EXTICR3_EXTI8_PF</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr class="separator:ga425e41001af4b205b8fbfba723572a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ecc7a12103b805da045093eb626614d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ecc7a12103b805da045093eb626614d">SYSCFG_EXTICR3_EXTI8_PG</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr class="separator:ga2ecc7a12103b805da045093eb626614d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">SYSCFG_EXTICR3_EXTI9_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI9 configuration.  <a href="#ga93e284e59c4ff887b2e79851ac0a81c4">More...</a><br /></td></tr>
<tr class="separator:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9271cbc1ed09774a5fef4b379cab260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">SYSCFG_EXTICR3_EXTI9_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gaa9271cbc1ed09774a5fef4b379cab260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc355176941881870c620c0837cab48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">SYSCFG_EXTICR3_EXTI9_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga1cc355176941881870c620c0837cab48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75af3c7a94cfc78361c94b054f9fe064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064">SYSCFG_EXTICR3_EXTI9_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga75af3c7a94cfc78361c94b054f9fe064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce176ef4b389251dadb98d9f59f8fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6">SYSCFG_EXTICR3_EXTI9_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gafce176ef4b389251dadb98d9f59f8fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ef2422b4d021d0cc038cb6325ed311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311">SYSCFG_EXTICR3_EXTI9_PF</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr class="separator:ga76ef2422b4d021d0cc038cb6325ed311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b37bf746ccfe0750aebd28cfa52a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1b37bf746ccfe0750aebd28cfa52a0c">SYSCFG_EXTICR3_EXTI9_PG</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr class="separator:gae1b37bf746ccfe0750aebd28cfa52a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25acdbb9e916c440c41a060d861130ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">SYSCFG_EXTICR3_EXTI10_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:ga25acdbb9e916c440c41a060d861130ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI10 configuration.  <a href="#ga25acdbb9e916c440c41a060d861130ee">More...</a><br /></td></tr>
<tr class="separator:ga25acdbb9e916c440c41a060d861130ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d9aec4349bf38a4a9753b267b7de7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">SYSCFG_EXTICR3_EXTI10_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gab8d9aec4349bf38a4a9753b267b7de7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d2b81d49e30ab4fe96572be5da8484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">SYSCFG_EXTICR3_EXTI10_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga62d2b81d49e30ab4fe96572be5da8484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3553c540cd836d465824939c2e3b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79">SYSCFG_EXTICR3_EXTI10_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:gaab3553c540cd836d465824939c2e3b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde568ef1c8f4bfaf18954e8ee0716a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9">SYSCFG_EXTICR3_EXTI10_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gabde568ef1c8f4bfaf18954e8ee0716a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ed841a11367cda67c7a416ed6d9b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99">SYSCFG_EXTICR3_EXTI10_PF</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:ga09ed841a11367cda67c7a416ed6d9b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dff840a6986b440e7633a3671ce57cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dff840a6986b440e7633a3671ce57cc">SYSCFG_EXTICR3_EXTI10_PG</a>&#160;&#160;&#160;((uint16_t)0x0700)</td></tr>
<tr class="separator:ga6dff840a6986b440e7633a3671ce57cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca8a85d4512677eff6ed2aac897a366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">SYSCFG_EXTICR3_EXTI11_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:ga0ca8a85d4512677eff6ed2aac897a366"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI11 configuration.  <a href="#ga0ca8a85d4512677eff6ed2aac897a366">More...</a><br /></td></tr>
<tr class="separator:ga0ca8a85d4512677eff6ed2aac897a366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb3a8cc6b1763e303986553c0e4e7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">SYSCFG_EXTICR3_EXTI11_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gaedb3a8cc6b1763e303986553c0e4e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b01c8ba6cb27899a4f5fa494bf2b3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">SYSCFG_EXTICR3_EXTI11_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga0b01c8ba6cb27899a4f5fa494bf2b3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a69d636cda0352da0982c54f582787d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d">SYSCFG_EXTICR3_EXTI11_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga6a69d636cda0352da0982c54f582787d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44affe06868a0490f8d0cbbba51ff412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412">SYSCFG_EXTICR3_EXTI11_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga44affe06868a0490f8d0cbbba51ff412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66fb050835077047b576b3a510700d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64">SYSCFG_EXTICR3_EXTI11_PF</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr class="separator:ga66fb050835077047b576b3a510700d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b66390eeb4a8d50ebb7e87e2f281b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7b66390eeb4a8d50ebb7e87e2f281b3">SYSCFG_EXTICR3_EXTI11_PG</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr class="separator:gaf7b66390eeb4a8d50ebb7e87e2f281b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4b31f4a75d935b6a52afe6a16463d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">SYSCFG_EXTICR4_EXTI12</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga9d4b31f4a75d935b6a52afe6a16463d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f04cda5bfe876431d5ad864302d7fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">SYSCFG_EXTICR4_EXTI13</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr class="separator:ga7f04cda5bfe876431d5ad864302d7fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde06df3ec6e357374820a5a615991aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">SYSCFG_EXTICR4_EXTI14</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr class="separator:gabde06df3ec6e357374820a5a615991aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd325c27cff1ae3de773d5e205a33f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">SYSCFG_EXTICR4_EXTI15</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr class="separator:gabd325c27cff1ae3de773d5e205a33f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">SYSCFG_EXTICR4_EXTI12_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI12 configuration.  <a href="#ga3ceaa63866465faa8145ce0c5d9a44d0">More...</a><br /></td></tr>
<tr class="separator:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b00a462533a83c75c588340a2fa710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">SYSCFG_EXTICR4_EXTI12_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gad8b00a462533a83c75c588340a2fa710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d27668b1fa6b1accde06aa144faa970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">SYSCFG_EXTICR4_EXTI12_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga4d27668b1fa6b1accde06aa144faa970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46ddd43a361d82abcb3cb7779ac74ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">SYSCFG_EXTICR4_EXTI12_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr class="separator:gaa46ddd43a361d82abcb3cb7779ac74ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102ee111e27fd67228c169836dd0849e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e">SYSCFG_EXTICR4_EXTI12_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga102ee111e27fd67228c169836dd0849e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9785209e7e13fcf9c4f82d57bae0837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9785209e7e13fcf9c4f82d57bae0837">SYSCFG_EXTICR4_EXTI12_PF</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr class="separator:gad9785209e7e13fcf9c4f82d57bae0837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c78af5f130089bec32d6f782288765c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c78af5f130089bec32d6f782288765c">SYSCFG_EXTICR4_EXTI12_PG</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr class="separator:ga5c78af5f130089bec32d6f782288765c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0514aaa894c9be44ba47c1346756f90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">SYSCFG_EXTICR4_EXTI13_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:ga0514aaa894c9be44ba47c1346756f90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI13 configuration.  <a href="#ga0514aaa894c9be44ba47c1346756f90b">More...</a><br /></td></tr>
<tr class="separator:ga0514aaa894c9be44ba47c1346756f90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e6776e3ebfecc9e78c5aec77c48eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">SYSCFG_EXTICR4_EXTI13_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga34e6776e3ebfecc9e78c5aec77c48eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7833d4e3c6b7f3878f62a200a6ab14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">SYSCFG_EXTICR4_EXTI13_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga1c7833d4e3c6b7f3878f62a200a6ab14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed530f628b3c37281f7a583af1cdb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c">SYSCFG_EXTICR4_EXTI13_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:gabed530f628b3c37281f7a583af1cdb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc5424bf39509a989464a81ec0714da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da">SYSCFG_EXTICR4_EXTI13_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga7dc5424bf39509a989464a81ec0714da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4c995587d7bae6436e6793b8214627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf4c995587d7bae6436e6793b8214627">SYSCFG_EXTICR4_EXTI13_PF</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr class="separator:gaaf4c995587d7bae6436e6793b8214627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dedb6adbf49c40e5a15ad2afc471155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dedb6adbf49c40e5a15ad2afc471155">SYSCFG_EXTICR4_EXTI13_PG</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr class="separator:ga4dedb6adbf49c40e5a15ad2afc471155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad140a68e3e4e0406a182a504679ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">SYSCFG_EXTICR4_EXTI14_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:ga7ad140a68e3e4e0406a182a504679ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI14 configuration.  <a href="#ga7ad140a68e3e4e0406a182a504679ea9">More...</a><br /></td></tr>
<tr class="separator:ga7ad140a68e3e4e0406a182a504679ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5c1b8a0f2b4f79bd868bbb2b4eff617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">SYSCFG_EXTICR4_EXTI14_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gae5c1b8a0f2b4f79bd868bbb2b4eff617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca668cdd447acb1740566f46de5eb19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">SYSCFG_EXTICR4_EXTI14_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga8ca668cdd447acb1740566f46de5eb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f20b2bfa9dc8b57a987c127c6dfa6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">SYSCFG_EXTICR4_EXTI14_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga2f20b2bfa9dc8b57a987c127c6dfa6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c13c49f6d93865ba05361cd86fddabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf">SYSCFG_EXTICR4_EXTI14_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga4c13c49f6d93865ba05361cd86fddabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df1ee6f60db93301acaa9220a591da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9df1ee6f60db93301acaa9220a591da9">SYSCFG_EXTICR4_EXTI14_PF</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:ga9df1ee6f60db93301acaa9220a591da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ae4d091bb2c7148188ef430734020a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8ae4d091bb2c7148188ef430734020a">SYSCFG_EXTICR4_EXTI14_PG</a>&#160;&#160;&#160;((uint16_t)0x0700)</td></tr>
<tr class="separator:gae8ae4d091bb2c7148188ef430734020a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">SYSCFG_EXTICR4_EXTI15_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI15 configuration.  <a href="#gae2f28920677dd99f9132ed28f7b1d5e2">More...</a><br /></td></tr>
<tr class="separator:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412f44d6a8f8f60420d7e7f8b5635e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">SYSCFG_EXTICR4_EXTI15_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga412f44d6a8f8f60420d7e7f8b5635e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49778592caef3a176ee82c9b83e25148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">SYSCFG_EXTICR4_EXTI15_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga49778592caef3a176ee82c9b83e25148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23e07d92a68cf7f8c3e58b479638885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885">SYSCFG_EXTICR4_EXTI15_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:gac23e07d92a68cf7f8c3e58b479638885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd64bc0ea005d03068f2e9b8f425944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944">SYSCFG_EXTICR4_EXTI15_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gaefd64bc0ea005d03068f2e9b8f425944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e88d51ebabe9f70e5b7c2ad60899d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54">SYSCFG_EXTICR4_EXTI15_PF</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr class="separator:ga5e88d51ebabe9f70e5b7c2ad60899d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d341c45e98ccbd82bf7003bfa56e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d341c45e98ccbd82bf7003bfa56e6b">SYSCFG_EXTICR4_EXTI15_PG</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr class="separator:ga51d341c45e98ccbd82bf7003bfa56e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c4ed51eda0dbe6e489ba45e15fcdac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c4ed51eda0dbe6e489ba45e15fcdac7">RI_ICR_IC1Z</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga8c4ed51eda0dbe6e489ba45e15fcdac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc7e84a9bb47672a7532a4dcf6a9c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc7e84a9bb47672a7532a4dcf6a9c50">RI_ICR_IC1Z_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga3fc7e84a9bb47672a7532a4dcf6a9c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d91cac4331afc91f298978e8a7dd2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66d91cac4331afc91f298978e8a7dd2b">RI_ICR_IC1Z_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga66d91cac4331afc91f298978e8a7dd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad27b39fcad1770a4d33e8f99a7b23b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad27b39fcad1770a4d33e8f99a7b23b1f">RI_ICR_IC1Z_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gad27b39fcad1770a4d33e8f99a7b23b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd1f2b67fd6c3b2d72e1486de9d425b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd1f2b67fd6c3b2d72e1486de9d425b">RI_ICR_IC1Z_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga9fd1f2b67fd6c3b2d72e1486de9d425b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9a4b7c3f5085b3be28e23c9cbaa89f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c9a4b7c3f5085b3be28e23c9cbaa89f">RI_ICR_IC2Z</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:ga4c9a4b7c3f5085b3be28e23c9cbaa89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec81a7255893ee36f4487275a8c9140b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec81a7255893ee36f4487275a8c9140b">RI_ICR_IC2Z_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaec81a7255893ee36f4487275a8c9140b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9edba4778ad3bf04ad3ff8457b2af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e9edba4778ad3bf04ad3ff8457b2af2">RI_ICR_IC2Z_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga6e9edba4778ad3bf04ad3ff8457b2af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e479532bf0094e3f436be072494a2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e479532bf0094e3f436be072494a2a8">RI_ICR_IC2Z_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga4e479532bf0094e3f436be072494a2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1c48dea156d5696889b4ba9f82d9695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1c48dea156d5696889b4ba9f82d9695">RI_ICR_IC2Z_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gac1c48dea156d5696889b4ba9f82d9695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f76ef9a9fb8b9cf79d42526f1f0be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4f76ef9a9fb8b9cf79d42526f1f0be8">RI_ICR_IC3Z</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:gad4f76ef9a9fb8b9cf79d42526f1f0be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed61348da4976d7e3cf9b70a698b9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed61348da4976d7e3cf9b70a698b9c4">RI_ICR_IC3Z_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaaed61348da4976d7e3cf9b70a698b9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a5adb06fbf7a62ceebd9add536a832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a5adb06fbf7a62ceebd9add536a832">RI_ICR_IC3Z_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaa5a5adb06fbf7a62ceebd9add536a832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7133aa480ef791b6de6919c7eb5887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa7133aa480ef791b6de6919c7eb5887">RI_ICR_IC3Z_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaaa7133aa480ef791b6de6919c7eb5887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac131ef535ebcd3e37a85da3c37bebfcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac131ef535ebcd3e37a85da3c37bebfcc">RI_ICR_IC3Z_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gac131ef535ebcd3e37a85da3c37bebfcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb742e8b9ba11524fe099080d9fd7fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb742e8b9ba11524fe099080d9fd7fdb">RI_ICR_IC4Z</a>&#160;&#160;&#160;((uint32_t)0x0000F000)</td></tr>
<tr class="separator:gafb742e8b9ba11524fe099080d9fd7fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga142fb2425508dcc371893a33c14fa9d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga142fb2425508dcc371893a33c14fa9d7">RI_ICR_IC4Z_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga142fb2425508dcc371893a33c14fa9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8596997cebcd91b568951f6ee0ba6352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8596997cebcd91b568951f6ee0ba6352">RI_ICR_IC4Z_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga8596997cebcd91b568951f6ee0ba6352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75687ea3d22ff8d7e5f7a27fe23d95c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75687ea3d22ff8d7e5f7a27fe23d95c4">RI_ICR_IC4Z_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga75687ea3d22ff8d7e5f7a27fe23d95c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725d99c1c8a1a14160a7d705209eab59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga725d99c1c8a1a14160a7d705209eab59">RI_ICR_IC4Z_3</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga725d99c1c8a1a14160a7d705209eab59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b2db345cf0c0710bb1ef69148383eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b2db345cf0c0710bb1ef69148383eaa">RI_ICR_TIM</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr class="separator:ga0b2db345cf0c0710bb1ef69148383eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad850473c75d4ba29f970cc12688e7aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad850473c75d4ba29f970cc12688e7aca">RI_ICR_TIM_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gad850473c75d4ba29f970cc12688e7aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bfcc48a0dc738636cfaab24db053e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bfcc48a0dc738636cfaab24db053e74">RI_ICR_TIM_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga2bfcc48a0dc738636cfaab24db053e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991a7aa3c0986605cb45831b5f16d02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga991a7aa3c0986605cb45831b5f16d02e">RI_ICR_IC1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga991a7aa3c0986605cb45831b5f16d02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5430845f1a57feef529bae0704c56968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5430845f1a57feef529bae0704c56968">RI_ICR_IC2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga5430845f1a57feef529bae0704c56968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a8c41438b820e6909a8a44311d2d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02a8c41438b820e6909a8a44311d2d2e">RI_ICR_IC3</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga02a8c41438b820e6909a8a44311d2d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf8eea8686232d8e0e04d3c07526883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaf8eea8686232d8e0e04d3c07526883">RI_ICR_IC4</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gacaf8eea8686232d8e0e04d3c07526883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b94fcb22e97f18851a932d73ec4fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05b94fcb22e97f18851a932d73ec4fb6">RI_ASCR1_CH</a>&#160;&#160;&#160;((uint32_t)0x03FCFFFF)</td></tr>
<tr class="separator:ga05b94fcb22e97f18851a932d73ec4fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c3581ed4de728efae4b8420d61b6cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35c3581ed4de728efae4b8420d61b6cf">RI_ASCR1_CH_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga35c3581ed4de728efae4b8420d61b6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476a30055082cb6239183609c321ed84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga476a30055082cb6239183609c321ed84">RI_ASCR1_CH_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga476a30055082cb6239183609c321ed84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3837d2221490cdbe32aa73ecccb81d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3837d2221490cdbe32aa73ecccb81d6">RI_ASCR1_CH_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gac3837d2221490cdbe32aa73ecccb81d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a1b76b597db291f342168ca86c592a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a1b76b597db291f342168ca86c592a">RI_ASCR1_CH_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga39a1b76b597db291f342168ca86c592a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dec0b3bcfe7befb75a43f5573a56659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dec0b3bcfe7befb75a43f5573a56659">RI_ASCR1_CH_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga3dec0b3bcfe7befb75a43f5573a56659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aca78076d819d0c1d1a3cbdce680d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aca78076d819d0c1d1a3cbdce680d16">RI_ASCR1_CH_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga2aca78076d819d0c1d1a3cbdce680d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5baabbaf4ba016fe7038e4e1779f56d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5baabbaf4ba016fe7038e4e1779f56d0">RI_ASCR1_CH_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga5baabbaf4ba016fe7038e4e1779f56d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb20649c9e05d7a925346f863627bba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb20649c9e05d7a925346f863627bba2">RI_ASCR1_CH_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gafb20649c9e05d7a925346f863627bba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d063f26cb508e8f8ecc6e4732410dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91d063f26cb508e8f8ecc6e4732410dc">RI_ASCR1_CH_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga91d063f26cb508e8f8ecc6e4732410dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed38883e815c56c2dfc1af1084fc04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed38883e815c56c2dfc1af1084fc04d">RI_ASCR1_CH_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga0ed38883e815c56c2dfc1af1084fc04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c516346dc0c53359bd91ebce3f5d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3c516346dc0c53359bd91ebce3f5d4d">RI_ASCR1_CH_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gae3c516346dc0c53359bd91ebce3f5d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db621c8a0d2fce4fbfb50ee99ae4842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8db621c8a0d2fce4fbfb50ee99ae4842">RI_ASCR1_CH_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga8db621c8a0d2fce4fbfb50ee99ae4842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3569a064eebb7148cfc450e89e637d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3569a064eebb7148cfc450e89e637d11">RI_ASCR1_CH_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga3569a064eebb7148cfc450e89e637d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed83dec747e47af6e8731ba9a386dba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed83dec747e47af6e8731ba9a386dba1">RI_ASCR1_CH_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaed83dec747e47af6e8731ba9a386dba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd4bd779d14f04ca4f9d72dd772d0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd4bd779d14f04ca4f9d72dd772d0e9">RI_ASCR1_CH_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga3dd4bd779d14f04ca4f9d72dd772d0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7171966843026503e0319c89d95dc275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7171966843026503e0319c89d95dc275">RI_ASCR1_CH_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga7171966843026503e0319c89d95dc275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37b233d88f4434ce1f30c8dce56c2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab37b233d88f4434ce1f30c8dce56c2d2">RI_ASCR1_CH_31</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gab37b233d88f4434ce1f30c8dce56c2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb195ff1c181b4cfc9586ac7c19a34d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceb195ff1c181b4cfc9586ac7c19a34d">RI_ASCR1_CH_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaceb195ff1c181b4cfc9586ac7c19a34d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ca7729b1644b9d9ace22e5815b596e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7ca7729b1644b9d9ace22e5815b596e">RI_ASCR1_CH_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gab7ca7729b1644b9d9ace22e5815b596e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a76688e594aebf9ead13d28a4618534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a76688e594aebf9ead13d28a4618534">RI_ASCR1_CH_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga5a76688e594aebf9ead13d28a4618534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afe98d489b31057e3013293fbb13c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5afe98d489b31057e3013293fbb13c8d">RI_ASCR1_CH_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga5afe98d489b31057e3013293fbb13c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf815cb08076563c90563eec1b746d11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf815cb08076563c90563eec1b746d11a">RI_ASCR1_CH_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaf815cb08076563c90563eec1b746d11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee58ed0f420ae3f55141b5e540d4c9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee58ed0f420ae3f55141b5e540d4c9d">RI_ASCR1_CH_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga4ee58ed0f420ae3f55141b5e540d4c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29aa20ea8efe6e1c21dc438cbd408d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29aa20ea8efe6e1c21dc438cbd408d8">RI_ASCR1_CH_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gae29aa20ea8efe6e1c21dc438cbd408d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf632afea743545719609559260b308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf632afea743545719609559260b308">RI_ASCR1_CH_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaabf632afea743545719609559260b308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5638ca72d0a62251410161b71037aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5638ca72d0a62251410161b71037aa7">RI_ASCR1_VCOMP</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gae5638ca72d0a62251410161b71037aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dffddd190fb552db214a90c03132d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dffddd190fb552db214a90c03132d03">RI_ASCR1_CH_27</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga7dffddd190fb552db214a90c03132d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43c535a50ffe57ece70e3c97138fec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad43c535a50ffe57ece70e3c97138fec7">RI_ASCR1_CH_28</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gad43c535a50ffe57ece70e3c97138fec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaefe723849bf88ffc4871aed375a711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaefe723849bf88ffc4871aed375a711">RI_ASCR1_CH_29</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaaaefe723849bf88ffc4871aed375a711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5680ce5a4a987095d840a7ac96b6599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5680ce5a4a987095d840a7ac96b6599">RI_ASCR1_CH_30</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaf5680ce5a4a987095d840a7ac96b6599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61a2caf9bf76335404532180c033236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa61a2caf9bf76335404532180c033236">RI_ASCR1_SCM</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gaa61a2caf9bf76335404532180c033236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107731f14487352ff843d3c1aedd4640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107731f14487352ff843d3c1aedd4640">RI_ASCR2_GR10_1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga107731f14487352ff843d3c1aedd4640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c71861e9ad11b44150b93505988b51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c71861e9ad11b44150b93505988b51">RI_ASCR2_GR10_2</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga66c71861e9ad11b44150b93505988b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad915c71a6ca56cb9ed8107a4f3d55a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad915c71a6ca56cb9ed8107a4f3d55a22">RI_ASCR2_GR10_3</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gad915c71a6ca56cb9ed8107a4f3d55a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d08e89c26c8fd3948f4b1ffc821fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77d08e89c26c8fd3948f4b1ffc821fb3">RI_ASCR2_GR10_4</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga77d08e89c26c8fd3948f4b1ffc821fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a0445518cab86238c19ec70b1a7f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a0445518cab86238c19ec70b1a7f82">RI_ASCR2_GR6_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga68a0445518cab86238c19ec70b1a7f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180b56b3ecc2deff88f2428b402b5631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga180b56b3ecc2deff88f2428b402b5631">RI_ASCR2_GR6_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga180b56b3ecc2deff88f2428b402b5631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35b70043d76941e46c05ed954181de99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35b70043d76941e46c05ed954181de99">RI_ASCR2_GR5_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga35b70043d76941e46c05ed954181de99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092c8873e1ccc149ac20820165afa3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga092c8873e1ccc149ac20820165afa3a6">RI_ASCR2_GR5_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga092c8873e1ccc149ac20820165afa3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga662bfe4dc3f4442594e603739e2b31f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga662bfe4dc3f4442594e603739e2b31f3">RI_ASCR2_GR5_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga662bfe4dc3f4442594e603739e2b31f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa987eaf3fb4b755150aba6c1c1869541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa987eaf3fb4b755150aba6c1c1869541">RI_ASCR2_GR4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaa987eaf3fb4b755150aba6c1c1869541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a3bb7d3099a87e6fd417e748f50a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a3bb7d3099a87e6fd417e748f50a47">RI_ASCR2_GR4_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga78a3bb7d3099a87e6fd417e748f50a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75318d892c468098e8d4ca30ff59c21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75318d892c468098e8d4ca30ff59c21b">RI_ASCR2_GR4_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga75318d892c468098e8d4ca30ff59c21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c0a6a82ac65715c9850a41e55a81e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00c0a6a82ac65715c9850a41e55a81e6">RI_ASCR2_GR4_4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga00c0a6a82ac65715c9850a41e55a81e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bbca2c060a0bc77d7e782a406359b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bbca2c060a0bc77d7e782a406359b15">RI_ASCR2_CH0b</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga3bbca2c060a0bc77d7e782a406359b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f85a52b8922645b25897826c37d4f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f85a52b8922645b25897826c37d4f9">RI_ASCR2_CH1b</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gab9f85a52b8922645b25897826c37d4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59889a973a900265d90d6b1a577790ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59889a973a900265d90d6b1a577790ce">RI_ASCR2_CH2b</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga59889a973a900265d90d6b1a577790ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc7700ba4ef7829dc69bcaffd71541d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc7700ba4ef7829dc69bcaffd71541d">RI_ASCR2_CH3b</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga5bc7700ba4ef7829dc69bcaffd71541d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dbce23f848b4474aab1ca803fcf26da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbce23f848b4474aab1ca803fcf26da">RI_ASCR2_CH6b</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga1dbce23f848b4474aab1ca803fcf26da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d87fca98be04ab0903d7273780ed7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58d87fca98be04ab0903d7273780ed7f">RI_ASCR2_CH7b</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga58d87fca98be04ab0903d7273780ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa40b4c38672fbbc691d279c4af216b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa40b4c38672fbbc691d279c4af216b0">RI_ASCR2_CH8b</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gafa40b4c38672fbbc691d279c4af216b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1993e2371b816f5454213653d3e48842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1993e2371b816f5454213653d3e48842">RI_ASCR2_CH9b</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga1993e2371b816f5454213653d3e48842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e7f2013c0ccbbe7f6ad23134f4331a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53e7f2013c0ccbbe7f6ad23134f4331a">RI_ASCR2_CH10b</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga53e7f2013c0ccbbe7f6ad23134f4331a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b585e25bf053bd342713566374c0bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b585e25bf053bd342713566374c0bf0">RI_ASCR2_CH11b</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga2b585e25bf053bd342713566374c0bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b26d554353a13de0060912aab90acc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b26d554353a13de0060912aab90acc9">RI_ASCR2_CH12b</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga0b26d554353a13de0060912aab90acc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f32ad9d722774eafb4bf6f1f808c33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f32ad9d722774eafb4bf6f1f808c33e">RI_ASCR2_GR6_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga9f32ad9d722774eafb4bf6f1f808c33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf65214f3d0d79db1018117035a0acc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf65214f3d0d79db1018117035a0acc5f">RI_ASCR2_GR6_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaf65214f3d0d79db1018117035a0acc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7fa10064241e2519be1ad8d6ca74c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7fa10064241e2519be1ad8d6ca74c0f">RI_ASCR2_GR5_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gab7fa10064241e2519be1ad8d6ca74c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5145ba33aafcf98f7f6e04ea85cfe79c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5145ba33aafcf98f7f6e04ea85cfe79c">RI_HYSCR1_PA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga5145ba33aafcf98f7f6e04ea85cfe79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c7061b2387d9774d4a29dfb9da7bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65c7061b2387d9774d4a29dfb9da7bc6">RI_HYSCR1_PA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga65c7061b2387d9774d4a29dfb9da7bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e30e44855e8a02b007781e0b821b432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e30e44855e8a02b007781e0b821b432">RI_HYSCR1_PA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga1e30e44855e8a02b007781e0b821b432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a18ea4423a8d86d64fe4096ce99da73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a18ea4423a8d86d64fe4096ce99da73">RI_HYSCR1_PA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga2a18ea4423a8d86d64fe4096ce99da73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f47312df1081b99cb7bb37108025d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31f47312df1081b99cb7bb37108025d1">RI_HYSCR1_PA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga31f47312df1081b99cb7bb37108025d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b753c36a11a65522b6085696e0fbce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b753c36a11a65522b6085696e0fbce4">RI_HYSCR1_PA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga8b753c36a11a65522b6085696e0fbce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga852c79796eb5e7b6072d28ac37d54826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga852c79796eb5e7b6072d28ac37d54826">RI_HYSCR1_PA_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga852c79796eb5e7b6072d28ac37d54826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e98d5931fd04092018c0d4b2218e993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98d5931fd04092018c0d4b2218e993">RI_HYSCR1_PA_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga6e98d5931fd04092018c0d4b2218e993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5bae81d4bad89eb9bea27f462136ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb5bae81d4bad89eb9bea27f462136ed">RI_HYSCR1_PA_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gabb5bae81d4bad89eb9bea27f462136ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cefe1a3a06f8448c4eb82a70e13e031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cefe1a3a06f8448c4eb82a70e13e031">RI_HYSCR1_PA_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga5cefe1a3a06f8448c4eb82a70e13e031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9390916e40fc545763f727d8afdb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9390916e40fc545763f727d8afdb9d">RI_HYSCR1_PA_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga9f9390916e40fc545763f727d8afdb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b03d5607623e958e5230c4f62926bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b03d5607623e958e5230c4f62926bf">RI_HYSCR1_PA_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga95b03d5607623e958e5230c4f62926bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01cb50708f61052800d6a79b314cf14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01cb50708f61052800d6a79b314cf14c">RI_HYSCR1_PA_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga01cb50708f61052800d6a79b314cf14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb78dab941bba89432af056a1b46175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb78dab941bba89432af056a1b46175">RI_HYSCR1_PA_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gafbb78dab941bba89432af056a1b46175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf321b0ca350e01de8cdfcb8ca98dcebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf321b0ca350e01de8cdfcb8ca98dcebf">RI_HYSCR1_PA_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaf321b0ca350e01de8cdfcb8ca98dcebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89b9f6aed39f7ce36538a0b4386dee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa89b9f6aed39f7ce36538a0b4386dee5">RI_HYSCR1_PA_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaa89b9f6aed39f7ce36538a0b4386dee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc8a0f64fb157ae732ae2aee67ba1e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc8a0f64fb157ae732ae2aee67ba1e00">RI_HYSCR1_PA_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gadc8a0f64fb157ae732ae2aee67ba1e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b6c6b02074440c8117040dab96ad00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14b6c6b02074440c8117040dab96ad00">RI_HYSCR1_PB</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr class="separator:ga14b6c6b02074440c8117040dab96ad00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8867699d64da05d6da35f70aa36410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8867699d64da05d6da35f70aa36410">RI_HYSCR1_PB_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga8c8867699d64da05d6da35f70aa36410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dacaf57911add1790db2d6c7e19705e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dacaf57911add1790db2d6c7e19705e">RI_HYSCR1_PB_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga8dacaf57911add1790db2d6c7e19705e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f5d561a7216b3eb37335823337f4c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48f5d561a7216b3eb37335823337f4c6">RI_HYSCR1_PB_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga48f5d561a7216b3eb37335823337f4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3eff836fb151eb75a68e69412cc40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3eff836fb151eb75a68e69412cc40e">RI_HYSCR1_PB_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaae3eff836fb151eb75a68e69412cc40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab140dac35d8483090b7d9a1c0d98878e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab140dac35d8483090b7d9a1c0d98878e">RI_HYSCR1_PB_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gab140dac35d8483090b7d9a1c0d98878e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3845ade7b349c5ab47f66262e25fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c3845ade7b349c5ab47f66262e25fd8">RI_HYSCR1_PB_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga5c3845ade7b349c5ab47f66262e25fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043770a538224eb1e668769514d746ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga043770a538224eb1e668769514d746ec">RI_HYSCR1_PB_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga043770a538224eb1e668769514d746ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4ba620e0f539ffd571def4e349132d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd4ba620e0f539ffd571def4e349132d">RI_HYSCR1_PB_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gabd4ba620e0f539ffd571def4e349132d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1913163432c3add1cba4d291a159daf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1913163432c3add1cba4d291a159daf6">RI_HYSCR1_PB_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga1913163432c3add1cba4d291a159daf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93361a0c779c6e7daabd0dd58613337a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93361a0c779c6e7daabd0dd58613337a">RI_HYSCR1_PB_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga93361a0c779c6e7daabd0dd58613337a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9546ac3971f865f5701c62d0cca5a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9546ac3971f865f5701c62d0cca5a2">RI_HYSCR1_PB_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gabf9546ac3971f865f5701c62d0cca5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79cc2722419b25b769d8487038f28628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79cc2722419b25b769d8487038f28628">RI_HYSCR1_PB_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga79cc2722419b25b769d8487038f28628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab605e2258c53879ca5772ecb183004ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab605e2258c53879ca5772ecb183004ca">RI_HYSCR1_PB_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gab605e2258c53879ca5772ecb183004ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a219c42ca050e7fa03eb3749002dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90a219c42ca050e7fa03eb3749002dbb">RI_HYSCR1_PB_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga90a219c42ca050e7fa03eb3749002dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8372d0faca5d921d6396789947e4768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8372d0faca5d921d6396789947e4768">RI_HYSCR1_PB_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gac8372d0faca5d921d6396789947e4768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d46a1d121ba077559e59d3f979c34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d46a1d121ba077559e59d3f979c34a">RI_HYSCR1_PB_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gab1d46a1d121ba077559e59d3f979c34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09b5ddac48ee180dc7ddb1e734a66db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09b5ddac48ee180dc7ddb1e734a66db">RI_HYSCR2_PC</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:gaf09b5ddac48ee180dc7ddb1e734a66db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e78082b66f117d190267df32208f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9e78082b66f117d190267df32208f74">RI_HYSCR2_PC_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaa9e78082b66f117d190267df32208f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd01d50074e253029d67b6c5e841c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fd01d50074e253029d67b6c5e841c8a">RI_HYSCR2_PC_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga3fd01d50074e253029d67b6c5e841c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c52c01282fdad197229b803c46b0461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c52c01282fdad197229b803c46b0461">RI_HYSCR2_PC_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga3c52c01282fdad197229b803c46b0461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86584cd3651a985c3d7de1362dd3a88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86584cd3651a985c3d7de1362dd3a88c">RI_HYSCR2_PC_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga86584cd3651a985c3d7de1362dd3a88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab15e23dd1870a5ccb225a000b5e4aec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab15e23dd1870a5ccb225a000b5e4aec1">RI_HYSCR2_PC_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gab15e23dd1870a5ccb225a000b5e4aec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ae56ff6827a6bee06fdd301a2bdc28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ae56ff6827a6bee06fdd301a2bdc28">RI_HYSCR2_PC_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga08ae56ff6827a6bee06fdd301a2bdc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84aee46eaa71bb7ed9e0bece7c6562a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa84aee46eaa71bb7ed9e0bece7c6562a">RI_HYSCR2_PC_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaa84aee46eaa71bb7ed9e0bece7c6562a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7233eb70e2930bad6a761ea6f144266c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7233eb70e2930bad6a761ea6f144266c">RI_HYSCR2_PC_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga7233eb70e2930bad6a761ea6f144266c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c4528b8056bbba163a718436de96b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2c4528b8056bbba163a718436de96b1">RI_HYSCR2_PC_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gae2c4528b8056bbba163a718436de96b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga610abf0d56c15a4449bceac4b003815a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga610abf0d56c15a4449bceac4b003815a">RI_HYSCR2_PC_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga610abf0d56c15a4449bceac4b003815a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ec3d47c2b42b7af4f67f114b9e33c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ec3d47c2b42b7af4f67f114b9e33c6">RI_HYSCR2_PC_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaf9ec3d47c2b42b7af4f67f114b9e33c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bcc79e86da6f06ecbf44ec7d2dc09ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bcc79e86da6f06ecbf44ec7d2dc09ed">RI_HYSCR2_PC_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga9bcc79e86da6f06ecbf44ec7d2dc09ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad365b14b80d22074a5eacfc853201a00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad365b14b80d22074a5eacfc853201a00">RI_HYSCR2_PC_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gad365b14b80d22074a5eacfc853201a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbe822bac8cb0a89132cc5ade5d60f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbe822bac8cb0a89132cc5ade5d60f6f">RI_HYSCR2_PC_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gafbe822bac8cb0a89132cc5ade5d60f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c762dbe6431125074802f7c6b4ff92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c762dbe6431125074802f7c6b4ff92f">RI_HYSCR2_PC_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga3c762dbe6431125074802f7c6b4ff92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaf32949a92f0bb4f85c141992018f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaf32949a92f0bb4f85c141992018f20">RI_HYSCR2_PC_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gadaf32949a92f0bb4f85c141992018f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312f30d2666209812bf94f22986b0035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga312f30d2666209812bf94f22986b0035">RI_HYSCR2_PD</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr class="separator:ga312f30d2666209812bf94f22986b0035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3565abfc787c3198f41f6292b7f3e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3565abfc787c3198f41f6292b7f3e01">RI_HYSCR2_PD_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gad3565abfc787c3198f41f6292b7f3e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64aabec0b817ee30ac063f4f0406c75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64aabec0b817ee30ac063f4f0406c75b">RI_HYSCR2_PD_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga64aabec0b817ee30ac063f4f0406c75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5efc8b87f26b5e628301292499cbcd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5efc8b87f26b5e628301292499cbcd5">RI_HYSCR2_PD_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaa5efc8b87f26b5e628301292499cbcd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b94eeb5e5dc65827737a0fb508c0562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b94eeb5e5dc65827737a0fb508c0562">RI_HYSCR2_PD_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga0b94eeb5e5dc65827737a0fb508c0562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a5e8b8513a97e22df2e63be47c5a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2a5e8b8513a97e22df2e63be47c5a0b">RI_HYSCR2_PD_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gae2a5e8b8513a97e22df2e63be47c5a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913f2fee0cfe1cca981a00f63a854f80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga913f2fee0cfe1cca981a00f63a854f80">RI_HYSCR2_PD_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga913f2fee0cfe1cca981a00f63a854f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5c54871159135db05a19d83c6c4b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5c54871159135db05a19d83c6c4b05">RI_HYSCR2_PD_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gada5c54871159135db05a19d83c6c4b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5c5492cdae87d9bac8e7e6fecf7aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace5c5492cdae87d9bac8e7e6fecf7aaa">RI_HYSCR2_PD_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gace5c5492cdae87d9bac8e7e6fecf7aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3dad96e4b6db07c99508d333b9da85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3dad96e4b6db07c99508d333b9da85a">RI_HYSCR2_PD_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaa3dad96e4b6db07c99508d333b9da85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d439f38d8e356869a07144d9d81b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d439f38d8e356869a07144d9d81b21">RI_HYSCR2_PD_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gab1d439f38d8e356869a07144d9d81b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb420ed8e7af3c7392f1c9546a1a2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb420ed8e7af3c7392f1c9546a1a2ce">RI_HYSCR2_PD_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gacdb420ed8e7af3c7392f1c9546a1a2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1702f6d00435aea63b648186c5b6005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1702f6d00435aea63b648186c5b6005">RI_HYSCR2_PD_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gab1702f6d00435aea63b648186c5b6005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff99a77f97d3856313b5cc1b4167455c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff99a77f97d3856313b5cc1b4167455c">RI_HYSCR2_PD_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaff99a77f97d3856313b5cc1b4167455c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b13b9120ac43b601cf0a2c7ac49e359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b13b9120ac43b601cf0a2c7ac49e359">RI_HYSCR2_PD_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga2b13b9120ac43b601cf0a2c7ac49e359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a78aa687b92e98ff67cc79ce336f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a78aa687b92e98ff67cc79ce336f1a">RI_HYSCR2_PD_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaf6a78aa687b92e98ff67cc79ce336f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db744a01131eca82ee5a647f39fcea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4db744a01131eca82ee5a647f39fcea4">RI_HYSCR2_PD_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga4db744a01131eca82ee5a647f39fcea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga792b1c16c7bfb2bfb5f8d56e809ea718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga792b1c16c7bfb2bfb5f8d56e809ea718">RI_HYSCR2_PE</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga792b1c16c7bfb2bfb5f8d56e809ea718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782521b1f6ff5b136ab45922e153ef99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga782521b1f6ff5b136ab45922e153ef99">RI_HYSCR2_PE_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga782521b1f6ff5b136ab45922e153ef99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30146760c544270745bfb202a35dee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa30146760c544270745bfb202a35dee7">RI_HYSCR2_PE_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaa30146760c544270745bfb202a35dee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bced107c2e03044800c283724a74534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bced107c2e03044800c283724a74534">RI_HYSCR2_PE_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga5bced107c2e03044800c283724a74534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556b74a8e3ae7438b271d0bcd50b919d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga556b74a8e3ae7438b271d0bcd50b919d">RI_HYSCR2_PE_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga556b74a8e3ae7438b271d0bcd50b919d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae62fd7e854bc430ac153f180142885ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae62fd7e854bc430ac153f180142885ae">RI_HYSCR2_PE_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gae62fd7e854bc430ac153f180142885ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ddcdd8a95ab82fc65229dfd6a4d36df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ddcdd8a95ab82fc65229dfd6a4d36df">RI_HYSCR2_PE_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga3ddcdd8a95ab82fc65229dfd6a4d36df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58be3365ae479ad5d5dca245c944c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa58be3365ae479ad5d5dca245c944c62">RI_HYSCR2_PE_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaa58be3365ae479ad5d5dca245c944c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e59c500201fba14716416639b8ac7e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e59c500201fba14716416639b8ac7e8">RI_HYSCR2_PE_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga5e59c500201fba14716416639b8ac7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fd2625bcc049069cf3cedaa368e0f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63fd2625bcc049069cf3cedaa368e0f7">RI_HYSCR2_PE_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga63fd2625bcc049069cf3cedaa368e0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4b2b5583d856563fd3eb1c6a81eb856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4b2b5583d856563fd3eb1c6a81eb856">RI_HYSCR2_PE_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gae4b2b5583d856563fd3eb1c6a81eb856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81cfa91a6032715459c05e87748cfcdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81cfa91a6032715459c05e87748cfcdc">RI_HYSCR2_PE_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga81cfa91a6032715459c05e87748cfcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aaf2ecd34bce4d007df53d0a12ba3e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aaf2ecd34bce4d007df53d0a12ba3e4">RI_HYSCR2_PE_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga1aaf2ecd34bce4d007df53d0a12ba3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de5322d82ba33ed474659eeaa5b8189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de5322d82ba33ed474659eeaa5b8189">RI_HYSCR2_PE_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga3de5322d82ba33ed474659eeaa5b8189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada47a00621a168573f1dc222f2458a56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada47a00621a168573f1dc222f2458a56">RI_HYSCR2_PE_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gada47a00621a168573f1dc222f2458a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c97b2662f8f4270f25ef75884eb0cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c97b2662f8f4270f25ef75884eb0cb6">RI_HYSCR2_PE_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga7c97b2662f8f4270f25ef75884eb0cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec51abda99307513c9f3902472e5241c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec51abda99307513c9f3902472e5241c">RI_HYSCR2_PE_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaec51abda99307513c9f3902472e5241c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c653c0a973eba715adbcbe16fbf1f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c653c0a973eba715adbcbe16fbf1f2c">RI_HYSCR3_PF</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr class="separator:ga1c653c0a973eba715adbcbe16fbf1f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399db9aab5e9563cc63ea113417da5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga399db9aab5e9563cc63ea113417da5a1">RI_HYSCR3_PF_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga399db9aab5e9563cc63ea113417da5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b0d114d395de05c2cb0f1cfe4fcd5df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b0d114d395de05c2cb0f1cfe4fcd5df">RI_HYSCR3_PF_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga8b0d114d395de05c2cb0f1cfe4fcd5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd9b5b1f358db80d682d55413b17fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cd9b5b1f358db80d682d55413b17fe1">RI_HYSCR3_PF_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga3cd9b5b1f358db80d682d55413b17fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb51a0832304c92e6b002b6a7de5175c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb51a0832304c92e6b002b6a7de5175c">RI_HYSCR3_PF_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaeb51a0832304c92e6b002b6a7de5175c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f5eff42e415d7f15cc8e3f0a24797d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5f5eff42e415d7f15cc8e3f0a24797d">RI_HYSCR3_PF_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gab5f5eff42e415d7f15cc8e3f0a24797d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0713b973dcd009708f653da8ba94c332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0713b973dcd009708f653da8ba94c332">RI_HYSCR3_PF_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga0713b973dcd009708f653da8ba94c332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8ab3d3057fe54fd821d93b5503b7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8ab3d3057fe54fd821d93b5503b7a1">RI_HYSCR3_PF_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaeb8ab3d3057fe54fd821d93b5503b7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa0cdce4d4f9fc0415bb97950700c861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa0cdce4d4f9fc0415bb97950700c861">RI_HYSCR3_PF_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gafa0cdce4d4f9fc0415bb97950700c861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34added43063e839702bd256247b8ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34added43063e839702bd256247b8ab3">RI_HYSCR3_PF_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga34added43063e839702bd256247b8ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bd595efa4a91f34bde1f4c7558ed09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70bd595efa4a91f34bde1f4c7558ed09">RI_HYSCR3_PF_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga70bd595efa4a91f34bde1f4c7558ed09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3152d20bb4fcc24a7fd3dbf89d97a2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3152d20bb4fcc24a7fd3dbf89d97a2fd">RI_HYSCR3_PF_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga3152d20bb4fcc24a7fd3dbf89d97a2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad339f6b9b4408f6b285eac72e8c2a10b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad339f6b9b4408f6b285eac72e8c2a10b">RI_HYSCR3_PF_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gad339f6b9b4408f6b285eac72e8c2a10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18385d948755306dca6836c3b1a26e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18385d948755306dca6836c3b1a26e6c">RI_HYSCR3_PF_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga18385d948755306dca6836c3b1a26e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad22e69f33e497edd10c70d8c6a84c9e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad22e69f33e497edd10c70d8c6a84c9e9">RI_HYSCR3_PF_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gad22e69f33e497edd10c70d8c6a84c9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1dabc88c3850ac790b3f7274ded5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd1dabc88c3850ac790b3f7274ded5fb">RI_HYSCR3_PF_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gacd1dabc88c3850ac790b3f7274ded5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc0044525c75a349c03f060d10195c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc0044525c75a349c03f060d10195c12">RI_HYSCR3_PF_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gadc0044525c75a349c03f060d10195c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45ca49f69da225d66e99e033be85e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa45ca49f69da225d66e99e033be85e02">RI_HYSCR4_PG</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:gaa45ca49f69da225d66e99e033be85e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3008d6daa946183f827dd5a70ef9fc7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3008d6daa946183f827dd5a70ef9fc7d">RI_HYSCR4_PG_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga3008d6daa946183f827dd5a70ef9fc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2a38bbbdd9eb287404ecfd3573f3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c2a38bbbdd9eb287404ecfd3573f3c1">RI_HYSCR4_PG_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga9c2a38bbbdd9eb287404ecfd3573f3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7e582f62a85ca1fb5da0e40d602e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f7e582f62a85ca1fb5da0e40d602e12">RI_HYSCR4_PG_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga3f7e582f62a85ca1fb5da0e40d602e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f15fce3d39f9bca6c3ec51783af844b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f15fce3d39f9bca6c3ec51783af844b">RI_HYSCR4_PG_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga6f15fce3d39f9bca6c3ec51783af844b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9c5c6a551c9589fd7325d955d19330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9c5c6a551c9589fd7325d955d19330">RI_HYSCR4_PG_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga0d9c5c6a551c9589fd7325d955d19330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5451537366230d21b7ea68197b6ddb2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5451537366230d21b7ea68197b6ddb2e">RI_HYSCR4_PG_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga5451537366230d21b7ea68197b6ddb2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6589df9d1bfb0200394d76ffa22f7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6589df9d1bfb0200394d76ffa22f7d8">RI_HYSCR4_PG_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gae6589df9d1bfb0200394d76ffa22f7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90fef21b5c43b576cfe26f189a1e5f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90fef21b5c43b576cfe26f189a1e5f94">RI_HYSCR4_PG_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga90fef21b5c43b576cfe26f189a1e5f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20912f004b0787b789e197646ddd395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20912f004b0787b789e197646ddd395">RI_HYSCR4_PG_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gae20912f004b0787b789e197646ddd395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7d25e49037ab39023785c82aafcc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e7d25e49037ab39023785c82aafcc8a">RI_HYSCR4_PG_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga6e7d25e49037ab39023785c82aafcc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f5180b88ab5c117b63502e3683ca7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56f5180b88ab5c117b63502e3683ca7b">RI_HYSCR4_PG_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga56f5180b88ab5c117b63502e3683ca7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e738bdf522ad90af3f1b78cb3bc3af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53e738bdf522ad90af3f1b78cb3bc3af">RI_HYSCR4_PG_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga53e738bdf522ad90af3f1b78cb3bc3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d3594dbc456fcf50fdcec0fc0c28f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12d3594dbc456fcf50fdcec0fc0c28f2">RI_HYSCR4_PG_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga12d3594dbc456fcf50fdcec0fc0c28f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2629e5e701a4f355b1bf7769f50d1dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2629e5e701a4f355b1bf7769f50d1dd5">RI_HYSCR4_PG_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga2629e5e701a4f355b1bf7769f50d1dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada698fa4d7cf12deef037bc282bc8ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada698fa4d7cf12deef037bc282bc8ac0">RI_HYSCR4_PG_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gada698fa4d7cf12deef037bc282bc8ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae76b5b44a75a91bd2a8ea32e80e49fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae76b5b44a75a91bd2a8ea32e80e49fd">RI_HYSCR4_PG_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaae76b5b44a75a91bd2a8ea32e80e49fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c997c2c23e8bef7ca07579762c113b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga06c997c2c23e8bef7ca07579762c113b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3d1488296350af6d36fbbf71905d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga6d3d1488296350af6d36fbbf71905d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea10770904af189f3aaeb97b45722aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gacea10770904af189f3aaeb97b45722aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352b3c389bde13dd6049de0afdd874f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr class="separator:ga352b3c389bde13dd6049de0afdd874f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458d536d82aa3db7d227b0f00b36808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga458d536d82aa3db7d227b0f00b36808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade656832d3ec303a2a7a422638dd560e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gade656832d3ec303a2a7a422638dd560e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr class="separator:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e55308e84106d6501201e66bd46ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gaf3e55308e84106d6501201e66bd46ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07504497b70af628fa1aee8fe7ef63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gad07504497b70af628fa1aee8fe7ef63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92349731a6107e0f3a251b44a67c7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr class="separator:gae92349731a6107e0f3a251b44a67c7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63847fc3c71f582403e6301b1229c3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga63847fc3c71f582403e6301b1229c3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985edf03adbe9e706c4d8cf3b311c5e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga985edf03adbe9e706c4d8cf3b311c5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680e719bca2b672d850504220ae51fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr class="separator:ga8680e719bca2b672d850504220ae51fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb82212fcc89166a43ff97542da9182d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gacb82212fcc89166a43ff97542da9182d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr class="separator:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5528381fb64ffbcc719de478391ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gafb5528381fb64ffbcc719de478391ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6082700946fc61a6f9d6209e258fcc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga6082700946fc61a6f9d6209e258fcc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebb9e631876435e276211d88e797386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga0ebb9e631876435e276211d88e797386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b43cd09557a69ed10471ed76b228d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga00b43cd09557a69ed10471ed76b228d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf12f04862dbc92ca238d1518b27b16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gabf12f04862dbc92ca238d1518b27b16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a1d5f39d5f47b5409054e693fc651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga331a1d5f39d5f47b5409054e693fc651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757c59b690770adebf33e20d3d9dec15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga757c59b690770adebf33e20d3d9dec15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad0f562a014572793b49fe87184338b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga6ad0f562a014572793b49fe87184338b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f47792b1c2f123464a2955f445c811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gab9f47792b1c2f123464a2955f445c811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f97064991095b28c91028ca3cca28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga58f97064991095b28c91028ca3cca28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba034412c54fa07024e516492748614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gaaba034412c54fa07024e516492748614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a752d4295f100708df9b8be5a7f439d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga5a752d4295f100708df9b8be5a7f439d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449a61344a97608d85384c29f003c0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga449a61344a97608d85384c29f003c0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a48bf099467169aa50464fbf462bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga25a48bf099467169aa50464fbf462bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacade8a06303bf216bfb03140c7e16cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gacade8a06303bf216bfb03140c7e16cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819c4b27f8fa99b537c4407521f9780c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga819c4b27f8fa99b537c4407521f9780c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7798da5863d559ea9a642af6658050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga3b7798da5863d559ea9a642af6658050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a2d4c831eb641ba082156e41d03358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaf7a2d4c831eb641ba082156e41d03358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ba979e8309b66808e06e4de34bc740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga81ba979e8309b66808e06e4de34bc740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f52a8e9aad153223405b965566ae91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga16f52a8e9aad153223405b965566ae91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5423de00e86aeb8a4657a509af485055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga5423de00e86aeb8a4657a509af485055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d2030abccc099ded418fd81d6aa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga064d2030abccc099ded418fd81d6aa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabface433d6adaa2dee3df49852585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:ga2eabface433d6adaa2dee3df49852585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95291df1eaf532c5c996d176648938eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr class="separator:ga95291df1eaf532c5c996d176648938eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr class="separator:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac024f6b9972b940925ab5786ee38701b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gac024f6b9972b940925ab5786ee38701b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabddbf508732039730125ab3e87e9d370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gabddbf508732039730125ab3e87e9d370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr class="separator:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb673b7e2c016191579de704eb842e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaedb673b7e2c016191579de704eb842e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46b7186665f5308cd2ca52acfb63e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>&#160;&#160;&#160;((uint16_t)0x000C)</td></tr>
<tr class="separator:gab46b7186665f5308cd2ca52acfb63e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05673358a44aeaa56daefca67341b29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga05673358a44aeaa56daefca67341b29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr class="separator:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dde4afee556d2d8d22885f191da65a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga7dde4afee556d2d8d22885f191da65a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga201491465e6864088210bccb8491be84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga201491465e6864088210bccb8491be84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa55ab1e0109b055cabef579c32d67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gabaa55ab1e0109b055cabef579c32d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23da95530eb6d6451c7c9e451a580f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga23da95530eb6d6451c7c9e451a580f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae861d74943f3c045421f9fdc8b966841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gae861d74943f3c045421f9fdc8b966841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b942752d686c23323880ff576e7dffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr class="separator:ga2b942752d686c23323880ff576e7dffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d75acd7072f28844074702683d8493f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga5d75acd7072f28844074702683d8493f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafece48b6f595ef9717d523fa23cea1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gafece48b6f595ef9717d523fa23cea1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr class="separator:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bed6648aad6e8d16196246b355452dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga4bed6648aad6e8d16196246b355452dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d8d2847058747ce23a648668ce4dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gae6d8d2847058747ce23a648668ce4dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52095cae524adb237339bfee92e8168a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr class="separator:ga52095cae524adb237339bfee92e8168a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899b26ffa9c5f30f143306b8598a537f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga899b26ffa9c5f30f143306b8598a537f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91476ae2cc3449facafcad82569e14f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga91476ae2cc3449facafcad82569e14f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20394da7afcada6c3fc455b05004cff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga20394da7afcada6c3fc455b05004cff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4209d414df704ce96c54abb2ea2df66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga4209d414df704ce96c54abb2ea2df66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294e216b50edd1c2f891143e1f971048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga294e216b50edd1c2f891143e1f971048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6386ec77a3a451954325a1512d44f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga6386ec77a3a451954325a1512d44f893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70dc197250c2699d470aea1a7a42ad57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga70dc197250c2699d470aea1a7a42ad57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr class="separator:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad866f52cce9ce32e3c0d181007b82de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gad866f52cce9ce32e3c0d181007b82de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd97b1c86dd4953f3382fea317d165af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gafd97b1c86dd4953f3382fea317d165af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>&#160;&#160;&#160;((uint16_t)0x000C)</td></tr>
<tr class="separator:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588513395cbf8be6f4749c140fbf811c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga588513395cbf8be6f4749c140fbf811c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad218af6bd1de72891e1b85d582b766cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr class="separator:gad218af6bd1de72891e1b85d582b766cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f92a3f831685d6df7ab69e68181849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga26f92a3f831685d6df7ab69e68181849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f7d206409bc551eab06819e17451e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga80f7d206409bc551eab06819e17451e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6690f5e98e02addd5e75643767c6d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaf6690f5e98e02addd5e75643767c6d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51653fd06a591294d432385e794a19e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr class="separator:gad51653fd06a591294d432385e794a19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca0aedba14241caff739afb3c3ee291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga0ca0aedba14241caff739afb3c3ee291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76392a4d63674cd0db0a55762458f16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga76392a4d63674cd0db0a55762458f16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3136c6e776c6066509d298b6a9b34912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga3136c6e776c6066509d298b6a9b34912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387de559d8b16b16f3934fddd2aa969f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga387de559d8b16b16f3934fddd2aa969f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4029686d3307111d3f9f4400e29e4521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga4029686d3307111d3f9f4400e29e4521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940b041ab5975311f42f26d314a4b621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga940b041ab5975311f42f26d314a4b621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb85e4000ddab0ada67c5964810da35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gaefb85e4000ddab0ada67c5964810da35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace50256fdecc38f641050a4a3266e4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gace50256fdecc38f641050a4a3266e4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac927cc11eff415210dcf94657d8dfbe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gac927cc11eff415210dcf94657d8dfbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e85064d37d387851e95c5c1f35315a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga4e85064d37d387851e95c5c1f35315a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c9dd67a6701b5498926ae536773eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga15c9dd67a6701b5498926ae536773eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>&#160;&#160;&#160;((uint16_t)0x001F)</td></tr>
<tr class="separator:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e197a78484567d4c6093c28265f3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a>&#160;&#160;&#160;((uint16_t)0x1F00)</td></tr>
<tr class="separator:gab9e197a78484567d4c6093c28265f3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677195c0b4892bb6717564c0528126a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga677195c0b4892bb6717564c0528126a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad427ba987877e491f7a2be60e320dbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gad427ba987877e491f7a2be60e320dbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06e0dfcaeb7a7be254b71b1d4c3fd44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab06e0dfcaeb7a7be254b71b1d4c3fd44">TIM_OR_TI1RMP</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr class="separator:gab06e0dfcaeb7a7be254b71b1d4c3fd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9ba136b3dca26c39de5da6eca8fbc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f9ba136b3dca26c39de5da6eca8fbc1">TIM_OR_TI1RMP_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga2f9ba136b3dca26c39de5da6eca8fbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91cb3077c1904d1e039c99725297bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf91cb3077c1904d1e039c99725297bdb">TIM_OR_TI1RMP_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gaf91cb3077c1904d1e039c99725297bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac88be3484245af8c1b271ae5c1b97a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gac88be3484245af8c1b271ae5c1b97a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8938468c5666a8305ade6d80d467c572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga8938468c5666a8305ade6d80d467c572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336fa8c9965ce18c10972ac80ded611f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga336fa8c9965ce18c10972ac80ded611f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76229b05ac37a5a688e6ba45851a29f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga76229b05ac37a5a688e6ba45851a29f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65e9cddf0890113d405342f1d8b5b980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga65e9cddf0890113d405342f1d8b5b980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b868b59576f42421226d35628c6b628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga5b868b59576f42421226d35628c6b628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9250ae2793db0541e6c4bb8837424541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga9250ae2793db0541e6c4bb8837424541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84ad1e1d0202b41021e2d6e40486bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff">USART_DR_DR</a>&#160;&#160;&#160;((uint16_t)0x01FF)</td></tr>
<tr class="separator:gad84ad1e1d0202b41021e2d6e40486bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7dd57632bcc0f7f3b635da39b4be3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e">USART_BRR_DIV_FRACTION</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga2d7dd57632bcc0f7f3b635da39b4be3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2">USART_BRR_DIV_MANTISSA</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td></tr>
<tr class="separator:gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac457c519baa28359ab7959fbe0c5cda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gac457c519baa28359ab7959fbe0c5cda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0d5d407a22264de847bc1b40a17aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gada0d5d407a22264de847bc1b40a17aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7f090b04fd78b755b43357ecaa9622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gade7f090b04fd78b755b43357ecaa9622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5221d09eebd12445a20f221bf98066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga5221d09eebd12445a20f221bf98066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91118f867adfdb2e805beea86666de04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga91118f867adfdb2e805beea86666de04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17130690a1ca95b972429eb64d4254e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaa17130690a1ca95b972429eb64d4254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70422871d15f974b464365e7fe1877e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga70422871d15f974b464365e7fe1877e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27405d413b6d355ccdb076d52fef6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga27405d413b6d355ccdb076d52fef6875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f8fcf084f9a8514efafb617c70b074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga60f8fcf084f9a8514efafb617c70b074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad831dfc169fcf14b7284984dbecf322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gad831dfc169fcf14b7284984dbecf322d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb650676aaae4a5203f372d497d5947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga2bb650676aaae4a5203f372d497d5947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee77fac25142271ad56d49685e518b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga3ee77fac25142271ad56d49685e518b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a62e93ae7864e89622bdd92508b615e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga4a62e93ae7864e89622bdd92508b615e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362976ce813e58310399d113d2cf09cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga362976ce813e58310399d113d2cf09cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf993e483318ebcecffd18649de766dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:gaf993e483318ebcecffd18649de766dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed1a39c551b1641128f81893ff558d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gaaed1a39c551b1641128f81893ff558d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c66373bfbae7724c836ac63b8411dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga31c66373bfbae7724c836ac63b8411dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22af8d399f1adda62e31186f0309af80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga22af8d399f1adda62e31186f0309af80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71129810fab0b46d91161a39e3f8d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gac71129810fab0b46d91161a39e3f8d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff130f15493c765353ec2fd605667c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaff130f15493c765353ec2fd605667c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa125f026b1ca2d76eab48b191baed265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gaa125f026b1ca2d76eab48b191baed265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr class="separator:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c49c90d83a0e3746b56b2a0a3b0ddcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">USART_GTPR_PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga2c49c90d83a0e3746b56b2a0a3b0ddcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eab5000ab993991d0da8ffbd386c92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b">USART_GTPR_PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga8eab5000ab993991d0da8ffbd386c92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">USART_GTPR_PSC_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6b237fcac675f8f047c4ff64248486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486">USART_GTPR_PSC_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga1b6b237fcac675f8f047c4ff64248486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c0e92df8edb974008b3d37d12f655a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a">USART_GTPR_PSC_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gad1c0e92df8edb974008b3d37d12f655a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12dda4877432bc181c9684b0830b1b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b">USART_GTPR_PSC_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga12dda4877432bc181c9684b0830b1b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045e834b03e7a06b2005a13923af424a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a">USART_GTPR_PSC_6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga045e834b03e7a06b2005a13923af424a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3da67d3c9c3abf436098a86477d2dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc">USART_GTPR_PSC_7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gad3da67d3c9c3abf436098a86477d2dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e927fad0bfa430f54007e158e01f43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td></tr>
<tr class="separator:ga8e927fad0bfa430f54007e158e01f43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b67942accae8b35e4f00d92945b223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3b67942accae8b35e4f00d92945b223">USB_EP0R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:gae3b67942accae8b35e4f00d92945b223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862576f20495c01e326a65cc0c112a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga862576f20495c01e326a65cc0c112a57">USB_EP0R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga862576f20495c01e326a65cc0c112a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919b04e2492db0466720a7168694d3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga919b04e2492db0466720a7168694d3b4">USB_EP0R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga919b04e2492db0466720a7168694d3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a0a17f3ca6007ab54c75287c3c1d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a0a17f3ca6007ab54c75287c3c1d12">USB_EP0R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga36a0a17f3ca6007ab54c75287c3c1d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac929aa81564d7eafc42a47a521c21092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac929aa81564d7eafc42a47a521c21092">USB_EP0R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gac929aa81564d7eafc42a47a521c21092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4e367bf70fe158bc233b2360cc6460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4e367bf70fe158bc233b2360cc6460">USB_EP0R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga4a4e367bf70fe158bc233b2360cc6460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2589d948496337123baa2e93a63f440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2589d948496337123baa2e93a63f440">USB_EP0R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gaf2589d948496337123baa2e93a63f440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d066c87ce1f2dbf47eb69a858a1ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d066c87ce1f2dbf47eb69a858a1ca6">USB_EP0R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:ga25d066c87ce1f2dbf47eb69a858a1ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186c25e6f0ae006d8de549a8b1b064b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga186c25e6f0ae006d8de549a8b1b064b4">USB_EP0R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga186c25e6f0ae006d8de549a8b1b064b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9cc9e33a37333cc8e66fe898c891a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba9cc9e33a37333cc8e66fe898c891a5">USB_EP0R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaba9cc9e33a37333cc8e66fe898c891a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48254a5caf1609d76013d3b1936293e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac48254a5caf1609d76013d3b1936293e">USB_EP0R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gac48254a5caf1609d76013d3b1936293e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6734066538fd757f47f0efb9ad7ca14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6734066538fd757f47f0efb9ad7ca14">USB_EP0R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:gac6734066538fd757f47f0efb9ad7ca14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02d4ffe4917e7e0d2700799427c4f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf02d4ffe4917e7e0d2700799427c4f08">USB_EP0R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gaf02d4ffe4917e7e0d2700799427c4f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3639d1306965e7bae933109d0b2a2690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3639d1306965e7bae933109d0b2a2690">USB_EP0R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga3639d1306965e7bae933109d0b2a2690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6435c568d9d0360237121ac23815be7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6435c568d9d0360237121ac23815be7c">USB_EP0R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga6435c568d9d0360237121ac23815be7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae90a903ea5f0b585499692fddd0696f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae90a903ea5f0b585499692fddd0696f">USB_EP0R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaae90a903ea5f0b585499692fddd0696f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61bfd17ec724c408a2fb89499949892b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61bfd17ec724c408a2fb89499949892b">USB_EP1R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga61bfd17ec724c408a2fb89499949892b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4365d763bcc7ec722cea3daad40c5e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4365d763bcc7ec722cea3daad40c5e72">USB_EP1R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga4365d763bcc7ec722cea3daad40c5e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ebc48561a0c72e0912aead4bfbb524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07ebc48561a0c72e0912aead4bfbb524">USB_EP1R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga07ebc48561a0c72e0912aead4bfbb524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8c1dc47238a31ff9141be84af85b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8c1dc47238a31ff9141be84af85b3c">USB_EP1R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga7b8c1dc47238a31ff9141be84af85b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4e3d8503c38d4b4b13a4505dd19977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef4e3d8503c38d4b4b13a4505dd19977">USB_EP1R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaef4e3d8503c38d4b4b13a4505dd19977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2ede79abfcf2fb75f22124fbab4f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2ede79abfcf2fb75f22124fbab4f6c">USB_EP1R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gaaf2ede79abfcf2fb75f22124fbab4f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936b9ec917ee6fb7bd187e319d2abdd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga936b9ec917ee6fb7bd187e319d2abdd3">USB_EP1R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga936b9ec917ee6fb7bd187e319d2abdd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a77c1bb653218eb77c8bc7b730a559b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a77c1bb653218eb77c8bc7b730a559b">USB_EP1R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:ga2a77c1bb653218eb77c8bc7b730a559b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17f830c11fd819376d53c3d566809816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17f830c11fd819376d53c3d566809816">USB_EP1R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga17f830c11fd819376d53c3d566809816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac907cd092feda721460e04fbeb04a234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac907cd092feda721460e04fbeb04a234">USB_EP1R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gac907cd092feda721460e04fbeb04a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53eff2fff5357ba65cb4b0d412ee8716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53eff2fff5357ba65cb4b0d412ee8716">USB_EP1R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga53eff2fff5357ba65cb4b0d412ee8716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cef1455ce114d301ac3abe67e286cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cef1455ce114d301ac3abe67e286cc8">USB_EP1R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga0cef1455ce114d301ac3abe67e286cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e7aa9bc85d3bc00776a607ddae3b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e7aa9bc85d3bc00776a607ddae3b4b">USB_EP1R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga79e7aa9bc85d3bc00776a607ddae3b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2b70ba0e02883b5625d716551707e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2b70ba0e02883b5625d716551707e2">USB_EP1R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga4e2b70ba0e02883b5625d716551707e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4afe4e239397c4d8b8907684918bdddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4afe4e239397c4d8b8907684918bdddf">USB_EP1R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga4afe4e239397c4d8b8907684918bdddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac95bae64df91e841f74220a851bfb30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac95bae64df91e841f74220a851bfb30f">USB_EP1R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gac95bae64df91e841f74220a851bfb30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc4382ff093763783047c432fe09a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffc4382ff093763783047c432fe09a12">USB_EP2R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:gaffc4382ff093763783047c432fe09a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f1f93adc3349b90a2945a01cad0919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72f1f93adc3349b90a2945a01cad0919">USB_EP2R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga72f1f93adc3349b90a2945a01cad0919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadb70a506a9cf0b55eb068b3ac0b00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabadb70a506a9cf0b55eb068b3ac0b00f">USB_EP2R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gabadb70a506a9cf0b55eb068b3ac0b00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae90b53c11f221d755ea4580d5f1c1272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae90b53c11f221d755ea4580d5f1c1272">USB_EP2R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gae90b53c11f221d755ea4580d5f1c1272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05c1c21c954c62f693262b673150938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa05c1c21c954c62f693262b673150938">USB_EP2R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaa05c1c21c954c62f693262b673150938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7edfd23fc4691ebdb71644f473d6d135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7edfd23fc4691ebdb71644f473d6d135">USB_EP2R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga7edfd23fc4691ebdb71644f473d6d135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7584ca4756416b5bc6d033f4c1696ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7584ca4756416b5bc6d033f4c1696ec">USB_EP2R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gac7584ca4756416b5bc6d033f4c1696ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e42c6e450ff133d48721cfd674e2f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e42c6e450ff133d48721cfd674e2f6b">USB_EP2R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:ga0e42c6e450ff133d48721cfd674e2f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543a5d09d3c3b2abcc16d793a0c71367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga543a5d09d3c3b2abcc16d793a0c71367">USB_EP2R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga543a5d09d3c3b2abcc16d793a0c71367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2fd604944ab1664f86e65652af1164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd2fd604944ab1664f86e65652af1164">USB_EP2R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gacd2fd604944ab1664f86e65652af1164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437b0f44882cc16d5828198bd488056f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga437b0f44882cc16d5828198bd488056f">USB_EP2R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga437b0f44882cc16d5828198bd488056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497ea16b0ed9e0992e4c896032304df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga497ea16b0ed9e0992e4c896032304df8">USB_EP2R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga497ea16b0ed9e0992e4c896032304df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3f003cf99146d6e081937528b55414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3f003cf99146d6e081937528b55414">USB_EP2R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga7a3f003cf99146d6e081937528b55414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79fbc5adeb91de8cebc00420a8dbf973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79fbc5adeb91de8cebc00420a8dbf973">USB_EP2R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga79fbc5adeb91de8cebc00420a8dbf973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326b63c254cb1c8ebc398344cb02d1d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326b63c254cb1c8ebc398344cb02d1d8">USB_EP2R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga326b63c254cb1c8ebc398344cb02d1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01818d183df56ba169b41f9cb92693e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa01818d183df56ba169b41f9cb92693e">USB_EP2R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaa01818d183df56ba169b41f9cb92693e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8103ec24894479d4215ea1f73a1def2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8103ec24894479d4215ea1f73a1def2d">USB_EP3R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga8103ec24894479d4215ea1f73a1def2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43442a705ddb3716213aeed77cb2c202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43442a705ddb3716213aeed77cb2c202">USB_EP3R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga43442a705ddb3716213aeed77cb2c202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c150a6637cf9cf296644d0444295902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c150a6637cf9cf296644d0444295902">USB_EP3R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga7c150a6637cf9cf296644d0444295902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c0a133713e0f757e8747b2991351c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c0a133713e0f757e8747b2991351c9">USB_EP3R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gaa3c0a133713e0f757e8747b2991351c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a06d117379ef703154fa597a16a153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a06d117379ef703154fa597a16a153">USB_EP3R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga83a06d117379ef703154fa597a16a153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e92978d1718ed42354990dda6aade6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72e92978d1718ed42354990dda6aade6">USB_EP3R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga72e92978d1718ed42354990dda6aade6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d4af5f3ff4983a17615aa6ba5d28a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77d4af5f3ff4983a17615aa6ba5d28a2">USB_EP3R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga77d4af5f3ff4983a17615aa6ba5d28a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac551f5a107469c923c8e8e89c707d280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac551f5a107469c923c8e8e89c707d280">USB_EP3R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:gac551f5a107469c923c8e8e89c707d280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd48b4b976c45806d032ce78a5f76d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfd48b4b976c45806d032ce78a5f76d3">USB_EP3R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gadfd48b4b976c45806d032ce78a5f76d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2bc881917c5d7809842c32f49d8a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2bc881917c5d7809842c32f49d8a0f">USB_EP3R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaaa2bc881917c5d7809842c32f49d8a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc3dd0a7eb110e4bfaf6120a1ce4d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcc3dd0a7eb110e4bfaf6120a1ce4d68">USB_EP3R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gabcc3dd0a7eb110e4bfaf6120a1ce4d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea3f225ef6c9d9a4689f93a8de2cf19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea3f225ef6c9d9a4689f93a8de2cf19">USB_EP3R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:gacea3f225ef6c9d9a4689f93a8de2cf19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910b585e43e597a50f2e526faa648ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga910b585e43e597a50f2e526faa648ee2">USB_EP3R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga910b585e43e597a50f2e526faa648ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9766d9c6cfb0bdd7e408d06d26d6b801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9766d9c6cfb0bdd7e408d06d26d6b801">USB_EP3R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga9766d9c6cfb0bdd7e408d06d26d6b801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c2a17608b681cb8e787e18ce2dc1ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c2a17608b681cb8e787e18ce2dc1ac">USB_EP3R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gad3c2a17608b681cb8e787e18ce2dc1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d65ea974a9dd9cc481de80c11d3675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21d65ea974a9dd9cc481de80c11d3675">USB_EP3R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga21d65ea974a9dd9cc481de80c11d3675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d0f2c5284ca348cc99e3e5c4294668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d0f2c5284ca348cc99e3e5c4294668">USB_EP4R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:gab8d0f2c5284ca348cc99e3e5c4294668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf811e41751fefda5d9077cad2ba60b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacf811e41751fefda5d9077cad2ba60b">USB_EP4R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:gaacf811e41751fefda5d9077cad2ba60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6b3c1e98e1413500545da080595e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6b3c1e98e1413500545da080595e46">USB_EP4R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga5e6b3c1e98e1413500545da080595e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67bbda2420d5fdb9f8892ed5c9e68549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67bbda2420d5fdb9f8892ed5c9e68549">USB_EP4R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga67bbda2420d5fdb9f8892ed5c9e68549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29acf144e69977a5cf0ca9374f79cb27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29acf144e69977a5cf0ca9374f79cb27">USB_EP4R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga29acf144e69977a5cf0ca9374f79cb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9454e43b3d9813ddc09475ab09855ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9454e43b3d9813ddc09475ab09855ca">USB_EP4R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gad9454e43b3d9813ddc09475ab09855ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a9a454cb564b08e3bb62359d4092f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2a9a454cb564b08e3bb62359d4092f9">USB_EP4R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gab2a9a454cb564b08e3bb62359d4092f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1044c4ac3997a06e29a1681b922d702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1044c4ac3997a06e29a1681b922d702">USB_EP4R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:gad1044c4ac3997a06e29a1681b922d702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafaf594d7356d1a4d971d32a41722d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacafaf594d7356d1a4d971d32a41722d2">USB_EP4R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gacafaf594d7356d1a4d971d32a41722d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff26b871511d2ab485af97d52f1f0623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff26b871511d2ab485af97d52f1f0623">USB_EP4R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaff26b871511d2ab485af97d52f1f0623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7087793d622a63056920f112fca7615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7087793d622a63056920f112fca7615">USB_EP4R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gad7087793d622a63056920f112fca7615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0512a877b5b5705f0fcf9b9a30bc597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0512a877b5b5705f0fcf9b9a30bc597">USB_EP4R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:gab0512a877b5b5705f0fcf9b9a30bc597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a7fcb65f04cb50ad4c6a02de4d0731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a7fcb65f04cb50ad4c6a02de4d0731">USB_EP4R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga36a7fcb65f04cb50ad4c6a02de4d0731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52086da3ad4981cef263854bdde59846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52086da3ad4981cef263854bdde59846">USB_EP4R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga52086da3ad4981cef263854bdde59846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac166ef194c7f31377a4f17958f7639cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac166ef194c7f31377a4f17958f7639cf">USB_EP4R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gac166ef194c7f31377a4f17958f7639cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f2784a645fc6e657035150b6a3d9d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f2784a645fc6e657035150b6a3d9d7">USB_EP4R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga14f2784a645fc6e657035150b6a3d9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14f464f2f9fb4191c28cf62c1562b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad14f464f2f9fb4191c28cf62c1562b40">USB_EP5R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:gad14f464f2f9fb4191c28cf62c1562b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a66a56092148b1468f7739d966a88e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a66a56092148b1468f7739d966a88e6">USB_EP5R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga1a66a56092148b1468f7739d966a88e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a56951790502a094b0ca005f059d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a56951790502a094b0ca005f059d04">USB_EP5R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga40a56951790502a094b0ca005f059d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562ee96f7835677e479a8b0e3e4fff3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562ee96f7835677e479a8b0e3e4fff3a">USB_EP5R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga562ee96f7835677e479a8b0e3e4fff3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a4774972a2264a41dc414fcc63fa49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a4774972a2264a41dc414fcc63fa49">USB_EP5R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga55a4774972a2264a41dc414fcc63fa49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3458aa82347b2509fe87e1b372c79d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3458aa82347b2509fe87e1b372c79d24">USB_EP5R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga3458aa82347b2509fe87e1b372c79d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41083108d46af2976d56c78bb3d2ac2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41083108d46af2976d56c78bb3d2ac2d">USB_EP5R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga41083108d46af2976d56c78bb3d2ac2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53060d1aa68286e5cd9896d54a47b297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53060d1aa68286e5cd9896d54a47b297">USB_EP5R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:ga53060d1aa68286e5cd9896d54a47b297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ae60a01bef3a95d1ba57dbbc6ec2b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ae60a01bef3a95d1ba57dbbc6ec2b6">USB_EP5R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga08ae60a01bef3a95d1ba57dbbc6ec2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42091c492178dd4d3855df3d94c78ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42091c492178dd4d3855df3d94c78ff9">USB_EP5R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga42091c492178dd4d3855df3d94c78ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f5e59be6b6ec7e7b4350df7bde1c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f5e59be6b6ec7e7b4350df7bde1c3e">USB_EP5R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaf3f5e59be6b6ec7e7b4350df7bde1c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae708de938ec30cdb7d69dcb67d7b88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae708de938ec30cdb7d69dcb67d7b88d">USB_EP5R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:gaae708de938ec30cdb7d69dcb67d7b88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b412c07cfdd1de667d8d5a87b75edf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b412c07cfdd1de667d8d5a87b75edf0">USB_EP5R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga3b412c07cfdd1de667d8d5a87b75edf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc6885776f3f10c9b60b425a7160e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc6885776f3f10c9b60b425a7160e02">USB_EP5R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga1bc6885776f3f10c9b60b425a7160e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef8b07bce336d51ce1e38c9eba6a4d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef8b07bce336d51ce1e38c9eba6a4d4">USB_EP5R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga7ef8b07bce336d51ce1e38c9eba6a4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b154f94e7c1c8f90a654181439fc25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b154f94e7c1c8f90a654181439fc25">USB_EP5R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga69b154f94e7c1c8f90a654181439fc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab580a153e80a29d9a9e3bf092e3f9b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab580a153e80a29d9a9e3bf092e3f9b18">USB_EP6R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:gab580a153e80a29d9a9e3bf092e3f9b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28dfec5b19802ed681ff9b61f31a3b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28dfec5b19802ed681ff9b61f31a3b6f">USB_EP6R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga28dfec5b19802ed681ff9b61f31a3b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4603d6adc29d8c5f424dae1624752e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4603d6adc29d8c5f424dae1624752e">USB_EP6R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga1e4603d6adc29d8c5f424dae1624752e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6cc32a6857d84de8c378718adbf01d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6cc32a6857d84de8c378718adbf01d2">USB_EP6R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gac6cc32a6857d84de8c378718adbf01d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856ec5e4b02785b27b947bfd3ea2347c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga856ec5e4b02785b27b947bfd3ea2347c">USB_EP6R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga856ec5e4b02785b27b947bfd3ea2347c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b40906a07a144c1e85befee6a52f8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40906a07a144c1e85befee6a52f8ae">USB_EP6R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga1b40906a07a144c1e85befee6a52f8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ccd0cc4d5fbfa074145bdc8b5f4364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38ccd0cc4d5fbfa074145bdc8b5f4364">USB_EP6R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga38ccd0cc4d5fbfa074145bdc8b5f4364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f3826ba70579298c3c65e04d906034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f3826ba70579298c3c65e04d906034">USB_EP6R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:gaa2f3826ba70579298c3c65e04d906034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf594c2e471ad52d40258609f41391744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf594c2e471ad52d40258609f41391744">USB_EP6R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gaf594c2e471ad52d40258609f41391744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44020d31623bb3926810aa2ac37d6b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44020d31623bb3926810aa2ac37d6b1f">USB_EP6R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga44020d31623bb3926810aa2ac37d6b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa457c6b4828efcdd0776701d5674b18a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa457c6b4828efcdd0776701d5674b18a">USB_EP6R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaa457c6b4828efcdd0776701d5674b18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716323a13ae3dcf191477adaf541c543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga716323a13ae3dcf191477adaf541c543">USB_EP6R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga716323a13ae3dcf191477adaf541c543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892f49ced775693aaef2a4a1dc587356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892f49ced775693aaef2a4a1dc587356">USB_EP6R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga892f49ced775693aaef2a4a1dc587356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c92886f22d28a575c5af29c8cfd0333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c92886f22d28a575c5af29c8cfd0333">USB_EP6R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga8c92886f22d28a575c5af29c8cfd0333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5529ee2b7f146c5fe8f1211c6d654a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5529ee2b7f146c5fe8f1211c6d654a">USB_EP6R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga4f5529ee2b7f146c5fe8f1211c6d654a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33fef6492f76bfd9226e50690c2aeb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac33fef6492f76bfd9226e50690c2aeb9">USB_EP6R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gac33fef6492f76bfd9226e50690c2aeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3552066cff58ccb5d14e6544376bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3552066cff58ccb5d14e6544376bf2">USB_EP7R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga7d3552066cff58ccb5d14e6544376bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa54931d69b103edd1645da14aa95cd2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa54931d69b103edd1645da14aa95cd2f">USB_EP7R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:gaa54931d69b103edd1645da14aa95cd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82501bdb4d24970c55d1665419f0fd08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82501bdb4d24970c55d1665419f0fd08">USB_EP7R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga82501bdb4d24970c55d1665419f0fd08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52da5e2f3fe1ef908d1cab542453e439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52da5e2f3fe1ef908d1cab542453e439">USB_EP7R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga52da5e2f3fe1ef908d1cab542453e439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6314cddfd8f778397052c4cfb7a564e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6314cddfd8f778397052c4cfb7a564e">USB_EP7R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaf6314cddfd8f778397052c4cfb7a564e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c66ffcbfaa2ef979d04c608f16d61b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c66ffcbfaa2ef979d04c608f16d61b1">USB_EP7R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga2c66ffcbfaa2ef979d04c608f16d61b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f45620f93bc35cdc97f49c2296c4c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45620f93bc35cdc97f49c2296c4c5a">USB_EP7R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga4f45620f93bc35cdc97f49c2296c4c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8008f19cb9807a33e251ede8634bba92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8008f19cb9807a33e251ede8634bba92">USB_EP7R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:ga8008f19cb9807a33e251ede8634bba92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad35be686df9d41fe31b97dcbbb4121ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad35be686df9d41fe31b97dcbbb4121ac">USB_EP7R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gad35be686df9d41fe31b97dcbbb4121ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71ac160279048c68a8fa9dc9418b68f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa71ac160279048c68a8fa9dc9418b68f">USB_EP7R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaa71ac160279048c68a8fa9dc9418b68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6542407d1b4fc193be57fef798f5b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6542407d1b4fc193be57fef798f5b40">USB_EP7R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gab6542407d1b4fc193be57fef798f5b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6297f8f4d92d046da5f5ed0b7df8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6297f8f4d92d046da5f5ed0b7df8bf">USB_EP7R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga1a6297f8f4d92d046da5f5ed0b7df8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c69e0a08464ae204eeda0d32a0e5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1c69e0a08464ae204eeda0d32a0e5cf">USB_EP7R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gab1c69e0a08464ae204eeda0d32a0e5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a0b7a215abd309bd235b94e7105d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28a0b7a215abd309bd235b94e7105d0e">USB_EP7R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga28a0b7a215abd309bd235b94e7105d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3cf359b15d3ae41c1687b8adc92bd4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3cf359b15d3ae41c1687b8adc92bd4b">USB_EP7R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gaf3cf359b15d3ae41c1687b8adc92bd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57462394edc3a3da2f06671ec5532500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57462394edc3a3da2f06671ec5532500">USB_EP7R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga57462394edc3a3da2f06671ec5532500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c68275445560edf0ccb7aa76bc769f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f">USB_CNTR_FRES</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga36c68275445560edf0ccb7aa76bc769f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2829af32a785e947b469b2bb0702ac8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d">USB_CNTR_PDWN</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga2829af32a785e947b469b2bb0702ac8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1470b7921ac311a949ec100cf0228a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1470b7921ac311a949ec100cf0228a">USB_CNTR_LP_MODE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga1f1470b7921ac311a949ec100cf0228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec679add6d4151c3b39e43a33e05466a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a">USB_CNTR_FSUSP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gaec679add6d4151c3b39e43a33e05466a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dfc6611f4a04fd70dbe993d81d421e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3">USB_CNTR_RESUME</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga4dfc6611f4a04fd70dbe993d81d421e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71fe7bddc1d39bf24e1bca420210f31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c">USB_CNTR_ESOFM</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga71fe7bddc1d39bf24e1bca420210f31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21d26a7822bae0b6cc512782a75d44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e">USB_CNTR_SOFM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gae21d26a7822bae0b6cc512782a75d44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4542414ab68ac0a722f9f3853b5c7a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84">USB_CNTR_RESETM</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga4542414ab68ac0a722f9f3853b5c7a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae46eb0e83618bc7267543b7e6beaea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea">USB_CNTR_SUSPM</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga0ae46eb0e83618bc7267543b7e6beaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88ca8d955846272e2541b8e13f29343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343">USB_CNTR_WKUPM</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gaa88ca8d955846272e2541b8e13f29343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f7187f084256a9445a3cac84b11cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5">USB_CNTR_ERRM</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaa5f7187f084256a9445a3cac84b11cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2a125a2e5bc4362faa7be62f6dafc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">USB_CNTR_PMAOVRM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gaaf2a125a2e5bc4362faa7be62f6dafc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00ba2990a5f24fb0e05802d82f24abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc">USB_CNTR_CTRM</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaf00ba2990a5f24fb0e05802d82f24abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aaa1c2bc97b02f8eac69a9a565ad73f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f">USB_ISTR_EP_ID</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga7aaa1c2bc97b02f8eac69a9a565ad73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c3cbe7072f6821b808037365962a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93">USB_ISTR_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga81c3cbe7072f6821b808037365962a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b163b7bdc25b4f0671ec2c79cf10c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">USB_ISTR_ESOF</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga7b163b7bdc25b4f0671ec2c79cf10c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91395f98d9e70d3addcfa2aaca531529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">USB_ISTR_SOF</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga91395f98d9e70d3addcfa2aaca531529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga937fa6afcc3a8fa3b3597ac81b39216b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">USB_ISTR_RESET</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga937fa6afcc3a8fa3b3597ac81b39216b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4853d529d9326e3d24ef5fd2861b7d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">USB_ISTR_SUSP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaa4853d529d9326e3d24ef5fd2861b7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e13c7c106d028a20a8af0244f66532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">USB_ISTR_WKUP</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga84e13c7c106d028a20a8af0244f66532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50875e0075a050305a676eadcf6a5c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">USB_ISTR_ERR</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga50875e0075a050305a676eadcf6a5c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4581fce2e7008ea4be136cdfc3936e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">USB_ISTR_PMAOVR</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gaa4581fce2e7008ea4be136cdfc3936e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f60ffd5846c9e50d93ae095290c575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">USB_ISTR_CTR</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaf7f60ffd5846c9e50d93ae095290c575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3be7ef58e1f59a72987d64aa5659b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7">USB_FNR_FN</a>&#160;&#160;&#160;((uint16_t)0x07FF)</td></tr>
<tr class="separator:ga5d3be7ef58e1f59a72987d64aa5659b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea5d4b642e7fb5143bbc4e87c1bcf77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">USB_FNR_LSOF</a>&#160;&#160;&#160;((uint16_t)0x1800)</td></tr>
<tr class="separator:ga2ea5d4b642e7fb5143bbc4e87c1bcf77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a3b491dc96066d1123013fad4d2212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212">USB_FNR_LCK</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaa1a3b491dc96066d1123013fad4d2212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga111fda8e4479562f1de1891f33e795e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2">USB_FNR_RXDM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga111fda8e4479562f1de1891f33e795e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5d46bbb39223fc1b5fda13cfa8f933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933">USB_FNR_RXDP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaac5d46bbb39223fc1b5fda13cfa8f933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcd696a8caca19577208704a7e42052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052">USB_DADDR_ADD</a>&#160;&#160;&#160;((uint8_t)0x7F)</td></tr>
<tr class="separator:gaabcd696a8caca19577208704a7e42052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce88073eb71108badb92a5c78f64ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7">USB_DADDR_ADD0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga1ce88073eb71108badb92a5c78f64ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77cba15bd7622f022c8ecf9c23996cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda">USB_DADDR_ADD1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga77cba15bd7622f022c8ecf9c23996cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13884e03fce0c07a3d69a55bf12134f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13884e03fce0c07a3d69a55bf12134f9">USB_DADDR_ADD2</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga13884e03fce0c07a3d69a55bf12134f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29a04a09ac0fab54a52b088baf23020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac29a04a09ac0fab54a52b088baf23020">USB_DADDR_ADD3</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:gac29a04a09ac0fab54a52b088baf23020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6215ffd761b5a28b9f43b872341d16b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6">USB_DADDR_ADD4</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga6215ffd761b5a28b9f43b872341d16b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdad478022df6c623e3b30a730e299e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e">USB_DADDR_ADD5</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga5cdad478022df6c623e3b30a730e299e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8dd96de36c30a85715f117b924d47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8dd96de36c30a85715f117b924d47c">USB_DADDR_ADD6</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gade8dd96de36c30a85715f117b924d47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6ef86b3dba82f6bd83c6ae7d02645a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a">USB_DADDR_EF</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:gadf6ef86b3dba82f6bd83c6ae7d02645a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f0fc4eae4218739ae19da47d529829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36f0fc4eae4218739ae19da47d529829">USB_BTABLE_BTABLE</a>&#160;&#160;&#160;((uint16_t)0xFFF8)</td></tr>
<tr class="separator:ga36f0fc4eae4218739ae19da47d529829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45ee53c334b9a5b7a76c6a67a8cb5b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45ee53c334b9a5b7a76c6a67a8cb5b9">USB_ADDR0_TX_ADDR0_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:gae45ee53c334b9a5b7a76c6a67a8cb5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a69f827b92180ac727ef2b71053ffe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a69f827b92180ac727ef2b71053ffe9">USB_ADDR1_TX_ADDR1_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga3a69f827b92180ac727ef2b71053ffe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5882d2f9c800f802d512460f64cc27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e5882d2f9c800f802d512460f64cc27">USB_ADDR2_TX_ADDR2_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga3e5882d2f9c800f802d512460f64cc27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b688d42257abdcc81b89db80a2ff92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1b688d42257abdcc81b89db80a2ff92">USB_ADDR3_TX_ADDR3_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:gab1b688d42257abdcc81b89db80a2ff92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f5b7d19cee8505299d4878ccc5575e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83f5b7d19cee8505299d4878ccc5575e">USB_ADDR4_TX_ADDR4_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga83f5b7d19cee8505299d4878ccc5575e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87638ae40365a8baf258baeccb812129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129">USB_ADDR5_TX_ADDR5_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga87638ae40365a8baf258baeccb812129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1083183ce6a94d63d89476d2578f17d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7">USB_ADDR6_TX_ADDR6_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga1083183ce6a94d63d89476d2578f17d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058df52c30718664b5d445d549305904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904">USB_ADDR7_TX_ADDR7_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga058df52c30718664b5d445d549305904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6466be66a32084aa426aeeca5ef74611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6466be66a32084aa426aeeca5ef74611">USB_COUNT0_TX_COUNT0_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga6466be66a32084aa426aeeca5ef74611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe051d0cb7517877860a5a38e5e31373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe051d0cb7517877860a5a38e5e31373">USB_COUNT1_TX_COUNT1_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:gabe051d0cb7517877860a5a38e5e31373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a846405c7a0852212ddc1f517a6138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43a846405c7a0852212ddc1f517a6138">USB_COUNT2_TX_COUNT2_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga43a846405c7a0852212ddc1f517a6138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b61342117bb4f9b3d638dfb564c7d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b61342117bb4f9b3d638dfb564c7d1f">USB_COUNT3_TX_COUNT3_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga0b61342117bb4f9b3d638dfb564c7d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799bcab3d651b3c536783fc28d45deb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga799bcab3d651b3c536783fc28d45deb2">USB_COUNT4_TX_COUNT4_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga799bcab3d651b3c536783fc28d45deb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa522aa2e3452118989393fa7559516e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e">USB_COUNT5_TX_COUNT5_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:gaaa522aa2e3452118989393fa7559516e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5336a8af382a4f44bd02ff947ae5208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208">USB_COUNT6_TX_COUNT6_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:gab5336a8af382a4f44bd02ff947ae5208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5902b57e1a62b4184f390b268aeb39a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4">USB_COUNT7_TX_COUNT7_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga5902b57e1a62b4184f390b268aeb39a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e05d74911c3f2f4b1cddcb38460614c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e05d74911c3f2f4b1cddcb38460614c">USB_COUNT0_TX_0_COUNT0_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga8e05d74911c3f2f4b1cddcb38460614c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b03301f59b970f09fff74d2a791cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b03301f59b970f09fff74d2a791cf9">USB_COUNT0_TX_1_COUNT0_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:ga66b03301f59b970f09fff74d2a791cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8a1a09e0f6db50066db6392ad29ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8a1a09e0f6db50066db6392ad29ada">USB_COUNT1_TX_0_COUNT1_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga3a8a1a09e0f6db50066db6392ad29ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f97f69dd4118bdd98b6c61348a3897b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f97f69dd4118bdd98b6c61348a3897b">USB_COUNT1_TX_1_COUNT1_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:ga4f97f69dd4118bdd98b6c61348a3897b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ceedf8b93ee2c7db35dd48f7d5829a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01ceedf8b93ee2c7db35dd48f7d5829a">USB_COUNT2_TX_0_COUNT2_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga01ceedf8b93ee2c7db35dd48f7d5829a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5704e964fed758eb96b09997c19abad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5704e964fed758eb96b09997c19abad5">USB_COUNT2_TX_1_COUNT2_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:ga5704e964fed758eb96b09997c19abad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ab40e0542ae1c6ddd21d9610c7414e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23ab40e0542ae1c6ddd21d9610c7414e">USB_COUNT3_TX_0_COUNT3_TX_0</a>&#160;&#160;&#160;((uint16_t)0x000003FF)</td></tr>
<tr class="separator:ga23ab40e0542ae1c6ddd21d9610c7414e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7d9d78950ebdf3ca4a6eaa7dd6b909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909">USB_COUNT3_TX_1_COUNT3_TX_1</a>&#160;&#160;&#160;((uint16_t)0x03FF0000)</td></tr>
<tr class="separator:ga2a7d9d78950ebdf3ca4a6eaa7dd6b909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c7e3c3111a01a49b24a6023deb2a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c7e3c3111a01a49b24a6023deb2a27">USB_COUNT4_TX_0_COUNT4_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:gac6c7e3c3111a01a49b24a6023deb2a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497d72946c17156a3c4e5fab4f04bbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga497d72946c17156a3c4e5fab4f04bbcb">USB_COUNT4_TX_1_COUNT4_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:ga497d72946c17156a3c4e5fab4f04bbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd2ce8e3c7946944039c8da300fa9f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd2ce8e3c7946944039c8da300fa9f4f">USB_COUNT5_TX_0_COUNT5_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:gabd2ce8e3c7946944039c8da300fa9f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903de2a6593e8623df0265a3aa7d2c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903de2a6593e8623df0265a3aa7d2c3f">USB_COUNT5_TX_1_COUNT5_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:ga903de2a6593e8623df0265a3aa7d2c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga557e5d43b7249340751c6d1739c8c329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga557e5d43b7249340751c6d1739c8c329">USB_COUNT6_TX_0_COUNT6_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga557e5d43b7249340751c6d1739c8c329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d9b88dad4428712bf8f65d8ae989ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba">USB_COUNT6_TX_1_COUNT6_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:gad3d9b88dad4428712bf8f65d8ae989ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626d9c1b9d1d457cc24b0f41657e60de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de">USB_COUNT7_TX_0_COUNT7_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga626d9c1b9d1d457cc24b0f41657e60de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0114e69ac70c1cf101121af0db3fe128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128">USB_COUNT7_TX_1_COUNT7_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:ga0114e69ac70c1cf101121af0db3fe128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2b98ee0d9a41d8836f8580e863ca11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2b98ee0d9a41d8836f8580e863ca11">USB_ADDR0_RX_ADDR0_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:gaee2b98ee0d9a41d8836f8580e863ca11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6f7121f0fcf86c1f6cb40320c9fce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6f7121f0fcf86c1f6cb40320c9fce3">USB_ADDR1_RX_ADDR1_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga8f6f7121f0fcf86c1f6cb40320c9fce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce92de63cc930b0686aa703451670e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce92de63cc930b0686aa703451670e7">USB_ADDR2_RX_ADDR2_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga4ce92de63cc930b0686aa703451670e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c912baa8640f44ffdad020a9cf3eda7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c912baa8640f44ffdad020a9cf3eda7">USB_ADDR3_RX_ADDR3_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga5c912baa8640f44ffdad020a9cf3eda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a18d4c41c96e4d6030040017e5749c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a18d4c41c96e4d6030040017e5749c5">USB_ADDR4_RX_ADDR4_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga1a18d4c41c96e4d6030040017e5749c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd684a969affde01213327484282ad85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85">USB_ADDR5_RX_ADDR5_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:gacd684a969affde01213327484282ad85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc7d1677761257a68f9fbdd9f0cfea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6">USB_ADDR6_RX_ADDR6_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga8fc7d1677761257a68f9fbdd9f0cfea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a15bf0bc533eb9b0f9277287b40006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006">USB_ADDR7_RX_ADDR7_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga54a15bf0bc533eb9b0f9277287b40006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b8f138bd79d878fd6bc75781b31e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88b8f138bd79d878fd6bc75781b31e3d">USB_COUNT0_RX_COUNT0_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga88b8f138bd79d878fd6bc75781b31e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16db460f896a78fecb0a08268b722cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb">USB_COUNT0_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr class="separator:gaf16db460f896a78fecb0a08268b722cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e9f21700e6a42c1da83c03b3a171c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9f21700e6a42c1da83c03b3a171c6a">USB_COUNT0_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga4e9f21700e6a42c1da83c03b3a171c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ae8fd5c6023a7ca3055b4e1b6dface0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0">USB_COUNT0_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga7ae8fd5c6023a7ca3055b4e1b6dface0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace62d96a61d74274875079d890a9d505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace62d96a61d74274875079d890a9d505">USB_COUNT0_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gace62d96a61d74274875079d890a9d505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8df50dc4c9e28592e9571abab3be48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c">USB_COUNT0_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaf8df50dc4c9e28592e9571abab3be48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8598416841142daa1bd67e7d111a5443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443">USB_COUNT0_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga8598416841142daa1bd67e7d111a5443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c255da617493dfc6a1ad5368683e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90">USB_COUNT0_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga58c255da617493dfc6a1ad5368683e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad111b8464ce99b4eafce3627f3f6290a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad111b8464ce99b4eafce3627f3f6290a">USB_COUNT1_RX_COUNT1_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:gad111b8464ce99b4eafce3627f3f6290a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab1be6d4747c02c471043d8e54bb217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217">USB_COUNT1_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr class="separator:ga4ab1be6d4747c02c471043d8e54bb217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6ed54fd59e77e756bad640d49c69cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6ed54fd59e77e756bad640d49c69cc">USB_COUNT1_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gacb6ed54fd59e77e756bad640d49c69cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790c6f6b1abb553b10c72f3004d9446d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d">USB_COUNT1_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga790c6f6b1abb553b10c72f3004d9446d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa42d8c47d90f4262eb6f156b2cfaf7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa42d8c47d90f4262eb6f156b2cfaf7c">USB_COUNT1_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gaaa42d8c47d90f4262eb6f156b2cfaf7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681a6d2ddd4de93d7cf1a573d1901351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351">USB_COUNT1_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga681a6d2ddd4de93d7cf1a573d1901351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0650bffd6e1c4fa53614884f036cd85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85">USB_COUNT1_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gae0650bffd6e1c4fa53614884f036cd85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24d9a6da5f07f6e2d315877c5fb0925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925">USB_COUNT1_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaf24d9a6da5f07f6e2d315877c5fb0925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91afa91a2ee7defcdf8d1ba838b73807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91afa91a2ee7defcdf8d1ba838b73807">USB_COUNT2_RX_COUNT2_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga91afa91a2ee7defcdf8d1ba838b73807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1902896254353e9344b99390c9443000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000">USB_COUNT2_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr class="separator:ga1902896254353e9344b99390c9443000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5bad5394270a8023743caef811f8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab5bad5394270a8023743caef811f8d0">USB_COUNT2_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaab5bad5394270a8023743caef811f8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30874750b9a8b3a1234dd9e75d80a141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141">USB_COUNT2_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga30874750b9a8b3a1234dd9e75d80a141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b60b2edd03d164ca17f45d2c45bd866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b60b2edd03d164ca17f45d2c45bd866">USB_COUNT2_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga5b60b2edd03d164ca17f45d2c45bd866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9dffc0dd597466cff67431ff448acbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc">USB_COUNT2_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaa9dffc0dd597466cff67431ff448acbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd2741b81e7c3962b75be28af6a35f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6">USB_COUNT2_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga2cd2741b81e7c3962b75be28af6a35f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8133ed1eea2001d225d3d67ae3c6d295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295">USB_COUNT2_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga8133ed1eea2001d225d3d67ae3c6d295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae601b49c9405e0bb464eb3e277159df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae601b49c9405e0bb464eb3e277159df7">USB_COUNT3_RX_COUNT3_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:gae601b49c9405e0bb464eb3e277159df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695b15f680c6f8555949762243c9b0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7">USB_COUNT3_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr class="separator:ga695b15f680c6f8555949762243c9b0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d0f75680d4cfd19385b9c6bdceaa66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6d0f75680d4cfd19385b9c6bdceaa66">USB_COUNT3_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaa6d0f75680d4cfd19385b9c6bdceaa66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0013e71026d28f4a9b8ebb2a3e517227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227">USB_COUNT3_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga0013e71026d28f4a9b8ebb2a3e517227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada52f2f25530d758c807ee6ba0e57231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada52f2f25530d758c807ee6ba0e57231">USB_COUNT3_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gada52f2f25530d758c807ee6ba0e57231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf31fea84640d7fbe1adb6e655e669d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d">USB_COUNT3_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gacdf31fea84640d7fbe1adb6e655e669d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e3089882278553b8f339e87bfb6241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241">USB_COUNT3_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga97e3089882278553b8f339e87bfb6241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea88c4bc2909e5acc57d07df0d695c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2">USB_COUNT3_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga2ea88c4bc2909e5acc57d07df0d695c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009652e83a062c259d733ae599a4eaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009652e83a062c259d733ae599a4eaae">USB_COUNT4_RX_COUNT4_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga009652e83a062c259d733ae599a4eaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a044c52a7d4be49f4d2d7ae4608384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384">USB_COUNT4_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr class="separator:ga13a044c52a7d4be49f4d2d7ae4608384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7410cb901e0b33303b76443b23c5512c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7410cb901e0b33303b76443b23c5512c">USB_COUNT4_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga7410cb901e0b33303b76443b23c5512c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c381cb684c140dfab2cb611eb8480d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d">USB_COUNT4_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga44c381cb684c140dfab2cb611eb8480d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd9e641148320c33274dc03a36bbbb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd9e641148320c33274dc03a36bbbb6">USB_COUNT4_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga1fd9e641148320c33274dc03a36bbbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaf2ec212c84d7210afbbeff64e2dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba">USB_COUNT4_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaeaaf2ec212c84d7210afbbeff64e2dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166cf86b8b0997653df6a3c6469dbf5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d">USB_COUNT4_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga166cf86b8b0997653df6a3c6469dbf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb387270d441cbcacf45ccbbed7d2a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61">USB_COUNT4_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gabb387270d441cbcacf45ccbbed7d2a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d5932d0ea6fd0cd6f6a4a2f728abba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6d5932d0ea6fd0cd6f6a4a2f728abba">USB_COUNT5_RX_COUNT5_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:gac6d5932d0ea6fd0cd6f6a4a2f728abba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f344dca8655341d8926797f3537c689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689">USB_COUNT5_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr class="separator:ga1f344dca8655341d8926797f3537c689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8dddaf43acc52251aad974a51b65fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8dddaf43acc52251aad974a51b65fe2">USB_COUNT5_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gab8dddaf43acc52251aad974a51b65fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c671b0d9ade6209c05911faf87bae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8">USB_COUNT5_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gad3c671b0d9ade6209c05911faf87bae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e799bdd938d11cab9a3e102ed78fd99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e799bdd938d11cab9a3e102ed78fd99">USB_COUNT5_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga6e799bdd938d11cab9a3e102ed78fd99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c34e5ad0c5f961f4cec16fdf9db4340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340">USB_COUNT5_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga2c34e5ad0c5f961f4cec16fdf9db4340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cbef96667d9c2f7e82439bd07610c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2">USB_COUNT5_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga54cbef96667d9c2f7e82439bd07610c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b21a5926cbbc55f725e2716ea9b7285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285">USB_COUNT5_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga2b21a5926cbbc55f725e2716ea9b7285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9459e0a3d09d92824e687b25dfb3d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9459e0a3d09d92824e687b25dfb3d6">USB_COUNT6_RX_COUNT6_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga0d9459e0a3d09d92824e687b25dfb3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b10eabb1a809d4dbac50b911375f8ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac">USB_COUNT6_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr class="separator:ga3b10eabb1a809d4dbac50b911375f8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb0fc6c7402a8ad5857e7691be53cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb0fc6c7402a8ad5857e7691be53cb9">USB_COUNT6_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga0bb0fc6c7402a8ad5857e7691be53cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9580b86793273d583a6cd07e54ea5ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb">USB_COUNT6_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga9580b86793273d583a6cd07e54ea5ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91eab0bf0cdbf7223c1ebc96d5f0e79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91eab0bf0cdbf7223c1ebc96d5f0e79a">USB_COUNT6_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga91eab0bf0cdbf7223c1ebc96d5f0e79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7792b0da10d5e581b9e9231145bbd04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f">USB_COUNT6_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga7792b0da10d5e581b9e9231145bbd04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3ccda8ec7f383d0c27f426c7f83ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6">USB_COUNT6_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gafc3ccda8ec7f383d0c27f426c7f83ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e34be42a892ec8f0b988b44da37b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94">USB_COUNT6_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaf1e34be42a892ec8f0b988b44da37b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180febe3d2c719fb8ef109f9a3a8fe8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga180febe3d2c719fb8ef109f9a3a8fe8d">USB_COUNT7_RX_COUNT7_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga180febe3d2c719fb8ef109f9a3a8fe8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4">USB_COUNT7_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr class="separator:gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc8f0fd2141ec00e10d01e04f24cee21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21">USB_COUNT7_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gacc8f0fd2141ec00e10d01e04f24cee21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908809b30f09108564c4518a2cc25be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4">USB_COUNT7_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga908809b30f09108564c4518a2cc25be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236e1b6a97d604e4a2b2ec6f9228524e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga236e1b6a97d604e4a2b2ec6f9228524e">USB_COUNT7_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga236e1b6a97d604e4a2b2ec6f9228524e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga140528868074ec157520690a019eea52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52">USB_COUNT7_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga140528868074ec157520690a019eea52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961582548acbf74eb4c2b19d8e172bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf">USB_COUNT7_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga961582548acbf74eb4c2b19d8e172bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf97183e1c68fbd42f79f5f85d6edb61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61">USB_COUNT7_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gacf97183e1c68fbd42f79f5f85d6edb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd0a98aea86fdfacc1cfe9cadad7ee07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd0a98aea86fdfacc1cfe9cadad7ee07">USB_COUNT0_RX_0_COUNT0_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:gabd0a98aea86fdfacc1cfe9cadad7ee07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb82ead106e311e0c84619fa34587bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd">USB_COUNT0_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:gabb82ead106e311e0c84619fa34587bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506b3fb239fbb87afa7d2efb1f2a2ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506b3fb239fbb87afa7d2efb1f2a2ce7">USB_COUNT0_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga506b3fb239fbb87afa7d2efb1f2a2ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29484bb25ef911e36e082cdc4f5a0fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4">USB_COUNT0_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga29484bb25ef911e36e082cdc4f5a0fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc8d932a7d2487102ed799ac702e555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcc8d932a7d2487102ed799ac702e555">USB_COUNT0_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gadcc8d932a7d2487102ed799ac702e555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76b3ced5cc0ccfea96d770f0149f219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219">USB_COUNT0_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaf76b3ced5cc0ccfea96d770f0149f219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449760d8d9d094c5c19bf18c3e46a689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449760d8d9d094c5c19bf18c3e46a689">USB_COUNT0_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga449760d8d9d094c5c19bf18c3e46a689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefaa008964bdd59f0ed9ddf4cd2ed2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e">USB_COUNT0_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaeefaa008964bdd59f0ed9ddf4cd2ed2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8f135196c703a71f4e326d01bf1a0c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8f135196c703a71f4e326d01bf1a0c7">USB_COUNT0_RX_1_COUNT0_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:gae8f135196c703a71f4e326d01bf1a0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05050fce6b3909c5895758a441d280ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed">USB_COUNT0_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:ga05050fce6b3909c5895758a441d280ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7daa0d84fff66a85cc3f92d77cbbc767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7daa0d84fff66a85cc3f92d77cbbc767">USB_COUNT0_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga7daa0d84fff66a85cc3f92d77cbbc767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b11974ba84ca452333b84de23a683d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d">USB_COUNT0_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga77b11974ba84ca452333b84de23a683d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784adbc265dd5ba53a298d1cc2ee50ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga784adbc265dd5ba53a298d1cc2ee50ab">USB_COUNT0_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga784adbc265dd5ba53a298d1cc2ee50ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e21d2a0bf4043ca49f13bd502386f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2">USB_COUNT0_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga42e21d2a0bf4043ca49f13bd502386f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3031e3c73a24634493bdadcb1ae024b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3031e3c73a24634493bdadcb1ae024b9">USB_COUNT0_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga3031e3c73a24634493bdadcb1ae024b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c46a3ac9c5283e9a3ee59ba06d2e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94">USB_COUNT0_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gaa5c46a3ac9c5283e9a3ee59ba06d2e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad806854db64e804920a3005cad144e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad806854db64e804920a3005cad144e33">USB_COUNT1_RX_0_COUNT1_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:gad806854db64e804920a3005cad144e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga142a1df236a2d80950df352a5cd8ab49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49">USB_COUNT1_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:ga142a1df236a2d80950df352a5cd8ab49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0518f94c4361d4124217e6a65a868b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0518f94c4361d4124217e6a65a868b00">USB_COUNT1_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga0518f94c4361d4124217e6a65a868b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2eaf3f44c1fae9411f562e5824a7b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9">USB_COUNT1_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga1a2eaf3f44c1fae9411f562e5824a7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8496248f78af8e025722724b505c2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8496248f78af8e025722724b505c2d3">USB_COUNT1_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaf8496248f78af8e025722724b505c2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91af9576d467858984f67791a248e6e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7">USB_COUNT1_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga91af9576d467858984f67791a248e6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf75af61fa3d097673e3962d5328759d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf75af61fa3d097673e3962d5328759d">USB_COUNT1_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gacf75af61fa3d097673e3962d5328759d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadebc7a5b54043adb49da9b9e51e00d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39">USB_COUNT1_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gadebc7a5b54043adb49da9b9e51e00d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02d00bc945a618aeace5e452c4ba253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02d00bc945a618aeace5e452c4ba253">USB_COUNT1_RX_1_COUNT1_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:gad02d00bc945a618aeace5e452c4ba253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548b49b414b09518b7d53aa8d909dd3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e">USB_COUNT1_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:ga548b49b414b09518b7d53aa8d909dd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fd3bcecfad1f9e86d62e9821f5b975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40fd3bcecfad1f9e86d62e9821f5b975">USB_COUNT1_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga40fd3bcecfad1f9e86d62e9821f5b975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02e58910d5f8eb1b19747de91644f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36">USB_COUNT1_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaf02e58910d5f8eb1b19747de91644f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd017cd17e28cfa3e91b20f1ef6fce80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd017cd17e28cfa3e91b20f1ef6fce80">USB_COUNT1_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gacd017cd17e28cfa3e91b20f1ef6fce80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a344c7f66f4b101c7791d5fcc4b9387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387">USB_COUNT1_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga6a344c7f66f4b101c7791d5fcc4b9387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e0aee385a54249b15731e1e2bc0ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e0aee385a54249b15731e1e2bc0ebb">USB_COUNT1_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaf9e0aee385a54249b15731e1e2bc0ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb7ab13751b1bb20927f93407e78d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65">USB_COUNT1_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga4fb7ab13751b1bb20927f93407e78d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29fa5a39578290c4559d812c68751a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad29fa5a39578290c4559d812c68751a6">USB_COUNT2_RX_0_COUNT2_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:gad29fa5a39578290c4559d812c68751a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51249f809be2ee225513613e6b8189dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd">USB_COUNT2_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:ga51249f809be2ee225513613e6b8189dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1831486761d9efda4d1bb44899cb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace1831486761d9efda4d1bb44899cb62">USB_COUNT2_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gace1831486761d9efda4d1bb44899cb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae2d71c7457670bc3e73864f6652e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34">USB_COUNT2_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga6ae2d71c7457670bc3e73864f6652e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9510ae0cc724af72c3b6abe96438613c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9510ae0cc724af72c3b6abe96438613c">USB_COUNT2_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga9510ae0cc724af72c3b6abe96438613c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab703e72c99a86356fc94975661ee3dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa">USB_COUNT2_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gab703e72c99a86356fc94975661ee3dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0348126db3c9e40f3ed4eb77d256fd4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0348126db3c9e40f3ed4eb77d256fd4f">USB_COUNT2_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga0348126db3c9e40f3ed4eb77d256fd4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ed7be1ce46ae7952d51d38618d7a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82">USB_COUNT2_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga89ed7be1ce46ae7952d51d38618d7a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3a9d85f8530c4249512470bf14a09a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3a9d85f8530c4249512470bf14a09a">USB_COUNT2_RX_1_COUNT2_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:gaaa3a9d85f8530c4249512470bf14a09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6d2a2f6909cbf3543629548ba51fc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2">USB_COUNT2_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:ga9f6d2a2f6909cbf3543629548ba51fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0998980832f7ef957bec3547d041d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0998980832f7ef957bec3547d041d8">USB_COUNT2_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga6b0998980832f7ef957bec3547d041d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224166bbab0f16a95962d3c1e704e14e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e">USB_COUNT2_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga224166bbab0f16a95962d3c1e704e14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b53c6be129906d7d63d9b88384e7ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b53c6be129906d7d63d9b88384e7ed2">USB_COUNT2_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga7b53c6be129906d7d63d9b88384e7ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c773e3a2503f6c5e3e88b2d56f1d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d">USB_COUNT2_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga50c773e3a2503f6c5e3e88b2d56f1d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0cf76c39101eab6b9bd733c1f33716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb0cf76c39101eab6b9bd733c1f33716">USB_COUNT2_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gabb0cf76c39101eab6b9bd733c1f33716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e9c03223bb6f8e2977672a33e67510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510">USB_COUNT2_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gaf8e9c03223bb6f8e2977672a33e67510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f86e7dd0bdaa14454613ce773b36be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35f86e7dd0bdaa14454613ce773b36be">USB_COUNT3_RX_0_COUNT3_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga35f86e7dd0bdaa14454613ce773b36be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80e5e92027d75c9c2e7bae05304759a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a">USB_COUNT3_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:gaf80e5e92027d75c9c2e7bae05304759a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a399d2c4a6677ccf3f7388f0ec1af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7a399d2c4a6677ccf3f7388f0ec1af5">USB_COUNT3_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gad7a399d2c4a6677ccf3f7388f0ec1af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364d64e94330be32c1d29f7b4da2d84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f">USB_COUNT3_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga364d64e94330be32c1d29f7b4da2d84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c90043536e912ad1d906b736b12eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88c90043536e912ad1d906b736b12eb2">USB_COUNT3_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga88c90043536e912ad1d906b736b12eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02813cf6149e593a06e76366a574f5bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb">USB_COUNT3_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga02813cf6149e593a06e76366a574f5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8636cbba20c6dd1d0d47dab9ae9bad04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8636cbba20c6dd1d0d47dab9ae9bad04">USB_COUNT3_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga8636cbba20c6dd1d0d47dab9ae9bad04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ab0273f7e420e1c718fb591d44142f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f">USB_COUNT3_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga95ab0273f7e420e1c718fb591d44142f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac983eb2e53866d74ea8c7423294e27f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac983eb2e53866d74ea8c7423294e27f0">USB_COUNT3_RX_1_COUNT3_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:gac983eb2e53866d74ea8c7423294e27f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3dc8cad5df5e048f6ce420926dfa3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7">USB_COUNT3_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:gab3dc8cad5df5e048f6ce420926dfa3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b72ae69111227f1cae04168c721aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58b72ae69111227f1cae04168c721aaa">USB_COUNT3_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga58b72ae69111227f1cae04168c721aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2712471ea0c1eac0fa900568205daa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9">USB_COUNT3_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaf2712471ea0c1eac0fa900568205daa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b56366bb66ae13c62492efa9cd087a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b56366bb66ae13c62492efa9cd087a0">USB_COUNT3_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga0b56366bb66ae13c62492efa9cd087a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921481514c0bda9e887de808998ed359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359">USB_COUNT3_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga921481514c0bda9e887de808998ed359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc2bc433f3b457cac18bb781ab3c254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc2bc433f3b457cac18bb781ab3c254">USB_COUNT3_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gadfc2bc433f3b457cac18bb781ab3c254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292e02c41e73a31a9670c91271700031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031">USB_COUNT3_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga292e02c41e73a31a9670c91271700031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e118f03aff3fef293d7a1a29a77952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3e118f03aff3fef293d7a1a29a77952">USB_COUNT4_RX_0_COUNT4_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:gac3e118f03aff3fef293d7a1a29a77952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66145d20783f563b08b083b220863ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7">USB_COUNT4_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:ga66145d20783f563b08b083b220863ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c31be1adf15d7d9cc85befdaf68b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4c31be1adf15d7d9cc85befdaf68b89">USB_COUNT4_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaa4c31be1adf15d7d9cc85befdaf68b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb598992bac6e703dd91fde8e618771b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b">USB_COUNT4_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaeb598992bac6e703dd91fde8e618771b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda75878ba97e8cb6f55f9eec73c16d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacda75878ba97e8cb6f55f9eec73c16d1">USB_COUNT4_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gacda75878ba97e8cb6f55f9eec73c16d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3ba819eb08c96e36961cf27dd5047b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b">USB_COUNT4_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gafa3ba819eb08c96e36961cf27dd5047b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f27fc34dcbb6bcfbcdc57cc1145ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33f27fc34dcbb6bcfbcdc57cc1145ee9">USB_COUNT4_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga33f27fc34dcbb6bcfbcdc57cc1145ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab637abe54b3de44707513cde5bcb8424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424">USB_COUNT4_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gab637abe54b3de44707513cde5bcb8424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga341680c85474ae283122dbfda527f7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga341680c85474ae283122dbfda527f7eb">USB_COUNT4_RX_1_COUNT4_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:ga341680c85474ae283122dbfda527f7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311a144c7f2f97a7a8a07e60fddc539e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e">USB_COUNT4_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:ga311a144c7f2f97a7a8a07e60fddc539e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab75df097c1a96dec6eda7aaee267d007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab75df097c1a96dec6eda7aaee267d007">USB_COUNT4_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gab75df097c1a96dec6eda7aaee267d007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf386033654fc3d717fee3125998874f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f">USB_COUNT4_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gacf386033654fc3d717fee3125998874f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa192016d2af94ffbc4e2527911782e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa192016d2af94ffbc4e2527911782e64">USB_COUNT4_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaa192016d2af94ffbc4e2527911782e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fdfeb4ecc9bc9209d52050799053a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e">USB_COUNT4_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga5fdfeb4ecc9bc9209d52050799053a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fa689a90257ee009b2fcf8fdd892853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa689a90257ee009b2fcf8fdd892853">USB_COUNT4_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga6fa689a90257ee009b2fcf8fdd892853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552fd27d3768fe7bfa860b97e9d1321d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d">USB_COUNT4_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga552fd27d3768fe7bfa860b97e9d1321d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d891204b7a783b7a0f48758e9bc3801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d891204b7a783b7a0f48758e9bc3801">USB_COUNT5_RX_0_COUNT5_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga0d891204b7a783b7a0f48758e9bc3801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3189bb99916c8f1de960f195c64204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204">USB_COUNT5_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:ga8e3189bb99916c8f1de960f195c64204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8960839d232792e5f03018573ac166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8960839d232792e5f03018573ac166">USB_COUNT5_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga3f8960839d232792e5f03018573ac166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4045ebc4e99ca0a87904934c609f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94">USB_COUNT5_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga7f4045ebc4e99ca0a87904934c609f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b0476f026153dd0ce4b1b3958ec68f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6b0476f026153dd0ce4b1b3958ec68f">USB_COUNT5_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gae6b0476f026153dd0ce4b1b3958ec68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf685080c4ad7960cdc491bab14646219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219">USB_COUNT5_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaf685080c4ad7960cdc491bab14646219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9074f5cc42e2ff6281f4122815edccd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9074f5cc42e2ff6281f4122815edccd5">USB_COUNT5_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga9074f5cc42e2ff6281f4122815edccd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedf3bc905d24c1a183464de1eb37d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e">USB_COUNT5_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gafedf3bc905d24c1a183464de1eb37d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c36cc476f3adadd448e0513b6bf39c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c36cc476f3adadd448e0513b6bf39c6">USB_COUNT5_RX_1_COUNT5_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:ga9c36cc476f3adadd448e0513b6bf39c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c2f8f6a6433e61264d950139824c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03">USB_COUNT5_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:ga55c2f8f6a6433e61264d950139824c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac154eb9b4430398a9f6cec73735cf696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac154eb9b4430398a9f6cec73735cf696">USB_COUNT5_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gac154eb9b4430398a9f6cec73735cf696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0407a2d6f64e51a9bf29a1f73eee55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55">USB_COUNT5_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga9c0407a2d6f64e51a9bf29a1f73eee55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f0457e141894a4285f2aff5e523861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f0457e141894a4285f2aff5e523861">USB_COUNT5_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga64f0457e141894a4285f2aff5e523861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce90baf290473b81235f97c4a418ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2">USB_COUNT5_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga6ce90baf290473b81235f97c4a418ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af1794e0b7503d7f0122d9f5d11b1d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0af1794e0b7503d7f0122d9f5d11b1d7">USB_COUNT5_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga0af1794e0b7503d7f0122d9f5d11b1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc337769fdfdae8dbca3859e6c73dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce">USB_COUNT5_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga1bc337769fdfdae8dbca3859e6c73dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1314f10984417f05b9e25252a21a9bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1314f10984417f05b9e25252a21a9bd9">USB_COUNT6_RX_0_COUNT6_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga1314f10984417f05b9e25252a21a9bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa72c65778170a0351203fedff5fbb6d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4">USB_COUNT6_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:gaa72c65778170a0351203fedff5fbb6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3c43ca573b0f3075486a96d3f83bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3c43ca573b0f3075486a96d3f83bff">USB_COUNT6_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaae3c43ca573b0f3075486a96d3f83bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9955b4c33f02416fed3ed6162311e5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad">USB_COUNT6_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga9955b4c33f02416fed3ed6162311e5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a43edac299903129ec17cfe823f7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a43edac299903129ec17cfe823f7a1">USB_COUNT6_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga42a43edac299903129ec17cfe823f7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d368e0d6c069f261402e886162da67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e">USB_COUNT6_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga0d368e0d6c069f261402e886162da67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5277d3cc2e53537cf7fb6c53c8fafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5277d3cc2e53537cf7fb6c53c8fafa">USB_COUNT6_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaeb5277d3cc2e53537cf7fb6c53c8fafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1bd8accdbf73d1461531d23ca1bc5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c">USB_COUNT6_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gafb1bd8accdbf73d1461531d23ca1bc5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac865707698b11877beb6186db91e45d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac865707698b11877beb6186db91e45d6">USB_COUNT6_RX_1_COUNT6_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:gac865707698b11877beb6186db91e45d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ce1f6227038549f4a52f979f82ee81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81">USB_COUNT6_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:ga45ce1f6227038549f4a52f979f82ee81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0554791da2f68333d97599361c7b5992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0554791da2f68333d97599361c7b5992">USB_COUNT6_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga0554791da2f68333d97599361c7b5992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac946eecdd872c11b3ac1ef0f7ebaa225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225">USB_COUNT6_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gac946eecdd872c11b3ac1ef0f7ebaa225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58afc8b1560c1ffae4e98f43eea1b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf58afc8b1560c1ffae4e98f43eea1b14">USB_COUNT6_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaf58afc8b1560c1ffae4e98f43eea1b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7076eee4a7fb33d3bdbb328c8f19ecbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc">USB_COUNT6_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga7076eee4a7fb33d3bdbb328c8f19ecbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga051bf5ecf7ebf29cebcda705be29aab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga051bf5ecf7ebf29cebcda705be29aab6">USB_COUNT6_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga051bf5ecf7ebf29cebcda705be29aab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e60cccbd4eb561d4b3415f483f9d82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82">USB_COUNT6_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga95e60cccbd4eb561d4b3415f483f9d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ea08477bbfbdebb3e018687800cbd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1ea08477bbfbdebb3e018687800cbd9">USB_COUNT7_RX_0_COUNT7_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:gad1ea08477bbfbdebb3e018687800cbd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fa51030416044612addae0b6553f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99">USB_COUNT7_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:ga41fa51030416044612addae0b6553f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a8f7f4b9208d685a5298d03fee6fa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a8f7f4b9208d685a5298d03fee6fa0">USB_COUNT7_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gac5a8f7f4b9208d685a5298d03fee6fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aab70fc0d9fd8bd091e6757f672251f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f">USB_COUNT7_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga3aab70fc0d9fd8bd091e6757f672251f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5f362f5ee77b5ec03a025aeaba0e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5f362f5ee77b5ec03a025aeaba0e79">USB_COUNT7_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga2f5f362f5ee77b5ec03a025aeaba0e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256fb30d499aec4ac5b3466dda535dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd">USB_COUNT7_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga256fb30d499aec4ac5b3466dda535dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8855ec0bd405f30270cecf5f8368cf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8855ec0bd405f30270cecf5f8368cf3b">USB_COUNT7_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga8855ec0bd405f30270cecf5f8368cf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0931f0ac0d4e96fdfb5b49ecd7f513be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be">USB_COUNT7_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga0931f0ac0d4e96fdfb5b49ecd7f513be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cc32a38662dbefcd8d1ddd5e7c9f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5cc32a38662dbefcd8d1ddd5e7c9f8d">USB_COUNT7_RX_1_COUNT7_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:gae5cc32a38662dbefcd8d1ddd5e7c9f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987278b8b59704e6ff1458d6448b0ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9">USB_COUNT7_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:ga987278b8b59704e6ff1458d6448b0ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad559fd55f00344b85c0adcf4457b0b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07">USB_COUNT7_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gad559fd55f00344b85c0adcf4457b0b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf85d83040fdce1d47c2bb4bd1a1af97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97">USB_COUNT7_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gacf85d83040fdce1d47c2bb4bd1a1af97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2119f2d24e00121f40a20de6114094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2119f2d24e00121f40a20de6114094">USB_COUNT7_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga3b2119f2d24e00121f40a20de6114094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c340bb4814868819551a054e43636a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3">USB_COUNT7_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga0c340bb4814868819551a054e43636a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4424fb27d6dd5fc0af3e9e45893cbb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4424fb27d6dd5fc0af3e9e45893cbb4a">USB_COUNT7_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga4424fb27d6dd5fc0af3e9e45893cbb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c83c047d53c5609b057b673205b84ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff">USB_COUNT7_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga0c83c047d53c5609b057b673205b84ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;((uint8_t)0x7F)</td></tr>
<tr class="separator:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d510237467b8e10ca1001574671ad8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga4d510237467b8e10ca1001574671ad8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e344f4a12c60e57cb643511379b261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:gab1e344f4a12c60e57cb643511379b261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a493575c9a7c6006a3af9d13399268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gab3a493575c9a7c6006a3af9d13399268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;((uint16_t)0x007F)</td></tr>
<tr class="separator:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698b68239773862647ef5f9d963b80c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga698b68239773862647ef5f9d963b80c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166845425e89d01552bac0baeec686d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga166845425e89d01552bac0baeec686d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga344253edc9710aa6db6047b76cce723b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga344253edc9710aa6db6047b76cce723b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106cdb96da03ce192628f54cefcbec2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga106cdb96da03ce192628f54cefcbec2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067b1d8238f1d5613481aba71a946638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;((uint16_t)0x0180)</td></tr>
<tr class="separator:ga067b1d8238f1d5613481aba71a946638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4858525604534e493b8a09e0b04ace61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga4858525604534e493b8a09e0b04ace61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae062a243b69b8a56226b0349ec51a9ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae062a243b69b8a56226b0349ec51a9ef">SysTick_CTRL_ENABLE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gae062a243b69b8a56226b0349ec51a9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2621dc0d596c0c744d80e31f040820a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2621dc0d596c0c744d80e31f040820a">SysTick_CTRL_TICKINT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaf2621dc0d596c0c744d80e31f040820a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f84beb52c644f8eaa67e4067708c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f84beb52c644f8eaa67e4067708c7d">SysTick_CTRL_CLKSOURCE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaa1f84beb52c644f8eaa67e4067708c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga088dc188d27ba601d5098bb0f7ec5ed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga088dc188d27ba601d5098bb0f7ec5ed7">SysTick_CTRL_COUNTFLAG</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga088dc188d27ba601d5098bb0f7ec5ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42fe61867f9c2975ef85d820856302f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42fe61867f9c2975ef85d820856302f5">SysTick_LOAD_RELOAD</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr class="separator:ga42fe61867f9c2975ef85d820856302f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20551e8942a2f7578740ef8d2797f5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20551e8942a2f7578740ef8d2797f5e2">SysTick_VAL_CURRENT</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr class="separator:ga20551e8942a2f7578740ef8d2797f5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd8d9bf0fcebcaf96e2f9a131b123d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cd8d9bf0fcebcaf96e2f9a131b123d2">SysTick_CALIB_TENMS</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr class="separator:ga3cd8d9bf0fcebcaf96e2f9a131b123d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e88399828475c370fc777a1ab2d3d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e88399828475c370fc777a1ab2d3d58">SysTick_CALIB_SKEW</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga4e88399828475c370fc777a1ab2d3d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315aef6279fff87c0dd1fbb691e4d83d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315aef6279fff87c0dd1fbb691e4d83d">SysTick_CALIB_NOREF</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga315aef6279fff87c0dd1fbb691e4d83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524d6bb507267b757f54a89b89a8b7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga524d6bb507267b757f54a89b89a8b7b2">NVIC_ISER_SETENA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga524d6bb507267b757f54a89b89a8b7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4682204947d21842495025382e45a8fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4682204947d21842495025382e45a8fb">NVIC_ISER_SETENA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga4682204947d21842495025382e45a8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f31ee863432615256b137741793a77a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f31ee863432615256b137741793a77a">NVIC_ISER_SETENA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga3f31ee863432615256b137741793a77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95058dbce83ff1339536029665d216e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95058dbce83ff1339536029665d216e8">NVIC_ISER_SETENA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga95058dbce83ff1339536029665d216e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb1cf3d86f49f6785d125fa18352039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bb1cf3d86f49f6785d125fa18352039">NVIC_ISER_SETENA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga8bb1cf3d86f49f6785d125fa18352039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131d008c6bc5bc26b989913d18d01204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga131d008c6bc5bc26b989913d18d01204">NVIC_ISER_SETENA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga131d008c6bc5bc26b989913d18d01204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc5a554385260be8ebda6433b691fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc5a554385260be8ebda6433b691fb2">NVIC_ISER_SETENA_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga6cc5a554385260be8ebda6433b691fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7851457a3c800072677e5cae54cc6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7851457a3c800072677e5cae54cc6cc">NVIC_ISER_SETENA_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaf7851457a3c800072677e5cae54cc6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84068d07c3276a8c03b13aecf67a8ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84068d07c3276a8c03b13aecf67a8ca1">NVIC_ISER_SETENA_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga84068d07c3276a8c03b13aecf67a8ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259f4752dc739afb8aaf1e4146019ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga259f4752dc739afb8aaf1e4146019ec9">NVIC_ISER_SETENA_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga259f4752dc739afb8aaf1e4146019ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371e8d82dd1bcc44c2ea8e90a66c5ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga371e8d82dd1bcc44c2ea8e90a66c5ae5">NVIC_ISER_SETENA_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga371e8d82dd1bcc44c2ea8e90a66c5ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a05a01f82e832e6da3452d39a7a6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a05a01f82e832e6da3452d39a7a6e2">NVIC_ISER_SETENA_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaa9a05a01f82e832e6da3452d39a7a6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b78aa3c425d86301dc148de43115b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b78aa3c425d86301dc148de43115b48">NVIC_ISER_SETENA_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga3b78aa3c425d86301dc148de43115b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga447fc01ce241d2ae3cdb631498587efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga447fc01ce241d2ae3cdb631498587efd">NVIC_ISER_SETENA_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga447fc01ce241d2ae3cdb631498587efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga320d26a7e0e94b3f459bec4c90a3559a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga320d26a7e0e94b3f459bec4c90a3559a">NVIC_ISER_SETENA_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga320d26a7e0e94b3f459bec4c90a3559a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dcc230344b6e3401962a260e9ad7d45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dcc230344b6e3401962a260e9ad7d45">NVIC_ISER_SETENA_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga3dcc230344b6e3401962a260e9ad7d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c792f54013ef2bf46392c813a9f966e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c792f54013ef2bf46392c813a9f966e">NVIC_ISER_SETENA_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga4c792f54013ef2bf46392c813a9f966e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574e2c400afa40e90866dec2746b6e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574e2c400afa40e90866dec2746b6e3a">NVIC_ISER_SETENA_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga574e2c400afa40e90866dec2746b6e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6e7ac573075a189cafae29dee4af3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6e7ac573075a189cafae29dee4af3e">NVIC_ISER_SETENA_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga5e6e7ac573075a189cafae29dee4af3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79519b08aa1fbf9449d754f03eaa49d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79519b08aa1fbf9449d754f03eaa49d6">NVIC_ISER_SETENA_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga79519b08aa1fbf9449d754f03eaa49d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf92a4a2157b8a53c07d0f13f6acc9d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf92a4a2157b8a53c07d0f13f6acc9d6b">NVIC_ISER_SETENA_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaf92a4a2157b8a53c07d0f13f6acc9d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765aebd3b4d179659c11212754d495d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765aebd3b4d179659c11212754d495d4">NVIC_ISER_SETENA_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga765aebd3b4d179659c11212754d495d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b78a46bbcf70086a2cd26973f7420cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b78a46bbcf70086a2cd26973f7420cd">NVIC_ISER_SETENA_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga8b78a46bbcf70086a2cd26973f7420cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2166c96acab924d0cc6e84c019046a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2166c96acab924d0cc6e84c019046a78">NVIC_ISER_SETENA_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga2166c96acab924d0cc6e84c019046a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a1543e4b66f8662a130e44811d63e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37a1543e4b66f8662a130e44811d63e8">NVIC_ISER_SETENA_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga37a1543e4b66f8662a130e44811d63e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbac420cda087473b34c86e110b5de0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac420cda087473b34c86e110b5de0a">NVIC_ISER_SETENA_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gacbac420cda087473b34c86e110b5de0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75bfd414772f29ac8d7eb20000cbe94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf75bfd414772f29ac8d7eb20000cbe94">NVIC_ISER_SETENA_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaf75bfd414772f29ac8d7eb20000cbe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bda2dc8c0afc0b29f8b5ad13ec6fa43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bda2dc8c0afc0b29f8b5ad13ec6fa43">NVIC_ISER_SETENA_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga9bda2dc8c0afc0b29f8b5ad13ec6fa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed656de3e29c9870541b3c47041f0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed656de3e29c9870541b3c47041f0e2">NVIC_ISER_SETENA_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga5ed656de3e29c9870541b3c47041f0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565ddf52fd22e6d5aa9d606da5bfbb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga565ddf52fd22e6d5aa9d606da5bfbb96">NVIC_ISER_SETENA_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga565ddf52fd22e6d5aa9d606da5bfbb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd010353bce4fed442e08ea918a6642a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd010353bce4fed442e08ea918a6642a">NVIC_ISER_SETENA_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gafd010353bce4fed442e08ea918a6642a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1134b329f5284ae7b3e429cb905fa4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1134b329f5284ae7b3e429cb905fa4f">NVIC_ISER_SETENA_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gad1134b329f5284ae7b3e429cb905fa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab197009ecc0031bc0a8b62bcdbaff37b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab197009ecc0031bc0a8b62bcdbaff37b">NVIC_ISER_SETENA_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gab197009ecc0031bc0a8b62bcdbaff37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8048ac27c64c34aef747eb3845f07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb8048ac27c64c34aef747eb3845f07d">NVIC_ICER_CLRENA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gabb8048ac27c64c34aef747eb3845f07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c0e8d7ead740fbbc6efe1b44336c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7c0e8d7ead740fbbc6efe1b44336c4d">NVIC_ICER_CLRENA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gad7c0e8d7ead740fbbc6efe1b44336c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701dd2c4365790c5a9506ecc41f9fe3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga701dd2c4365790c5a9506ecc41f9fe3c">NVIC_ICER_CLRENA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga701dd2c4365790c5a9506ecc41f9fe3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5cb2478698a64c214d63d79aeeed75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace5cb2478698a64c214d63d79aeeed75">NVIC_ICER_CLRENA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gace5cb2478698a64c214d63d79aeeed75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff9f3ef9ac99c1b266ab1d8963b36560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff9f3ef9ac99c1b266ab1d8963b36560">NVIC_ICER_CLRENA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaff9f3ef9ac99c1b266ab1d8963b36560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892fafa00274551ee17971c5f419138b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892fafa00274551ee17971c5f419138b">NVIC_ICER_CLRENA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga892fafa00274551ee17971c5f419138b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd48066d81ddc85be2cb4dd71ddcb60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfd48066d81ddc85be2cb4dd71ddcb60">NVIC_ICER_CLRENA_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gadfd48066d81ddc85be2cb4dd71ddcb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a92307738d1730bd21d55c6c065b526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a92307738d1730bd21d55c6c065b526">NVIC_ICER_CLRENA_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga6a92307738d1730bd21d55c6c065b526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7132ff32947d90bf2f537591e77823c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7132ff32947d90bf2f537591e77823c">NVIC_ICER_CLRENA_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gad7132ff32947d90bf2f537591e77823c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b4758eebf43cc2bfc8183a3517c8c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b4758eebf43cc2bfc8183a3517c8c0">NVIC_ICER_CLRENA_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga08b4758eebf43cc2bfc8183a3517c8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f11ecc81c128ad3ef27899cd2a048dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f11ecc81c128ad3ef27899cd2a048dd">NVIC_ICER_CLRENA_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga5f11ecc81c128ad3ef27899cd2a048dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b17e9837b0b1ccf28f7309afba8aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b17e9837b0b1ccf28f7309afba8aa7">NVIC_ICER_CLRENA_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gad9b17e9837b0b1ccf28f7309afba8aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e4b35a58a123c2e8fa4edb7e81aaeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1e4b35a58a123c2e8fa4edb7e81aaeb">NVIC_ICER_CLRENA_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gae1e4b35a58a123c2e8fa4edb7e81aaeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521ef47669c32ba4b6fb34cdee181115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga521ef47669c32ba4b6fb34cdee181115">NVIC_ICER_CLRENA_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga521ef47669c32ba4b6fb34cdee181115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f787e52461b5e3f777290ac4b8ff6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f787e52461b5e3f777290ac4b8ff6fc">NVIC_ICER_CLRENA_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga6f787e52461b5e3f777290ac4b8ff6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac937ce62879648e947d70a4db16727f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac937ce62879648e947d70a4db16727f0">NVIC_ICER_CLRENA_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gac937ce62879648e947d70a4db16727f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a88004a2ac9b270d73ab1ff53300bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a88004a2ac9b270d73ab1ff53300bb">NVIC_ICER_CLRENA_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaa6a88004a2ac9b270d73ab1ff53300bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73de40429d453b0a63ea4ed788e949f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73de40429d453b0a63ea4ed788e949f0">NVIC_ICER_CLRENA_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga73de40429d453b0a63ea4ed788e949f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393cfbe5e1ce46220aa5ebd9a1891d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga393cfbe5e1ce46220aa5ebd9a1891d97">NVIC_ICER_CLRENA_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga393cfbe5e1ce46220aa5ebd9a1891d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fa2d0859938af8374b0ee52c7acb04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fa2d0859938af8374b0ee52c7acb04b">NVIC_ICER_CLRENA_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga7fa2d0859938af8374b0ee52c7acb04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02572a777aeac75a01c94f56e23ff07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02572a777aeac75a01c94f56e23ff07b">NVIC_ICER_CLRENA_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga02572a777aeac75a01c94f56e23ff07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df2313e7432cabddba0b974b8f4f020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df2313e7432cabddba0b974b8f4f020">NVIC_ICER_CLRENA_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga8df2313e7432cabddba0b974b8f4f020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c4599364e72b2d88ac386144a3fe7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16c4599364e72b2d88ac386144a3fe7e">NVIC_ICER_CLRENA_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga16c4599364e72b2d88ac386144a3fe7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b9bade4bebc1c058325e1aafc3fd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16b9bade4bebc1c058325e1aafc3fd8f">NVIC_ICER_CLRENA_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga16b9bade4bebc1c058325e1aafc3fd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92531bd55ca6aa771993210d485c0f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa92531bd55ca6aa771993210d485c0f7">NVIC_ICER_CLRENA_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaa92531bd55ca6aa771993210d485c0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41766a9f4345819d8eea33b8753b9f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41766a9f4345819d8eea33b8753b9f6">NVIC_ICER_CLRENA_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gab41766a9f4345819d8eea33b8753b9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1bb79682735090f6c1bbf2b298f6c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1bb79682735090f6c1bbf2b298f6c5b">NVIC_ICER_CLRENA_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gac1bb79682735090f6c1bbf2b298f6c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e63dfa3c37961071f48a76fd34e92e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e63dfa3c37961071f48a76fd34e92e9">NVIC_ICER_CLRENA_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga0e63dfa3c37961071f48a76fd34e92e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1793fa80d1a517c94dc975dc1270bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada1793fa80d1a517c94dc975dc1270bc">NVIC_ICER_CLRENA_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gada1793fa80d1a517c94dc975dc1270bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b389b9803af7187df08ab3031be9509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b389b9803af7187df08ab3031be9509">NVIC_ICER_CLRENA_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga9b389b9803af7187df08ab3031be9509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac7e634d9726387b9026c9504e52582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacac7e634d9726387b9026c9504e52582">NVIC_ICER_CLRENA_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gacac7e634d9726387b9026c9504e52582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d39e1daa7b9c636fe16951745b011d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d39e1daa7b9c636fe16951745b011d">NVIC_ICER_CLRENA_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga11d39e1daa7b9c636fe16951745b011d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb10af18569712590c4db5476292cf6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb10af18569712590c4db5476292cf6f">NVIC_ICER_CLRENA_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gafb10af18569712590c4db5476292cf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706ae5af63e84b9d9a901c030d39b2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga706ae5af63e84b9d9a901c030d39b2de">NVIC_ISPR_SETPEND</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga706ae5af63e84b9d9a901c030d39b2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea480702ab09562864852893b9005c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ea480702ab09562864852893b9005c2">NVIC_ISPR_SETPEND_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga4ea480702ab09562864852893b9005c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5d1b15a80c029c9aa985bb23a7ffb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d1b15a80c029c9aa985bb23a7ffb2">NVIC_ISPR_SETPEND_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga3b5d1b15a80c029c9aa985bb23a7ffb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2de13af9ff315637a1cd651847f022d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2de13af9ff315637a1cd651847f022d">NVIC_ISPR_SETPEND_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaa2de13af9ff315637a1cd651847f022d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76361988bf57c412fe73ffb799afd797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76361988bf57c412fe73ffb799afd797">NVIC_ISPR_SETPEND_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga76361988bf57c412fe73ffb799afd797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e69812ce2bb6458c0c6214b1307c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8e69812ce2bb6458c0c6214b1307c5e">NVIC_ISPR_SETPEND_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaa8e69812ce2bb6458c0c6214b1307c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95c03293d177e1bfe43be1d5eefbf5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95c03293d177e1bfe43be1d5eefbf5f8">NVIC_ISPR_SETPEND_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga95c03293d177e1bfe43be1d5eefbf5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee79d95614db51d2e0ff530d09673e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeee79d95614db51d2e0ff530d09673e9">NVIC_ISPR_SETPEND_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaeee79d95614db51d2e0ff530d09673e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga809b3f1ab6def76d15fa0b457445d244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga809b3f1ab6def76d15fa0b457445d244">NVIC_ISPR_SETPEND_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga809b3f1ab6def76d15fa0b457445d244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fae06b9e22eaeb3ee19bd19105b1ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fae06b9e22eaeb3ee19bd19105b1ae2">NVIC_ISPR_SETPEND_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga3fae06b9e22eaeb3ee19bd19105b1ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5459e94b315765d3f4e9ab9c6e00aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5459e94b315765d3f4e9ab9c6e00aae">NVIC_ISPR_SETPEND_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gac5459e94b315765d3f4e9ab9c6e00aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ef4ef84df65432e2e75448d851b789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ef4ef84df65432e2e75448d851b789">NVIC_ISPR_SETPEND_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga05ef4ef84df65432e2e75448d851b789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd66dd5953c24688917964115ae796f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbd66dd5953c24688917964115ae796f">NVIC_ISPR_SETPEND_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gacbd66dd5953c24688917964115ae796f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdcc8da708ddeee71a593050dfade50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdcc8da708ddeee71a593050dfade50">NVIC_ISPR_SETPEND_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga3cdcc8da708ddeee71a593050dfade50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae51ee8367ba000f48692a84505b2b620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae51ee8367ba000f48692a84505b2b620">NVIC_ISPR_SETPEND_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gae51ee8367ba000f48692a84505b2b620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6588454e29509bb1eae0c96a25bf7ed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6588454e29509bb1eae0c96a25bf7ed9">NVIC_ISPR_SETPEND_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga6588454e29509bb1eae0c96a25bf7ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6fee7fe7c8ee64ddb5cd2a419ac88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6fee7fe7c8ee64ddb5cd2a419ac88e">NVIC_ISPR_SETPEND_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga4f6fee7fe7c8ee64ddb5cd2a419ac88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d421797a1718a74cf4ff4b58d4f4fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33d421797a1718a74cf4ff4b58d4f4fd">NVIC_ISPR_SETPEND_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga33d421797a1718a74cf4ff4b58d4f4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae2b82da99561dd033e74b0b3a3aad0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae2b82da99561dd033e74b0b3a3aad0b">NVIC_ISPR_SETPEND_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaae2b82da99561dd033e74b0b3a3aad0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a078aafa6253af4b17ca28cdbc3699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5a078aafa6253af4b17ca28cdbc3699">NVIC_ISPR_SETPEND_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gae5a078aafa6253af4b17ca28cdbc3699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d2e9109ecccd36be4e6230d95cd648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d2e9109ecccd36be4e6230d95cd648">NVIC_ISPR_SETPEND_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga07d2e9109ecccd36be4e6230d95cd648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf4ff376f8afcc661184028c713c5c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf4ff376f8afcc661184028c713c5c0">NVIC_ISPR_SETPEND_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga3cf4ff376f8afcc661184028c713c5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ddcc81d3c5e498ab99f23183bf4a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76ddcc81d3c5e498ab99f23183bf4a5b">NVIC_ISPR_SETPEND_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga76ddcc81d3c5e498ab99f23183bf4a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db2d31426967beb45500dd82816e6e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0db2d31426967beb45500dd82816e6e5">NVIC_ISPR_SETPEND_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga0db2d31426967beb45500dd82816e6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0b7e1a693eb4a090622b18f79a2b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec0b7e1a693eb4a090622b18f79a2b6d">NVIC_ISPR_SETPEND_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaec0b7e1a693eb4a090622b18f79a2b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91b78240ce32417e0916fce399c5035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac91b78240ce32417e0916fce399c5035">NVIC_ISPR_SETPEND_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gac91b78240ce32417e0916fce399c5035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6576e0ed8e79909372b9f29b36ea05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf6576e0ed8e79909372b9f29b36ea05">NVIC_ISPR_SETPEND_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gacf6576e0ed8e79909372b9f29b36ea05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc96581240b52ea223b8512e5fe404f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc96581240b52ea223b8512e5fe404f">NVIC_ISPR_SETPEND_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga1bc96581240b52ea223b8512e5fe404f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef6dcabdd3b151cf81f65f27f160c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef6dcabdd3b151cf81f65f27f160c8b">NVIC_ISPR_SETPEND_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gacef6dcabdd3b151cf81f65f27f160c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaae73e711685955c9bbd810a8750b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaae73e711685955c9bbd810a8750b2">NVIC_ISPR_SETPEND_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gacaaae73e711685955c9bbd810a8750b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc01bacfbd4e6533b8114ad67766f50a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc01bacfbd4e6533b8114ad67766f50a">NVIC_ISPR_SETPEND_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gadc01bacfbd4e6533b8114ad67766f50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7973887dda1478e3941782ec6cc33a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7973887dda1478e3941782ec6cc33a6">NVIC_ISPR_SETPEND_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gae7973887dda1478e3941782ec6cc33a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569e37431b777e42c39bd6a708150081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga569e37431b777e42c39bd6a708150081">NVIC_ISPR_SETPEND_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga569e37431b777e42c39bd6a708150081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c6a7e54654b4873816afad7984fbb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3c6a7e54654b4873816afad7984fbb0">NVIC_ICPR_CLRPEND</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gae3c6a7e54654b4873816afad7984fbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafecd77abe8ff78b4679c965b11e31ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafecd77abe8ff78b4679c965b11e31ac3">NVIC_ICPR_CLRPEND_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gafecd77abe8ff78b4679c965b11e31ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a68ba7be8374cbedfe18c15a852100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1a68ba7be8374cbedfe18c15a852100">NVIC_ICPR_CLRPEND_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gad1a68ba7be8374cbedfe18c15a852100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad0271ce6eb2fd787881a526acc9ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad0271ce6eb2fd787881a526acc9ecf">NVIC_ICPR_CLRPEND_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga3ad0271ce6eb2fd787881a526acc9ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601ded5d1439ded3a734b80ae3d9ac42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601ded5d1439ded3a734b80ae3d9ac42">NVIC_ICPR_CLRPEND_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga601ded5d1439ded3a734b80ae3d9ac42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa186cf67d658dae40dd70cd0b55456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fa186cf67d658dae40dd70cd0b55456">NVIC_ICPR_CLRPEND_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga8fa186cf67d658dae40dd70cd0b55456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0560ad9cc66e9a4d3b6d918745752350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0560ad9cc66e9a4d3b6d918745752350">NVIC_ICPR_CLRPEND_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga0560ad9cc66e9a4d3b6d918745752350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81743f1b0f020b023cd627dc6b46eed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81743f1b0f020b023cd627dc6b46eed0">NVIC_ICPR_CLRPEND_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga81743f1b0f020b023cd627dc6b46eed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga167cc46ce9628e5cbc971f9248fadbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga167cc46ce9628e5cbc971f9248fadbc9">NVIC_ICPR_CLRPEND_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga167cc46ce9628e5cbc971f9248fadbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19da2023fbcc3856feb1c5e8143d3126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19da2023fbcc3856feb1c5e8143d3126">NVIC_ICPR_CLRPEND_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga19da2023fbcc3856feb1c5e8143d3126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8047a8411c6e505edab25c0c7db179df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8047a8411c6e505edab25c0c7db179df">NVIC_ICPR_CLRPEND_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga8047a8411c6e505edab25c0c7db179df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9631ca376fd2fb30ca9fba782dbcebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9631ca376fd2fb30ca9fba782dbcebc">NVIC_ICPR_CLRPEND_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gae9631ca376fd2fb30ca9fba782dbcebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a8a83be00f68acd6d3a6d8dcd81c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a8a83be00f68acd6d3a6d8dcd81c73">NVIC_ICPR_CLRPEND_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga65a8a83be00f68acd6d3a6d8dcd81c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1535690e1151004707902cc49f280d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1535690e1151004707902cc49f280d2">NVIC_ICPR_CLRPEND_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gac1535690e1151004707902cc49f280d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704f098169cbfd48746e6fdb647cb139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga704f098169cbfd48746e6fdb647cb139">NVIC_ICPR_CLRPEND_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga704f098169cbfd48746e6fdb647cb139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764a5bb88ee730049cdaa9823238e4eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga764a5bb88ee730049cdaa9823238e4eb">NVIC_ICPR_CLRPEND_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga764a5bb88ee730049cdaa9823238e4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641b9f2fc8a75d9a0f08ee9e764ae67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641b9f2fc8a75d9a0f08ee9e764ae67e">NVIC_ICPR_CLRPEND_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga641b9f2fc8a75d9a0f08ee9e764ae67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9563b3bc48251e3048bba95dcd8ce2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9563b3bc48251e3048bba95dcd8ce2ed">NVIC_ICPR_CLRPEND_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga9563b3bc48251e3048bba95dcd8ce2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafd4aa7dbd587713c5f8460021ffbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacafd4aa7dbd587713c5f8460021ffbbf">NVIC_ICPR_CLRPEND_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gacafd4aa7dbd587713c5f8460021ffbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb158cb09839a27399daaec82596bdae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb158cb09839a27399daaec82596bdae">NVIC_ICPR_CLRPEND_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gacb158cb09839a27399daaec82596bdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa77e3164f76f55c8b65716f7e78b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fa77e3164f76f55c8b65716f7e78b3c">NVIC_ICPR_CLRPEND_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga4fa77e3164f76f55c8b65716f7e78b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913321e79e4566f2589d0cf0cbc69951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga913321e79e4566f2589d0cf0cbc69951">NVIC_ICPR_CLRPEND_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga913321e79e4566f2589d0cf0cbc69951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b95b5d83cfed1dc8e93252f350738f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82b95b5d83cfed1dc8e93252f350738f">NVIC_ICPR_CLRPEND_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga82b95b5d83cfed1dc8e93252f350738f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48498de37ce0e3630539a40e9748ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa48498de37ce0e3630539a40e9748ac8">NVIC_ICPR_CLRPEND_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaa48498de37ce0e3630539a40e9748ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7976e3ca5e53e365b2d5fe622f738800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7976e3ca5e53e365b2d5fe622f738800">NVIC_ICPR_CLRPEND_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga7976e3ca5e53e365b2d5fe622f738800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5aa740ee8b8ddcc9e28cad9cc2e287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5aa740ee8b8ddcc9e28cad9cc2e287">NVIC_ICPR_CLRPEND_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga2a5aa740ee8b8ddcc9e28cad9cc2e287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71fd6b864214fc20cda783f983a3b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71fd6b864214fc20cda783f983a3b99">NVIC_ICPR_CLRPEND_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gae71fd6b864214fc20cda783f983a3b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d5368aef48a813695090fd367ec4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5d5368aef48a813695090fd367ec4a6">NVIC_ICPR_CLRPEND_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gae5d5368aef48a813695090fd367ec4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8092ee7e81ecfa33294e8dc972e736a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8092ee7e81ecfa33294e8dc972e736a1">NVIC_ICPR_CLRPEND_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga8092ee7e81ecfa33294e8dc972e736a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e05fe155495b02aa07f086600d362af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e05fe155495b02aa07f086600d362af">NVIC_ICPR_CLRPEND_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga0e05fe155495b02aa07f086600d362af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72eea853122e43a77db5d11cf189b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd72eea853122e43a77db5d11cf189b2">NVIC_ICPR_CLRPEND_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gacd72eea853122e43a77db5d11cf189b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3482d26f4a66f2e345f5877e5b7d4f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3482d26f4a66f2e345f5877e5b7d4f59">NVIC_ICPR_CLRPEND_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga3482d26f4a66f2e345f5877e5b7d4f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb29b21f8ac81d048b70b6ae17518ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfb29b21f8ac81d048b70b6ae17518ee">NVIC_ICPR_CLRPEND_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gabfb29b21f8ac81d048b70b6ae17518ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00015005adbb6e281ac05f29b862772b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00015005adbb6e281ac05f29b862772b">NVIC_IABR_ACTIVE</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga00015005adbb6e281ac05f29b862772b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96b2c2bf18a5845f65c23761f35c20c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf96b2c2bf18a5845f65c23761f35c20c">NVIC_IABR_ACTIVE_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf96b2c2bf18a5845f65c23761f35c20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b032782f6ee599b3e6c67a915f2a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b032782f6ee599b3e6c67a915f2a77">NVIC_IABR_ACTIVE_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga29b032782f6ee599b3e6c67a915f2a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87128e17a9e614347d5b27f2e53c92cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87128e17a9e614347d5b27f2e53c92cc">NVIC_IABR_ACTIVE_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga87128e17a9e614347d5b27f2e53c92cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b70628725abd184e4f3258f25552ad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b70628725abd184e4f3258f25552ad4">NVIC_IABR_ACTIVE_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga0b70628725abd184e4f3258f25552ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31486ae04d73eace12011a850855ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad31486ae04d73eace12011a850855ffc">NVIC_IABR_ACTIVE_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gad31486ae04d73eace12011a850855ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabdfde449fc6a3c5c6bf5236ebbd14e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabdfde449fc6a3c5c6bf5236ebbd14e5">NVIC_IABR_ACTIVE_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaabdfde449fc6a3c5c6bf5236ebbd14e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9888c42aada7bd962b44a207954f7209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9888c42aada7bd962b44a207954f7209">NVIC_IABR_ACTIVE_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga9888c42aada7bd962b44a207954f7209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9028f6886fca410cb526352999f4911a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9028f6886fca410cb526352999f4911a">NVIC_IABR_ACTIVE_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga9028f6886fca410cb526352999f4911a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101fc66c184d311ee995db2c8c82ef95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga101fc66c184d311ee995db2c8c82ef95">NVIC_IABR_ACTIVE_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga101fc66c184d311ee995db2c8c82ef95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6521600ff1bccc832e252b1b5676dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6521600ff1bccc832e252b1b5676dd">NVIC_IABR_ACTIVE_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaed6521600ff1bccc832e252b1b5676dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c29cb59542e009f5908814bc73f699a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c29cb59542e009f5908814bc73f699a">NVIC_IABR_ACTIVE_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga1c29cb59542e009f5908814bc73f699a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3ac5a2c4b87dc781facd9f0ab2faa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3ac5a2c4b87dc781facd9f0ab2faa9">NVIC_IABR_ACTIVE_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaae3ac5a2c4b87dc781facd9f0ab2faa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf67765093e4ee4b2911e5f29b011e1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf67765093e4ee4b2911e5f29b011e1a1">NVIC_IABR_ACTIVE_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaf67765093e4ee4b2911e5f29b011e1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b52deba459b2a9a6d2379c9b0b0c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b52deba459b2a9a6d2379c9b0b0c26">NVIC_IABR_ACTIVE_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga29b52deba459b2a9a6d2379c9b0b0c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393379d79019d81602dbc4311edc21fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga393379d79019d81602dbc4311edc21fe">NVIC_IABR_ACTIVE_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga393379d79019d81602dbc4311edc21fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9abe638115ec30e599c34c839515dd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9abe638115ec30e599c34c839515dd4">NVIC_IABR_ACTIVE_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gab9abe638115ec30e599c34c839515dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac87de01e114b011a900bca17e7b729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac87de01e114b011a900bca17e7b729">NVIC_IABR_ACTIVE_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gadac87de01e114b011a900bca17e7b729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a870327f07feef53199fe4befb2464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7a870327f07feef53199fe4befb2464">NVIC_IABR_ACTIVE_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gac7a870327f07feef53199fe4befb2464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16bd00a6c07b193fa07761bc4c68cf1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16bd00a6c07b193fa07761bc4c68cf1a">NVIC_IABR_ACTIVE_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga16bd00a6c07b193fa07761bc4c68cf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5368786bfb44b9d31c62c180cf089b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5368786bfb44b9d31c62c180cf089b77">NVIC_IABR_ACTIVE_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga5368786bfb44b9d31c62c180cf089b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad1a8c8e757e6d7a30c4dc2073693724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad1a8c8e757e6d7a30c4dc2073693724">NVIC_IABR_ACTIVE_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaad1a8c8e757e6d7a30c4dc2073693724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89fc27cdcb3a0291dcb03b8d2537b566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89fc27cdcb3a0291dcb03b8d2537b566">NVIC_IABR_ACTIVE_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga89fc27cdcb3a0291dcb03b8d2537b566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1e16e90060fae9442e54a02aade2c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1e16e90060fae9442e54a02aade2c3">NVIC_IABR_ACTIVE_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga1a1e16e90060fae9442e54a02aade2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423a9b1f0e4d06137bceaea3d482d7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423a9b1f0e4d06137bceaea3d482d7f9">NVIC_IABR_ACTIVE_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga423a9b1f0e4d06137bceaea3d482d7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7cb5ecc8420bde213d4e25d698bad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7cb5ecc8420bde213d4e25d698bad0">NVIC_IABR_ACTIVE_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga2a7cb5ecc8420bde213d4e25d698bad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3be82eac5db87b085ced6424940e36d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3be82eac5db87b085ced6424940e36d7">NVIC_IABR_ACTIVE_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga3be82eac5db87b085ced6424940e36d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b17346a5573c34ca0d8fc3e8ebee702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b17346a5573c34ca0d8fc3e8ebee702">NVIC_IABR_ACTIVE_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga5b17346a5573c34ca0d8fc3e8ebee702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a42e366c56ce09eb944c8f20c520004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a42e366c56ce09eb944c8f20c520004">NVIC_IABR_ACTIVE_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga2a42e366c56ce09eb944c8f20c520004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2736661ca2d3411bede3dfdbe51edbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2736661ca2d3411bede3dfdbe51edbb">NVIC_IABR_ACTIVE_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gad2736661ca2d3411bede3dfdbe51edbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2b52a462248fe00401170951e51e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2b52a462248fe00401170951e51e10">NVIC_IABR_ACTIVE_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga9e2b52a462248fe00401170951e51e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41ab2699910a3c837f177b81e5c40d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41ab2699910a3c837f177b81e5c40d33">NVIC_IABR_ACTIVE_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga41ab2699910a3c837f177b81e5c40d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7816041fba7d83cd8b3dd1ba10f80c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7816041fba7d83cd8b3dd1ba10f80c4a">NVIC_IABR_ACTIVE_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga7816041fba7d83cd8b3dd1ba10f80c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3b08d85a1acb7ceb1e099323dcccab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3b08d85a1acb7ceb1e099323dcccab">NVIC_IPR0_PRI_0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga7a3b08d85a1acb7ceb1e099323dcccab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23faf79e734bfdb5799fac5916ff10cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23faf79e734bfdb5799fac5916ff10cb">NVIC_IPR0_PRI_1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga23faf79e734bfdb5799fac5916ff10cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ea52e5abb18a63bd4c7578e47a1446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80ea52e5abb18a63bd4c7578e47a1446">NVIC_IPR0_PRI_2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga80ea52e5abb18a63bd4c7578e47a1446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9104db3d83a6c566e8bfd2a4b33a7145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9104db3d83a6c566e8bfd2a4b33a7145">NVIC_IPR0_PRI_3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga9104db3d83a6c566e8bfd2a4b33a7145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1282075e5142524bb85e3d2df0102501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1282075e5142524bb85e3d2df0102501">NVIC_IPR1_PRI_4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga1282075e5142524bb85e3d2df0102501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63b4e9a76d033470c30e0858306ddb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b4e9a76d033470c30e0858306ddb2">NVIC_IPR1_PRI_5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gaa63b4e9a76d033470c30e0858306ddb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b2966818c404ea29e2db4667a3a6f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b2966818c404ea29e2db4667a3a6f41">NVIC_IPR1_PRI_6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga8b2966818c404ea29e2db4667a3a6f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c1da5dac82bf4644b0a11c3a39cb2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c1da5dac82bf4644b0a11c3a39cb2d">NVIC_IPR1_PRI_7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga96c1da5dac82bf4644b0a11c3a39cb2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02b1193affeeae87f9b1e8af4feded1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02b1193affeeae87f9b1e8af4feded1">NVIC_IPR2_PRI_8</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gad02b1193affeeae87f9b1e8af4feded1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98647b92f40858b03174d73fa9aa50e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98647b92f40858b03174d73fa9aa50e2">NVIC_IPR2_PRI_9</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga98647b92f40858b03174d73fa9aa50e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2498ad6390c001f5520f17600935041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2498ad6390c001f5520f17600935041">NVIC_IPR2_PRI_10</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gad2498ad6390c001f5520f17600935041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f3bb417d3518b39303b9523c1461c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33f3bb417d3518b39303b9523c1461c1">NVIC_IPR2_PRI_11</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga33f3bb417d3518b39303b9523c1461c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5871dc95a2ca809773a1dde818c63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a5871dc95a2ca809773a1dde818c63c">NVIC_IPR3_PRI_12</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga1a5871dc95a2ca809773a1dde818c63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada03b8dae40bf704e4bf523d1aa22496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada03b8dae40bf704e4bf523d1aa22496">NVIC_IPR3_PRI_13</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gada03b8dae40bf704e4bf523d1aa22496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga966d733853ca1b07d12b7c66bfe7eb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga966d733853ca1b07d12b7c66bfe7eb3c">NVIC_IPR3_PRI_14</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga966d733853ca1b07d12b7c66bfe7eb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd3de39c1d0c6c9efbb9fab3b62d094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd3de39c1d0c6c9efbb9fab3b62d094">NVIC_IPR3_PRI_15</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga9bd3de39c1d0c6c9efbb9fab3b62d094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc57da3ac7ef9d6de3b0a1ad84a35c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbc57da3ac7ef9d6de3b0a1ad84a35c3">NVIC_IPR4_PRI_16</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gacbc57da3ac7ef9d6de3b0a1ad84a35c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbcf647ec5f3b88447c40d82cbba784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbcf647ec5f3b88447c40d82cbba784">NVIC_IPR4_PRI_17</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga8fbcf647ec5f3b88447c40d82cbba784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5980ea116aae6400b74fcbb7ab69db05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5980ea116aae6400b74fcbb7ab69db05">NVIC_IPR4_PRI_18</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga5980ea116aae6400b74fcbb7ab69db05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d53e0b085d3151bead07fae93f507b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d53e0b085d3151bead07fae93f507b8">NVIC_IPR4_PRI_19</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga5d53e0b085d3151bead07fae93f507b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03b60b41f202d008226bc4a9596a833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03b60b41f202d008226bc4a9596a833">NVIC_IPR5_PRI_20</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gaa03b60b41f202d008226bc4a9596a833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98a9cb7398fba35957f0d9a39451506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98a9cb7398fba35957f0d9a39451506">NVIC_IPR5_PRI_21</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gac98a9cb7398fba35957f0d9a39451506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b37a77e86e910e5f16fec4c1bac200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b37a77e86e910e5f16fec4c1bac200">NVIC_IPR5_PRI_22</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gab8b37a77e86e910e5f16fec4c1bac200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2bc84f21dc418ebca068a7a74fbf13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc2bc84f21dc418ebca068a7a74fbf13">NVIC_IPR5_PRI_23</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:gabc2bc84f21dc418ebca068a7a74fbf13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35639332d0dd2169659dacb334be746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac35639332d0dd2169659dacb334be746">NVIC_IPR6_PRI_24</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gac35639332d0dd2169659dacb334be746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31813e988f709143c47b376411b63be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31813e988f709143c47b376411b63be3">NVIC_IPR6_PRI_25</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga31813e988f709143c47b376411b63be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae874a405758adfc16a21ab2492cc01aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae874a405758adfc16a21ab2492cc01aa">NVIC_IPR6_PRI_26</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gae874a405758adfc16a21ab2492cc01aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc988dabd555381a1e8546e8b0d4152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc988dabd555381a1e8546e8b0d4152">NVIC_IPR6_PRI_27</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga6cc988dabd555381a1e8546e8b0d4152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c01a412ea1d6b0659e53f23edaa42b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c01a412ea1d6b0659e53f23edaa42b9">NVIC_IPR7_PRI_28</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga8c01a412ea1d6b0659e53f23edaa42b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab867187fcd218881e0309938fe902674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab867187fcd218881e0309938fe902674">NVIC_IPR7_PRI_29</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gab867187fcd218881e0309938fe902674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7e7058f4cf233a7b220bfeb1048443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe7e7058f4cf233a7b220bfeb1048443">NVIC_IPR7_PRI_30</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gabe7e7058f4cf233a7b220bfeb1048443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df57e06dd24110f7a228efa85131bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df57e06dd24110f7a228efa85131bbe">NVIC_IPR7_PRI_31</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga8df57e06dd24110f7a228efa85131bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d41122756e2a2a01f07f5863312a0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d41122756e2a2a01f07f5863312a0b3">SCB_CPUID_REVISION</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga8d41122756e2a2a01f07f5863312a0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga550badbbe87c076419c0cc1c914b6d3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga550badbbe87c076419c0cc1c914b6d3c">SCB_CPUID_PARTNO</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td></tr>
<tr class="separator:ga550badbbe87c076419c0cc1c914b6d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601f7f9ef2f371fc3316931cacddd914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601f7f9ef2f371fc3316931cacddd914">SCB_CPUID_Constant</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:ga601f7f9ef2f371fc3316931cacddd914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2918ac8b94d21ece6e60d8e57466b3ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2918ac8b94d21ece6e60d8e57466b3ac">SCB_CPUID_VARIANT</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:ga2918ac8b94d21ece6e60d8e57466b3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d13461f7ac56baf2bc2005f49b08c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d13461f7ac56baf2bc2005f49b08c9">SCB_CPUID_IMPLEMENTER</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga07d13461f7ac56baf2bc2005f49b08c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03823cedb24b4d4c95812f121a2f493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03823cedb24b4d4c95812f121a2f493">SCB_ICSR_VECTACTIVE</a>&#160;&#160;&#160;((uint32_t)0x000001FF)</td></tr>
<tr class="separator:gaa03823cedb24b4d4c95812f121a2f493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga842275c9ea59be843c92d28bda1e554c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga842275c9ea59be843c92d28bda1e554c">SCB_ICSR_RETTOBASE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga842275c9ea59be843c92d28bda1e554c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ba96d4d975d2ad3cd43c091b1e65af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91ba96d4d975d2ad3cd43c091b1e65af">SCB_ICSR_VECTPENDING</a>&#160;&#160;&#160;((uint32_t)0x003FF000)</td></tr>
<tr class="separator:ga91ba96d4d975d2ad3cd43c091b1e65af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc9f4da4f73fd9aaeee3a8c97dac8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddc9f4da4f73fd9aaeee3a8c97dac8c2">SCB_ICSR_ISRPENDING</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaddc9f4da4f73fd9aaeee3a8c97dac8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga699279156aae0333110fe24a5e4e3d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga699279156aae0333110fe24a5e4e3d21">SCB_ICSR_ISRPREEMPT</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga699279156aae0333110fe24a5e4e3d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739c687961a5555b6a3903b617461892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga739c687961a5555b6a3903b617461892">SCB_ICSR_PENDSTCLR</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga739c687961a5555b6a3903b617461892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1208f2e1fba16f8ce1fd533f48228898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1208f2e1fba16f8ce1fd533f48228898">SCB_ICSR_PENDSTSET</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga1208f2e1fba16f8ce1fd533f48228898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b3c1eebacbbc3d33ecf875e2e298a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3c1eebacbbc3d33ecf875e2e298a1">SCB_ICSR_PENDSVCLR</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga84b3c1eebacbbc3d33ecf875e2e298a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d08b3c1bd96c4c12dddd25aea063e35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d08b3c1bd96c4c12dddd25aea063e35">SCB_ICSR_PENDSVSET</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga4d08b3c1bd96c4c12dddd25aea063e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7d69b63652f05f4ff9b72d110dec7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7d69b63652f05f4ff9b72d110dec7a">SCB_ICSR_NMIPENDSET</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga0a7d69b63652f05f4ff9b72d110dec7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a53fe56449df9763635b9ef14ec4eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a53fe56449df9763635b9ef14ec4eef">SCB_VTOR_TBLOFF</a>&#160;&#160;&#160;((uint32_t)0x1FFFFF80)</td></tr>
<tr class="separator:ga1a53fe56449df9763635b9ef14ec4eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfbd687e656472904d65b6e76e60d32c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfbd687e656472904d65b6e76e60d32c">SCB_VTOR_TBLBASE</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gadfbd687e656472904d65b6e76e60d32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec31f9ed3b476e1ec623b0d89df51280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec31f9ed3b476e1ec623b0d89df51280">SCB_AIRCR_VECTRESET</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaec31f9ed3b476e1ec623b0d89df51280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d9b3c94c860a0b0b038285ca817fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d9b3c94c860a0b0b038285ca817fd3">SCB_AIRCR_VECTCLRACTIVE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gae3d9b3c94c860a0b0b038285ca817fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c65d10100e2fb5fdcf826b2573b5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86c65d10100e2fb5fdcf826b2573b5d8">SCB_AIRCR_SYSRESETREQ</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga86c65d10100e2fb5fdcf826b2573b5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562fa27a50d34fb3e182eb90d1de7457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562fa27a50d34fb3e182eb90d1de7457">SCB_AIRCR_PRIGROUP</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr class="separator:ga562fa27a50d34fb3e182eb90d1de7457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ed5772b7584aa9100568c39883e2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73ed5772b7584aa9100568c39883e2e2">SCB_AIRCR_PRIGROUP_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga73ed5772b7584aa9100568c39883e2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71495c63cf23ccc57ef1d00ce05bccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71495c63cf23ccc57ef1d00ce05bccd">SCB_AIRCR_PRIGROUP_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gae71495c63cf23ccc57ef1d00ce05bccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga355be0b34a767b11718c8e3640e8de7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga355be0b34a767b11718c8e3640e8de7e">SCB_AIRCR_PRIGROUP_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga355be0b34a767b11718c8e3640e8de7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10749836707315bc2ede47d13478bf1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10749836707315bc2ede47d13478bf1d">SCB_AIRCR_PRIGROUP0</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga10749836707315bc2ede47d13478bf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372eac3d95632115359a016557cc9692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga372eac3d95632115359a016557cc9692">SCB_AIRCR_PRIGROUP1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga372eac3d95632115359a016557cc9692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75877ae3cc09849e0c4ccf2711d4780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa75877ae3cc09849e0c4ccf2711d4780">SCB_AIRCR_PRIGROUP2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaa75877ae3cc09849e0c4ccf2711d4780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8f6a9d617d3fed71ee7379243560d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf8f6a9d617d3fed71ee7379243560d1">SCB_AIRCR_PRIGROUP3</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:gadf8f6a9d617d3fed71ee7379243560d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dfd544733beb12e6097d3c58cfccee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfd544733beb12e6097d3c58cfccee5">SCB_AIRCR_PRIGROUP4</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga9dfd544733beb12e6097d3c58cfccee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb910c0ebae3006b6f6892794627268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb910c0ebae3006b6f6892794627268">SCB_AIRCR_PRIGROUP5</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td></tr>
<tr class="separator:ga0fb910c0ebae3006b6f6892794627268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7aa631763933a39471da41af3cfb54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe7aa631763933a39471da41af3cfb54">SCB_AIRCR_PRIGROUP6</a>&#160;&#160;&#160;((uint32_t)0x00000600)</td></tr>
<tr class="separator:gabe7aa631763933a39471da41af3cfb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2decaa6e4210f1432b59b6939808c61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2decaa6e4210f1432b59b6939808c61c">SCB_AIRCR_PRIGROUP7</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr class="separator:ga2decaa6e4210f1432b59b6939808c61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5876f1c12d6322a188b09efe77f69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5876f1c12d6322a188b09efe77f69d">SCB_AIRCR_ENDIANESS</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gade5876f1c12d6322a188b09efe77f69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c09346491834693c481c5d5a20886d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c09346491834693c481c5d5a20886d">SCB_AIRCR_VECTKEY</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr class="separator:gae9c09346491834693c481c5d5a20886d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef484612839a04567ebaeeb57ca0b015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef484612839a04567ebaeeb57ca0b015">SCB_SCR_SLEEPONEXIT</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gaef484612839a04567ebaeeb57ca0b015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f4f02bfc91aef800b88fa58329cb92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92">SCB_SCR_SLEEPDEEP</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gac4f4f02bfc91aef800b88fa58329cb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe02e0bb7621be2b7c53f4acd9e8f8c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe02e0bb7621be2b7c53f4acd9e8f8c5">SCB_SCR_SEVONPEND</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:gafe02e0bb7621be2b7c53f4acd9e8f8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga737bd09d6c94b325cfe96733585ee307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga737bd09d6c94b325cfe96733585ee307">SCB_CCR_NONBASETHRDENA</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga737bd09d6c94b325cfe96733585ee307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f3eb65ed64479d1c4223b69be60a786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3eb65ed64479d1c4223b69be60a786">SCB_CCR_USERSETMPEND</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga7f3eb65ed64479d1c4223b69be60a786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a075d1f9722f6972ed1a98305e24cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a075d1f9722f6972ed1a98305e24cf9">SCB_CCR_UNALIGN_TRP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga6a075d1f9722f6972ed1a98305e24cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1ca0625d0b4b5be3c4332258c28ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1ca0625d0b4b5be3c4332258c28ec4">SCB_CCR_DIV_0_TRP</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga9a1ca0625d0b4b5be3c4332258c28ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985f7560606f6e257a8b2bc2671ed33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga985f7560606f6e257a8b2bc2671ed33d">SCB_CCR_BFHFNMIGN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga985f7560606f6e257a8b2bc2671ed33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c71d4e534d7d822ce32c3dec82bebd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c71d4e534d7d822ce32c3dec82bebd9">SCB_CCR_STKALIGN</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga8c71d4e534d7d822ce32c3dec82bebd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60573307b1130b04328515e7763d46ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60573307b1130b04328515e7763d46ae">SCB_SHPR_PRI_N</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga60573307b1130b04328515e7763d46ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983c00520a6b78a9460ae3111dfa30e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983c00520a6b78a9460ae3111dfa30e8">SCB_SHPR_PRI_N1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga983c00520a6b78a9460ae3111dfa30e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95e7b7b52dfa7c7a36f58aa0647b7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab95e7b7b52dfa7c7a36f58aa0647b7fc">SCB_SHPR_PRI_N2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gab95e7b7b52dfa7c7a36f58aa0647b7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddf910806ca32e520bffc56c4cbca4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ddf910806ca32e520bffc56c4cbca4a">SCB_SHPR_PRI_N3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga1ddf910806ca32e520bffc56c4cbca4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e9f142e8f310010b8314e41d21bef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e9f142e8f310010b8314e41d21bef1">SCB_SHCSR_MEMFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf7e9f142e8f310010b8314e41d21bef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a35f7e2e94c192befb04bab6976598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a35f7e2e94c192befb04bab6976598">SCB_SHCSR_BUSFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga22a35f7e2e94c192befb04bab6976598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6121f12dfa519ab80357d2389830990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6121f12dfa519ab80357d2389830990">SCB_SHCSR_USGFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gab6121f12dfa519ab80357d2389830990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395ad78789946e84ddbb0a91a575331d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga395ad78789946e84ddbb0a91a575331d">SCB_SHCSR_SVCALLACT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga395ad78789946e84ddbb0a91a575331d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d926840743a22c4ff50db650b2a0d75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d926840743a22c4ff50db650b2a0d75">SCB_SHCSR_MONITORACT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga9d926840743a22c4ff50db650b2a0d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ce384582328f1a9d38466239e03017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5ce384582328f1a9d38466239e03017">SCB_SHCSR_PENDSVACT</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gae5ce384582328f1a9d38466239e03017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f474b85e95da35c9ee1f59d3e3ffbdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f474b85e95da35c9ee1f59d3e3ffbdb">SCB_SHCSR_SYSTICKACT</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga2f474b85e95da35c9ee1f59d3e3ffbdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4a7079ca06fdca02ebe45cd6432cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4a7079ca06fdca02ebe45cd6432cd0">SCB_SHCSR_USGFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga5d4a7079ca06fdca02ebe45cd6432cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac0c649448a364c53b212ba515e433d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafac0c649448a364c53b212ba515e433d">SCB_SHCSR_MEMFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gafac0c649448a364c53b212ba515e433d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2813665d25281e4777600f0cbdc99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2813665d25281e4777600f0cbdc99c">SCB_SHCSR_BUSFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga5c2813665d25281e4777600f0cbdc99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1300357a6f3ff42e08be39ed6dbfea73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1300357a6f3ff42e08be39ed6dbfea73">SCB_SHCSR_SVCALLPENDED</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga1300357a6f3ff42e08be39ed6dbfea73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2465518e8ed884599f6b882f27ee6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2465518e8ed884599f6b882f27ee6f0">SCB_SHCSR_MEMFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gac2465518e8ed884599f6b882f27ee6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213b425d7d1da3cbaf977d90dc29297d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga213b425d7d1da3cbaf977d90dc29297d">SCB_SHCSR_BUSFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga213b425d7d1da3cbaf977d90dc29297d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc5ea368212d871d8fce47fee90527a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc5ea368212d871d8fce47fee90527a">SCB_SHCSR_USGFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga5cc5ea368212d871d8fce47fee90527a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc88b5969d2dbb51bf897110d3cc0242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc88b5969d2dbb51bf897110d3cc0242">SCB_CFSR_IACCVIOL</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gafc88b5969d2dbb51bf897110d3cc0242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f410df03c7f484fabaa4119abd9746d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f410df03c7f484fabaa4119abd9746d">SCB_CFSR_DACCVIOL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga9f410df03c7f484fabaa4119abd9746d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5332dd0529939aff8423098fa15ad0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5332dd0529939aff8423098fa15ad0dc">SCB_CFSR_MUNSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga5332dd0529939aff8423098fa15ad0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1e442beded4c10598ed3004e8189cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1e442beded4c10598ed3004e8189cb">SCB_CFSR_MSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga4b1e442beded4c10598ed3004e8189cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36c9f483ec60455b3b1c26ea982e214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa36c9f483ec60455b3b1c26ea982e214">SCB_CFSR_MMARVALID</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa36c9f483ec60455b3b1c26ea982e214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378bbf2518753b08a0c179c2e268dc50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378bbf2518753b08a0c179c2e268dc50">SCB_CFSR_IBUSERR</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga378bbf2518753b08a0c179c2e268dc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eaebb9d9bc21b989cd725c6e6f15803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eaebb9d9bc21b989cd725c6e6f15803">SCB_CFSR_PRECISERR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga5eaebb9d9bc21b989cd725c6e6f15803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2464f89eaba18baa6249586cc5b79b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2464f89eaba18baa6249586cc5b79b3">SCB_CFSR_IMPRECISERR</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gad2464f89eaba18baa6249586cc5b79b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d8bc67ad889cf6e7ae4f2f25add5fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8bc67ad889cf6e7ae4f2f25add5fe">SCB_CFSR_UNSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gac0d8bc67ad889cf6e7ae4f2f25add5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923371d7146ba7049580ade8ade972b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923371d7146ba7049580ade8ade972b7">SCB_CFSR_STKERR</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga923371d7146ba7049580ade8ade972b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98e5207b4666912c14d8d025fd945e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab98e5207b4666912c14d8d025fd945e9">SCB_CFSR_BFARVALID</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gab98e5207b4666912c14d8d025fd945e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb585bfb9849d490ca5a9c5309e15d92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb585bfb9849d490ca5a9c5309e15d92">SCB_CFSR_UNDEFINSTR</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gafb585bfb9849d490ca5a9c5309e15d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d1d5e9fda7e579adf017c6e1fd391c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d1d5e9fda7e579adf017c6e1fd391c">SCB_CFSR_INVSTATE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga93d1d5e9fda7e579adf017c6e1fd391c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced0c08c35b56d5b9b2c2c2bed7b869b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaced0c08c35b56d5b9b2c2c2bed7b869b">SCB_CFSR_INVPC</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaced0c08c35b56d5b9b2c2c2bed7b869b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc890a270e6baf8bb6c76ca81d70236d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc890a270e6baf8bb6c76ca81d70236d">SCB_CFSR_NOCP</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gafc890a270e6baf8bb6c76ca81d70236d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f4e8e6fa2c0a706df0dd0d167cfe10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8f4e8e6fa2c0a706df0dd0d167cfe10">SCB_CFSR_UNALIGNED</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaf8f4e8e6fa2c0a706df0dd0d167cfe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ae7e5d5a7432cfd436d2e09a3dab84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9ae7e5d5a7432cfd436d2e09a3dab84">SCB_CFSR_DIVBYZERO</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gab9ae7e5d5a7432cfd436d2e09a3dab84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3027c1edb7f5348120c336517b1c5981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3027c1edb7f5348120c336517b1c5981">SCB_HFSR_VECTTBL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga3027c1edb7f5348120c336517b1c5981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83ebdcd8f8eb57b964e6f7d28836a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac83ebdcd8f8eb57b964e6f7d28836a93">SCB_HFSR_FORCED</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gac83ebdcd8f8eb57b964e6f7d28836a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc4429b8cd51f602af4c81510d0d156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc4429b8cd51f602af4c81510d0d156">SCB_HFSR_DEBUGEVT</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga5bc4429b8cd51f602af4c81510d0d156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a7fe275734a0e3c6fc8fc61f32153f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1a7fe275734a0e3c6fc8fc61f32153f">SCB_DFSR_HALTED</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gad1a7fe275734a0e3c6fc8fc61f32153f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e74763573130dd268a2723c4ef8ff16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e74763573130dd268a2723c4ef8ff16">SCB_DFSR_BKPT</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga8e74763573130dd268a2723c4ef8ff16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b2711bf71bcd58516b0fe600e7efb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b2711bf71bcd58516b0fe600e7efb1">SCB_DFSR_DWTTRAP</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga57b2711bf71bcd58516b0fe600e7efb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3d7db2d008e5b0bb5e0ae8a4dc266a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca3d7db2d008e5b0bb5e0ae8a4dc266a">SCB_DFSR_VCATCH</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:gaca3d7db2d008e5b0bb5e0ae8a4dc266a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823718971909cfa0883c39bc86b97197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga823718971909cfa0883c39bc86b97197">SCB_DFSR_EXTERNAL</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga823718971909cfa0883c39bc86b97197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e67a3513cfb4a2989f2bcd3e680f3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e67a3513cfb4a2989f2bcd3e680f3a6">SCB_MMFAR_ADDRESS</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga4e67a3513cfb4a2989f2bcd3e680f3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa557e7e79fafad57070e8a9fbafd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa557e7e79fafad57070e8a9fbafd1b">SCB_BFAR_ADDRESS</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga2fa557e7e79fafad57070e8a9fbafd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46cd60d29b6615de7c70a9d4bfc6297d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46cd60d29b6615de7c70a9d4bfc6297d">SCB_AFSR_IMPDEF</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga46cd60d29b6615de7c70a9d4bfc6297d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga8b7f27694281e4cad956da567e5583b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_AWD&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Analog watchdog flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01065">1065</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3dc295c5253743aeb2cda582953b7b53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_EOC&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of conversion </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01066">1066</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc9f07589bb1a4e398781df372389b56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_JEOC&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Injected channel end of conversion </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01067">1067</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7340a01ffec051c06e80a037eee58a14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_JSTRT&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Injected channel Start flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01068">1068</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45eb11ad986d8220cde9fa47a91ed222"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_STRT&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Regular channel Start flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01069">1069</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_OVR&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overrun flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01070">1070</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8833ced601371447a7628e2728232410"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_ADONS&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC ON status </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01071">1071</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3dfdc63f9c9da0cd3fed797efff2fa20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_RCNR&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Regular channel not ready flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01072">1072</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b6c708a799e6e9ecbc267f158ffc1b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_JCNR&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Injected channel not ready flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01073">1073</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8bb755c7059bb2d4f5e2e999d2a2677"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDCH&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AWDCH[4:0] bits (Analog watchdog channel select bits) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01076">1076</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga18725d77c35c173cdb5bdab658d9dace"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDCH_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01077">1077</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafcd37244d74db7c9a34a4f08b94301ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDCH_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01078">1078</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga625eebdc95937325cad90a151853f5a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDCH_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01079">1079</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb768d4aafbabc114d4650cf962392ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDCH_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01080">1080</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf37f3c0d7c72192803d0772e076cf8ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDCH_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01081">1081</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa39fee2e812a7ca45998cccf32e90aea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_EOCIE&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt enable for EOC </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01083">1083</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd44f86b189696d5a3780342516de722"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDIE&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Analog Watchdog interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01084">1084</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c46fc1dc6c63acf88821f46a8f6d5e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_JEOCIE&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt enable for injected channels </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01085">1085</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaeab75ece0c73dd97e8f21911ed22d06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_SCAN&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Scan mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01086">1086</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c9fc31f19c04033dfa98e982519c451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDSGL&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable the watchdog on a single channel in scan mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01087">1087</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6353cb0d564410358b3a086dd0241f8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_JAUTO&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Automatic injected group conversion </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01088">1088</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd690297fc73fca40d797f4c90800b9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DISCEN&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Discontinuous mode on regular channels </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01089">1089</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd06a2840346bf45ff335707db0b6e30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_JDISCEN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Discontinuous mode on injected channels </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01090">1090</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeaa416a291023449ae82e7ef39844075"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DISCNUM&#160;&#160;&#160;((uint32_t)0x0000E000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DISCNUM[2:0] bits (Discontinuous mode channel count) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01092">1092</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59ff81db7def261f0e84d5dbb6cca1ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DISCNUM_0&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01093">1093</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39940d3611126052f4f748934c629ebf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DISCNUM_1&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01094">1094</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab73d5fdf276f5ef3965afdda78ac9e1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DISCNUM_2&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01095">1095</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4fd2bb84d93f32bb0a0ac1ea2270433"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_PDD&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power Down during Delay phase </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01097">1097</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2476fa628e5eea4039bb8c9e92305b60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_PDI&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power Down during Idle phase </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01098">1098</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4886de74bcd3a1e545094089f76fd0b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_JAWDEN&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Analog watchdog enable on injected channels </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01100">1100</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e006d43fcb9fe1306745c95a1bdd651"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDEN&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Analog watchdog enable on regular channels </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01101">1101</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71e4a4c233895a2e7b6dd3ca6ca849e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_RES&#160;&#160;&#160;((uint32_t)0x03000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RES[1:0] bits (Resolution) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01103">1103</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacfc432ddbd2140a92d877f6d9dc52417"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_RES_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01104">1104</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga674904864f540043692a5b5ead9fae10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_RES_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01105">1105</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa892fda7c204bf18a33a059f28be0fba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_OVRIE&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overrun interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01107">1107</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga89b646f092b052d8488d2016f6290f0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_ADON&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A/D Converter ON / OFF </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01110">1110</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga49bb71a868c9d88a0f7bbe48918b2140"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_CONT&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Continuous Conversion </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01111">1111</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b8796715fcbed90834aa3d1cc91326a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_CFG&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01112">1112</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70d08cda9c1473839b560b33ff6fd672"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_DELS&#160;&#160;&#160;((uint32_t)0x00000070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELS[2:0] bits (Delay selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01114">1114</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2675f3571f7d741e309256904cac0e2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_DELS_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01115">1115</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga175b298af75da04802dbf0521e66a01c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_DELS_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01116">1116</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81458a570d3d988d89673b426eebbedd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_DELS_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01117">1117</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga017309ac4b532bc8c607388f4e2cbbec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_DMA&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Direct Memory access mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01119">1119</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_DDS&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA disable selection (Single ADC) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01120">1120</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9dac2004ab20295e04012060ab24aeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EOCS&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of conversion selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01121">1121</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5950b5a7438a447584f6dd86c343362"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_ALIGN&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Alignment </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01122">1122</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab3aa5d0e2a4b77960ec8f3b425a3eac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTSEL&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>JEXTSEL[3:0] bits (External event select for injected group) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01124">1124</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa70c1f30e2101e2177ce564440203ba3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTSEL_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01125">1125</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga99fa4a240d34ce231d6d0543bac7fd9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTSEL_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01126">1126</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga571bb97f950181fedbc0d4756482713d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTSEL_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01127">1127</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae34f5dda7a153ffd927c9cd38999f822"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTSEL_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01128">1128</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07330f702208792faca3a563dc4fd9c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTEN&#160;&#160;&#160;((uint32_t)0x00300000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>JEXTEN[1:0] bits (External Trigger Conversion mode for injected channels) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01130">1130</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b3c99510de210ff3137ff8de328889b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTEN_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01131">1131</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga949c70fdf36a32a6afcbf44fec123832"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTEN_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01132">1132</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac12fe8a6cc24eef2ed2e1f1525855678"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JSWSTART&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Conversion of injected channels </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01134">1134</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d1054d6cd017e305cf6e8a864ce96c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTSEL&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTSEL[3:0] bits (External Event Select for regular group) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01136">1136</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9410c7fd93f6d0b157ede745ee269d7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTSEL_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01137">1137</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a6725419743a8d01b4a223609952893"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTSEL_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01138">1138</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c2322988b5fff19d012d9179d412ad0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTSEL_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01139">1139</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga387de6160834197888efa43e164c2db9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTSEL_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01140">1140</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga574b4d8e90655d0432882d620e629234"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTEN&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTEN[1:0] bits (External Trigger Conversion mode for regular channels) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01142">1142</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3519da0cc6fbd31444a16244c70232e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTEN_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01143">1143</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga17e37edddbb6ad791bffb350cca23d4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTEN_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01144">1144</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5eae65bad1a6c975e1911eb5ba117468"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_SWSTART&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Conversion of regular channels </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01146">1146</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94ce8599a79e518e0ec8681f0b894581"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP20&#160;&#160;&#160;((uint32_t)0x00000007)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP20[2:0] bits (Channel 20 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01149">1149</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5240f091b5816edb81ea5a89708898d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP20_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01150">1150</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52e5e657dbe912b9c1bcf8e6a6a8c675"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP20_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01151">1151</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac1d391344f05036ce05074fe649ec774"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP20_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01152">1152</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2e266f2559667a55159dadee0913c434"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP21&#160;&#160;&#160;((uint32_t)0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP21[2:0] bits (Channel 21 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01154">1154</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3536f74ed57c7bbe45a7362e127f6410"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP21_0&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01155">1155</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga183a993d5c3dfe7a1a8f11c7d15108ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP21_1&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01156">1156</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9910f4acb5be82338efb683eaa374ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP21_2&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01157">1157</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9748941993ba4e228e7c0e13fb669f76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP22&#160;&#160;&#160;((uint32_t)0x000001C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP22[2:0] bits (Channel 22 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01159">1159</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1595fb13e55eb5496a955e461959fcb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP22_0&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01160">1160</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d62bd8853a3f7e084b12cb0f9816382"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP22_1&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01161">1161</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9fabdf5dd6eac1c1b1d1fcfb2ec1d966"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP22_2&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01162">1162</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5cfda2168e008fcd7f33117bc8090d58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP23&#160;&#160;&#160;((uint32_t)0x00000E00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP23[2:0] bits (Channel 23 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01164">1164</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f80ec27cf6899fb8707067137344e0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP23_0&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01165">1165</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad50c684de50b42c13417b5e34054cf85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP23_1&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01166">1166</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6594243a3138309b48a7d9c85e74c1ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP23_2&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01167">1167</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga364d9bf92d314f8c9c2309931205e316"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP24&#160;&#160;&#160;((uint32_t)0x00007000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP24[2:0] bits (Channel 24 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01169">1169</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf9618d9583c2395a00f22ffec1e886d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP24_0&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01170">1170</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77cd0cf502d62db128e37b89a2ee1398"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP24_1&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01171">1171</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66d94d9e926cf45e366616b11d39b96f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP24_2&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01172">1172</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d1ca3fd62aa8b5dda8d64fa27aacea7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP25&#160;&#160;&#160;((uint32_t)0x00038000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP25[2:0] bits (Channel 25 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01174">1174</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6a08f70b96017a882f77f295eed6230"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP25_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01175">1175</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadcd5c87e953dd49b409b021640793216"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP25_1&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01176">1176</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga80af133ab4f6347828c8042295370641"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP25_2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01177">1177</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1066d0cdec3bb382d7fc504beceeb62e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP26&#160;&#160;&#160;((uint32_t)0x001C0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP26[2:0] bits (Channel 26 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01179">1179</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0067b8f615cb3d7408aa4f7988261a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP26_0&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01180">1180</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ff5110c382c7f8697667c483f1b5f4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP26_1&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01181">1181</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0fbefecf0c3b7a5e9f362e8c947e48d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP26_2&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01182">1182</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7780c8d76093303f2766d0d596d087a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP27&#160;&#160;&#160;((uint32_t)0x00E00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP27[2:0] bits (Channel 27 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01184">1184</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8ca4f20b2e74dbd9546097852ea7761"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP27_0&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01185">1185</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d66197e5e8b0fad6e58e029ecb8bc70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP27_1&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01186">1186</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ff7f459fc9b2e2c7a49cf8caa664d8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP27_2&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01187">1187</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab13dc2eaac7a61c58316bac3f7973c61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP28&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP28[2:0] bits (Channel 28 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01189">1189</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga87181a0497cb739030fc732933bd8a38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP28_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01190">1190</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga86eb34f3521951149531782dba6ef155"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP28_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01191">1191</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35b3981d8fd244b956af88ad41cb5d4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP28_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01192">1192</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7959fa14122001cba894bb2b2356e67b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP29&#160;&#160;&#160;((uint32_t)0x38000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP29[2:0] bits (Channel 29 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01194">1194</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a3232b844a062a19c0099ea9c998711"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP29_0&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01195">1195</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21c16aedf1fd499b2899adf03bbe97f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP29_1&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01196">1196</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f376ed513d39f6dd3359ea6c99e9f36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP29_2&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01197">1197</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4510ca275d466ec70aea9351b7a2d812"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP10&#160;&#160;&#160;((uint32_t)0x00000007)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP10[2:0] bits (Channel 10 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01200">1200</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa90001b735c95ca06dca6bf700d0173"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP10_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01201">1201</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05587e25c61d14798d00d8a30bc6c498"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP10_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01202">1202</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70984308f512e9b7a10011e63ca65c2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP10_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01203">1203</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4b05a6e02802852a24805db90b978344"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP11&#160;&#160;&#160;((uint32_t)0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP11[2:0] bits (Channel 11 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01205">1205</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga265fe139ce6dfd47ca4473c4d80ddc90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP11_0&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01206">1206</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaefecb9bb78651cc7b304c36d263548db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP11_1&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01207">1207</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga988324f5396237f5e76b523722bf1310"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP11_2&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01208">1208</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga414f0cdd54936a333a38594a0391f257"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP12&#160;&#160;&#160;((uint32_t)0x000001C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP12[2:0] bits (Channel 12 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01210">1210</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd4c718978f3e26a8d84047b04bd47f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP12_0&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01211">1211</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga86495f5aa7af0df7da24d8b5711f1185"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP12_1&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01212">1212</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6355cb0de0cdb69fdd30e659287f6f8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP12_2&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01213">1213</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b518835d8add9dd1c4abf2d66cc60aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP13&#160;&#160;&#160;((uint32_t)0x00000E00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP13[2:0] bits (Channel 13 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01215">1215</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac7e510b90fb498bf5b23ee65bdc53daf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP13_0&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01216">1216</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf38dc5713a9c0fbc671cad145f249353"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP13_1&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01217">1217</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga56a3d0de3e5accfef6b5850887c8612f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP13_2&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01218">1218</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga80aef43bf273a0b1c1c8c95ea2a05997"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP14&#160;&#160;&#160;((uint32_t)0x00007000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP14[2:0] bits (Channel 14 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01220">1220</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga353f788547b29e390721512e38d76c91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP14_0&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01221">1221</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabc05ded1a51181e5ea311a63a188f50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP14_1&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01222">1222</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b820831ec934100caaddc5afca4d7fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP14_2&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01223">1223</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1b0faa04d1e41f0527e6a756c59cdb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP15&#160;&#160;&#160;((uint32_t)0x00038000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP15[2:0] bits (Channel 5 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01225">1225</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga487ac9b7be501d6d8801ccc524bfe2ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP15_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01226">1226</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadbbf3e72ec6d557a5116fa5a54e95249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP15_1&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01227">1227</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ddc4d71510edde082b2dd4c22e5cda1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP15_2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01228">1228</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57d8954f0fea7b23d0706547b888770e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP16&#160;&#160;&#160;((uint32_t)0x001C0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP16[2:0] bits (Channel 16 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01230">1230</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga60e469c8aeddeb27c558976d051e6307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP16_0&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01231">1231</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2513f71a928fa3e62ea36f09c5585195"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP16_1&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01232">1232</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e3edcfd7d8090fec74aa35bbeadf0e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP16_2&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01233">1233</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e2d39fb0029e1ad687a974e951c3ccf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP17&#160;&#160;&#160;((uint32_t)0x00E00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP17[2:0] bits (Channel 17 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01235">1235</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9448346fb447544652f1a518f0ea645"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP17_0&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01236">1236</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1989f93787121ae0a6cd2257143b723d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP17_1&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01237">1237</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0bdc1745e62f43cc5959880378f56b60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP17_2&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01238">1238</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34e96250f583a5233b45f03e30b74562"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP18&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP18[2:0] bits (Channel 18 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01240">1240</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac13baec4186c21c810aeb72bfe17f89d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP18_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01241">1241</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae385bc553afb94e021ec9ae9f5e12c11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP18_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01242">1242</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac59c1ccdac1dac3bedcc4a119ed65128"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP18_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01243">1243</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga18dd6093f66a6675977468d4c0abb3ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP19&#160;&#160;&#160;((uint32_t)0x38000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP19[2:0] bits (Channel 19 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01245">1245</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga139b18b618432467916564a9154f1c95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP19_0&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01246">1246</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e1df1aa76a0b39bbda11de92cb5c084"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP19_1&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01247">1247</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ac66887b4b40b5d852cb3ca5d782594"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP19_2&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01248">1248</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga89f3fbb1bb3c2690c536209f4e9d35cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP0&#160;&#160;&#160;((uint32_t)0x00000007)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP0[2:0] bits (Channel 0 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01251">1251</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadf138bd8fbaf39642716d014799f4c85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP0_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01252">1252</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3c009d8ba490ce850028b7bff9c5a8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP0_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01253">1253</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab186002e7254bf71029ad9486b2f4cfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP0_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01254">1254</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaadb05029ef87300bd7adba79b4418709"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP1&#160;&#160;&#160;((uint32_t)0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP1[2:0] bits (Channel 1 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01256">1256</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad522233d526dcdc7abae016ca296e881"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP1_0&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01257">1257</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac97cf2a2b290427fe49d5e17f266389"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP1_1&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01258">1258</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59453a7b9fb32d1d1dd208427da89b7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP1_2&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01259">1259</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68566e46093c6a0d23e56d3e8449a42c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP2&#160;&#160;&#160;((uint32_t)0x000001C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP2[2:0] bits (Channel 2 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01261">1261</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8305544b5f923feed87ab73808c1d8ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP2_0&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01262">1262</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2836884a8f76bfc0d9c219d07b3bea43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP2_1&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01263">1263</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5219a0c61763b1a6651787f43bee17f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP2_2&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01264">1264</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0caa456e31ced70cbd8e17dcf25ffffa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP3&#160;&#160;&#160;((uint32_t)0x00000E00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP3[2:0] bits (Channel 3 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01266">1266</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ba55938b11192e66c32ba04687ed6ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP3_0&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01267">1267</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaef643a09d28868623d268624e55cdc8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP3_1&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01268">1268</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f0303bf73d1d8a9d4ffd94ff0dc719b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP3_2&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01269">1269</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f18d43671470a8b5a21d91794e053e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP4&#160;&#160;&#160;((uint32_t)0x00007000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP4[2:0] bits (Channel 4 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01271">1271</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91f94a7ce359e57a86f0001b38289943"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP4_0&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01272">1272</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad87c4bf5e7302fee4b23e93c85b5dc22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP4_1&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01273">1273</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14ca1940ade8125104ca66f6c417dd8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP4_2&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01274">1274</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga87961edb13b57cf64d96d667bb3d1420"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP5&#160;&#160;&#160;((uint32_t)0x00038000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP5[2:0] bits (Channel 5 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01276">1276</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf27fca222a840b497362eda26e72706d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP5_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01277">1277</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d3a11f46d1c3c7c2987a4b729da8eef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP5_1&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01278">1278</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3c280eb7f7b42258eb091626cd18fb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP5_2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01279">1279</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e77be26793acc81f968a5890467dca0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP6&#160;&#160;&#160;((uint32_t)0x001C0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP6[2:0] bits (Channel 6 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01281">1281</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8bca378266b165ff1d753e90cf39771"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP6_0&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01282">1282</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88c2892eb483aa6ec7faa99d13f87269"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP6_1&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01283">1283</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00f5d9171cfe128af6a657a6c731ca57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP6_2&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01284">1284</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc33bb027ae17013cb1fe129e7a59acb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP7&#160;&#160;&#160;((uint32_t)0x00E00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP7[2:0] bits (Channel 7 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01286">1286</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9732feda1426545caa63186f66f7bde9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP7_0&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01287">1287</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga996a0f2451c76cc8d73fcb1677bb2730"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP7_1&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01288">1288</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22542385c69b7aae67e810c695d654e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP7_2&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01289">1289</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade369aaadff4a6639358fe1736f376ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP8&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP8[2:0] bits (Channel 8 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01291">1291</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabdc5f7443522e39fe03460988891fe4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP8_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01292">1292</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3fc7c638a3d0fec122b8be074121c74c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP8_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01293">1293</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa17d63452413e77731491eb61f9f6d89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP8_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01294">1294</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga494014c2bd8cdbdb8f84a796b4ad3a73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP9&#160;&#160;&#160;((uint32_t)0x38000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP9[2:0] bits (Channel 9 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01296">1296</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd6cef44904bd2ad1856324760a74fcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP9_0&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01297">1297</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7351a636d572187e292c66e5bf630e1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP9_1&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01298">1298</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae9e76197a041258c5a9641b0058f8e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP9_2&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01299">1299</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad76f97130b391455094605a6c803026c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JOFR1_JOFFSET1&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data offset for injected channel 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01302">1302</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b15a9e9ce10303e233059c1de6d956c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JOFR2_JOFFSET2&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data offset for injected channel 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01305">1305</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga743e4c3a7cefc1a193146e77791c3985"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JOFR3_JOFFSET3&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data offset for injected channel 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01308">1308</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada0937f2f6a64bd6b7531ad553471b8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JOFR4_JOFFSET4&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data offset for injected channel 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01311">1311</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad685f031174465e636ef75a5bd7b637d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_HTR_HT&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Analog watchdog high threshold </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01314">1314</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac7ac18b970378acf726f04ae68232c24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_LTR_LT&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Analog watchdog low threshold </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01317">1317</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae68a19a18d72f6d87c6f2b8cc8bfc6dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_L&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L[3:0] bits (Regular channel sequence length) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01320">1320</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00ec56fbf232492ec12c954e27d03c6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_L_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01321">1321</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52708c6570da08c295603e5b52461ecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_L_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01322">1322</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b914eeb128157c4acf6f6b9a4be5558"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_L_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01323">1323</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaffdd34daa55da53d18055417ae895c47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_L_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01324">1324</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe81e9d9ec030760066cf0fd77dcf3cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ28&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ28[4:0] bits (25th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01326">1326</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d9f73e4ab26aa277dbe2dff2afb7bc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ28_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01327">1327</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fd8b11644b7cabc945e54a5c4920f9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ28_1&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01328">1328</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3908287d4cedcf60497a19ab689ef07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ28_2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01329">1329</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga87347f324a5dac6a47aa016a2a995b8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ28_3&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01330">1330</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga252211ff6dc797a6f033cb63e2cadcee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ28_4&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01331">1331</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf974f4fc66a9cdce8bba4572fe2541a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ27&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ27[4:0] bits (27th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01333">1333</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2fd6a58eea77661e8687f9486b09afed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ27_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01334">1334</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac13023ad22d75825e7a9ef1c3243341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ27_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01335">1335</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga574bafc904890c99c5e82ea7dbf994a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ27_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01336">1336</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3809b42f532261dfd82761d1b48eb09a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ27_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01337">1337</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3d1b8955f831393b4f271bec8aa3e10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ27_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01338">1338</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee53f1b8c03f22d6b5fca762ea286932"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ26&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ26[4:0] bits (26th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01340">1340</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga108c2ede63f28d74cab3e3bcdb524867"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ26_0&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01341">1341</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03ebd8e7e89be6b43a9ea25b36348129"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ26_1&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01342">1342</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac91379e130681cc9d9c13e9ba55363bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ26_2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01343">1343</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee1a6ec98cdb572fa4e0b2cc2d8861f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ26_3&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01344">1344</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7f71a24b1339e39a29d87908a7ea86f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ26_4&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01345">1345</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaadcbe44419351e6f9ce90e37f8395441"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ25&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ25[4:0] bits (25th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01347">1347</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd0ebccea7d4faf1c45e0180c01d0c4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ25_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01348">1348</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga69aeff630484fe3baa32f3477daa4c63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ25_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01349">1349</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fe551c472ace0acc5565f098ad1ce0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ25_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01350">1350</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e04e11ba1d7eca4f73ef9c695501e00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ25_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01351">1351</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab77c73bcfc9ee55a8b3730a16b1e0d08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ25_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01352">1352</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf35a5bc91c16aeb8cd0674fe06f1861d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ19&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ19[4:0] bits (19th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01355">1355</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga142c531535be2aa2d00aa0f04a88a0f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ19_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01356">1356</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67c28e73bb51137fb1fb4fb349ad22a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ19_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01357">1357</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4a0f27a849ed7d23115463865818c80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ19_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01358">1358</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf17e087f2a0c5d1b6079360325c121d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ19_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01359">1359</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76236cb8e0b3c4e169f2ba68c6491f3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ19_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01360">1360</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaccf3987d71e8375ffa9ca2da32d3518c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ20&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ20[4:0] bits (20th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01362">1362</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga726c311015b8d045a0d727d254f7ef47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ20_0&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01363">1363</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac4d8500c8a06fa1de4f0a6bac74215cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ20_1&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01364">1364</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga929030c8d6c136f78c844ff27ea4fff3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ20_2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01365">1365</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ecd2de2e5195b0549c714ff618294de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ20_3&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01366">1366</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga16a3e5ad4d761a2fed5932edcbf7c99d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ20_4&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01367">1367</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78eb5731ed9d30de0d0bb77364136882"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ21&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ21[4:0] bits (21th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01369">1369</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga097d5c73677278ffbe126792dfd8c3fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ21_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01370">1370</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a4e097ac234ee1b3b329a59d7f7c8a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ21_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01371">1371</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga443460efc5cebc143bf069b3f0b84f1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ21_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01372">1372</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7badb951fc78586b0ffbfe895ceb415"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ21_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01373">1373</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6af28b92c438cb4d3cf6ff95c1953848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ21_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01374">1374</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga833aae9ac011f24122018049659111d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ22&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ22[4:0] bits (22th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01376">1376</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bbaa615979cf9357444d72a40bed5db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ22_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01377">1377</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab9371a5da133d52f25edcc724019d938"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ22_1&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01378">1378</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc6d645d7521558cb8104ea55ed7233d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ22_2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01379">1379</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga530068263272bce518e1519fd93e8f65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ22_3&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01380">1380</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f445e2748ce7f401b725a12cc92e8b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ22_4&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01381">1381</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga30ce95fe2b7b49288d88d1c5b18e3730"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ23&#160;&#160;&#160;((uint32_t)0x01F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ23[4:0] bits (23th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01383">1383</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf959d699fc7d4d5f3d7be6bdfcee11d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ23_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01384">1384</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ed90925c5c8f68722d15773d255e3da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ23_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01385">1385</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga72058efd654cd3bed99cc48e7fa7f909"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ23_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01386">1386</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5841f7358e28ea333fc0cd6d09a984c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ23_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01387">1387</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab657e3587215b1bab4f7ca0cdf71f2a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ23_4&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01388">1388</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf550845d76f9155066d9874604d7cf7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ24&#160;&#160;&#160;((uint32_t)0x3E000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ24[4:0] bits (24th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01390">1390</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf05d36a671c1e22c8cf1dd88a3f7208"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ24_0&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01391">1391</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3256f8e408a300cbbd8fef49dcb31a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ24_1&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01392">1392</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae32f3823f85556b62b79202579ac7a71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ24_2&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01393">1393</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga594212e2cc17dd977bb41c61b196d036"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ24_3&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01394">1394</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae4b1fbcf485ed7fb7da94a0de071961"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ24_4&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01395">1395</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2022339e35fd5ad394f97d7ed366744a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ13&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ13[4:0] bits (13th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01398">1398</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga16e5fdee0cfa529866eca8e180e2b161"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ13_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01399">1399</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab70798c880e1700cac17e94fb40c4483"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ13_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01400">1400</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ea63a5a3a1c982315000e969bf8abec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ13_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01401">1401</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0720de5979c486b7960776eb283fc62d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ13_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01402">1402</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga615dd2c11f0feb9e5685a45665f2c2aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ13_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01403">1403</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad92b69d99317c86074d8ea5f609f771"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ14&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ14[4:0] bits (14th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01405">1405</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b5a60e0c94439eb67525d5c732a44c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ14_0&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01406">1406</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad7e61eea0ba54638c751726ee89e357"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ14_1&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01407">1407</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3dcdbc780621a3f3c0d038eb6c48344"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ14_2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01408">1408</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab43ad0f13dfcd3ee9685d5631e94d4e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ14_3&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01409">1409</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9599ba53b387f33bf3156b5609d5c39e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ14_4&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01410">1410</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a08949dba6f114e9f2c1c71162c4202"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ15&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ15[4:0] bits (15th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01412">1412</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac415254176b5e9758deac62031c63c73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ15_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01413">1413</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe3f099e3100a1ec6678eaa2239a7742"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ15_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01414">1414</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad57c4a839e96df75bd1dc805d0ad1810"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ15_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01415">1415</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga38f96f90777febc615fd6d7ce64b8bec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ15_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01416">1416</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6fd4fc2d63ae2b873be674e9a2547839"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ15_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01417">1417</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3181fc7aff4b156519d56adc6310207a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ16&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ16[4:0] bits (16th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01419">1419</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec7ea52120a5a9dc2f372bbea677b102"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ16_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01420">1420</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65b50f6a2b9bfb580639b9a670fa59e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ16_1&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01421">1421</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf06cfd1969c7e66a10921a4ede9b783c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ16_2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01422">1422</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ae366123253ab05e29a60e8450815a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ16_3&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01423">1423</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c2f6b7ab5e38d0412dcc47d63c2bfed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ16_4&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01424">1424</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9699c4ecd8e5d379fd5edd91196fe08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ17&#160;&#160;&#160;((uint32_t)0x01F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ17[4:0] bits (17th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01426">1426</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a69c3ea3926eab93a93da7f369a2bf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ17_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01427">1427</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga588e8d903a942a834837f3416189ee06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ17_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01428">1428</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadeede8c3f2f2488f2ed01f3e9b572f6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ17_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01429">1429</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab646aeb85ce3f4e8a809965a68c2e713"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ17_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01430">1430</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga321cf7b4b9e01c9c2d82448eefbd713e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ17_4&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01431">1431</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe95b1e2d808b2dd6267600c146cf308"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ18&#160;&#160;&#160;((uint32_t)0x3E000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ18[4:0] bits (18th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01433">1433</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ab05621cf822767e5f59f66f4b8982f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ18_0&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01434">1434</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab99c4146408643d3ae1286d691d0d43f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ18_1&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01435">1435</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7171c4b6e48648e077ff154d72a781c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ18_2&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01436">1436</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f2614b39aaea2272c0e2691f5da9adc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ18_3&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01437">1437</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga965e84387cabadaa202aa8b9a376d9f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ18_4&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01438">1438</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6784b388e8ed44356b3101376f17f8ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ7&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ7[4:0] bits (7th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01441">1441</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga833e90c9e123fede38bb03fb9ca8356c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ7_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01442">1442</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf99a052f6b6848c9ddd80864d68a606"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ7_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01443">1443</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f9959b3d8c2fbca0e3712f55917672b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ7_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01444">1444</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d22cda4978d61ef8b95044460f87fc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ7_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01445">1445</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf060c3cabf657170b65597c18b1c18e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ7_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01446">1446</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga727faa81b02e45f6088ec52cbdd17fc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ8&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ8[4:0] bits (8th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01448">1448</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab54161c267d0e5c67b2d9560f38e1e72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ8_0&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01449">1449</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1705b76fdb5be09bd1aff13d3d60f3c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ8_1&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01450">1450</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae672dea3dca7bca2b514256b85bf6102"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ8_2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01451">1451</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabae68af6ac7742def83fed22dfd9c539"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ8_3&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01452">1452</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga308a424913533da05a25f3602b0302cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ8_4&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01453">1453</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabcfc6ab4958524619cea0091ea090d98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ9&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ9[4:0] bits (9th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01455">1455</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07ec0597d4514a456f9ffcde70219e01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ9_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01456">1456</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba98a41834287d644287ea3b034748cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ9_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01457">1457</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf4c4383bc3237aa6ed18b287e9bfcd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ9_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01458">1458</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29a0d4a6f880660cf26b39cb59c41f38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ9_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01459">1459</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2f8350167490b687bef042c01a2b55b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ9_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01460">1460</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab2291e9b36344e5a2b3c3bee01a57256"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ10&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ10[4:0] bits (10th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01462">1462</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad569b757639c8e18d6627679dd2baa63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ10_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01463">1463</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5382539b635f729cf2bab4e9ef374af2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ10_1&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01464">1464</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd5ec71cd990f059000438871e773e76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ10_2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01465">1465</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae9fc736e02ad0990c34559b0de41787a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ10_3&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01466">1466</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga947181161899c9ad2993515bf0e09949"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ10_4&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01467">1467</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga373bfa5e67dff6d54f489903fd70ffc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ11&#160;&#160;&#160;((uint32_t)0x01F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ11[4:0] bits (11th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01469">1469</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga158f68e849077d0aceeafbab30a5c0b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ11_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01470">1470</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23022baf8b595cf41d82011a6e9c44c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ11_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01471">1471</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga10db311c6d44f131faa2e7910bb9e693"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ11_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01472">1472</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8665a7083517cbc00813334db54a7d02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ11_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01473">1473</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafdab18f0926060dff760759daa0c4956"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ11_4&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01474">1474</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9dca3af614cc06addea7080a94180d7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ12&#160;&#160;&#160;((uint32_t)0x3E000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ12[4:0] bits (12th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01476">1476</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga991d67e9534f3ba27693d06eaaf0c9d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ12_0&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01477">1477</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadbe90c7e1d5fea817a285045342f03d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ12_1&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01478">1478</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4cae58134b4feb58a41cfa9cf203cc6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ12_2&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01479">1479</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9adc8f72b246f58ec0eeed66a4b5f0aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ12_3&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01480">1480</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c6ebd2540da770f652cbb1b2ef6a0df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR4_SQ12_4&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01481">1481</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5aa0bed7683585af2d4079a81f626815"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ1&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ1[4:0] bits (1st conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01484">1484</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d7b92bf8ba789b76256e205988cc8de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ1_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01485">1485</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga374490cc8d96ed0a40d3f212bc6fd6d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ1_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01486">1486</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e21c2a89e71e60406cacb23de6f6597"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ1_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01487">1487</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7aeddef7b3153a014f66e11e72dd0bba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ1_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01488">1488</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga72e4578aaae278121803054afacaf141"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ1_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01489">1489</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga56e34aabf8d53e73aa4bb6e3b75c599f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ2&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ2[4:0] bits (2nd conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01491">1491</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b11d43c527a2cf645762fb7e7dec7fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ2_0&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01492">1492</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88d50dc6ca741b26755dd82a1856cf53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ2_1&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01493">1493</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a66193f8748453b0503ffffe6685f6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ2_2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01494">1494</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5579b4580cdce4706fa615f64e9f96c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ2_3&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01495">1495</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d5ad8afd70f9f28b4a88e386cc09cec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ2_4&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01496">1496</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga739ea0dec33eb0ad445d905d000c47cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ3&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ3[4:0] bits (3rd conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01498">1498</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga06cef57d15705909eb7f1bb37fecf25e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ3_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01499">1499</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74c6612646d03d8fd53c8edfa4038290"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ3_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01500">1500</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga786b9443aed5508350e9bda84a097fb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ3_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01501">1501</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc36d94c0446bd7a7e45f1b2a7523867"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ3_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01502">1502</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21cc47dd6e091cfe7e362d3ea92ee053"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ3_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01503">1503</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68fd5161463707720627d3ed148d460d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ4&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ4[4:0] bits (4th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01505">1505</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf03153380c7947b1995af4ceffb7a9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ4_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01506">1506</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadddb60adcb4997e46789dcd056d567a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ4_1&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01507">1507</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb275820e78ec4fa0b89eea2b900ba0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ4_2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01508">1508</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ff202a53e417e424a86e9070cc05844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ4_3&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01509">1509</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8271f2c544dc69679b563e5bc0c63501"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ4_4&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01510">1510</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa90d273f9a3794cea4ae1ce554401883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ5&#160;&#160;&#160;((uint32_t)0x01F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ5[4:0] bits (5th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01512">1512</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55fbd2e559c61002e6cf806e5efa354d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ5_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01513">1513</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1d54ba7312387b83825a952e3f200c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ5_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01514">1514</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc23fe907ee7f1e5f5c66ad2dab56327"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ5_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01515">1515</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac924ad7abe86f80a79fe4466c25807c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ5_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01516">1516</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22b8c36ef4145f39753847907cdfe59a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ5_4&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01517">1517</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga72754a147002fa804b2f1943dc141b1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ6&#160;&#160;&#160;((uint32_t)0x3E000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ6[4:0] bits (6th conversion in regular sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01519">1519</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2c53129c3e7b97f443ea6a9a27179e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ6_0&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01520">1520</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e339f78ad8a541c3b3e7603669d3365"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ6_1&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01521">1521</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6f6db546bdbb8d6b530e45d098404a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ6_2&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01522">1522</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab698c700c93c937e1e6d490dbd7f1d56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ6_3&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01523">1523</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5620318bf1c13a50e7aba31fdffbbc3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR5_SQ6_4&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01524">1524</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7fa15dfe51b084b36cb5df2fbf44bb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ1&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>JSQ1[4:0] bits (1st conversion in injected sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01528">1528</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3ea38b080462c4571524b5fcbfed292"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ1_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01529">1529</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabae36d7655fb1dce11e60ffa8e57b509"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ1_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01530">1530</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad3e7a96d33f640444b40b70e9ee28671"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ1_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01531">1531</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6066a6aef47f317a5df0c9bbf59121fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ1_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01532">1532</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2c4baf98380a477cebb01be3e8f0594"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ1_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01533">1533</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e8446a5857e5379cff8cadf822e15d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ2&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>JSQ2[4:0] bits (2nd conversion in injected sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01535">1535</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabf0889d056b56e4a113142b3694166d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ2_0&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01536">1536</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga048f97e9e332adb21eca27b647af1378"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ2_1&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01537">1537</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga18bee187ed94e73b16eeea7501394581"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ2_2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01538">1538</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78b031d11b56e49b2c28c1a79136b48a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ2_3&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01539">1539</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga064d6ccde30a22430c658b8efc431e59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ2_4&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01540">1540</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae2fbdc1b854a54c4288402c2d3a7fca9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ3&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>JSQ3[4:0] bits (3rd conversion in injected sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01542">1542</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12fbc27c3543f23125f632dfa60fdc98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ3_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01543">1543</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga169ec7d371e3ee897b73c3ad84b6ed32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ3_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01544">1544</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga693542d5a536304f364476589ba0bec9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ3_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01545">1545</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga139ddd01c0faf219dca844477453149e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ3_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01546">1546</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac1452b8cf4acc90fb522d90751043aac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ3_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01547">1547</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39a279051ef198ee34cad73743b996f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ4&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>JSQ4[4:0] bits (4th conversion in injected sequence) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01549">1549</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13e250d329673c02f7a0d24d25e83649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ4_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01550">1550</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga30dad81d708c35136e2da4e96cfe07b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ4_1&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01551">1551</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ceab97acb95b31cb7448c9da38fc11a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ4_2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01552">1552</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52f6571e7efed6a0f72df19c66d3c917"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ4_3&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01553">1553</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaede3a17ef541039943d9dcd85df223ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ4_4&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01554">1554</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa624d1fe34014b88873e2dfa91f79232"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL&#160;&#160;&#160;((uint32_t)0x00300000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>JL[1:0] bits (Injected Sequence length) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01556">1556</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga117a6719241f20dbd765bc34f9ffcd58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01557">1557</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f82ef3b6e6350b9e52e622daeaa3e6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01558">1558</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad02fcd8fd97b2f7d70a5a04fed60b558"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JDR1_JDATA&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Injected data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01561">1561</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9fbd8801b9c60269ca477062985a08e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JDR2_JDATA&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Injected data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01564">1564</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae84e9e5928bb9ed1aef6c83089fb5ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JDR3_JDATA&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Injected data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01567">1567</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga48d8fafdad1fb1bb0f761fd833e7b0c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JDR4_JDATA&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Injected data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01570">1570</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada596183c4087696c486546e88176038"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Regular data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01573">1573</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42c066f5f48778246823d87f59493e25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP30&#160;&#160;&#160;((uint32_t)0x00000007)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP30[2:0] bits (Channel 30 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01576">1576</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga72df4df060b473f2429ebe00e7ad8cb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP30_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01577">1577</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga572b7fc4787169fd1e0c7fef4b18191f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP30_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01578">1578</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2568be2a152bb98295eaaaa340aabff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP30_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01579">1579</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga329daaa958447b8b360ff3101c12bf89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP31&#160;&#160;&#160;((uint32_t)0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP31[2:0] bits (Channel 31 Sample time selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01581">1581</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga72e2f7e0c4128ab0989b2fb2e25d877c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP31_0&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01582">1582</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad679afb6a16d000438f1b3eb5e0eb61a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP31_1&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01583">1583</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b5e426058610c1f4b1b9e5872d7eb6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR3_SMP31_2&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01584">1584</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e640f7443f14d01a37e29cff004223f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_AWD1&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC1 Analog watchdog flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01587">1587</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga715bcb019d713187aacd46f4482fa5f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_EOC1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC1 End of conversion </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01588">1588</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a8a134d8b946f3549390294ef94b8d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_JEOC1&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC1 Injected channel end of conversion </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01589">1589</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f1e6578b14d71c6d972c6d6f6d48eaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_JSTRT1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC1 Injected channel Start flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01590">1590</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78ff468cfaa299ef62ab7b8b9910e142"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_STRT1&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC1 Regular channel Start flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01591">1591</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52c109fe013835222183c22b26d6edec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_OVR1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC1 overrun flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01592">1592</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f13adc8261a3f8a9daade26ba345a71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CSR_ADONS1&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADON status of ADC1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01593">1593</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a2ee019aef4c64fffc72141f7aaab2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_ADCPRE&#160;&#160;&#160;((uint32_t)0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC prescaler </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01596">1596</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3108cc8fb81f6efd1e93fa5f82ac313"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_ADCPRE_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01597">1597</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa090830d2d359db04f365d46c6644d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_ADCPRE_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01598">1598</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc020d85a8740491ce3f218a0706f1dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_TSVREFE&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Temperature Sensor and VREFINT Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01599">1599</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga793f677a6e13b096fb17d916bed37cef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR_EN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01607">1607</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c80e8d81c50c097af9cf7de557df110"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR_DATATYPE&#160;&#160;&#160;((uint32_t)0x00000006)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data type selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01608">1608</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2764073cf0c876f608f91f8c14663e61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR_DATATYPE_0&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01609">1609</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga613f4a6783fc4eafef1ad142554ed74d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR_DATATYPE_1&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01610">1610</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa6d9390051e249621eb513c23d12cb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR_MODE&#160;&#160;&#160;((uint32_t)0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES Mode Of Operation </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01612">1612</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa9dc6317e5abb4231933795c5a6462f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR_MODE_0&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01613">1613</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2afbd18da49cf395ad0ed8d75dbc107d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR_MODE_1&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01614">1614</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad0480c556742416e139d9323edabfb0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR_CHMOD&#160;&#160;&#160;((uint32_t)0x00000060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES Chaining Mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01616">1616</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc6e7f7797482bf5033109516c6896db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR_CHMOD_0&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01617">1617</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac4b9147f8228e54a153df8d8c64bf028"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR_CHMOD_1&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01618">1618</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba058729353aa9497c4373feb991c188"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR_CCFC&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Computation Complete Flag Clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01620">1620</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacdb4462b7998b9fb644294b1f7fa9cf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR_ERRC&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01621">1621</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4be926131e23fcbd2e8199246cb65437"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR_CCIE&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Computation Complete Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01622">1622</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e2c884de8c44e1389d50a592c212ddb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR_ERRIE&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01623">1623</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga831cd81165de195754932cab9d09c98f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR_DMAINEN&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA ENable managing the data input phase </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01624">1624</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac31e5c71bed1ead58994864562f62d1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CR_DMAOUTEN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Enable managing the data output phase </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01625">1625</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2098ac19aa512efe6337d589236a92ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_SR_CCF&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Computation Complete Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01628">1628</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf00798a1b7171a2900332651f419cf45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_SR_RDERR&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read Error Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01629">1629</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96bb31bb44f18978b4dd9e2aee509ee3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_SR_WRERR&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write Error Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01630">1630</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab505bcce9a627fb2e2306722c128f2a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_DINR&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES Data Input Register </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01633">1633</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga562572001c9530f0f9c6ff42ec5ae77c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_DOUTR&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES Data Output Register </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01636">1636</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2553ad2e32ce799b3aa87eef6c35edb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_KEYR0&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES Key Register 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01639">1639</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe9406c2ad70ead61411fae9b3e88884"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_KEYR1&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES Key Register 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01642">1642</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga157c8025e6b04affd7f1a4158fb813c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_KEYR2&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES Key Register 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01645">1645</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2e084a1c01cdc48b94c0ccbf05c49519"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_KEYR3&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES Key Register 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01648">1648</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6cb856812f6947714e6d59bccae0e3b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_IVR0&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES Initialization Vector Register 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01651">1651</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83f2314b5d62989b83ca083854e34aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_IVR1&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES Initialization Vector Register 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01654">1654</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ab213c20b767f9d2e9aa7156288c697"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_IVR2&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES Initialization Vector Register 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01657">1657</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9a4b4c613ced92f8c5c057d93704674"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_IVR3&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES Initialization Vector Register 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01660">1660</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e47bef7243bf58487191cfa1a2b92ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_10KPU&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>10K pull-up resistor </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01669">1669</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d533e19d0355e57c31f05fa7376ae50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_400KPU&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>400K pull-up resistor </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01670">1670</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8652af41fff631fc3ccb6e29292b2792"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_10KPD&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>10K pull-down resistor </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01671">1671</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad63d40fb031fcecf6bf626608c5b79c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_400KPD&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>400K pull-down resistor </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01672">1672</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadbe77e34f0b50dd7d38b777c6495448f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_CMP1EN&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Comparator 1 enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01674">1674</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c3c12f885ef7b170df129f47f00acaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_SW1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SW1 analog switch enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01675">1675</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f27dfdaa5e7261e84462f4a40a0eebd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_CMP1OUT&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Comparator 1 output </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01676">1676</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53c3e4f4ab43d8aeeca7c58236e8a3bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_SPEED&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Comparator 2 speed </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01678">1678</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0bb2aa3d0055f1246613d11407195e1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_CMP2OUT&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Comparator 2 ouput </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01679">1679</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1acb48a929c69332b5067efa080aa7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_VREFOUTEN&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Comparator Vref Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01681">1681</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67164ea60986b0d8323dab125be2d7e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_WNDWE&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Window mode enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01682">1682</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad643b8237ac05f37e844c4623eee38e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_INSEL&#160;&#160;&#160;((uint32_t)0x001C0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INSEL[2:0] Inversion input Selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01684">1684</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22c878cb32e006482652690adead3e74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_INSEL_0&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01685">1685</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c924a874286b31ae1854c97ebe3ad6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_INSEL_1&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01686">1686</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9163490c0de87d801562c28aee779281"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_INSEL_2&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01687">1687</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga38311a7b049416e9eb89c4d5e1bee615"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_OUTSEL&#160;&#160;&#160;((uint32_t)0x00E00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTSEL[2:0] comparator 2 output redirection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01689">1689</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6107493783e3f6576cbbb5abf8be4b8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_OUTSEL_0&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01690">1690</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fa5c5275916b906ea0bc1bbdb634ab6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_OUTSEL_1&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01691">1691</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae988c09e46307cf68c8da5708ef08bba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_OUTSEL_2&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01692">1692</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaebc554efe1fbb906964fc9bfa971b834"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_FCH3&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 26 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01694">1694</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa55cfd36c5e8419dce09a73310d71acf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_FCH8&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 27 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01695">1695</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf34f3961e44566985baff979b3de49eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_RCH13&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 28 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01696">1696</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaefb7a410881f0816c137867c22153987"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_CAIE&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 29 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01698">1698</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8693eb5905a8e66a8301965772b6163"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_CAIF&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 30 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01699">1699</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab8464fe51ce24b7f198455dc2fb31c4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_CSR_TSUSP&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 31 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01700">1700</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5b644934e804cbc8e42bd484dcebd6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_OPA1PD&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP1 disable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01708">1708</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga37b676e928da0202bddb2f12188c90ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_S3SEL1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch 3 for OPAMP1 Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01709">1709</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e328d9d724eb39d4400d36d502fea5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_S4SEL1&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch 4 for OPAMP1 Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01710">1710</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac4eea516e7d5c208b8289b0660cc75a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_S5SEL1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch 5 for OPAMP1 Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01711">1711</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d6208311a1867d128b86cd3c7cb510b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_S6SEL1&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch 6 for OPAMP1 Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01712">1712</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga559315504bd28b2ae4bbd2eb5f68a5c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_OPA1CAL_L&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP1 Offset calibration for P differential pair </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01713">1713</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b23675b1a4989b66adb3b4bde3701a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_OPA1CAL_H&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP1 Offset calibration for N differential pair </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01714">1714</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5150a4cdd237a13e2e90d270401dc01a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_OPA1LPM&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP1 Low power enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01715">1715</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga48a11d9b9cabf471a9eb865749258cbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_OPA2PD&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP2 disable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01716">1716</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a8a67e8d565fd87ed7d815b97b595ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_S3SEL2&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch 3 for OPAMP2 Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01717">1717</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6c4ae766097f963e04ea1453edb2ae5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_S4SEL2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch 4 for OPAMP2 Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01718">1718</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b0d17dca87b31e081ab21816742f798"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_S5SEL2&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch 5 for OPAMP2 Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01719">1719</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67e91d1a9059b9c1a513488c461cc4ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_S6SEL2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch 6 for OPAMP2 Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01720">1720</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaef0680339e9466294ed793971564d414"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_OPA2CAL_L&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP2 Offset calibration for P differential pair </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01721">1721</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad10eefaaf4ba1fd000519ac7b9a23a99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_OPA2CAL_H&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP2 Offset calibration for N differential pair </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01722">1722</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab886ae6a479d527ded647fde68507e7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_OPA2LPM&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP2 Low power enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01723">1723</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9654013fe2fdc451fe058a2cb2acb676"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_OPA3PD&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP3 disable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01724">1724</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadff0805d6ac464d02c69eb17712d0cc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_S3SEL3&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch 3 for OPAMP3 Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01725">1725</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f0031b457119e521efdea09a2331f5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_S4SEL3&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch 4 for OPAMP3 Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01726">1726</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f40ae8a996a7a1a8b9a1abcaba4d6e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_S5SEL3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch 5 for OPAMP3 Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01727">1727</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3d352251aff35978e0f23da69a40a1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_S6SEL3&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch 6 for OPAMP3 Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01728">1728</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81d1cac1c2fb6fc29cdea834aa6682fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_OPA3CAL_L&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP3 Offset calibration for P differential pair </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01729">1729</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga651e244b6aeb3d84e6c0a7c92b66ec78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_OPA3CAL_H&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP3 Offset calibration for N differential pair </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01730">1730</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a5671520e4b2a48a13fa05830107bbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_OPA3LPM&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP3 Low power enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01731">1731</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19bdc28f97676f37d7f413e2bef9e439"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_ANAWSEL1&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch ANA Enable for OPAMP1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01732">1732</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae11461c636f00cabc7c33c98118038f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_ANAWSEL2&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch ANA Enable for OPAMP2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01733">1733</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7292fb0f4d01d24e7f0b74a0e380f691"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_ANAWSEL3&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch ANA Enable for OPAMP3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01734">1734</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad733d970416f5da10bd97202fd3ac79a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_S7SEL2&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch 7 for OPAMP2 Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01735">1735</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd7cf07cd19782a07c3521f3f1393ac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_AOP_RANGE&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power range selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01736">1736</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2292621da808518e35353c6acb780939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_OPA1CALOUT&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP1 calibration output </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01737">1737</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bf6b44e744f16a16f88e20c28b5cb6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_OPA2CALOUT&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP2 calibration output </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01738">1738</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31721a43b927aa5c21ac2593048f4b3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_CSR_OPA3CALOUT&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP3 calibration output </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01739">1739</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8305bb177fa09fa517ea4b19ea3608c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_OTR_AO1_OPT_OFFSET_TRIM&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset trim for OPAMP1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01742">1742</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad26269f17246a77eef9128141817d6fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_OTR_AO2_OPT_OFFSET_TRIM&#160;&#160;&#160;((uint32_t)0x000FFC00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset trim for OPAMP2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01743">1743</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabab4f16051586e59b29f84c3b3316eca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_OTR_AO3_OPT_OFFSET_TRIM&#160;&#160;&#160;((uint32_t)0x3FF00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset trim for OPAMP2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01744">1744</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11d7d7115cedfa7d321971f832d8a391"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_OTR_OT_USER&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch to OPAMP offset user trimmed values </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01745">1745</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d67d0c010127eeb9579d64ef4f50b8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_LP_OTR_AO1_OPT_OFFSET_TRIM_LP&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset trim in low power for OPAMP1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01748">1748</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae84ec59f1995faa1f0018e7931cf42b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_LP_OTR_AO2_OPT_OFFSET_TRIM_LP&#160;&#160;&#160;((uint32_t)0x000FFC00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset trim in low power for OPAMP2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01749">1749</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d9e1e43bbc700b5b4f570e65803ab94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_LP_OTR_AO3_OPT_OFFSET_TRIM_LP&#160;&#160;&#160;((uint32_t)0x3FF00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset trim in low power for OPAMP3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01750">1750</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2bf4701d3b15924e657942ce3caa4105"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_DR_DR&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data register bits </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01759">1759</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae9a0feb3cf1d8c5871e663ca4a174cc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_IDR_IDR&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General-purpose 8-bit data register bits </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01762">1762</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d57481fb891a0964b40f721354c56d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_CR_RESET&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESET bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01765">1765</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd8cedbb3dda03d56ac0ba92d2d9cefd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_EN1&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01774">1774</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b1e2b83ae1ab889cb1e34a99746c9d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_BOFF1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 output buffer disable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01775">1775</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga998aa4fd791ea2f4626df6ddc8fc7109"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TEN1&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 Trigger enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01776">1776</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf951c1a57a1a19e356df57d908f09c6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TSEL1&#160;&#160;&#160;((uint32_t)0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSEL1[2:0] (DAC channel1 Trigger selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01778">1778</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8dfa13ec123c583136e24b7890add45b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TSEL1_0&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01779">1779</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga265e32c4fc43310acdf3ebea01376766"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TSEL1_1&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01780">1780</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa625d7638422e90a616ac93edd4bf408"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TSEL1_2&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01781">1781</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga90491f31219d07175629eecdcdc9271e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_WAVE1&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WAVE1<a href="DAC channel1 noise/triangle wave generation enable">1:0</a> </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01783">1783</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0871e6466e3a7378103c431832ae525a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_WAVE1_0&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01784">1784</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga48e167ae02d2ad5bc9fd30c2f8ea5b37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_WAVE1_1&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01785">1785</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bcf611b2f0b975513325895bf16e085"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP1&#160;&#160;&#160;((uint32_t)0x00000F00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAMP1<a href="DAC channel1 Mask/Amplitude selector">3:0</a> </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01787">1787</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4225dcce22b440fcd3a8ad96c5f2baec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP1_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01788">1788</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6cc15817842cb7992d449c448684f68d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP1_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01789">1789</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0fefef1d798a2685b03e44bd9fdac06b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP1_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01790">1790</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafdc83b4feb742c632ba66f55d102432b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP1_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01791">1791</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga995c19d8c8de9ee09057ec6151154e17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_DMAEN1&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 DMA enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01793">1793</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacbb0585e1053abf18cd129ad76a66bea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_DMAUDRIE1&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 DMA underrun interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01794">1794</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa65db2420e02fc6813842f57134d898f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_EN2&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01795">1795</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd6f660a5f15262beca06b9098a559e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_BOFF2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 output buffer disable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01796">1796</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab8fc527f6ddb787123da09d2085b772f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TEN2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 Trigger enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01797">1797</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73b4d0ccff78f7c3862903e7b0e66302"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TSEL2&#160;&#160;&#160;((uint32_t)0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSEL2[2:0] (DAC channel2 Trigger selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01799">1799</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9753b87f31e7106ecf77b2f01a99b237"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TSEL2_0&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01800">1800</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac79323a6c81bfa5c8239b23cd3db737a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TSEL2_1&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01801">1801</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ad3da8a9c5fe9566d8ffe38916caaff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TSEL2_2&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01802">1802</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf24e48cf288db4a4643057dd09e3a7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_WAVE2&#160;&#160;&#160;((uint32_t)0x00C00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WAVE2<a href="DAC channel2 noise/triangle wave generation enable">1:0</a> </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01804">1804</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_WAVE2_0&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01805">1805</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4798bf254010b442b4ac4288c2f1b65f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_WAVE2_1&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01806">1806</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7cf03fe2359cb0f11c33f793c2e92bdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP2&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAMP2<a href="DAC channel2 Mask/Amplitude selector">3:0</a> </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01808">1808</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8d952192721dbdcea8d707d43096454"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP2_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01809">1809</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga860032e8196838cd36a655c1749139d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP2_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01810">1810</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2147ffa3282e9ff22475e5d6040f269e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP2_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01811">1811</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0fe77a2029873111cbe723a5cba9c57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP2_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01812">1812</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f905c2ac89f976df6c4beffdde58b53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_DMAEN2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 DMA enabled </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01814">1814</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga803e3bae78ced744b93aa76615303e15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_DMAUDRIE2&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 DMA underrun interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01815">1815</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga970ef02dffaceb35ff1dd7aceb67acdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SWTRIGR_SWTRIG1&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 software trigger </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01817">1817</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf0e53585b505d21f5c457476bd5a18f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SWTRIGR_SWTRIG2&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 software trigger </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01818">1818</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5295b5cb7f5d71ed2e8a310deb00013d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12R1_DACC1DHR&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit Right aligned data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01821">1821</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d34667f8f4b753689c8c936c28471c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12L1_DACC1DHR&#160;&#160;&#160;((uint16_t)0xFFF0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit Left aligned data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01824">1824</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae1fc9f022fe4a08f67c51646177b26cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR8R1_DACC1DHR&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 8-bit Right aligned data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01827">1827</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7506e369b37d55826042b540b10e44c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12R2_DACC2DHR&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit Right aligned data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01830">1830</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f66bd794202221e1a55547673b7abab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12L2_DACC2DHR&#160;&#160;&#160;((uint16_t)0xFFF0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit Left aligned data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01833">1833</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7da94dc053e6637efb9ccb57b7ae481c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR8R2_DACC2DHR&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 8-bit Right aligned data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01836">1836</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca45719f3d365c9495bdcf6364ae59f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12RD_DACC1DHR&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit Right aligned data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01839">1839</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3edd68db1697af93027e05f6b764c540"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12RD_DACC2DHR&#160;&#160;&#160;((uint32_t)0x0FFF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit Right aligned data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01840">1840</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga203db656bfef6fedee17b99fb77b1bdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12LD_DACC1DHR&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit Left aligned data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01843">1843</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8421d613b182aab8d6c58592bcda6c17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12LD_DACC2DHR&#160;&#160;&#160;((uint32_t)0xFFF00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit Left aligned data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01844">1844</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9aee01ad181fa5b541864ed62907d70d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR8RD_DACC1DHR&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 8-bit Right aligned data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01847">1847</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae31631eaac76ebecb059918c351ef3c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR8RD_DACC2DHR&#160;&#160;&#160;((uint16_t)0xFF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 8-bit Right aligned data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01848">1848</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b4192938e039dc25a7df8fcc5f3932a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DOR1_DACC1DOR&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 data output </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01851">1851</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacaaa39c1e82279918918b072fd56db04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DOR2_DACC2DOR&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 data output </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01854">1854</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d2048d6b521fb0946dc8c4e577a49c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR_DMAUDR1&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 DMA underrun flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01857">1857</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf16e48ab85d9261c5b599c56b14aea5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR_DMAUDR2&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 DMA underrun flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01858">1858</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd961fcddc40341a817a9ec85b7c80ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_DEV_ID&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Identifier </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01867">1867</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga887eb26364a8693355024ca203323165"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REV_ID[15:0] bits (Revision Identifier) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01869">1869</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga223ec71b13697d1d94ac910d74dda1a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01870">1870</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c43be5f3bf427d9e5c5cb53c71c56c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01871">1871</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd0c09bab9658d492fadbb6d8e926ead"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01872">1872</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1591e5e3e0ac1cf9a677e4ee7de14736"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01873">1873</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6c2934497d6e9611d0f0de63705a45d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_4&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01874">1874</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c2b20d6c7ba5ec12ed0aa8aacade921"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_5&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01875">1875</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga777e36bfca8dbb754b1407be5d0f712b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01876">1876</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ebea4db4ccddeeacfecb181ec8763e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_7&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01877">1877</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1fb637a05555ad0cf9f1308184822c0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_8&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01878">1878</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf24a517f96a59284e5b7c27c521050f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_9&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01879">1879</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0770975f537cee88759c533cce1985c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_10&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01880">1880</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga217da836fc3089b44a9d9c3daff40c75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_11&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01881">1881</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae27909354dd0b18756072ab3a3939e91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_12&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01882">1882</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga300efe7db3358b63a83133901ab507ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_13&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01883">1883</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7664e599c06b8f00398d9c84deec607"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_14&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01884">1884</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga027015a672a0e61e0b8494b2f3d04c74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_15&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01885">1885</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga037c80fe1d7308cee68245715ef6cd9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_SLEEP&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug Sleep Mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01888">1888</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf511f21a8de5b0b66c862915eee8bf75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_STOP&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug Stop Mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01889">1889</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga107a9396d63c892a8e614897c9d0b132"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_STANDBY&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug Standby mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01890">1890</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9034b6eb9d4dceadffc6a1d1959056c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_TRACE_IOEN&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trace Pin Assignment Control </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01891">1891</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1395189e10bdbc37bce9ea480e22d10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_TRACE_MODE&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRACE_MODE[1:0] bits (Trace Pin Assignment Control) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01893">1893</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d41a4027853783633d929a43f8d6d85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_TRACE_MODE_0&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01894">1894</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ba3a830051b53d43d850768242c503e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_TRACE_MODE_1&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01895">1895</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae3c5b87084934a18748f5ec168f5aef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM2 counter stopped when core is halted </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01899">1899</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2fea6834f4ef9fc6b403cd079a001cec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM3 counter stopped when core is halted </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01900">1900</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ac65bf9342bb8acbcb25938e93abc45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_TIM4_STOP&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM4 counter stopped when core is halted </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01901">1901</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42d29d40515d36ce6ed7e5d34ed17dcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_TIM5_STOP&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM5 counter stopped when core is halted </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01902">1902</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadea6a1e90739bcf1d0723a0566c66de7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM6 counter stopped when core is halted </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01903">1903</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafdade78c3d28a668f9826d0b72e5844b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM7 counter stopped when core is halted </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01904">1904</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e20246d389229ff46006b405bb56b1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_RTC_STOP&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Counter stopped when Core is halted </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01905">1905</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a49d5e849185d09ee6c7594512ffe88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug Window Watchdog stopped when Core is halted </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01906">1906</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada8989cb96dd5d6dbdaaf16e1f127c6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug Independent Watchdog stopped when Core is halted </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01907">1907</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae83fb5d62c6e6fa1c2fd06084528404e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBUS timeout mode stopped when Core is halted </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01908">1908</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f6320aba695f6c3f97608e478533e96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBUS timeout mode stopped when Core is halted </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01909">1909</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf12c17533a1e3262ee11f760e44f5127"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB2_FZ_DBG_TIM9_STOP&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM9 counter stopped when core is halted </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01913">1913</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga24d4bbf803a65e8202b0019ed0ce0ebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB2_FZ_DBG_TIM10_STOP&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM10 counter stopped when core is halted </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01914">1914</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga354671c942db40e69820fd783ef955b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB2_FZ_DBG_TIM11_STOP&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM11 counter stopped when core is halted </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01915">1915</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3475228c998897d0f408a4c5da066186"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF1&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Global interrupt flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01924">1924</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a1522414af27c7fff2cc27edac1d680"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Transfer Complete flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01925">1925</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f83359698adf05854b55705f78d8a5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF1&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Half Transfer flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01926">1926</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga26bfd55e965445ae253a5c5fa8f1769a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Transfer Error flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01927">1927</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44fa823dbb15b829621961efc60d6a95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF2&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Global interrupt flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01928">1928</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga631741eb4843eda3578808a3d8b527b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF2&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Transfer Complete flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01929">1929</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ee1947aef188f437f37d3ff444f8646"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Half Transfer flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01930">1930</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bcd07efcadd5fef598edec1cca70e38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Transfer Error flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01931">1931</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb0bd8fb0e580688c5cf617b618bbc17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF3&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Global interrupt flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01932">1932</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28664595df654d9d8052fb6f9cc48495"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF3&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Transfer Complete flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01933">1933</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53bb9a00737c52faffaaa91ff08b34a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF3&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Half Transfer flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01934">1934</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa624379143a2535d7a60d87d59834d10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Transfer Error flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01935">1935</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4f69823d44810c353af1f0a89eaf180"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Global interrupt flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01936">1936</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7d4e46949a35cf037a303bd65a0c87a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF4&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Transfer Complete flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01937">1937</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga684cf326c770f1ab21c604a5f62907ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Half Transfer flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01938">1938</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12fcc1471918f3e7b293b2d825177253"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF4&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Transfer Error flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01939">1939</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83d4d9cba635d1e33e3477b773379cfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF5&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Global interrupt flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01940">1940</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ea57d09f13edbd6ad8afe9465e0fa70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF5&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Transfer Complete flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01941">1941</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d1f2b8c82b1e20b4311af8ca9576736"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF5&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Half Transfer flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01942">1942</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42f9b12c4c80cbb7cd0f94f139c73de3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF5&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Transfer Error flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01943">1943</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac55f4836aa8e6cfc9bdcadfabf65b5d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF6&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Global interrupt flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01944">1944</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d76395cf6c6ef50e05c96d7ae723058"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF6&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Transfer Complete flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01945">1945</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41b6d9787aeff76a51581d9488b4604f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Half Transfer flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01946">1946</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae47d914969922381708ae06c1c71123a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF6&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Transfer Error flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01947">1947</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga86f178e879b2d8ceeea351e4750272dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF7&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Global interrupt flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01948">1948</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4528af54928542c09502c01827418732"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF7&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Transfer Complete flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01949">1949</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga769016c2b0bf22ff3ad6967b3dc0e2bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF7&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Half Transfer flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01950">1950</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf8333b3c78b7d0a07bd4b1e91e902b31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF7&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Transfer Error flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01951">1951</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75ad797334d9fb70750ace14b16e0122"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF1&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Global interrupt clearr </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01954">1954</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga60085fa798cf77f80365839e7d88c8f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Transfer Complete clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01955">1955</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66e9aa2475130fbf63db304ceea019eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF1&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Half Transfer clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01956">1956</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga989699cace2fa87efa867b825c1deb29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Transfer Error clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01957">1957</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab907e446bbf1e1400dc5fdbd929d0e5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF2&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Global interrupt clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01958">1958</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8505b947a04834750e164dc320dfae09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF2&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Transfer Complete clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01959">1959</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e769c78024a22b4d1f528ce03ccc760"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Half Transfer clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01960">1960</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4abb0afb7dbe362c150bf80c4c751a67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Transfer Error clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01961">1961</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d98e88c334091e20e931372646a6b0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF3&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Global interrupt clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01962">1962</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaccb4c0c5e0f2e01dec12ba366b83cb4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF3&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Transfer Complete clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01963">1963</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2dea86ca2ec8aa945b840f2c1866e1f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF3&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Half Transfer clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01964">1964</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59bad79f1ae37b69b048834808e8d067"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Transfer Error clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01965">1965</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73d22139e4567c89e2afcb4aef71104c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Global interrupt clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01966">1966</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34b431fd4e034f8333e44594712f75eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF4&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Transfer Complete clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01967">1967</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga950664b81ec2d4d843f89ef102107d7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Half Transfer clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01968">1968</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6fdda8f7f2507c1d3988c7310a35d46c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF4&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Transfer Error clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01969">1969</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga943245d2a8300854d53fd07bb957a6fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF5&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Global interrupt clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01970">1970</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae4c7d1d10beb535aec39de9a8bdc327"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF5&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Transfer Complete clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01971">1971</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c23c727a4dbbc45a356c8418299275d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF5&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Half Transfer clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01972">1972</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ec6326d337a773b4ced9d8a680c05a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF5&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Transfer Error clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01973">1973</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fc61098c5cf9a7d53ddcb155e34c984"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF6&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Global interrupt clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01974">1974</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3dca486df2f235aac8f3975f5f4ab75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF6&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Transfer Complete clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01975">1975</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae67273db02ffd8f2bfe0a5c93e9282a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Half Transfer clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01976">1976</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e523c5cbf5594ffe8540c317bce6933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF6&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Transfer Error clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01977">1977</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad9f01dfeb289156448f5a5a0ad54099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF7&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Global interrupt clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01978">1978</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac26181e8c2bd1fddc1e774cb7b621e5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF7&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Transfer Complete clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01979">1979</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7378f7a26730bfd5c950b7c7efb9272"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF7&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Half Transfer clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01980">1980</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4076bf1ed67fb39d4a0175e5943d5f2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF7&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Transfer Error clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01981">1981</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga387640bb30564cbc9479b9e4207d75a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_EN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01984">1984</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace00470cb24c0cf4e8c92541a3cc695c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_TCIE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01985">1985</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f14fe0da3c0d3252002b194097108a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_HTIE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half Transfer interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01986">1986</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cf72c1527c7610bcecb03816338b262"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_TEIE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer error interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01987">1987</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9512b76e871908af4777604e42676be4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01988">1988</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c008055878f08bc33b006847890ac53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_CIRC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Circular mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01989">1989</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03421fb76491fccc4b1e6b469570b995"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_PINC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral increment mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01990">1990</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac0af4a5f4c3e3dab2b6d06f3c11b2882"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_MINC&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory increment mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01991">1991</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e7e53a0b94fa38dc14f2f9d4f99c768"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_PSIZE&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01993">1993</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c5e8b15368d6baca1f74fabde8dab06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_PSIZE_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01994">1994</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga87f1e7b62988eea6758b482ab3deb707"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_PSIZE_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01995">1995</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5f99b77927f2266f275dbbb21b1470f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_MSIZE&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01997">1997</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad55531c87343e2c7a0a7b463903525bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_MSIZE_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01998">1998</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1be46e87afa09b40f2efd0b00ea552cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_MSIZE_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l01999">1999</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga60b17026db327aaaf6368f13e6f2d358"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_PL&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PL[1:0] bits(Channel Priority level) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02001">2001</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabcfa498b39ded500e6d2c895b26cda70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_PL_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02002">2002</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf158a0849c5c1cb8ff35f29770c71375"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_PL_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02003">2003</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga274c65bc7120061ed73fb4aca02bc1a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_MEM2MEM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory to memory mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02005">2005</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacfb96436a038c7077828511d100d4a47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_EN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02008">2008</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga72231403a4703c8f9b30c31519905f17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_TCIE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ransfer complete interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02009">2009</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab10c029da9cab8f0166fc0a4d386a6e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_HTIE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half Transfer interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02010">2010</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39ce03a92cd76c66d01555d2a7565005"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_TEIE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer error interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02011">2011</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bbde7db83e7bc9df673acffb5d1c6d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02012">2012</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8419395c2413c1c5a39293fe3c51b043"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_CIRC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Circular mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02013">2013</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga662ac6a62bd2759b8e254d979b94fd34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_PINC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral increment mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02014">2014</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae69693512a969cb7d71ffb697cc89fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_MINC&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory increment mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02015">2015</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f7159145fe396545b94eab4449c6487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_PSIZE&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02017">2017</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9493e150e5c1946483530b346744a6f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_PSIZE_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02018">2018</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga60acc9d4a361d491459dba62f820d9a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_PSIZE_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02019">2019</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62b4a55399708faa6abad771fd3cff5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_MSIZE&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02021">2021</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga590d9af747a3b70102c0899abbbd2930"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_MSIZE_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02022">2022</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a602816e76397bf90f4394193065984"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_MSIZE_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02023">2023</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03e599da7a5da32129aaeb7b123e5c87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_PL&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02025">2025</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaead3fb380db524c848a31d49d7dbedcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_PL_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02026">2026</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga80cbce6e70c5ffdf03c885791b35c116"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_PL_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02027">2027</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga24c6020357c18552920f3a581459f9e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_MEM2MEM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory to memory mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02029">2029</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0fa49b0ad3de90cc1c426b10cf1c191f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_EN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02032">2032</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc09c8f9356f8a0d6443d7403a4d405c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_TCIE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02033">2033</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8119a569028b6a6ff49db72f88be1c3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_HTIE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half Transfer interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02034">2034</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8dd2fcd28d0aa8df1ca1bdd3211d455d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_TEIE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer error interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02035">2035</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga678a5d91e74ce581cba96143eff3e6f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02036">2036</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95188ea292b73cead43bc83578818499"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_CIRC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Circular mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02037">2037</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68902d94629100d88a45d0367f802f64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_PINC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral increment mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02038">2038</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e2abdd06dc67e7ce3eb58e2c1173708"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_MINC&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory increment mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02039">2039</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaae55191f69fc976c45423422fe05855"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_PSIZE&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02041">2041</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga61d6c70b2dc2a536356135e5de21bbee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_PSIZE_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02042">2042</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1deb51665fb2061411534cedd06dbbb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_PSIZE_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02043">2043</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadcb2577046f5e8dbae1752bd399c1635"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_MSIZE&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02045">2045</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee6efcb54d1fec2de2dd5dfc06d56203"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_MSIZE_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02046">2046</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13f2bbe729a55547ae88af0d898615ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_MSIZE_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02047">2047</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3882481a886166b84696ec3747a5185f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_PL&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02049">2049</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga946f5281d2b10185b79ad216a3a0c6bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_PL_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02050">2050</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31df7655887ca23e40918b6c73f0e79a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_PL_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02051">2051</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70d1178c083a156368dc20af8f45c2e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_MEM2MEM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory to memory mode ****************** Bit definition for DMA_CCR4 register </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02053">2053</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03ba637aa09839dd4866d9b79da64271"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_EN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02056">2056</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ecd535728f0a5e20acd4ca40a6e385a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_TCIE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02057">2057</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07b1143740ddbb57e6a88a0c1efe6f67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_HTIE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half Transfer interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02058">2058</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga352bfbd9d24983387b21755f6680e63b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_TEIE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer error interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02059">2059</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8205d7602eb7d732726b9e52011e6c72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02060">2060</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga275ab42b13b8a78755581808efea0fdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_CIRC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Circular mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02061">2061</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a3f35660940e5f9b21bfbcde24a963b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_PINC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral increment mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02062">2062</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga390c755f21506c08ff22795ba294eb1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_MINC&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory increment mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02063">2063</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf0234f5972817bd3f211a4418b960992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_PSIZE&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02065">2065</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga291a24527a4fd15fbb4bde1b86a9d1a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_PSIZE_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02066">2066</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab59a122427b47da8917ec847c2a11a6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_PSIZE_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02067">2067</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca0c3bc34f23d75850aa05254d4a43d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_MSIZE&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02069">2069</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bb8ec64346554aa20529e059816ec51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_MSIZE_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02070">2070</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb05890600e52d6a7bcac29858ae53b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_MSIZE_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02071">2071</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga438f94eb5444944e340bb5be9b4abdb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_PL&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02073">2073</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14772bf86f8d00386f824a974d0930e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_PL_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02074">2074</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae28029a2215d23ef03ef29e0b096594b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_PL_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02075">2075</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd5dfffd772e5efa02bf7206f9d01011"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_MEM2MEM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory to memory mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02077">2077</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4b326a9a20d8f2ede71a1230cfc6e037"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_EN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02080">2080</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7bc3e08b6c055364158cfdbf53a18344"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_TCIE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02081">2081</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga707914f7d14246d7c993d24ba5d29f7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_HTIE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half Transfer interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02082">2082</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8976e26126b10cb911e81890b94e09cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_TEIE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer error interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02083">2083</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf68005a27ead66cb968d430edaa766ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02084">2084</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cdbfb907f2b03485e5555d986245595"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_CIRC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Circular mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02085">2085</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga762ef78adaa655d9f18da462d7f80e16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_PINC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral increment mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02086">2086</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96c1a50b68634e208e1635bb58abf11d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_MINC&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory increment mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02087">2087</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ee4f4f04c32985ad1797f9cb3164519"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_PSIZE&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02089">2089</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c7ca44fb42b772ff1f75b6481a75c9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_PSIZE_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02090">2090</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1295ed99d6e5ff626a3929ac4f79ff9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_PSIZE_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02091">2091</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafbd29cd4f313c5bdd5977263443fa669"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_MSIZE&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02093">2093</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga078b357481a99e295deccf8fcdf47cf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_MSIZE_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02094">2094</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4cf8c01c46bfbaa062fc98cf15ea25f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_MSIZE_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02095">2095</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ff8c18d3a085e78a44f45edc0b1db14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_PL&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02097">2097</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb8a9b336b448ef4cb5cc0d1bbb5ae6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_PL_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02098">2098</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga518692360d821bb30cf836e8c9558c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_PL_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02099">2099</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07bea0e12e0ac706a6f7c448124ef9a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_MEM2MEM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory to memory mode enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02101">2101</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa390cdfed63dd4e80b9b36ff509a5e62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_EN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02104">2104</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac7c284e6d04517cb47fd401bb02fc152"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_TCIE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02105">2105</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23bae5accea3b2a305debbc7469c7863"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_HTIE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half Transfer interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02106">2106</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_TEIE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer error interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02107">2107</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga99cafc3705aa4f224d1a4f804756c9f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02108">2108</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3f17ba2bc4e54fd8f7aab802ab700c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_CIRC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Circular mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02109">2109</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga772b475bf4486556456f0c915433a078"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_PINC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral increment mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02110">2110</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2da9ce010cf743a549c20cd545beb1d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_MINC&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory increment mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02111">2111</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga709ecd29ac92652352442978d19c0d18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_PSIZE&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02113">2113</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga01f57663551eb1644c8dbd114f6614a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_PSIZE_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02114">2114</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac737faa55be44e20c09343be2152538b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_PSIZE_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02115">2115</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05ae53e204d28c22aab4e4065cf836c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_MSIZE&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02117">2117</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3aabd7ba4fb157fd7ee98986330a5d4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_MSIZE_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02118">2118</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1338ae6c9e4c7b8795796136c98670a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_MSIZE_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02119">2119</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9450899a6841c10c33c6de7b6ef517f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_PL&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02121">2121</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga32b6403dbb0eb6c75a0eb947ef8140c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_PL_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02122">2122</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b07ce0ad36a27a76d5c2738cfdac7ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_PL_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02123">2123</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf83d9d61b227309201fc9c6662c294d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_MEM2MEM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory to memory mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02125">2125</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd71615f84eb85443ca3c5a346ad941a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_EN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02128">2128</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ee626e57a25d83365bb9977473fac64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_TCIE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02129">2129</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00add0c51b7f2be5216b4d9c9bfb482d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_HTIE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half Transfer interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02130">2130</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb8b8909af2a6f397cfa9a0db25578e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_TEIE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer error interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02131">2131</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga171e60ec8ec8d40bd7ede02394fe462a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02132">2132</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga666b8d997ea29a9a6a1543fa66881a87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_CIRC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Circular mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02133">2133</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1db13905f5813f7e63009c463d9784cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_PINC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral increment mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02134">2134</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga72f4c74798d6e3389ababb9b1c70375d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_MINC&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory increment mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02135">2135</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga543e1c261e0338c6353ce200db71ca16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_PSIZE&#160;&#160;&#160;,         ((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02137">2137</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac22fc178469ac49b63892b777d01bf18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_PSIZE_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02138">2138</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga17b93563b085e30086a6959311ef8556"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_PSIZE_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02139">2139</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga980efc51623b9dc2bc7377a6fa340a6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_MSIZE&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02141">2141</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78a8c4240d456e518aaf7524e06c9c54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_MSIZE_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02142">2142</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4bdd0a51f96b2bfd2bf9c9259e93a506"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_MSIZE_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02143">2143</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacfb0ffacc49baf0a87ec97964c29a801"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_PL&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02145">2145</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ea041c610341674d5f3c0dec6474769"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_PL_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02146">2146</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad83de368de49aee0b03a5b180671974c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_PL_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02147">2147</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7aec8d57e5f2c62be5cae2f8d134948"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_MEM2MEM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory to memory mode enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02149">2149</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a8da69a5631e89e54b5d138b8c0a139"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR1_NDT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of data to Transfer </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02152">2152</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c9b2052eb35128233d719f6b4ec995d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR2_NDT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of data to Transfer </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02155">2155</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga10d1cb5b77051c2e845033d77970fe61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR3_NDT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of data to Transfer </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02158">2158</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5c5291e36f5610b6fbc06a9a28baa2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR4_NDT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of data to Transfer </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02161">2161</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaffaace354e7c939d6b199d639a24bbb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR5_NDT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of data to Transfer </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02164">2164</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35dcc846e8e088220e6555d7388b8199"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR6_NDT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of data to Transfer </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02167">2167</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7063058cc300e14d1b90c0469eb4688a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR7_NDT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of data to Transfer </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02170">2170</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga110deb1459d00898cbf29d06405cc09e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR1_PA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02173">2173</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadf0272feeaba4aaf2dc745d21c6dab22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR2_PA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02176">2176</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb41094cbcf1cac82c20e55433bba245"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR3_PA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02179">2179</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d96976601824fef159e69bf0c96f6ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR4_PA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02183">2183</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga26c22b129c9ca957e053d69c7b01dc94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR5_PA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02186">2186</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga545c0999ca0bdb03c3e7e1cbc48959ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR6_PA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02189">2189</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d017e6632afe7a578d1206009cccc26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR7_PA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02193">2193</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4dc4e0220aa1355af31da320adc46e19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR1_MA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02196">2196</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga87bdf41371b8840c67eef7d9709e251e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR2_MA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02199">2199</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28ac1f8f47528eab9454472a30998285"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR3_MA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02202">2202</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga579544b63b9c56bd70218902594313f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR4_MA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02206">2206</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76beec8af3bd0ceb2905c24fa00a957c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR5_MA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02209">2209</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88187cb1bd9385601fce4fe69a420cad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR6_MA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02212">2212</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga511636b3a71aaa2ae4ced1b30b3e805a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR7_MA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02215">2215</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad03b2ba6cde99065627fccabd54ac097"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02224">2224</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaaf3f9a86c620149893db38c83f8ba58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02225">2225</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71604d1c29973c5e2bf69c8e94e89f67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02226">2226</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5edd42f9b2129c18cfa3c3598dcd1134"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02227">2227</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23e920ad334439cd2ad4d683054914e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02228">2228</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02229">2229</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5533c8ec796e3bbc9dc4474376056e06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02230">2230</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab620165d3fea1c564fcf1016805a1a8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02231">2231</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88e8b274e4398fdcb1c68da2b6320d5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02232">2232</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4d177dcf33bb9a34f8590ec509746e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02233">2233</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fd7db9a1ce82c152ca7bc6fddf31366"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02234">2234</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68cfe8fe938fcb0fc6925bf493ccfaa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02235">2235</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad21caf923d2083fb106852493667c16e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02236">2236</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e1938a063c48d7d6504cb32f7965c0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02237">2237</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab8827cee06670f256bc8f6301bea9cab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02238">2238</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88d9990be7f8f9e530a9f930a365fa44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02239">2239</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7419f78ed9044bdd237b452ef49e1b7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 16 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02240">2240</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4489fa85d1552b8f40faed93483a5d35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 17 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02241">2241</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05e16f2cda40cca58a45458cc44d510f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 18 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02242">2242</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad47f7a023cbba165dfb95845d3c8c55c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 19 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02243">2243</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4aee679baf5820e1666b60e48a64cafa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 20 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02244">2244</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cc7e64c45d273ca7396ac1e0ce38c36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 21 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02245">2245</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2aec84941d816be18a1607b6ee25acb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 22 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02246">2246</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad03e0ffe4e9aba719518244adfd7a96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 23 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02247">2247</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga515c0dc6d2472e06a89e4bb19725e8f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02250">2250</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d88e7c10e5985fa425ea7ab4fe4c3e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02251">2251</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga460d5d4c0b53bcc04d5804e1204ded21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02252">2252</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73944983ce5a6bde9dc172b4f483898c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02253">2253</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab80f809ead83e747677a31c80c6aae03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02254">2254</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65976f75b703f740dea3562ba3b8db59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02255">2255</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea480bd932cd1fa0904f5eb1caee9a12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02256">2256</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadbb27ff8664928994ef96f87052d14be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02257">2257</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ed4b371da871ffd0cc12ee00147282f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02258">2258</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga109af342179fff1fccfdde582834867a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02259">2259</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf342d34ed1b8e4aa916bf49e30c2a234"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02260">2260</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ec516af1de770c82c3c9c458cbc0172"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02261">2261</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga15732553e5b0de9f58180a0b024d4cad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02262">2262</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9fd2ec6472e46869956acb28f5e1b55f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02263">2263</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaecf5890ea71eea034ec1cd9e96284f89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02264">2264</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a7bacc32351a36aefcd5614abc76ae3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02265">2265</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34b1a6934265da759bc061f73d5d1374"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 16 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02266">2266</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a30aa20cf475eecf7e15171e83035e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 17 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02267">2267</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga25eee729b57b4c78a0613c184fc539e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 18 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02268">2268</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaeababa85e5ebe6aa93d011d83fd7994"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 19 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02269">2269</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga047743f042d00f058dd8cf199c92fbfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 20 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02270">2270</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga935956e41524c1f96d208f63a699377a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 21 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02271">2271</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8fbc202d80be3899d867a0b74abad813"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 22 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02272">2272</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab08ac6b29d8a15fc593950600753b8ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 23 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02273">2273</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadb1823a87cd797a6066681a3256cecc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02276">2276</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c42cc3763c52d1061b32219fc441566"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02277">2277</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c073b519f09b130e4ab4039823e290c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02278">2278</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga090f295579a774c215585a55e5066b11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02279">2279</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabce4722e99e3f44d40bfb6afb63444cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02280">2280</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac57b970ebc88f7bb015119ece9dd32de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02281">2281</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaccc2212ce653d34cf48446ae0a68bed6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02282">2282</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad380a0bc59524f4a0846a0b91d3c65c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02283">2283</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga26cd6a5115b0bbe113f39545bff1ee39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02284">2284</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3127246b2db3571b00c6af2453941d17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02285">2285</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa29df7ddbd067889992eb60ecddce0e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02286">2286</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8cf7a92cdb61b3f8cf6eec9513317ab7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02287">2287</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0423be12bfb13f34eec9656d6d274e04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02288">2288</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d5ef451fd76dc0fa9c76d7c520d8f12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02289">2289</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95b0d883fa0fbc49105bda5596463cda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02290">2290</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fe54b09102a18676829c0bafb0aead2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02291">2291</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8e4fb52990f0fa3fb9bed5b74f1a589"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 16 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02292">2292</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad0a8fcb63516a4ed0d91b556f696f806"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 17 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02293">2293</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca4223b8c4bc8726ac96ec64837f7b62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 18 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02294">2294</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40a722b0c36e832f619b2136f1510b3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 19 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02295">2295</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga076319b89121213ea97b4767182b17bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 20 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02296">2296</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b1fd6472c3739cb5d21ba25bb6f745d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 21 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02297">2297</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca577c5c1742e043ed5e0a2ffcc88f82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 22 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02298">2298</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11744e9be9f49d12b8c315ef54efda91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 23 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02299">2299</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02302">2302</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac287be3bd3bad84aed48603dbe8bd4ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02303">2303</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c4503803cbe1933cd35519cfc809041"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02304">2304</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23593d2b8a9ec0147bab28765af30e1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02305">2305</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa77211bfa8f4d77cf373296954dad6b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02306">2306</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga903f9b080c5971dd5d7935e5b87886e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02307">2307</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8527cce22f69e02a08ed67a67f8e5ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02308">2308</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf408315e497b902922a9bf40a4c6f567"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02309">2309</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00f1bded4d121e21116627b8e80784fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02310">2310</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga89f0c4de2b6acb75302d206b697f83ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02311">2311</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9a2b80699a213f0d2b03658f21ad643"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02312">2312</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c74d4d520406a14c517784cdd5fc6ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02313">2313</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3992511ec1785bdf107873b139d74245"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02314">2314</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0714519a1edcba4695f92f1bba70e825"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02315">2315</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b92577e64a95ef2069f1a56176d35ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02316">2316</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a6cc515f13ffe1a3620d06fa08addc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02317">2317</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1b4b850094ccc48790a1e4616ceebd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 16 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02318">2318</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga009e618c9563b3a8dcaec493006115c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 17 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02319">2319</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga405285cdc474ee20085b17ef1f61517e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 18 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02320">2320</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1277527e2fa727fdec2dcc7a300ea1af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 19 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02321">2321</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae185289c161b407cdcd5ca185aca5477"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 20 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02322">2322</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga04957f9a7aa38bc50d6ac9340697a826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 21 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02323">2323</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7931f3a5864584bc80de7ab3455517e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 22 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02324">2324</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b61d843ead0dd9d2d7f5fdce934726c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 23 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02325">2325</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6df16d2e8010a2897888a4acf19cee3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02328">2328</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb0c3fa5a03204d743ae92ff925421ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02329">2329</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bea1dbaf71e830dd357135524166f4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02330">2330</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga37395ac6729647ab5ee1fa4ca086c08a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02331">2331</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab051808f7a1ed9aaf43a3df90fc6a575"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02332">2332</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa5b4ace22acacac13ce106b2063a3977"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02333">2333</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8ad0142288597993852e4cf350f61ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02334">2334</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabdf8eab3e32cc03ca71f519a9111e28f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02335">2335</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e83a373926804449d500b115e9090ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02336">2336</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab102aa929ffe463ffe9f2db651704a61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02337">2337</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae9d8691936b6cd80ff8e18c0bfe271d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02338">2338</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ab9fea9935608ec8ee7fb1e1ae049e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02339">2339</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d67869db50c848f57633ebf00566539"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02340">2340</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga930a1d03fe3c32bd65a336ccee418826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02341">2341</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad5d645db667cd63d1a9b91963c543a4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02342">2342</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b9e64d5a1779371fa4678713ab18e08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02343">2343</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55b528743b11f4ab93ae97ee2e639b5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 16 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02344">2344</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0da944251419887af3a87c86080fb455"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 17 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02345">2345</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab07aefbb7a8a18c9338b49d3b10ff068"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 18 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02346">2346</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab7c48ac5522385cdb1d7882985f909b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 19 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02347">2347</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac71bf967ecd31eaa57ba4064877a75b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 20 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02348">2348</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23b409de4bca55f1f16cd309e58e88e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 21 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02349">2349</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad6bd7759b8d48c722f05ea3d2e64fc02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 22 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02350">2350</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f0d9fe21d5923032c4c8f49b15e5456"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 23 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02351">2351</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6da1c8a465606de1f90a74d369fbf25a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02354">2354</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4b9b5f97edeccf442998a65b19e77f25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02355">2355</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga085d2105381752a0aadc9be5a93ea665"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02356">2356</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga064dab3e0d5689b92125713100555ce0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02357">2357</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14f73b3693b3353a006d360cb8fd2ddc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02358">2358</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga319e167fa6e112061997d9a8d79f02f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02359">2359</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6f47cd1f602692258985784ed5e8e76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02360">2360</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa17ea7e3fb89e98fd6a232f453fcff9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02361">2361</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa82e0dcb4961a32a9b7ebdf30493156d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02362">2362</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2fcc64f03d79af531febc077f45c48eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02363">2363</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ef8e9c691b95763007ed228e98fa108"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02364">2364</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga144f1a41abb7b87a1619c15ba5fb548b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02365">2365</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae1a68025056b8c84bb13635af5e2a07c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02366">2366</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3471c79d5b19813785387504a1a5f0c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02367">2367</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5396ec2dbbee9d7585224fa12273598"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02368">2368</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga149f9d9d6c1aab867734b59db1117c41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02369">2369</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa47e5b07d5a407198e09f05262f18bba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 16 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02370">2370</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadbc7d82eb61e2adf0a955ef0cc97690f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 17 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02371">2371</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga541810a93fbf4cdd9b39f2717f37240d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 18 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02372">2372</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41e43af631a30492e09e5fd5c50f47f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 19 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02373">2373</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39358e6261a245eba447dfc1a1842e32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 20 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02374">2374</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac14b609a68b5c4cb4a20fb24e34954df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 21 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02375">2375</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8199f21c468deeb2685865c26770ac07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 22 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02376">2376</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b2845a72f30844d1b0e32e1ba843cc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 23 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02377">2377</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaef5e44cbb084160a6004ca9951ec7318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_LATENCY&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Latency </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02387">2387</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga082e7e91fffee86db39676396d01a8e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_PRFTEN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Prefetch Buffer Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02388">2388</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac469106633ce3df56306668ff4da0451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_ACC64&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Access 64 bits </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02389">2389</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabe351b40c2a8d34733c07234d3bcba4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_SLEEP_PD&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash mode during sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02390">2390</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28e344e1a7d1c78c8c9b22e83cb96cda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_RUN_PD&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash mode during RUN mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02391">2391</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57b9734b1bb6d826db68d77faa16e128"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_PECR_PELOCK&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_PECR and Flash data Lock </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02394">2394</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae01a7e37d1e2933eb0afbd6cf7e60c0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_PECR_PRGLOCK&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Program matrix Lock </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02395">2395</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3783636399a047352ef5a6d2512fef0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_PECR_OPTLOCK&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option byte matrix Lock </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02396">2396</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7851ae5665e63fb1bdf453a6b537037b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_PECR_PROG&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Program matrix selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02397">2397</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f5a8350de3e2f0406e7a579eb3c2130"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_PECR_DATA&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data matrix selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02398">2398</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96fabb6c304216a854d59ffda3b09051"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_PECR_FTDW&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fixed Time Data write for Word/Half Word/Byte programming </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02399">2399</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga128efc0f20664bb224c7615c38df0b1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_PECR_ERASE&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Page erasing mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02400">2400</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab9370b44d7ee96fe73762748a969c383"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_PECR_FPRG&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fast Page/Half Page programming mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02401">2401</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5102bfaac2fb827781436acee8638257"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_PECR_PARALLBANK&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parallel Bank mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02402">2402</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c2cb29eb967e20a8a7fc479f79f79b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_PECR_EOPIE&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of programming interrupt </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02403">2403</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b0d22c92f0036684b38aa94bdcf62a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_PECR_ERRIE&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error interrupt </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02404">2404</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf8c586fac8b614a4d175ff5a8b9c99b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_PECR_OBL_LAUNCH&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Launch the option byte loading </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02405">2405</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab21bd32bce722ad27d2a62672a0b87ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_PDKEYR_PDKEYR&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_PEC and data matrix Key </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02408">2408</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga486dbdfa8f561a533aad1fb0abaa06cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_PEKEYR_PEKEYR&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_PEC and data matrix Key </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02411">2411</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad941ae0a8c092d4ca8e359acf85ea24e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_PRGKEYR_PRGKEYR&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Program matrix Key </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02414">2414</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b8c555ae65817c33733f3bbbacf111d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OPTKEYR_OPTKEYR&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option bytes matrix Key </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02417">2417</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4b86181a96fd2f1cc3828e9d8d83d368"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_BSY&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Busy </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02420">2420</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae1301c6b487cfefa247c54a576a0c12b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_EOP&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End Of Programming </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02421">2421</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd0141a93ef59ccddaf5b7af9bd9003a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_ENHV&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of high voltage </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02422">2422</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a9a57932b1be3b873c7629d3c2fef4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_READY&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash ready after low power mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02423">2423</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf6f52f59b01530928d747cf32bd4d01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_WRPERR&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write protected error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02425">2425</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac98c2458e114e7f419f3222673878ce0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_PGAERR&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Programming Alignment Error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02426">2426</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga16d3e511fc0a438812ae9bb44e93e387"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_SIZERR&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Size error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02427">2427</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c4f055b363ae642d291d73a68eb787d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_OPTVERR&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option validity error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02428">2428</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ea5a1af21c2ba9b6758fa86b17df0a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_OPTVERRUSR&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option User validity error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02429">2429</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga052763d6c2daf0a422577a6c8a0be977"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_RDPRT&#160;&#160;&#160;((uint16_t)0x000000AA)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read Protection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02432">2432</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7be924b0f54da2b7d2806d994e246057"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_BOR_LEV&#160;&#160;&#160;((uint16_t)0x000F0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOR_LEV[3:0] Brown Out Reset Threshold Level </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02433">2433</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1585552c59923cb1e1979cdfdc77b991"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_USER&#160;&#160;&#160;((uint32_t)0x00700000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User Option Bytes </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02434">2434</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaecbb0d905783c45eedfcc51230f9226b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_IWDG_SW&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG_SW </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02435">2435</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e84d6c706420de2335619043a06760d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_nRST_STOP&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>nRST_STOP </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02436">2436</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d863a776a1d5a136e267bac209f6a85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_nRST_STDBY&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>nRST_STDBY </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02437">2437</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f75e0af64c5616887a9455e965c24e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_nRST_BFB2&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BFB2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02438">2438</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d3842e780ec47c1127de0ed4a93821d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_WRPR_WRP&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write Protect </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02441">2441</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae679750359efe8ad28dabb98d5f2b849"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_WRPR1_WRP&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write Protect </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02444">2444</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab61ca49d4a96a6a9c46fb656eac8187"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_WRPR2_WRP&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write Protect </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02447">2447</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad154cab86ce34cebfe1f76e5c2f78e61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_MBKEN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory bank enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02454">2454</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28dd9f93d8687cdc08745df9fcc38e89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_MUXEN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address/data multiplexing enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02455">2455</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9bab7a47703902d187502ac765ebb05d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_MTYP&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTYP[1:0] bits (Memory type) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02457">2457</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29b921567bd5a422c51f9a0f426ac3f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_MTYP_0&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02458">2458</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3fe2fd14b3c0d88aecfb9cf5b44995a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_MTYP_1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02459">2459</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa12297787a0580fedbd5244f0caa0a76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_MWID&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MWID[1:0] bits (Memory data bus width) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02461">2461</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a6fe3b4b28a31c4bbf26a838695fd0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_MWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02462">2462</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65592a6a20efa6aed5b59fe1eba508d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_MWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02463">2463</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14aaca2a8bccab73c7726cf73ee9be16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_FACCEN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash access enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02465">2465</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94857a0177ae12f1172da65d8708ae97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_BURSTEN&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Burst enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02466">2466</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57dbc565fbc7d8ec20fda7ef0da30df4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_WAITPOL&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait signal polarity bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02467">2467</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad215e95feee8339393bd93a2bcea11f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_WRAPMOD&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wrapped burst mode support </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02468">2468</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga141a337e3f1479e79d62b567ba685bcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_WAITCFG&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait timing configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02469">2469</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7349a91da7ba38277a068f4e8eea314"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_WREN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02470">2470</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe4611a02a4fa635b66d5b5e52328fc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_WAITEN&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02471">2471</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7936ff74a1cfba880a9b5bc943dc8661"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_EXTMOD&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended mode enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02472">2472</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5673d96c0fb27c7faed335e05ad41c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_ASYNCWAIT&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Asynchronous wait </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02473">2473</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga015672f5aa2132a55e316f5b7a577174"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_CBURSTRW&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write burst enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02474">2474</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9c99df3c6cebc68f6695ad7bc13f717"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_MBKEN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory bank enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02477">2477</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f65c4348ab55c12695730bde8be8986"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_MUXEN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address/data multiplexing enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02478">2478</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabdf82247710aaeff72fb37113bff3daf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_MTYP&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTYP[1:0] bits (Memory type) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02480">2480</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac595e1e3045aad0b379367f47bf10a84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_MTYP_0&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02481">2481</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b9e5b00171ea739ba67a627a2484f47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_MTYP_1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02482">2482</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4099746e30f71a98ea71d1048a5d028a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_MWID&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MWID[1:0] bits (Memory data bus width) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02484">2484</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8501d3ce728f6a074061294a9e5a54cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_MWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02485">2485</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74276c5828d545cf4b2db2d568c60627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_MWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02486">2486</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a4e1ad30533ab54b45987cab30d51a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_FACCEN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash access enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02488">2488</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d8202b9b40d3912a6294fe2a0e28ebf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_BURSTEN&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Burst enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02489">2489</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0f59e7aa2664f9c767ce22bec369698"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_WAITPOL&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait signal polarity bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02490">2490</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e93e4e902a636d4d75a1fd7e884afea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_WRAPMOD&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wrapped burst mode support </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02491">2491</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5141640b4dcb78a524740b681819f9f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_WAITCFG&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait timing configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02492">2492</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad446f2fcb7909b80a8c1731141be5186"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_WREN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02493">2493</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad015d2aa1c58b48681f35a4f92eaf7f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_WAITEN&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02494">2494</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76d3e5d899ba2399d3318da577d58ac6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_EXTMOD&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended mode enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02495">2495</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad45d1b552ba61ccbb1dc4ebfc556285a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_ASYNCWAIT&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Asynchronous wait </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02496">2496</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae64b1874f1ab83a1d0224cb66e504dff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_CBURSTRW&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write burst enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02497">2497</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d7810ad338086a1ec9b15f339ed6f4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_MBKEN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory bank enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02500">2500</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadaae648c8591e7650cba828910638d3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_MUXEN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address/data multiplexing enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02501">2501</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga319fb6069b651eb947b4d0ba3c9f6196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_MTYP&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTYP[1:0] bits (Memory type) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02503">2503</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf33b80510e653dd32de2ae1ec1a1dfb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_MTYP_0&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02504">2504</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a038553e3a30df4b6e331cad504069b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_MTYP_1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02505">2505</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51097cfe8d4263a30d292e7e9dc73cd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_MWID&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MWID[1:0] bits (Memory data bus width) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02507">2507</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga373b764c1a4104300eb587aa4510c1f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_MWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02508">2508</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43c7292c185269cc11d986f3ae0ceb24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_MWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02509">2509</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga380c39b95426ac9a18c70e3f56016c81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_FACCEN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash access enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02511">2511</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9badf60f5caa010e041d66d40af596a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_BURSTEN&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Burst enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02512">2512</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabbca3d0aa315f3e9bc6bacf244bdb747"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_WAITPOL&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait signal polarity bit. </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02513">2513</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44fc6e205695d39b63c0f5b18c3cd214"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_WRAPMOD&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wrapped burst mode support </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02514">2514</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab845515c37adae28d0e1452596cca7ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_WAITCFG&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait timing configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02515">2515</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22c9b0145aa62cafd915a4c7da1931b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_WREN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02516">2516</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9665b36b791862c464f07ad49dea315c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_WAITEN&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02517">2517</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ab23550b17dca7ede57f8b5ef05f2e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_EXTMOD&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended mode enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02518">2518</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e16fb6b68a8adb7722871ccdd2d9a44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_ASYNCWAIT&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Asynchronous wait </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02519">2519</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70c6da37696af84767f82efd0df3a7da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_CBURSTRW&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write burst enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02520">2520</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a1ea2c2967cda7ef1597c4fb1a9dd9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_MBKEN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory bank enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02523">2523</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92d644d34b59762d0b48f7784d3aed4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_MUXEN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address/data multiplexing enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02524">2524</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f9bf2c236b772e76174aff4388a1b6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_MTYP&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTYP[1:0] bits (Memory type) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02526">2526</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66d358ec27a34fe13131d852b950643e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_MTYP_0&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02527">2527</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac5abffefdc124215182346aba701183"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_MTYP_1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02528">2528</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c4ce32ca454c42344cfe73f71abd274"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_MWID&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MWID[1:0] bits (Memory data bus width) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02530">2530</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c8f397cfb1f07421abeaf3060f7a329"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_MWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02531">2531</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5cd3a31190eb0cea8a72b55d8369970"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_MWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02532">2532</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf769d7958a8c610ccca912600e61f30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_FACCEN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash access enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02534">2534</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c6ffdcee5dc3de1402bd8b644d6ecf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_BURSTEN&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Burst enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02535">2535</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga485976f8857949064d060374031cad3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_WAITPOL&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait signal polarity bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02536">2536</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa35333cfffc35c7948ee0aa0e5672c3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_WRAPMOD&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wrapped burst mode support </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02537">2537</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11c35ab0ee9ee23a5352218b4b84a258"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_WAITCFG&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait timing configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02538">2538</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadf2eef4eb8e6bb99cace5145b6ad09ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_WREN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02539">2539</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga458727d27c2bc7cede05f6537bfc1bd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_WAITEN&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02540">2540</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6794966a05855913923294f5c2ab69ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_EXTMOD&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended mode enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02541">2541</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga158eeaca2258bc25beae918d01e01dd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_ASYNCWAIT&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Asynchronous wait </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02542">2542</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19293300b8230e38afa1c16c526b3f29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_CBURSTRW&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write burst enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02543">2543</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab457e5d3a33d80db3ad070b1cf57669a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02546">2546</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae29ca17c63df62cc12c06e6cfa3429e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02547">2547</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaefb98ce348ba665f122e44ddc0390b45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02548">2548</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa5e5c5b00c91aca1cc266622d3f30bf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02549">2549</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f0105afe671cd62730cf879072c80f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02550">2550</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc4a3860c48a62ff0290622e1937072d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02552">2552</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga222a16d5a1a8deebaf39a96d94d3c3f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02553">2553</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ad1f9164644c4ff4c6ae5a655478abc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02554">2554</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f9d68df0fd84b77342a565e9faad929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02555">2555</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e88e45163e76f529b5a94937526f45c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02556">2556</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae39175370a991b500962fd084230e389"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02558">2558</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4488a428f33d96263a00a30af42b849b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02559">2559</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad53bd6a1decfafdb420a37453b3b5545"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02560">2560</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacce8f6cf5a9ba24943b3e762bde00aee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02561">2561</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga99638cc2cbe0dead029c201e5f30c3a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02562">2562</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ec9346bbaf845f1dffe33c4a625c0ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_BUSTURN&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSTURN[3:0] bits (Bus turnaround phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02564">2564</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c1578a85c4f2cef9e034c7b5da6d454"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_BUSTURN_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02565">2565</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf873cbfe4827496215eb08bb33ae4784"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_BUSTURN_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02566">2566</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad768d3ff0a5159e552663c9489b977f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_BUSTURN_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02567">2567</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3ecfd25fb64efb3745ee96b2877a017"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_BUSTURN_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02568">2568</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac7c4dbd43df84559e30a9c332b265ad5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02570">2570</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe9c9e09de00afad666ace28c608032f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02571">2571</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafffebd7a0cf6e6d80b65804c2c50ce62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02572">2572</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43afa754305cc1a7ff3075cdd4309990"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02573">2573</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68a146aec5d723a84945ae6da6c0692f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02574">2574</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ef6dcccdb11a1b094966be0c019124b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02576">2576</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae2d832593697ba108d99a97e4fdfd159"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02577">2577</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a7e4efc546c1c9d16c750a4542e1c55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02578">2578</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22e7d41e0f94ab896c6eea199eb0aef1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02579">2579</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b42f22fc488e0ed0d06832118773123"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02580">2580</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga027548b6b5971a2c56558932c956fa4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02582">2582</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf77aa4936dc4f35d1b426d147c643c80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02583">2583</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b336cf3ae23cfda19895927b63af558"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02584">2584</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23697810b99730ddf52834a5066c1ba5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02587">2587</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga827398dc098f2d08bb77a04b2e7d6ba3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02588">2588</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b40f47f2db0db78de6fe2df58b5d591"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02589">2589</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga558185a28aeedbb098890348a041a74d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02590">2590</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadbd4d42459a990825b61962d9118cd7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02591">2591</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac37c974d0260ba1dbd1acaf6fceb425c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02593">2593</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabbf56fc3a549d1e68d56e1587123bd27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02594">2594</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b7d19f02444ce8b3286d44258c6caef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02595">2595</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e9433e15e301d5d3f0dd6b73c9db2f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02596">2596</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc538e46145ed4947194f3ad63e211b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02597">2597</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe1d3fe096ea53ea073b78bd6ddbff58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02599">2599</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa066dab45a22ebd3a7102b92dcd251bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02600">2600</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68c15ca5fdd13efb5499f0e86bd5bc88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02601">2601</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36cfe553d431ca6976f0d36c73045836"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02602">2602</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga874499b29d2b72a75265f16a2d8ed834"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02603">2603</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ae7c94522af51d2f96a0fa715dfa9b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_BUSTURN&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSTURN[3:0] bits (Bus turnaround phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02605">2605</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2617a99e5eab8b31ff168557f93852a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_BUSTURN_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02606">2606</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83871fa5cde9d72ec840d29d43aa2e57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_BUSTURN_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02607">2607</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacada2902f8612df1e5ac6e224bcf8d3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_BUSTURN_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02608">2608</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66ad543195f36fdb3efdf7550381f982"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_BUSTURN_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02609">2609</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga37fdb25c494cf314cb680f84c5e0a503"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02611">2611</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ac8729c8ac330f6ade93a6a15a4ba70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02612">2612</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31920e8bf2d83ad3c2849f8e942bb6e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02613">2613</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5ba3172687049c687e3a38ec08d6c5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02614">2614</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga453c2a90dc3340596c9d34672cede6a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02615">2615</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3247db1653b31df0c34ab7898400bb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02617">2617</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0510047c932d2833f6cbe0a4a5d7b9b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02618">2618</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e1852b706b3c719c0eab8ef863b39e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02619">2619</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ace24f50d1c51c978af55d47c13c0e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02620">2620</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga99389b63c4dee3c54aa1de36a4119add"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02621">2621</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07b93600977cde6e31a9464f87606043"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02623">2623</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9383d89d5e557a166f6b8290892b89b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02624">2624</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad200e1dc2d1835e3dc0fa8f0483eb2c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02625">2625</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3e55daf436a25fadae7384611aa0f89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02628">2628</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6a21211dd7a3445e944af0fe1a4b600"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02629">2629</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51c23d36fa8e7e38048d94830bf0f74f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02630">2630</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93be4171cb7d0b66d8d4d12e61b07b88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02631">2631</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab01cf0b1c88857669d10fee8d7ba4d85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02632">2632</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7833ee760b2400e6fb483b1d83cbdff3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02634">2634</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad417ccae1c4018d0ff5c76c942aeb2ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02635">2635</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga60d0ae6af13ef088367cef06c7f207d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02636">2636</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac029aaed48e2a3e2eedf767fe0ce0b92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02637">2637</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b6aab5907bc42e140ca5a4d60fcd64c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02638">2638</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e9ac671a510ee06e86c41d7876ffe10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02640">2640</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65fe87d29c1a4ee0b08014ed8e0423e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02641">2641</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad33e3df5c80255cb5e11ba427e9c224f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02642">2642</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a31f070e41c6785ebc606d4f25d103a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02643">2643</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad220fbd264261a37eac09d4f6c0b79a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02644">2644</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8a3ad9f940c6942682d8d97b1eb0ca4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_BUSTURN&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSTURN[3:0] bits (Bus turnaround phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02646">2646</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga739f2db66e52626aa9a5ee02c11d7a34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_BUSTURN_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02647">2647</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e4c4102ea6e6cf2082e78168edfc18e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_BUSTURN_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02648">2648</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad5eab2601ae3cd040bf44feb3e70c459"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_BUSTURN_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02649">2649</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf61e23804e0fa3ca45f851ca98de371"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_BUSTURN_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02650">2650</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47a8d8e279c50995143ecf4124580703"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02652">2652</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd9c93b0ee64856981394a63d6a3a964"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02653">2653</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga98fa7611b4ae197ab25cdf1cae9f8ee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02654">2654</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf806c044b2a3d1417acc79907dcaef4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02655">2655</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9bf0683d046f9bcfb0d55a065ae69ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02656">2656</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa88a80458ddd56b0dfa7cf3599b986dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02658">2658</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga655083fdb0e563b9a4d6ea589194ba02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02659">2659</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga486280713c8f07d7033bce4e74825130"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02660">2660</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8314e30c84dccd983de04fdeeb57c360"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02661">2661</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac7e7da5269a2dac164c9d1d01da2bc28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02662">2662</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga56c8f213e437ceed2140f2c16a0416cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02664">2664</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d50e71940995d42c5f9fadcb7cd61f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02665">2665</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8bbfd5e08b73d1c5de53ee0ff0ddb9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02666">2666</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab44cc2146b4cf6bc8f43292512fd8cf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02669">2669</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0ee1ab3716b0ab1a4e7b51234af7c63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02670">2670</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd427c001c5b17a3e083c81f6b228a50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02671">2671</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae722fdaa69bfb7622aa80c82e3772949"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02672">2672</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f8ab4a1c7fe6e7dc2b093add88c274e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02673">2673</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e52ae9a5d59507bdf9f4f9da19444ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02675">2675</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadf6200f13c3eed1e9646750897a987a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02676">2676</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0803bc2ad60138e0eef53a53ca5bf537"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02677">2677</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga893711250b9d3ea2e5e48ca53d1e0147"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02678">2678</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75c73d4bb0ddcac383ca610a604d95b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02679">2679</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c28625ee031527a29f7cb7db1bb97cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02681">2681</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabdb0212604c6c58c9524adc7931e2897"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02682">2682</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2353d753ca5532703b4f822b7d2a7382"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02683">2683</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d82a6f3fcf69d6b96968118db7b8216"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02684">2684</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e0860f92bb204c4b5902d3e34b8b30a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02685">2685</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga207a9eedfc1b244c393be3c34ea60a15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_BUSTURN&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSTURN[3:0] bits (Bus turnaround phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02687">2687</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4dec1fa50fca6639be7179d445aacfe4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_BUSTURN_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02688">2688</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1db211382068251dc5cfe44a175e639"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_BUSTURN_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02689">2689</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa5391a8c2a1e8cd6abb81fa5b2836464"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_BUSTURN_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02690">2690</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadbfd74790a1e25339151de440e3a93e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_BUSTURN_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02691">2691</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ac39964e3792653e454538407b11504"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02693">2693</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaacee394c98ac568fe1d6df61c887ed53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02694">2694</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c7cd1d1a4954d494bd107400925f86f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02695">2695</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93b0ab3235ffacca24e6b285460c5dd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02696">2696</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga931463443390c5a706303e87a538d1ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02697">2697</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa53cb7c299e794915d3aba803374adca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02699">2699</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2315f17d1cd7dd9da1b0ee2f7e4ea29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02700">2700</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga808a7d758e6ca75c573d08ee92228745"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02701">2701</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac376a62779292d64bfac24d572b743e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02702">2702</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadfc558894dcb263451dbac13f48fffe1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02703">2703</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabbf731d99007936586f9e15f17c3c771"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02705">2705</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e69759ab89b16573bafd2f6ded95bfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02706">2706</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e486b11f6af0f566f8843a5c95c6a6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02707">2707</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4aa5ee153cb4bf79f0d4ae2c47f365c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02710">2710</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaacb80aeedb6d0d9cb09e7b4d3ff8b541"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02711">2711</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga20dbbdff1e2f1d57727dabbc4b03c840"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02712">2712</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga411f0d164c26dda8132ff22856757470"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02713">2713</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e2bc67999e8d2b63771fa223ffa8e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02714">2714</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa3d8ff62f87ab6aeb5170dd67de15cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02716">2716</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e24880c23375636d7504d42077a400a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02717">2717</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb90dec93198b1d3077feb5fe508f004"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02718">2718</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga26ef7d6cd5ec547a349462e4f31963b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02719">2719</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac4a961ecd844e14a90d1b2f6c5d59196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02720">2720</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee2641a6f415d03df324667662bd3dcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02722">2722</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga162800452847dd98d27a4078370518b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02723">2723</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga16476bfbbcb9726c1fbc593d3568a514"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02724">2724</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga623de376d9f5189d73068d0865a5049e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02725">2725</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade0627f53e3df25fdaa973db6159bd70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02726">2726</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacab3c524b3e47327b24fa560feb93487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02728">2728</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa16b4376e693343cf65ab05808398b7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02729">2729</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga632860254f0019e87c2e73c872d8d0c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02730">2730</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9debedb9d28dc78574eafc829cde91fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02731">2731</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67c483e37ed994b71337a0e0777c1290"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02732">2732</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f05e337758cdb98cfc833e43bd6d674"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02734">2734</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd6a7a7678ef3afbbed587cf318d1540"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02735">2735</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga515ba99da829728fa7128161786c933d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02736">2736</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13d22659082e66df3f0497057cf7dda5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02737">2737</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3af303f1131ff3de0894ec908de252c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02738">2738</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa676b8e4f48602c27ea8edab61ce5db0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02740">2740</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae87cae14e6bb4403b420fc9e4084d6e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02741">2741</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac0cddde5db2e0bb09f1c8938afd6ac98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02742">2742</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b6553bd9ad305aa42341e08b1736260"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02745">2745</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga593fe1987e8c6052cdb992e629f1d059"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02746">2746</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6dc23a2314a44b6ad9f293716f0c8a11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02747">2747</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e9c799b36f45cad86a3f98d262baa6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02748">2748</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95abc246eb528275d894346c0665e930"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02749">2749</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae879db1879650f99b1c75635884bda17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02751">2751</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5826c5d5c544cd59210c071358fb8e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02752">2752</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga258acf47f7706a1cd0b0a914e63cbe17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02753">2753</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39f1a9ccc80d1218935936539a000b84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02754">2754</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81de376a21fc25a7e1c31db341dfcd3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02755">2755</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab280652524006fbb3820597112136f14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02757">2757</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78a0f0466162848135313296ebf44890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02758">2758</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51e43e17e99141c9009c779cc359323a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02759">2759</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f8791c2a33f740f905d45e3754e3353"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02760">2760</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a2a5797dd14b5b89581c5fb08872fae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02761">2761</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf62bb3c772353b551de22915814115b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02763">2763</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d5aaffe4b4c549b247c31dead5585c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02764">2764</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6caca8a04c9768a84bcd958656ea8209"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02765">2765</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae608705cf36abaf22e96e9c4c63d4363"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02766">2766</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3cb607738f2c3aa4dae4990d0754f73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02767">2767</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f04b7ebcecadd4b515cac94159ea8d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02769">2769</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac5b453a7316f378f6bf222d5de5b515"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02770">2770</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f5e6363ecbd1c23b1f49a9cfb3301d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02771">2771</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf028fc0c3148bf9075c09ad311afee65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02772">2772</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9984c8161469dd0922de2d8c4cd9dbe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02773">2773</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga320be3e2e266dc25bd02e10787b2ba0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02775">2775</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabe5419d99a7ad4d4eb761c82077d958"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02776">2776</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6cdd284ad94abfef0f24fcb813b4558"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02777">2777</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga455ba53d0f18173b0694d71757a084ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02780">2780</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9dddd5ba924b56867c9cb39484ef498d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02781">2781</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd242d768da1f9ab4304e91e5dabb5a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02782">2782</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaef99967dc66814cf5d732365c40daebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02783">2783</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga471ebb2d47fb951340df6ba22b40a788"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02784">2784</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3d031a0d71677932a68639ba88bd13e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02786">2786</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b3948c407a5a4be6a21cccad0a8d12d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02787">2787</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea21d05228f7771c6306726af5da5a4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02788">2788</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa574b3a1efe581d195789dcc8bba01f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02789">2789</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae8216cf865785468af58dbce0002a7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02790">2790</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae93d9fee8a67491918526019b439a00f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02792">2792</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1ec40c6360faeb133cb224a6789bb51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02793">2793</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacaf23316e44d731620f0cbde29ae9a93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02794">2794</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31686e755ef0f98078d96c08891cf8f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02795">2795</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a291f74abf021a7fe66ce8afd714c39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02796">2796</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a270daf60bba0a4a9de6607635b0264"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02798">2798</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab0e2f5c1eb92f5dba7c2d76b6267805a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02799">2799</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad909c7569c4740c823bf4b31f93d4edb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02800">2800</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab17fdae6a3e63acc21280497e0761d15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02801">2801</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga56fbdeda5582325eb5eea0061209adc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02802">2802</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05b769f726e31038cfa6bf4897453088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02804">2804</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga900f347cf4b9debe88252ff1d453098e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02805">2805</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb44640d0ccf25b8c8ec4b24b3600d26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02806">2806</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a6405794f28617802ba7bd3586a5f50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02807">2807</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga974cf9ed84e54c78ee995b02cc605706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02808">2808</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa32a792c0c93d854a90bfbc36fa1329b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02810">2810</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64d4e414ea73b47e07364e1a121af6a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02811">2811</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada733b2bda718299345fd0191b25b49f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02812">2812</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8c3c14faf87768beced4e297edc7bfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02815">2815</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65ba73495f6192e409cc00f3e26e27e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02816">2816</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cc9fa3c1ceae0724f5005bb1e101775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02817">2817</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2007941f4869504bfef23edbcc18bfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02818">2818</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabcde23639f64241d95b02f5b950ef3cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02819">2819</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaafe1198e70d843c883260d354b7ce7b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02821">2821</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac62786f538820baa3f0f8edb17ef1b74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02822">2822</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa69aa2d9cafe8f952721c88083c8a94e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02823">2823</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c6d991498c385991b461832fb093399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02824">2824</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac744bdeb5b9ae048b1fa1a07ce9ce9d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02825">2825</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6656c89aac87fc226c0e80f8f753abeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02827">2827</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5636aaec144530e1c46e819b62c95f09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02828">2828</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19eb9fccff444a00caf75b9d20a143ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02829">2829</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa40f9fa60ddb69fdcdcdface743f2c26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02830">2830</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa173c5ff9a7d316cd67897f8e36dbf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02831">2831</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace3c57c780586c96ef5756d642c3bd01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02833">2833</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8eae837a65cdce995c6fc43afd196e76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02834">2834</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga265d50716e1b6ae2395f0da696b4d12a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02835">2835</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga095f121a1739bcc61e40f2fbb5e8b6a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02836">2836</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11d5deb7f2aed21baeb4df3015440bc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02837">2837</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6f7e16866ecede5f4258c05d95f571b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02839">2839</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9841723700d2b9611be2e7a7b0f19c33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02840">2840</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad628c523ceee80e41c02dd4502baee2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02841">2841</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafee2951c0bea4329727767db1bb96a4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02842">2842</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1020e605f8a52d9fd857d3b91d23bf7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02843">2843</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d13f46a945d5daf6ec339781d3926a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02845">2845</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e30f51c68b4ac4f9efee2cd5a45943c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02846">2846</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7ba26fb09f035addbe1e4c3b0d093c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l02847">2847</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga953b0d38414808db79da116842ed3262"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_PE&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03172">3172</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4cfee7b020a49bd037fa7cf27c796abc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SMBUS&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03173">3173</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga001198ff898802888edf58f56d5371c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SMBTYPE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Type </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03174">3174</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4598185d9092edfbf943464bcbb342ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENARP&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARP Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03175">3175</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40d2eb849f9d55e6298035b61e84ca42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENPEC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PEC Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03176">3176</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d8c219193b11f8507d7b85831d14912"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENGC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Call Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03177">3177</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga197aaca79f64e832af3a0a0864c2a08c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_NOSTRETCH&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Stretching Disable (Slave mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03178">3178</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ca7f18dd5bc1130dbefae4ff8736143"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_START&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Generation </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03179">3179</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace70293f3dfa24d448b600fc58e45223"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_STOP&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stop Generation </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03180">3180</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf933b105259a4bc46a957576adb8d96d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ACK&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Acknowledge Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03181">3181</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34721958229a5983f2e95dfeaa8e55c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_POS&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Acknowledge/PEC Position (for data reception) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03182">3182</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab4d0119253d93a106b5ca704e5020c12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_PEC&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Packet Error Checking </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03183">3183</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga56729ccf93c5d9f5b5b05002e3a2323c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ALERT&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Alert </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03184">3184</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8dc661ef13da02e5bcb943f2003d576d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SWRST&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03185">3185</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga293fbe15ed5fd1fc95915bd6437859e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_FREQ&#160;&#160;&#160;((uint16_t)0x003F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FREQ[5:0] bits (Peripheral Clock Frequency) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03188">3188</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09d944f5260f40a0eb714d41859e0d23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_FREQ_0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03189">3189</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga25ab0ef2a7795e3326900b277479d89c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_FREQ_1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03190">3190</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga657af5a02534cc900cbddc260319d845"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_FREQ_2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03191">3191</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga655214f8327fd1322998c9d8bffe308d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_FREQ_3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03192">3192</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3382a7262743bc824985af7339449386"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_FREQ_4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03193">3193</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad3b1a2b777fcf158c9e4264485682a20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_FREQ_5&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03194">3194</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f14ae48e4609c2b3645211234cba974"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_ITERREN&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03196">3196</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b1ebaf8173090ec469b055b98e585d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_ITEVTEN&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03197">3197</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2efbe5d96ed0ce447a45a62e8317a68a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_ITBUFEN&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Buffer Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03198">3198</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadb81d5c91486b873bd0bf279a4ffcf69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_DMAEN&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Requests Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03199">3199</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a0955008cbabbb6b726ba0b4f8da609"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_LAST&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Last Transfer </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03200">3200</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8250616a993a5f2bb04cd0f116005864"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD1_7&#160;&#160;&#160;((uint16_t)0x00FE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interface Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03203">3203</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab8141dcd63a8429a64d488cc78ef3ec1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD8_9&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interface Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03204">3204</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b7c20c81f79d17921718412b8fca6d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03206">3206</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga499a61f0013c5c6fe38b848901f58769"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03207">3207</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab44a263e36a7f34d922ff124aebd99c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03208">3208</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9584dca3b1b414a63cf7ba75e557155b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03209">3209</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga110b915b907f4bf29ff03da1f077bd97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03210">3210</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0856dee2657cf0a04d79084da86988ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD5&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03211">3211</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5507af6154f60125dadc4654f57776ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD6&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03212">3212</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca710515f0aac5abdac02a630e09097c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD7&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03213">3213</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab945eba8b842a253cc64cce722537264"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD8&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03214">3214</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga10cf2dfc6b1ed55413be06acca413430"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD9&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03215">3215</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d8df80cd27313c896e887aae81fa639"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADDMODE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Addressing Mode (Slave mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03217">3217</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab83ed1ee64439cb2734a708445f37e94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_ENDUAL&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Dual addressing mode enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03220">3220</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd3d8fd1de1f16d051efb52dd3d657c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_ADD2&#160;&#160;&#160;((uint8_t)0xFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interface address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03221">3221</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac43021a4a7f79672d27c36a469b301d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_DR_DR&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>8-bit Data Register </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03224">3224</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6935c920da59d755d0cf834548a70ec4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_SB&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Bit (Master mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03227">3227</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3db361a4d9dd84b187085a11d933b45d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_ADDR&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address sent (master mode)/matched (slave mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03228">3228</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb279f85d78cfe5abd3eeb0b40a65ab1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_BTF&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Byte Transfer Finished </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03229">3229</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6faaa55a1e48aa7c1f2b69669901445d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_ADD10&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>10-bit header sent (Master mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03230">3230</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaafcea4cdbe2f6da31566c897fa893a7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_STOPF&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stop detection (Slave mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03231">3231</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6ebe33c992611bc2e25bbb01c1441a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_RXNE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Register not Empty (receivers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03232">3232</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafdc4da49c163910203255e384591b6f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_TXE&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Register Empty (transmitters) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03233">3233</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d12990c90ab0757dcfea150ea50b227"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_BERR&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus Error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03234">3234</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacbc52f6ec6172c71d8b026a22c2f69d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_ARLO&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Arbitration Lost (master mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03235">3235</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62aa2496d4b3955214a16a7bd998fd88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_AF&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Acknowledge Failure </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03236">3236</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad42d2435d2e64bf710c701c9b17adfb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_OVR&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overrun/Underrun </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03237">3237</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4b2976279024e832e53ad12796a7bb71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_PECERR&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PEC Error in reception </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03238">3238</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaef3a1e4921d7c509d1b639c67882c4c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_TIMEOUT&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timeout or Tlow Error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03239">3239</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8df36c38deb8791d0ac3cb5881298c1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_SMBALERT&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Alert </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03240">3240</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75cc361adf0e72e33d6771ebfa17b52d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR2_MSL&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Master/Slave </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03243">3243</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b1e75a82da73ae2873cff1cd27c3179"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR2_BUSY&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus Busy </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03244">3244</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga288b20416b42a79e591aa80d9a690fca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR2_TRA&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter/Receiver </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03245">3245</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3aeb79cbe04f7ec1e3c2615921c4fab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR2_GENCALL&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Call Address (Slave mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03246">3246</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafcf50334903013177a8c6f4e36b8d6fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR2_SMBDEFAULT&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Device Default Address (Slave mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03247">3247</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa07cf3e404f9f57e98d1ba3793079c80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR2_SMBHOST&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Host <a class="el" href="struct_header.html">Header</a> (Slave mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03248">3248</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79a6a21835e06d9bc48009f4269b7798"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR2_DUALF&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Dual Flag (Slave mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03249">3249</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a4fd5d9c9e2593be920d19a5f6ae732"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR2_PEC&#160;&#160;&#160;((uint16_t)0xFF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Packet Error Checking Register </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03250">3250</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CCR_CCR&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Control Register in Fast/Standard mode (Master mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03253">3253</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga851c8a6b598d54c1a805b1632a4078e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CCR_DUTY&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fast Mode Duty Cycle </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03254">3254</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea64e5d7eba609ac9a84964bc0bc2def"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CCR_FS&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Master Mode Selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03255">3255</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff77a39aba630647af62dc7f1a5dc218"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TRISE_TRISE&#160;&#160;&#160;((uint8_t)0x3F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Maximum Rise Time in Fast/Standard mode (Master mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03258">3258</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga957f7d5f8a0ec1a6956a7f05cfbd97c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_KR_KEY&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Key value (write only, read 0000h) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03267">3267</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4de39c5672f17d326fceb5adc9adc090"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_PR_PR&#160;&#160;&#160;((uint8_t)0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PR[2:0] (Prescaler divider) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03270">3270</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b727e7882603df1684cbf230520ca76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_PR_PR_0&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03271">3271</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafba2551b90c68d95c736a116224b473e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_PR_PR_1&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03272">3272</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55a1d7fde4e3e724a8644652ba9bb2b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_PR_PR_2&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03273">3273</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga87024bbb19f26def4c4c1510b22d3033"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_RLR_RL&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog counter reload value </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03276">3276</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga269bd5618ba773d32275b93be004c554"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_SR_PVU&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog prescaler value update </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03279">3279</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadffb8339e556a3b10120b15f0dacc232"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_SR_RVU&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog counter reload value update </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03280">3280</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga61abf5d141101dd94334064b4f2d78ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_CR_LCDEN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LCD Enable Bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03289">3289</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac92ad348089092948b8730a2cc08eee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_CR_VSEL&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Voltage source selector Bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03290">3290</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc5175fd82ae61247dbd79db4397a794"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_CR_DUTY&#160;&#160;&#160;((uint32_t)0x0000001C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DUTY[2:0] bits (Duty selector) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03292">3292</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11d4d20862251ad5031f83abeff1822d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_CR_DUTY_0&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Duty selector Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03293">3293</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga464f4f54856bd3d4127e75c1074a91ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_CR_DUTY_1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Duty selector Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03294">3294</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf838a811aba1e1d7c85beef3ca1075da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_CR_DUTY_2&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Duty selector Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03295">3295</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4397609bc1c4864c0700e598c75896c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_CR_BIAS&#160;&#160;&#160;((uint32_t)0x00000060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIAS[1:0] bits (Bias selector) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03297">3297</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga321ef6b637dc7d77bd7a50eadf5f7f4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_CR_BIAS_0&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bias selector Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03298">3298</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaef2acc23783afb145f10a09c0c805d75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_CR_BIAS_1&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bias selector Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03299">3299</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa000a53825d3b8de33bf5c1175df17d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_CR_MUX_SEG&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mux Segment Enable Bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03301">3301</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb56fb376147906eb7721ce5485fd9bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_HD&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High Drive Enable Bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03304">3304</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93b0c2155e8a5433ac5a8f939ddc5daf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_SOFIE&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start of Frame Interrupt Enable Bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03305">3305</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad248b9bb8b5c851269efa899c871213d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_UDDIE&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update Display Done Interrupt Enable Bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03306">3306</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88601874331aec2df88db92c766cef7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_PON&#160;&#160;&#160;((uint32_t)0x00000070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PON[2:0] bits (Puls ON Duration) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03308">3308</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6000d35c986e02ad994377ddff7f0116"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_PON_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03309">3309</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e4b9748e9b5d5fbed815703263cea68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_PON_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03310">3310</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77924f460c41623e94426355bcf8c1c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_PON_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03311">3311</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ffc36386c01f57b590e112a9d033a61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_DEAD&#160;&#160;&#160;((uint32_t)0x00000380)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DEAD[2:0] bits (DEAD Time) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03313">3313</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6eb94c7ac631988791d732096abe0e38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_DEAD_0&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03314">3314</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4843bf446f93b7b61f57d21dfa0f9ed6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_DEAD_1&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03315">3315</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga89db21c68833f67d7ac005f0dcaabea8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_DEAD_2&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03316">3316</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga983bbe7a0d28e2ec90613ae091c49109"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_CC&#160;&#160;&#160;((uint32_t)0x00001C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CC[2:0] bits (Contrast Control) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03318">3318</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f6e4f982be62b336908e5de428f410e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_CC_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03319">3319</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga287da2fa10a3d67624d6ded92093bf01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_CC_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03320">3320</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4746b780884c6e8f466e5a1dde2f2837"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_CC_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03321">3321</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c4bce5d67305640a8d581483ff68502"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_BLINKF&#160;&#160;&#160;((uint32_t)0x0000E000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLINKF[2:0] bits (Blink Frequency) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03323">3323</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd10a6e9b9a0124317a03f4da8d42f0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_BLINKF_0&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03324">3324</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a9930d11bb778d0c1cb4c2c97e1d77e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_BLINKF_1&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03325">3325</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaff7dc633b07c2df975ae030cf074391"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_BLINKF_2&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03326">3326</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64173ee59436883ede2d4b7b9d5b7fe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_BLINK&#160;&#160;&#160;((uint32_t)0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLINK[1:0] bits (Blink Enable) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03328">3328</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ab05cab944d6911f3ea12c683c4da9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_BLINK_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03329">3329</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga989d4e0b019f1ad923e903152d9391de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_BLINK_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03330">3330</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2530d4faede144d475c7ffecac76a064"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_DIV&#160;&#160;&#160;((uint32_t)0x003C0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DIV[3:0] bits (Divider) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03332">3332</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea016a68295da006c27124544d10413f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_FCR_PS&#160;&#160;&#160;((uint32_t)0x03C00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PS[3:0] bits (Prescaler) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03333">3333</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c4ee676b44117516e00a1b26dd236c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_SR_ENS&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LCD Enabled Bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03336">3336</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga394cb9312119b288d21c60701706488e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_SR_SOF&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Of Frame Flag Bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03337">3337</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4bf114a777bdeb33d47941c1497df317"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_SR_UDR&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update Display Request Bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03338">3338</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabee96fbee4ff2e98bf625b80b6ab010c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_SR_UDD&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update Display Done Flag Bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03339">3339</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3d84dae053fd48fa2e262836732d3d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_SR_RDY&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Ready Flag Bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03340">3340</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1318e3c0ca61e23fabd6768d3f118b90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_SR_FCRSR&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LCD FCR Register Synchronization Flag Bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03341">3341</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga867e710879aff8343966538f96fa9c90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_CLR_SOFC&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Of Frame Flag Clear Bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03344">3344</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f8ca2fa7b8e712cad529fe1e1ea1f7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_CLR_UDDC&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update Display Done Flag Clear Bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03345">3345</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9b1f11891e4cb10b1a0898731b1f1ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_RAM_SEGMENT_DATA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Segment Data Bits </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03348">3348</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e3d6a1e77ba526a2bc43343916f0e79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_LPSDSR&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low-power deepsleep/sleep/low power run </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03357">3357</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c8075e98772470804c9e3fe74984115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PDDS&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power Down Deepsleep </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03358">3358</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3928de64f633b84770b1cfecea702fa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_CWUF&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Wakeup Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03359">3359</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab44484cacc35c80cf82eb011d6cbe13a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_CSBF&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Standby Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03360">3360</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05d5c39759e69a294c0ab9bea8f142e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PVDE&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power Voltage Detector Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03361">3361</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac73c24d43953c7598e42acdd4c4e7435"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS&#160;&#160;&#160;((uint16_t)0x00E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLS[2:0] bits (PVD Level Selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03363">3363</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacef447510818c468c202e3b4991ea08e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_0&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03364">3364</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafcd19d78943514a2f695a39b45594623"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_1&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03365">3365</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a8986ee557f443d4a8eebf68026bd52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_2&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 PVD level configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03366">3366</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb6b904b20d7e4fff958c75748861216"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_LEV0&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03369">3369</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga15b71263f73f0c4e53ca91fc8d096818"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_LEV1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03370">3370</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ea128abc2fc4252b53d09ca2850e69e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_LEV2&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03371">3371</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c1782980a2fb12de80058729a74f174"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_LEV3&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03372">3372</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0fe79f097ea6c30a4ccf69ed3e177f85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_LEV4&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03373">3373</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga326781d09a07b4d215424fbbae11b7b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_LEV5&#160;&#160;&#160;((uint16_t)0x00A0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03374">3374</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaff17e9c7fe7d837523b1e9a2f4e9baf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_LEV6&#160;&#160;&#160;((uint16_t)0x00C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03375">3375</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95e3b301b5470ae94d32c53a9fbdfc8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_LEV7&#160;&#160;&#160;((uint16_t)0x00E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03376">3376</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5c65ab845794ef48f09faa2ee44f718"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_DBP&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable Backup Domain write protection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03378">3378</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14c19c1188ed2c42acbdba5759bc5e03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_ULP&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Ultra Low Power mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03379">3379</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga282ffe109edf2466c2a563784a591ec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_FWU&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fast wakeup </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03380">3380</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaccc33f1ba4e374e116ffa50f3a503030"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_VOS&#160;&#160;&#160;((uint16_t)0x1800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VOS[1:0] bits (Voltage scaling range selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03382">3382</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga27b4e08a8936aa9828c5d683fde2fb59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_VOS_0&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03383">3383</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3093c26b256c965cebec3b2e388a3b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_VOS_1&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03384">3384</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad420341e83bf995a581a42b49511e2ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_LPRUN&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low power run mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03385">3385</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9465bb7ad9ca936688344e2a077539e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_WUF&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wakeup Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03388">3388</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab4fd42f153660593cad6f4fe22ff76bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_SBF&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Standby Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03389">3389</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3535ce181895cc00afeb28dcac68d04c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_PVDO&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD Output </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03390">3390</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga918aa3e6e5f97f7032d3eae8ac324eba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_VREFINTRDYF&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal voltage reference (VREFINT) ready flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03391">3391</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga760e9fa30782fc54fec0b0f886eda0f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_VOSF&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Voltage Scaling select flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03392">3392</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb4741c79606f7fde43e2b88113053d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_REGLPF&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Regulator LP flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03393">3393</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a92d9adb125e24ab1cd1a58a73efe19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_EWUP1&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable WKUP pin 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03395">3395</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3924963c0b869453e9be2b8f14c929dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_EWUP2&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable WKUP pin 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03396">3396</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga58d9b871a8a67cc724b836cc96a8d7d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_EWUP3&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable WKUP pin 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03397">3397</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4fcacf94a97f7d49a70e089b39cf474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03405">3405</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIRDY&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed clock ready flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03406">3406</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee09fff7bffaaabc64d99627f2249795"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_MSION&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Multi Speed clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03408">3408</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac38ef564d136d79b5e22b564db8d2b07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_MSIRDY&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Multi Speed clock ready flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03409">3409</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadb8228c9020595b4cf9995137b8c9a7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEON&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External High Speed clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03411">3411</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga86a34e00182c83409d89ff566cb02cc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSERDY&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External High Speed clock ready flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03412">3412</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3288090671af5a959aae4d7f7696d55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEBYP&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External High Speed clock Bypass </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03413">3413</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad0e73d5b0a4883e074d40029b49ee47e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03415">3415</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa12d7ac6a7f0f91d066aeb2c6071888"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLRDY&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock ready flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03416">3416</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc05308869ad055e1e6f2c32d738aecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_CSSON&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Security System enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03417">3417</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5cb8ce29ab0c579e788999c96f34db3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_RTCPRE&#160;&#160;&#160;((uint32_t)0x60000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC/LCD Prescaler </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03419">3419</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9e8d8aa53f0db77f19f0ae4f0a659ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_RTCPRE_0&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03420">3420</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97b08bda72e10784ae37f72f48da6829"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_RTCPRE_1&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03421">3421</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac98dfeb8365fd0b721394fc6a503b40b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_HSICAL&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed clock Calibration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03424">3424</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab79c333962d5bd80636eca9997759804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_HSITRIM&#160;&#160;&#160;((uint32_t)0x00001F00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed clock trimming </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03425">3425</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga015acd05a0c052e05e5ad6c32c442232"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE&#160;&#160;&#160;((uint32_t)0x0000E000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Multi Speed clock Range </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03427">3427</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ec7422168fd486c1a0031116f9acd93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE_0&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Multi Speed clock Range 65.536 KHz </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03428">3428</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c51e3867e3fe6f4c2429408fbbe78a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE_1&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Multi Speed clock Range 131.072 KHz </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03429">3429</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga48527b1ba8d8f88073a34f5af4c7557d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE_2&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Multi Speed clock Range 262.144 KHz </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03430">3430</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4bc6acbe6b593a22910be5202ea8f920"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE_3&#160;&#160;&#160;((uint32_t)0x00006000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Multi Speed clock Range 524.288 KHz </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03431">3431</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59e25d967d4cc17665fb9e49b6f75dd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE_4&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Multi Speed clock Range 1.048 MHz </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03432">3432</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga30480b94b74b9f8264617059baa16786"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE_5&#160;&#160;&#160;((uint32_t)0x0000A000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Multi Speed clock Range 2.097 MHz </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03433">3433</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2179594652f94a2b51e13559612e5ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSIRANGE_6&#160;&#160;&#160;((uint32_t)0x0000C000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Multi Speed clock Range 4.194 MHz </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03434">3434</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae18406d77831ffad4799394913ca472c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSICAL&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Multi Speed clock Calibration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03435">3435</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f61335b01758a4336598e7fa97445e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_MSITRIM&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Multi Speed clock trimming </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03436">3436</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0eea5e5f7743a7e8995b8beeb18355c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW&#160;&#160;&#160;((uint32_t)0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SW[1:0] bits (System clock Switch) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03439">3439</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga99f08d86fd41824058a7fdf817f7e2fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03440">3440</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga72d51cb5d66ee1aa4d2c6f14796a072f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 SW configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03441">3441</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf76678c7a8f1366e115dbdd95e3568eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_MSI&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSI selected as system clock </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03444">3444</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacbac8bae4f0808b3c3a5185aa10081fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_HSI&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI selected as system clock </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03445">3445</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb563f217242d969f4355d0818fde705"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_HSE&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE selected as system clock </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03446">3446</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga87389cacb2eaf53730da13a2a33cd487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_PLL&#160;&#160;&#160;((uint32_t)0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL selected as system clock </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03447">3447</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga15bf2269500dc97e137315f44aa015c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWS[1:0] bits (System Clock Switch Status) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03449">3449</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1eae59112c51def51979e31e8695b39f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_0&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03450">3450</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad3a5718999d7259f216137a23c2a379"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 SWS configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03451">3451</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab22f5fe5aca788772b1596d5155628c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_MSI&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSI oscillator used as system clock </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03454">3454</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6764639cf221e1ebc0b5448dcaed590a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_HSI&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI oscillator used as system clock </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03455">3455</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae09a0202f441c1a43e69c62331d50a08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_HSE&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE oscillator used as system clock </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03456">3456</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c67e2279804a83ef24438267d9d4a6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_PLL&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL used as system clock </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03457">3457</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe10e66938644ee8054a2426ff23efea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HPRE[3:0] bits (AHB prescaler) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03459">3459</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88ece6ca270b3ecf6f63bf20893bc172"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03460">3460</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacbdd3a02814178ba02b8ebbaccd91599"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03461">3461</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadac734bddb507eed4a62a0af4cef74a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03462">3462</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a1180512cc5f3dde7895040a9037286"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 HPRE configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03463">3463</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b7d7f29b09a49c31404fc0d44645c84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV1&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK not divided </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03466">3466</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9eeb5e38e53e79b08a4ac438497ebea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03467">3467</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaffe860867ae4b1b6d28473ded1546d91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV4&#160;&#160;&#160;((uint32_t)0x00000090)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03468">3468</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca71d6b42bdb83b5ff5320578869a058"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV8&#160;&#160;&#160;((uint32_t)0x000000A0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03469">3469</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3806da4f1afc9e5be0fca001c8c57815"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV16&#160;&#160;&#160;((uint32_t)0x000000B0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 16 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03470">3470</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1caeba8dc2b4c0bb11be600e983e3370"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV64&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 64 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03471">3471</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga280da821f0da1bec1f4c0e132ddf8eab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV128&#160;&#160;&#160;((uint32_t)0x000000D0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 128 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03472">3472</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga089930cedd5b2cb201e717438f29d25b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV256&#160;&#160;&#160;((uint32_t)0x000000E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 256 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03473">3473</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5088dcbaefc55d4b6693e9b1e595ed0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV512&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 512 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03474">3474</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga50b2423a5fea74a47b9eb8ab51869412"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1&#160;&#160;&#160;((uint32_t)0x00000700)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRE1[2:0] bits (APB1 prescaler) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03476">3476</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d37c20686faa340a77021117f5908b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03477">3477</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad41049f8a28fdced6bb4d9267845ffa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03478">3478</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fcb524f6ca203ddff1862c124d4f89f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 PPRE1 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03479">3479</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8f6562bb2ecf65055a2f42cbb48ef11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIV1&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK not divided </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03482">3482</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf832ad6844c907d9bb37c1536defcb0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIV2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03483">3483</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e340725f46e9462d9b02a079b9fa8ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIV4&#160;&#160;&#160;((uint32_t)0x00000500)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03484">3484</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ddd6d657837e1971bb86e3bf1c15e72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIV8&#160;&#160;&#160;((uint32_t)0x00000600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03485">3485</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c38ba326bde7c7a18c4f7f2aacf823f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIV16&#160;&#160;&#160;((uint32_t)0x00000700)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 16 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03486">3486</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad61bd4f9f345ba41806813b0bfff1311"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2&#160;&#160;&#160;((uint32_t)0x00003800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRE2[2:0] bits (APB2 prescaler) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03488">3488</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga82ca63155494ed59eb5e34bec1e5f4e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_0&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03489">3489</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafdb19c9e76fe8e8a7c991714c92e937f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_1&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03490">3490</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9adc802687eab5b6ece99a20793219db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_2&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 PPRE2 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03491">3491</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga247aebf1999a38ea07785558d277bb1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIV1&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK not divided </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03494">3494</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga99d9c91eaad122460d324a71cc939d1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIV2&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03495">3495</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4340fc3fc52eca36eb302959fbecb715"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIV4&#160;&#160;&#160;((uint32_t)0x00002800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03496">3496</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga412b382a1134e0ee5614e0f4bcf97552"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIV8&#160;&#160;&#160;((uint32_t)0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03497">3497</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaece3ee58d4138f7452733bfa1ad37eb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIV16&#160;&#160;&#160;((uint32_t)0x00003800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 16 PLL entry clock source </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03498">3498</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba4a5dbbd286f07a97f5aa6e6f3f6a57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLSRC&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL entry clock source </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03501">3501</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga915304a210fe2681353f5c201b66fb6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLSRC_HSI&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI as PLL entry clock source </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03503">3503</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fd58409765f79b08b2b5d86a2c322f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLSRC_HSE&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE as PLL entry clock source </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03504">3504</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga538fd5df8d890696483a0e901d739309"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL&#160;&#160;&#160;((uint32_t)0x003C0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLLMUL[3:0] bits (PLL multiplication factor) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03507">3507</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00db50b9aedde139842945837323fef3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_0&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03508">3508</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5071ad49eba8116a452455050a45e393"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_1&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03509">3509</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c7ccedfebcece45df4b537b55cc2ecf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_2&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03510">3510</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa214686c587e1215b6a002fdc99c9f2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_3&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 PLLMUL configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03511">3511</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga599cf14f159345374d91a96e645b105b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL3&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock * 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03514">3514</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf76c27dba3f4be2433fd5a384a1877ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL4&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock * 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03515">3515</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7e89d2d6400ab0e8583b6016ace93b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL6&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock * 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03516">3516</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a409fec792612f0583ed37fd5bffd16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL8&#160;&#160;&#160;((uint32_t)0x000C0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock * 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03517">3517</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4d4ff081f554fcb4278df9f259f2392"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL12&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock * 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03518">3518</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae1ef5de15a26513ab208a48a21f8aa58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL16&#160;&#160;&#160;((uint32_t)0x00140000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock * 16 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03519">3519</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39af78af8145dd94a065426e8c9f9675"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL24&#160;&#160;&#160;((uint32_t)0x00180000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock * 24 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03520">3520</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga06a3e34d9dc5a57b150fd724ee1b12d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL32&#160;&#160;&#160;((uint32_t)0x001C0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock * 32 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03521">3521</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga597063f54fb43db439f8548305154df5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL48&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock * 48 PLLDIV configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03522">3522</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad6d1731e7b6bfda6962dcef892cfdede"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLDIV&#160;&#160;&#160;((uint32_t)0x00C00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLLDIV[1:0] bits (PLL Output Division) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03525">3525</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9bbdce8c7dec2ccb4dca8a5db0b4876a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLDIV_0&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03526">3526</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64ee8e8910329d35452238804532448b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLDIV_1&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit1 PLLDIV configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03527">3527</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5669c495ac2762698d349448b22a2be5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLDIV1&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock output = CKVCO / 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03531">3531</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d0b498f4f0ec257aa80334e622046f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLDIV2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock output = CKVCO / 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03532">3532</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51d7c69f6894bf138b9d4c5682ea1a32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLDIV3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock output = CKVCO / 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03533">3533</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga287acb80daf1c57a41971a9a25beff81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLDIV4&#160;&#160;&#160;((uint32_t)0x00C00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock output = CKVCO / 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03534">3534</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76304e842d0244575776a28f82cafcfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOSEL&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO[2:0] bits (Microcontroller Clock Output) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03537">3537</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab02d2500aaedb40c512793f8c38290a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOSEL_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03538">3538</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga85fcf02df023f6a18ceb6ba85478ff64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOSEL_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03539">3539</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga136d5fb2b22442eca6796b45dfa72d84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOSEL_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 MCO configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03540">3540</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab345908eef02b3029dd78be58baa0c8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_NOCLOCK&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No clock </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03543">3543</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaecf3b078108fdaf7e66d15ae71ec4181"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_SYSCLK&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System clock selected </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03544">3544</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91f0ac507b8c4e5d443c107d934cfdb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_HSI&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal 16 MHz RC oscillator clock selected </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03545">3545</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_MSI&#160;&#160;&#160;((uint32_t)0x03000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Medium Speed RC oscillator clock selected </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03546">3546</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga183179f1b1763f38ae88f2d8d90acd70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_HSE&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External 1-25 MHz oscillator clock selected </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03547">3547</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac1b83ae21df9327e2a705b19ce981da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_PLL&#160;&#160;&#160;((uint32_t)0x05000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock divided </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03548">3548</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96c817553f5f226b1d661b1448ed820a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_LSI&#160;&#160;&#160;((uint32_t)0x06000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI selected </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03549">3549</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad10ee688b7cf27e652ffd003f177fdcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_LSE&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE selected </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03550">3550</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c2055812655d6acfda9a73dd2e94e10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE&#160;&#160;&#160;((uint32_t)0x70000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCOPRE[2:0] bits (Microcontroller Clock Output Prescaler) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03552">3552</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac98f09d53898c8b449c4bb3c4e7d5fb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03553">3553</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2226fb2d3a83378d6736065c3ca2e71b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03554">3554</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53ae1dca228a7e8ff1e1af07b9adc246"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_2&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 MCO Prescaler configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03555">3555</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8dc46f3c11cef325d28f49a62bc4ac6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_DIV1&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO Clock divided by 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03558">3558</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5de45047037537d2dc34f99caba9d69e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_DIV2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO Clock divided by 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03559">3559</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac0ff81e3f81e83e9250d3bb2934012e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_DIV4&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO Clock divided by 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03560">3560</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac99eea3f711a169fb64bd0ddaf99e5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_DIV8&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO Clock divided by 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03561">3561</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8da7d9083ad13d0a8b8e7d5e35d6346c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_DIV16&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO Clock divided by 16 ****************** Bit definition for RCC_CIR register </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03562">3562</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb94ccfe6a212f020e732d1dd787a6fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYF&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI Ready Interrupt flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03565">3565</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabfc100e7ae673dfcec7be79af0d91dfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYF&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE Ready Interrupt flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03566">3566</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad38877547c4cbbb94659d5726f377163"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYF&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI Ready Interrupt flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03567">3567</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11ea196450aac9ac35e283a66afc3da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYF&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE Ready Interrupt flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03568">3568</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f007895a17e668f22f7b8b24ca90aec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYF&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Ready Interrupt flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03569">3569</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3730ae0a55c59ca7581ae1e8e8319663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_MSIRDYF&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSI Ready Interrupt flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03570">3570</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9045f799b03300b7178862ff3f599dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSECSS&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE CSS Interrupt flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03571">3571</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad66b719e4061294de35af58cc27aba7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSF&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Security System Interrupt flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03572">3572</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga872ba937149a7372138df06f8188ab56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYIE&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI Ready Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03574">3574</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a0ad2672c9ba1b26012cbc6d423dff8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYIE&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE Ready Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03575">3575</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac714351a6f9dab4741354fb017638580"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYIE&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI Ready Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03576">3576</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5492f9b58600cf66616eb931b48b3c11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYIE&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE Ready Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03577">3577</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b70927cab2ba9cf82d1620cf88b0f95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYIE&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Ready Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03578">3578</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab8324959b84162dd8e6c3adb479986a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_MSIRDYIE&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSI Ready Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03579">3579</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1eab92132d47cb315a38d66c5cb806d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSECSSIE&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE CSS Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03580">3580</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga982989563f1a95c89bf7f4a25d99f704"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYC&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI Ready Interrupt Clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03582">3582</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga144b5147f3a8d0bfda04618e301986aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYC&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE Ready Interrupt Clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03583">3583</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1b58377908e5c31a684747d0a80ecb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYC&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI Ready Interrupt Clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03584">3584</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9464e8188d717902990b467a9396d238"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYC&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE Ready Interrupt Clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03585">3585</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga245af864b194f0c2b2389ea1ee49a396"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYC&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Ready Interrupt Clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03586">3586</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafbd6bfe7da86191d3c531151727dcb58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_MSIRDYC&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSI Ready Interrupt Clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03587">3587</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1955e781a884122a3f426cf50485e38e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSECSSC&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE CSS Interrupt Clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03588">3588</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga46edb2b9568f002feba7b4312ed92c1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSC&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Security System Interrupt Clear </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03589">3589</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga327f966b6e8dc82dc0ac950539ce0407"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOARST&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port A reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03593">3593</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab07dc17b79c908bdbf9cf196947d0035"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOBRST&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port B reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03594">3594</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b837c7b81c1a4b8f986c23b7c5b5afa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOCRST&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port C reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03595">3595</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9054c3b77b70344f0edb27e3397fee77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIODRST&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port D reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03596">3596</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf573d4f175347ee5083f8b790695f611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOERST&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port E reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03597">3597</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4641a35381254234afb284547689e43c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOHRST&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port H reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03598">3598</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74e619b0f46c362da4e814d044e9bf86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOFRST&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port F reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03599">3599</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacfdb99f798146b522d736f74f32b9693"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOGRST&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port G reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03600">3600</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e955ed3881dfd4a3a97b1bb13da0dde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_CRCRST&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03601">3601</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14792d6944967d58822d13c720f83ee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_FLITFRST&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLITF reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03602">3602</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97c9487ca04b0a1a992d0f2e00df739c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_DMA1RST&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA1 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03603">3603</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1443b5b3b8808f0b619597431f4acfe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_DMA2RST&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03604">3604</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13c85410e6181343c5e0591d0e0a14fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_AESRST&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03605">3605</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad6d5b3a4fe1beddcef4be6700702b06e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_FSMCRST&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FSMC reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03606">3606</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga813d42b8d48ae6379c053a44870af49d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_SYSCFGRST&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Configuration SYSCFG reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03609">3609</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3aa588d4814a289d939e111492724af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM9RST&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM9 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03610">3610</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac76155acdc99c8c6502ba3beba818f42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM10RST&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM10 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03611">3611</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9651c8201d42ba03bb1bf89d9d39e60c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM11RST&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM11 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03612">3612</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b818d0d9747621c936ad16c93a4956a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_ADC1RST&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC1 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03613">3613</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga754451a96f4c4faf63a29ca1a132c64d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_SDIORST&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03614">3614</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga345f05d3508a9fd5128208761feb29fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_SPI1RST&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03615">3615</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae7ae8e338b3b42ad037e9e5b6eeb2c41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_USART1RST&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03616">3616</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51ca4659706d0e00333d4abff049dc0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM2RST&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 2 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03619">3619</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8680c562fd372b494a160594525d7ce9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM3RST&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 3 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03620">3620</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a720364de988965b6d2f91ed6519570"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM4RST&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 4 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03621">3621</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d1233dd5266ba55d9951e3b1a334552"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM5RST&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 5 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03622">3622</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d64bd82cf47a209afebc7d663e28383"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM6RST&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 6 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03623">3623</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40b1d355ee76ad9a044ad37f1629e760"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM7RST&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 7 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03624">3624</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5fc9c8195476406d32332999cc89ede"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_LCDRST&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LCD reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03625">3625</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d2591ac0655a8798f4c16cef97e6f94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_WWDGRST&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Window Watchdog reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03626">3626</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a6289a35547cf0d5300706f9baa18ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_SPI2RST&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 2 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03627">3627</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga261e0f1b39cd1cab41ec6bf40c21867b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_SPI3RST&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 3 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03628">3628</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga195c39f08384ca1fa13b53a31d65d0a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_USART2RST&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART 2 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03629">3629</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga766478ebdcbb647eb3f32962543bd194"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_USART3RST&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART 3 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03630">3630</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0802e99fa9eb9388393af3135ca2cb2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_UART4RST&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 4 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03631">3631</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e4d54359192c58725e5ece2b539f8ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_UART5RST&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 5 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03632">3632</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadcd25346a7d7b0009090adfbca899b93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_I2C1RST&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 1 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03633">3633</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga412d59407e5dad43cf8ae1ea6f8bc5c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_I2C2RST&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 2 reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03634">3634</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51baa4f973f66eb9781d690fa061f97f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_USBRST&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03635">3635</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga274d8cb48f0e89831efabea66d64af2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_PWRRST&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power interface reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03636">3636</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fb9c125237cfe5b6436ca795e7f3564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_DACRST&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC interface reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03637">3637</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8895a90782d329bed4152b0bcf8266f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_COMPRST&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Comparator interface reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03638">3638</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8909660b884f126ab1476daac7999619"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIOAEN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port A clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03641">3641</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7995351a5b0545e8cd86a228d97dcec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIOBEN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port B clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03642">3642</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e5c4504b7adbb13372e7536123a756b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIOCEN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port C clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03643">3643</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07b7f4fd011c26e100682157c4a59890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIODEN&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port D clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03644">3644</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaadb75d66f86d0da923ef690fd3f35c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIOEEN&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port E clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03645">3645</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65735e58928263f9171aa04ce1784843"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIOHEN&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port H clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03646">3646</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c0de1cc7b72b07f81bce3597a63dc39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIOFEN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port F clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03647">3647</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga08e8871667788c394be6b1f1f6fc011c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIOGEN&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port G clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03648">3648</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade3ee302bf659a2bfbf75e1a00630242"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_CRCEN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03649">3649</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67a12de126652d191a1bc2c114c3395a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_FLITFEN&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLITF clock enable (has effect only when the Flash memory is in power down mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03650">3650</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8c3053f1ce37c9f643f0e31471927ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_DMA1EN&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA1 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03653">3653</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c1919d23da5027f6d44fda6963fc984"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_DMA2EN&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03654">3654</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga524cc652e296826620c38dcfd6c47e33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_AESEN&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03655">3655</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9cb07b151b9ea4c8e34f2af743ee0ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_FSMCEN&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FSMC clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03656">3656</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_SYSCFGEN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Configuration SYSCFG clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03660">3660</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga987ebd8255dc8f9c09127e1d608d1065"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_TIM9EN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM9 interface clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03661">3661</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa98e28e157787e24b93af95273ab3055"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_TIM10EN&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM10 interface clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03662">3662</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1d2aeebc8ccf4e2ee18f4d924a35188"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_TIM11EN&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM11 Timer clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03663">3663</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57b9f50cb96a2e4ceba37728b4a32a42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_ADC1EN&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC1 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03664">3664</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf714bbe5b378910693dbfe824b70de8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_SDIOEN&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03665">3665</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae08a3510371b9234eb96369c91d3552f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_SPI1EN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03666">3666</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4666bb90842e8134b32e6a34a0f165f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_USART1EN&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03667">3667</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd3966a4d6ae47f06b3c095eaf26a610"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM2EN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 2 clock enabled </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03671">3671</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75bfa33eb00ee30c6e22f7ceea464ac7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM3EN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 3 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03672">3672</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4fbbf6b1beeec92c7d80e9e05bd1461"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM4EN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 4 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03673">3673</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga49abbbc8fd297c544df2d337b28f80e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM5EN&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 5 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03674">3674</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb0279b1f0ff35c2df728d9653cabc0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM6EN&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 6 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03675">3675</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab595fbaf4167297d8fe2825e41f41990"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM7EN&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 7 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03676">3676</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67644bbc78bc6be7ec4e024020477e12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_LCDEN&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LCD clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03677">3677</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf712b922ee776a972d2efa3da0ea4733"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_WWDGEN&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Window Watchdog clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03678">3678</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafdce64692c44bf95efbf2fed054e59be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_SPI2EN&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 2 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03679">3679</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8757f8d1e1ff1447e08e5abea4615083"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_SPI3EN&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 3 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03680">3680</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab840af4f735ec36419d61c7db3cfa00d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_USART2EN&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART 2 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03681">3681</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8033e0312aea02ae7eb2d57da13e8298"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_USART3EN&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART 3 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03682">3682</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6b0fe571aa29ed30389f87bdbf37b46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_UART4EN&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 4 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03683">3683</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga24a9eea153892405f53007f521efee2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_UART5EN&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 5 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03684">3684</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ca3afe0c517702b2d1366b692c8db0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_I2C1EN&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 1 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03685">3685</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd7d1c3c7dbe20aea87a694ae15840f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_I2C2EN&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 2 clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03686">3686</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga563ec3f13e60adc91bc8741c5cc8184f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_USBEN&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03687">3687</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c19997ccd28464b80a7c3325da0ca60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_PWREN&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power interface clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03688">3688</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga087968e2786321fb8645c46b22eea132"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_DACEN&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC interface clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03689">3689</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga25307398c31b0f372cad700d4c0d26ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_COMPEN&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Comparator interface clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03690">3690</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8fdb2dae547fe9b89381c894ae21e08a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_GPIOALPEN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port A clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03693">3693</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1943c1a7faf87f869a4a381bb17fb0ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_GPIOBLPEN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port B clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03694">3694</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31961dd470a5be30373cd496ae6da055"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_GPIOCLPEN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port C clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03695">3695</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga25cad84f367cbe2ecdbea5a5b3f0d605"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_GPIODLPEN&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port D clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03696">3696</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ac3d2e5547dc444ed2f7c9341a2f169"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_GPIOELPEN&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port E clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03697">3697</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13b804e2e8ae7920a8db3a1828ff3b42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_GPIOHLPEN&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port H clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03698">3698</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ccf09da13567020955294a1038b1a06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_GPIOFLPEN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port F clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03699">3699</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3acb185874ae6fa030ad69bea267c63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_GPIOGLPEN&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port G clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03700">3700</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga24b72821d1df0037ffad16d4e7aefc48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_CRCLPEN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03701">3701</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga216c6dc7dadf00b88d1b0585b68e23f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_FLITFLPEN&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Interface clock enabled in sleep mode (has effect only when the Flash memory is in power down mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03702">3702</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed1d1c5701ec18542e7a22c429a1cee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_SRAMLPEN&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03707">3707</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8053aa13396d01a92ab6668dc18024b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_DMA1LPEN&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA1 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03708">3708</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae56b87b993eaa2db8ed40878f5eb09b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_DMA2LPEN&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03709">3709</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9fe15cd310356d563c7f8b2080426cc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_AESLPEN&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03710">3710</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5cb3be5b5487c88828749216b1d90fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBLPENR_FSMCLPEN&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FSMC clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03711">3711</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa82cfc33f0cf71220398bbe1c4b412e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_SYSCFGLPEN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Configuration SYSCFG clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03714">3714</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91b882f3dc2b939a53ed3f4caa537de1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_TIM9LPEN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM9 interface clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03715">3715</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae7999e2ebeb1300d0cf6a59ad92c41b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_TIM10LPEN&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM10 interface clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03716">3716</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad43fcaa4f4d6fb2b590a6ffee31f8c94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_TIM11LPEN&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM11 Timer clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03717">3717</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga126a8791f77cecc599e32d2c882a4dab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_ADC1LPEN&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC1 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03718">3718</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a740fdf8313fbdd00dd97eb73afc4dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_SDIOLPEN&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03719">3719</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c6729058e54f4b8f8ae01d5b3586aaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_SPI1LPEN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03720">3720</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab8b429bc8d52abd1ba3818a82542bb98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_USART1LPEN&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03721">3721</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f561f8bfc556b52335ec2a32ba81c44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_TIM2LPEN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 2 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03724">3724</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9391d99885a0a6fbaf3447117ac0f7aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_TIM3LPEN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 3 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03725">3725</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f04aff278b72fbf6acbe0ad947b06ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_TIM4LPEN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 4 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03726">3726</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5741a6c45b9de1d0c927beb87f399dd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_TIM5LPEN&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 5 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03727">3727</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga439a5998fd60c3375411c7db2129ac89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_TIM6LPEN&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 6 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03728">3728</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7867dc2695855fa9084a13d06a4299f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_TIM7LPEN&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 7 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03729">3729</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf15ead8015b411490cdf8fb7a2355716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_LCDLPEN&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LCD clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03730">3730</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13f3db4ac67bf32c994364cc43f4fe8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_WWDGLPEN&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Window Watchdog clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03731">3731</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41dcbf845448cbb1b75c0ad7e83b77cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_SPI2LPEN&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 2 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03732">3732</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8acbff235a15b58d1be0f065cdb5472"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_SPI3LPEN&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 3 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03733">3733</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6055c39af369463e14d6ff2017043671"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_USART2LPEN&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART 2 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03734">3734</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae11baa29f4e6d122dabdd54c6b4be052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_USART3LPEN&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART 3 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03735">3735</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88fe1e9cf93caa4e02de35e92e55834d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_UART4LPEN&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 4 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03736">3736</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3de908135d9c9e74c598f7bf1e88fb34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_UART5LPEN&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 5 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03737">3737</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33286469d0a9b9fedbc2b60aa6cd7da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_I2C1LPEN&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 1 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03738">3738</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6a53d37df11a56412ae06f73626f637"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_I2C2LPEN&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 2 clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03739">3739</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c068ba6f9554c5b98ddc7c87b658e1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_USBLPEN&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03740">3740</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga274fa282ad1ff40b747644bf9360feb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_PWRLPEN&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power interface clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03741">3741</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf36a11e89644548702385d548f3f9ec4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_DACLPEN&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC interface clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03742">3742</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6751f8c4511c642d6086b356f325a63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_COMPLPEN&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Comparator interface clock enabled in sleep mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03743">3743</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSION&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Low Speed oscillator enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03746">3746</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab569110e757aee573ebf9ad80812e8bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSIRDY&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Low Speed oscillator Ready </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03747">3747</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5e71f3e06f010bbf7592571e541869a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSEON&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External Low Speed oscillator enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03749">3749</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaef6f70de38e3cd825b7126ef317b955c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSERDY&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External Low Speed oscillator Ready </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03750">3750</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f5198ce9785eab7b8a483b092ff067b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSEBYP&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External Low Speed oscillator Bypass </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03751">3751</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae04acc4f20a344f54ef5611a066f6f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSECSSON&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External Low Speed oscillator CSS Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03752">3752</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb783f6cf3e637a310edf19c63eef951"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSECSSD&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External Low Speed oscillator CSS Detected </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03753">3753</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c870e6b0cf4e8e3f9ed37acaaf86f42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCSEL&#160;&#160;&#160;((uint32_t)0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTCSEL[1:0] bits (RTC clock source selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03755">3755</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b13f18d53d5d61deda138fe1603e493"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCSEL_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03756">3756</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e1d1b52267c2916df4ff546ad78f78d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCSEL_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 RTC congiguration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03757">3757</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88bbe702356ab1d39a35b89c4be88446"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCSEL_NOCLOCK&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No clock </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03760">3760</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabaaeebc88a8a5ca1176e32f676a3cc2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCSEL_LSE&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE oscillator clock used as RTC clock </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03761">3761</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a5da77ab05027820e8c16ad4d7c3f41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCSEL_LSI&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI oscillator clock used as RTC clock </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03762">3762</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga63cfa8b19f84b2018e49afb4c69a76da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCSEL_HSE&#160;&#160;&#160;((uint32_t)0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE oscillator clock divided by 2, 4, 8 or 16 by RTCPRE used as RTC clock </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03763">3763</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf06cc284da6687ccce83abb3696613f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCEN&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03765">3765</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga98f3b508ec0e52edc9c9fd22e292a3a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RTCRST&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03766">3766</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc26c5996b14005a70afbeaa29aae716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RMVF&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Remove reset flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03768">3768</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14163f80ac0b005217eb318d0639afef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_OBLRSTF&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option Bytes Loader reset flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03769">3769</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e26d2902d11e638cd0b702332f53ab1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PINRSTF&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN reset flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03770">3770</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga837e2d7e2395ac45ebe2aea95ecde9bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PORRSTF&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>POR/PDR reset flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03771">3771</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga16e89534934436ee8958440882b71e6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_SFTRSTF&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Reset flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03772">3772</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22a7079ba87dd7acd5ed7fe7b704e85f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_IWDGRSTF&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Independent Watchdog reset flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03773">3773</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacabd7bbde7e78c9c8f5fd46e34771826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_WWDGRSTF&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Window watchdog reset flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03774">3774</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga675455250b91f125d52f5d347c2c0fbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LPWRRSTF&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low-Power reset flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l03775">3775</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf125c56eeb40163b617c9fb6329da67f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_POWER_PWRCTRL&#160;&#160;&#160;((uint8_t)0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWRCTRL[1:0] bits (Power supply control bits) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04202">4202</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa82b7689b02f54318d3f629d70b85098"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_POWER_PWRCTRL_0&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04203">4203</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd149efb1d6062f37165ac01268a875e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_POWER_PWRCTRL_1&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04204">4204</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga316271d0147b22c6267fc563d4c24424"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_CLKDIV&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock divide factor </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04207">4207</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf27847573683f91dbfe387a2571b514f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_CLKEN&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04208">4208</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafbb618f32aef2970fd8b8b285f7b4118"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_PWRSAV&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power saving configuration bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04209">4209</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f362c1d228156c50639d79b9be99c9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_BYPASS&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock divider bypass enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04210">4210</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae9d57d7917c39bdc5309506e8c28b7d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_WIDBUS&#160;&#160;&#160;((uint16_t)0x1800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WIDBUS[1:0] bits (Wide bus mode enable bit) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04212">4212</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab532dbf366c3fb731488017b0a794151"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_WIDBUS_0&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04213">4213</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga49f3e7998bca487f5354ef6f8dffbb21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_WIDBUS_1&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04214">4214</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad124bd76f6543497c90372e182ec48a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_NEGEDGE&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO_CK dephasing selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04216">4216</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga693d7b533dd5a5a668bc13b4365b18dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_HWFC_EN&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HW Flow Control enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04217">4217</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d917a4fdc7442e270c2c727df78b819"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ARG_CMDARG&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command argument </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04220">4220</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf91b593b5681a68db5ff9fd11600c9c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_CMDINDEX&#160;&#160;&#160;((uint16_t)0x003F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command Index </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04223">4223</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d617f0e08d697c3b263e6a79f417d0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_WAITRESP&#160;&#160;&#160;((uint16_t)0x00C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WAITRESP[1:0] bits (Wait for response bits) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04225">4225</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5797a389fecf611dccd483658b822fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_WAITRESP_0&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04226">4226</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f5457b48feda0056466e5c380c44373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_WAITRESP_1&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04227">4227</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4b037f34e297f38d56b14d46d008ef58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_WAITINT&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPSM Waits for Interrupt Request </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04229">4229</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4118c9200bae6732764f6c87a0962a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_WAITPEND&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPSM Waits for ends of data transfer (CmdPend internal signal) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04230">4230</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga982f3fd09ce7e31709e0628b1fae86b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_CPSMEN&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command path state machine (CPSM) Enable bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04231">4231</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad560080c3e7ab5aeafe151dafcc64368"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_SDIOSUSPEND&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SD I/O suspend command </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04232">4232</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga905b78ecf464857e6501ef5fd5e6ef1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_ENCMDCOMPL&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable CMD completion </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04233">4233</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a9d5b2366ec7ca38db9d6d9f0f63f81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_NIEN&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Not Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04234">4234</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga87422225274de986e7abe6b2a91a79c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_CEATACMD&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CE-ATA command </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04235">4235</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga27f9a6cbfd364bbb050b526ebc01d2d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_RESPCMD_RESPCMD&#160;&#160;&#160;((uint8_t)0x3F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Response command index </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04238">4238</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga56a55231f7a91cfd2cefaca0f6135cbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_RESP0_CARDSTATUS0&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card Status </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04241">4241</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d20abddfc99835a2954eda5899f6db1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_RESP1_CARDSTATUS1&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card Status </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04244">4244</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31a482ff36bde1df56ab603c864c4066"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_RESP2_CARDSTATUS2&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card Status </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04247">4247</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1075c96b5818b0500d5cce231ace89cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_RESP3_CARDSTATUS3&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card Status </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04250">4250</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga407ab1e46a80426602ab36e86457da26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_RESP4_CARDSTATUS4&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card Status </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04253">4253</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga27e45eea9ce17b7251f10ea763180690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DTIMER_DATATIME&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data timeout period. </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04256">4256</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d3b07bca9aec8ef5456ba9b73f13adb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DLEN_DATALENGTH&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data length value </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04259">4259</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DTEN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer enabled bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04262">4262</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga801fe27f7175a308d56776db19776c93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DTDIR&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04263">4263</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa90cd50ae364b992ca8ccab319eb5513"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DTMODE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer mode selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04264">4264</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03a2148910ae02dde7e4cd63e0f5e008"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DMAEN&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA enabled bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04265">4265</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga948072d8a6db53d0c377944523a4b15a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DBLOCKSIZE&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBLOCKSIZE[3:0] bits (Data block size) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04267">4267</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51e2cb99cf325bb32c8910204b1507db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DBLOCKSIZE_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04268">4268</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0add3ad2b72a21e7f8d48da3ea0b3d0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DBLOCKSIZE_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04269">4269</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93825036eceb86872e2ca179c63163ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DBLOCKSIZE_2&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04270">4270</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac2025aa63b595bfccc747b99caec8799"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DBLOCKSIZE_3&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04271">4271</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe9600da3e751118d49ea14ce44e91b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_RWSTART&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read wait start </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04273">4273</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f1b5b6a32ce712fbb3767090b1b045e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_RWSTOP&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read wait stop </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04274">4274</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4bf721a25f656b3de6fa0b0fe32edb6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_RWMOD&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read wait mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04275">4275</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa16b4c4037cf974162a591aea753fc21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_SDIOEN&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SD I/O enable functions </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04276">4276</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f8ab9dfe9d4f809b61fa2b7826adbde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCOUNT_DATACOUNT&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data count value </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04279">4279</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad6dbe59c4bdd8b9a12b092cf84a9daef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_CCRCFAIL&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command response received (CRC check failed) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04282">4282</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga554d1f9986bf5c715dd6f27a6493ce31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_DCRCFAIL&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data block sent/received (CRC check failed) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04283">4283</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae72c4f34bb3ccffeef1d7cdcb7415bdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_CTIMEOUT&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command response timeout </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04284">4284</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a2cad7ef3406a46ddba51f7ab5df94b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_DTIMEOUT&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data timeout </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04285">4285</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4b9dcdb8b90d8266eb0c5a2be81238aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_TXUNDERR&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO underrun error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04286">4286</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4b91289c9f6b773f928706ae8a5ddfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_RXOVERR&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Received FIFO overrun error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04287">4287</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga096f11117736a2252f1cd5c4cccdc6e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_CMDREND&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command response received (CRC check passed) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04288">4288</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa550641dc6aa942e1b524ad0e557a284"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_CMDSENT&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command sent (no response required) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04289">4289</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe7e354a903b957943cf5b6bed4cdf6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_DATAEND&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data end (data counter, SDIDCOUNT, is zero) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04290">4290</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a9ef8e72604e9997da23601a2dd84a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_STBITERR&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start bit not detected on all data signals in wide bus mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04291">4291</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2fabf2c02cba6d4de1e90d8d1dc9793c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_DBCKEND&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data block sent/received (CRC check passed) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04292">4292</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga99ccdac7a223635ee5b38a4bae8f30cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_CMDACT&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command transfer in progress </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04293">4293</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga908feb4957f48390bc2fc0bde47ac784"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_TXACT&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transmit in progress </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04294">4294</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad2f52b50765fa449dcfabc39b099796"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_RXACT&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data receive in progress </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04295">4295</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62b9e38be5956dde69049154facc62fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_TXFIFOHE&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO Half Empty: at least 8 words can be written into the FIFO </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04296">4296</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7916c47ee972376a0eaee584133ca36d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_RXFIFOHF&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Half Full: there are at least 8 words in the FIFO </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04297">4297</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae1497b46f9a906001dabb7d7604f6c05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_TXFIFOF&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO full </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04298">4298</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga85f46f873ca5fe91a1e8206d157b9446"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_RXFIFOF&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO full </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04299">4299</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4624f95c5224c631f99571b5454acd86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_TXFIFOE&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO empty </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04300">4300</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44bf9f7321d65a3effd2df469a58a464"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_RXFIFOE&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO empty </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04301">4301</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19b374518e813f7a1ac4aec3b24b7517"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_TXDAVL&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data available in transmit FIFO </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04302">4302</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadcad9b8c0e3ccba1aa389d7713db6803"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_RXDAVL&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data available in receive FIFO </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04303">4303</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5df3c10c37285faedb2d853aea4e63dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_SDIOIT&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO interrupt received </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04304">4304</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d8ef3b4157374fd2b5fc8ed12b77a0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_CEATAEND&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CE-ATA command completion signal received for CMD61 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04305">4305</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44708c45f675cf065f1c7fc9311d6e43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_CCRCFAILC&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CCRCFAIL flag clear bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04308">4308</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cb6cde5f88a5d2b635a830dd401c4e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_DCRCFAILC&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCRCFAIL flag clear bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04309">4309</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac4d128bee8a97ae9971d42f844d2e297"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_CTIMEOUTC&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTIMEOUT flag clear bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04310">4310</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadcb64d3d07a5841ee9f18ff6bc75350b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_DTIMEOUTC&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DTIMEOUT flag clear bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04311">4311</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9628d77973f35d628924172831b029f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_TXUNDERRC&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXUNDERR flag clear bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04312">4312</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2513d040c7695b152b0b423ad6f5c81e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_RXOVERRC&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXOVERR flag clear bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04313">4313</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8fb5c67aef48d5ee27b60107d938a58f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_CMDRENDC&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMDREND flag clear bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04314">4314</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa27fe45ef7461caf704186630b26a196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_CMDSENTC&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMDSENT flag clear bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04315">4315</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga527e1f9cd295845d5be9975cf26bae7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_DATAENDC&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAEND flag clear bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04316">4316</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae614b5ab8a8aecbc3c1ce74645cdc28c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_STBITERRC&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STBITERR flag clear bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04317">4317</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc5518c07e39dc1f91603737d1a7180b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_DBCKENDC&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBCKEND flag clear bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04318">4318</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2990db729fb017dfd659dc6cf8823761"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_SDIOITC&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIOIT flag clear bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04319">4319</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f1cebd40fd1eafb59635b284c5a3f34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_CEATAENDC&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEATAEND flag clear bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04320">4320</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e24d12a6c9af91337cb391d3ba698f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_CCRCFAILIE&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command CRC Fail Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04323">4323</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e2e106a1f7792f054c6cc1f60906a09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_DCRCFAILIE&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data CRC Fail Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04324">4324</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23f5a8c06e289522af0a679b08bdb014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_CTIMEOUTIE&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command TimeOut Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04325">4325</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b4cc63338fe72abd76e5b399c47379b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_DTIMEOUTIE&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data TimeOut Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04326">4326</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e02e525dc6ca1bb294b174e7391753d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_TXUNDERRIE&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO UnderRun Error Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04327">4327</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39f494cf2a6af6ced9eaeac751ea81e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_RXOVERRIE&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO OverRun Error Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04328">4328</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fdedfc60a2019ff5f64533fcdd0c3f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_CMDRENDIE&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command Response Received Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04329">4329</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d541aea02974c03bd8a8426125c35ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_CMDSENTIE&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command Sent Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04330">4330</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6398bd3e8312eea3b986ab59b80b466"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_DATAENDIE&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data End Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04331">4331</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4194bed51eb4a951a58a5d4062ba978f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_STBITERRIE&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Bit Error Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04332">4332</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga947e5da36c9eeca0b48f3356067dff00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_DBCKENDIE&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Block End Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04333">4333</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad63b504f02ea0b1e5ec48962799fde88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_CMDACTIE&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command Acting Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04334">4334</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9bbfbc3f69ab77171eb1a0058783b1e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_TXACTIE&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Transmit Acting Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04335">4335</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9768c39a5d9d3c5519eb522c62a75eae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_RXACTIE&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data receive acting interrupt enabled </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04336">4336</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9cf28de8489fee023ea353df0e13fa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_TXFIFOHEIE&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO Half Empty interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04337">4337</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga04d50028fc671494508aecb04e727102"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_RXFIFOHFIE&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO Half Full interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04338">4338</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03a602b975ce16ef03083947aded0172"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_TXFIFOFIE&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO Full interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04339">4339</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf18c4bdf8fa4ee85596a89de00158fbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_RXFIFOFIE&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO Full interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04340">4340</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11e1d67150fad62dc1ca7783f3a19372"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_TXFIFOEIE&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO Empty interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04341">4341</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadbc23fa1c153a9e5216baeef7922e412"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_RXFIFOEIE&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO Empty interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04342">4342</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a1988093a6df087ebb8ff41a51962da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_TXDAVLIE&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data available in Tx FIFO interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04343">4343</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa9da7d15902e6f94b79968a07250696"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_RXDAVLIE&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data available in Rx FIFO interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04344">4344</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad73b7c7d480d2d71613995cfecc59138"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_SDIOITIE&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO Mode Interrupt Received interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04345">4345</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a19dd3039888ebdc40b2406be400749"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_CEATAENDIE&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CE-ATA command completion signal received Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04346">4346</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa45f5e0a2be89267f79cad57f456f0a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_FIFOCNT_FIFOCOUNT&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Remaining number of words to be written to or read from the FIFO </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04349">4349</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fc0d1e12c55398e2881fe917672da25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_FIFO_FIFODATA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive and transmit FIFO data </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04352">4352</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97602d8ded14bbd2c1deadaf308755a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CPHA&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Phase </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04361">4361</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2616a10f5118cdc68fbdf0582481e124"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CPOL&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Polarity </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04362">4362</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b3b6ae107fc37bf18e14506298d7a55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_MSTR&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Master Selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04363">4363</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga261af22667719a32b3ce566c1e261936"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BR&#160;&#160;&#160;((uint16_t)0x0038)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BR[2:0] bits (Baud Rate Control) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04365">4365</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa364b123cf797044094cc229330ce321"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BR_0&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04366">4366</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45e93d18c8966964ed1926d5ca87ef46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BR_1&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04367">4367</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28b823d564e9d90150bcc6744b4ed622"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BR_2&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04368">4368</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5a646d978d3b98eb7c6a5d95d75c3f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SPE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04370">4370</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab929e9d5ddbb66f229c501ab18d0e6e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_LSBFIRST&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frame Format </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04371">4371</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f154374b58c0234f82ea326cb303a1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SSI&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal slave select </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04372">4372</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e236047e05106cf1ba7929766311382"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SSM&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software slave management </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04373">4373</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ffecf774b84a8cdc11ab1f931791883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_RXONLY&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive only </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04374">4374</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ffabea0de695a19198d906bf6a1d9fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_DFF&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Frame Format </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04375">4375</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57072f13c2e54c12186ae8c5fdecb250"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CRCNEXT&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit CRC next </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04376">4376</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9339b7c6466f09ad26c26b3bb81c51b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CRCEN&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Hardware CRC calculation enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04377">4377</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga378953916b7701bd49f063c0366b703f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BIDIOE&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output enable in bidirectional mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04378">4378</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43608d3c2959fc9ca64398d61cbf484e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BIDIMODE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bidirectional data mode enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04379">4379</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf23c590d98279634af05550702a806da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_RXDMAEN&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Buffer DMA Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04382">4382</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3eee671793983a3bd669c9173b2ce210"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_TXDMAEN&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Buffer DMA Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04383">4383</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae94612b95395eff626f5f3d7d28352dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_SSOE&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SS Output Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04384">4384</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09e3f41fa2150831afaac191046087f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_FRF&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frame format </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04385">4385</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf18705567de7ab52a62e5ef3ba27418b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_ERRIE&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04386">4386</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7d4c37fbbcced7f2a0421e6ffd103ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_RXNEIE&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX buffer Not Empty Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04387">4387</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23f683a1252ccaf625cae1a978989b2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_TXEIE&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx buffer Empty Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04388">4388</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40e14de547aa06864abcd4b0422d8b48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_RXNE&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive buffer Not Empty </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04391">4391</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bd5d21816947fcb25ccae7d3bf8eb2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TXE&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit buffer Empty </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04392">4392</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81bd052f0b2e819ddd6bb16c2292a2de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_CHSIDE&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel side </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04393">4393</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13d3292e963499c0e9a36869909229e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_UDR&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Underrun flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04394">4394</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga69e543fa9584fd636032a3ee735f750b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_CRCERR&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC Error flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04395">4395</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabaa043349833dc7b8138969c64f63adf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_MODF&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode fault </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04396">4396</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8d902302c5eb81ce4a57029de281232"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_OVR&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overrun flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04397">4397</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3498df67729ae048dc5f315ef7c16bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_BSY&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Busy flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04398">4398</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4da7d7f05a28d1aaa52ec557e55e1ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DR_DR&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Register </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04401">4401</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae968658ab837800723eafcc21af10247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CRCPR_CRCPOLY&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC polynomial register </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04404">4404</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a01a578c2c7bb4e587a8f1610843181"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXCRCR_RXCRC&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx CRC Register </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04407">4407</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c69dc721e89e40056999b64572dff09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXCRCR_TXCRC&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx CRC Register </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04410">4410</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c362b3d703698a7891f032f6b29056f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_CHLEN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel length (number of bits per audio channel) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04413">4413</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc12f9d2003ab169a3f68e9d809f84ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_DATLEN&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLEN[1:0] bits (Data length to be transferred) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04415">4415</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa20ad624085d2e533eea3662cb03d8fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_DATLEN_0&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04416">4416</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadf6e940d195fa1633cb1b23414f00412"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_DATLEN_1&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04417">4417</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c5be1f1c8b4689643e04cd5034e7f5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_CKPOL&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>steady state clock polarity </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04419">4419</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a822a80be3a51524b42491248f8031f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SSTD&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2SSTD[1:0] bits (I2S standard selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04421">4421</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafeba0a45703463dfe05334364bdacbe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SSTD_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04422">4422</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0142a3667f59bce9bae80d31e88a124a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SSTD_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04423">4423</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66a29efc32a31f903e89b7ddcd20857b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_PCMSYNC&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM frame synchronization </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04425">4425</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf09fd11f6f97000266b30b015bf2cb68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SCFG&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2SCFG[1:0] bits (I2S configuration mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04427">4427</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga421c94680ee8a2583419e2b0c89e995e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SCFG_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04428">4428</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga80c398b9e79fcc61a497f9d7dd910352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SCFG_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04429">4429</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga30d76c7552c91bbd5cbac70d9c56ebb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04431">4431</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae99763414b3c2f11fcfecb1f93eb6701"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SMOD&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S mode selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04432">4432</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga406ce88b2580a421f5b28bdbeb303543"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SPR_I2SDIV&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Linear prescaler </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04435">4435</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d6d4136a5ae12f9bd5940324282355a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SPR_ODD&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Odd factor for the prescaler </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04436">4436</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga25669c3686c0c577d2d371ac09200ff0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SPR_MCKOE&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Master Clock Output Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04437">4437</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c05039ec67573c00da29f58b914f258"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_MEMRMP_MEM_MODE&#160;&#160;&#160;((uint32_t)0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG_Memory Remap Config </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04445">4445</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga30d5f406535f94faea2e7f924d50201b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_MEMRMP_MEM_MODE_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04446">4446</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5d76e8b4d801b35c31ef352b33407be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_MEMRMP_MEM_MODE_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04447">4447</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga38d77b745bf303f4f353c7029591102b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_MEMRMP_BOOT_MODE&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Boot mode Config </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04448">4448</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3aac746e615c3eb9681d6561ca8b1d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_MEMRMP_BOOT_MODE_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04449">4449</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa10e1a3a5f7c6fd4a6f53c3c9b38945"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_MEMRMP_BOOT_MODE_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04450">4450</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeacd458ca5466228f2f21c66253a9f5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_PMC_USB_PU&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG PMC </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04453">4453</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75b70d07448c3037234bc2abb8e3d884"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI0&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 0 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04456">4456</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fc84838c77f799cb7e57d6e97c6c16d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI1&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 1 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04457">4457</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d0a0a6b8223777937d8c9012658d6cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI2&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 2 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04458">4458</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3bf2306f79ebb709da5ecf83e59ded4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI3&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 3 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04459">4459</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6de6aa8e32ae5cd07fd69e42e7226bd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI0_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI0 configuration. </p>
<p>PA[0] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04464">4464</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf43c9ef6b61e39655cbe969967c79a69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI0_PB&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[0] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04465">4465</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga861a4d7b48ffd93997267baaad12fd51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI0_PC&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[0] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04466">4466</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6439042c8cd14f99fe3813cff47c0ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI0_PD&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[0] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04467">4467</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb087e2ded8ac927ee9e1fc0234bfdef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI0_PE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[0] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04468">4468</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga766d0bf3501e207b0baa066cf756688f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI0_PH&#160;&#160;&#160;((uint16_t)0x0005)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PH[0] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04469">4469</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa897f1ac8311e57339eaf7813239eaf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI0_PF&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[0] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04470">4470</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga98b2d929e79e5cc2ee7961a75a0ab094"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI0_PG&#160;&#160;&#160;((uint16_t)0x0007)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[0] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04471">4471</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4b78c30e4ef4fa441582eb3c102865d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI1_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI1 configuration. </p>
<p>PA[1] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04476">4476</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19a11fce288d19546c76257483e0dcb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI1_PB&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[1] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04477">4477</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae45a8c814b13fa19f157364dc715c08a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI1_PC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[1] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04478">4478</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93cb136eaf357affc4a28a8d423cabbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI1_PD&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[1] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04479">4479</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f5c3d1e914af78112179a13e9c736d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI1_PE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[1] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04480">4480</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ac69d7f391e837d8e8adce27704d87d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI1_PH&#160;&#160;&#160;((uint16_t)0x0050)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PH[1] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04481">4481</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43ea410456aa31dfe6ec4889de62428b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI1_PF&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[1] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04482">4482</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9118efcafa89eeada012ff5ab98387d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI1_PG&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[1] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04483">4483</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4096f472e87e021f4d4c94457ddaf5f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI2_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI2 configuration. </p>
<p>PA[2] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04488">4488</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8cd240d61fd8a9666621f0dee07a08e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI2_PB&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[2] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04489">4489</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03ce7faaf56aa9efcc74af65619e275e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI2_PC&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[2] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04490">4490</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc35fcdcc89b487fab2901e1f5a7f41b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI2_PD&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[2] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04491">4491</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3f2b7465d81745f7a772e7689a29618"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI2_PE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[2] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04492">4492</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada5ffab92c39cbfc695ce57a4e6177e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI2_PH&#160;&#160;&#160;((uint16_t)0x0500)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PH[2] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04493">4493</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab538769f1da056b3f57fb984adeef252"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI2_PF&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[2] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04494">4494</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe4f5fa56e98b42b64e894f7a9216e05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI2_PG&#160;&#160;&#160;((uint16_t)0x0700)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[2] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04495">4495</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45ed24773c389f4477944c2c43d106c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI3_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI3 configuration. </p>
<p>PA[3] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04500">4500</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga652183838bb096717551bf8a1917c257"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI3_PB&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[3] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04501">4501</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb1809e5b8a9ebc4b1cbc8967d985929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI3_PC&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[3] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04502">4502</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga205440ffa174509d57c2b6a1814f8202"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI3_PD&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[3] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04503">4503</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab2b33beb6294fd7a257f0f3a36e0dcda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI3_PE&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[3] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04504">4504</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40240ee616b6e06ecd8dabe9d8e56e71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI3_PF&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[3] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04505">4505</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa73420dbafb7f20f16c350a12b0a0f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI3_PG&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[3] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04506">4506</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2a57b4872977812e60d521268190e1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI4&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 4 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04509">4509</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6682a1b97b04c5c33085ffd2827ccd17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI5&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 5 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04510">4510</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c50caf6019fd7d5038d77e61f57ad7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI6&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 6 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04511">4511</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga638ea3bb014752813d064d37b3388950"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI7&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 7 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04512">4512</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51147f1747daf48dbcfad03285ae8889"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI4_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI4 configuration. </p>
<p>PA[4] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04517">4517</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga917aeb0df688d6b34785085fc85d9e47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI4_PB&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[4] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04518">4518</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14ac312beeb19d3bb34a552546477613"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI4_PC&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[4] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04519">4519</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec62164e18d1b525e8272169b1efe642"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI4_PD&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[4] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04520">4520</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac1d2292b6a856a8a71d82f595b580b9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI4_PE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[4] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04521">4521</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0adc3c72bddc65977e3ef56df74ed40e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI4_PF&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[4] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04522">4522</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad5aad8ed8589e28677332ea0b200617b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI4_PG&#160;&#160;&#160;((uint16_t)0x0007)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[4] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04523">4523</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb9581c515a4bdf1ed88fe96d8c24794"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI5_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI5 configuration. </p>
<p>PA[5] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04528">4528</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga90a3f610234dfa13f56e72c76a12be74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI5_PB&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[5] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04529">4529</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33b6bdc1b4bfeda0d4034dc67f1a6046"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI5_PC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[5] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04530">4530</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0eea392f1530c7cb794a63d04e268a70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI5_PD&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[5] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04531">4531</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a4e6644d0144bfb0f913cf20eaf2f8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI5_PE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[5] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04532">4532</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga740e27c5bead2c914a134ac4ed4d05b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI5_PF&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[5] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04533">4533</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d78839e577ab90090abcdcff88e18c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI5_PG&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[5] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04534">4534</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e87c78fb6dfde7c8b7f81fe3b65aae9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI6_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI6 configuration. </p>
<p>PA[6] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04539">4539</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6528de8e4ca8741e86ae254e1d6b2a70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI6_PB&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[6] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04540">4540</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53d8745705d5eb84c70a8554f61d59ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI6_PC&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[6] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04541">4541</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga26c97cdece451441e49120e754020cdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI6_PD&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[6] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04542">4542</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga804218f2dd83c72e672143ec4f283ad3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI6_PE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[6] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04543">4543</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d36de53e52c8a4c7991513fec326df6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI6_PF&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[6] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04544">4544</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga278997204184bfe7c951c1da327e6fb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI6_PG&#160;&#160;&#160;((uint16_t)0x0700)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[6] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04545">4545</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f1bfd3af524288b6ce54d7f9aef410a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI7_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI7 configuration. </p>
<p>PA[7] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04550">4550</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab18d324986b18858f901febbcc2a57b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI7_PB&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[7] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04551">4551</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae9f53618d9cf13af2b2ecf191da8595a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI7_PC&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[7] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04552">4552</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae38aa3b76227bb8e9d8cedc31c023f63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI7_PD&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[7] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04553">4553</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga90d097c1b5cbb62dc86327604907dcd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI7_PE&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[7] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04554">4554</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf2c3a661be3569fffe11515e37de1e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI7_PF&#160;&#160;&#160;((uint16_t)0x6000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[7] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04555">4555</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga987bc0488e57b14b0a98e4952df2b539"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI7_PG&#160;&#160;&#160;((uint16_t)0x7000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[7] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04556">4556</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2a656b18cc728e38acb72cf8d7e7935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI8&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 8 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04559">4559</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga002462e4c233adc6dd502de726994575"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI9&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 9 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04560">4560</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8fc06b17c3b3d393b749bf9924a43a80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI10&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 10 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04561">4561</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa66cc9a579696c8f5c41f5f138ee1e67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI11&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 11 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04562">4562</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae1c6843a871f1a06ca25c0de50048b10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI8_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI8 configuration. </p>
<p>PA[8] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04567">4567</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4818dc7bffc8dfc2acc48995a62e66c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI8_PB&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[8] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04568">4568</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba0d34ff57632d7753981404cef548e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI8_PC&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[8] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04569">4569</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa15260ba354dee354f0a71e7913009c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI8_PD&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[8] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04570">4570</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga185287204b8cead31d3760f65c5ca19d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI8_PE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[8] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04571">4571</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga425e41001af4b205b8fbfba723572a81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI8_PF&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[8] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04572">4572</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ecc7a12103b805da045093eb626614d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI8_PG&#160;&#160;&#160;((uint16_t)0x0007)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[8] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04573">4573</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93e284e59c4ff887b2e79851ac0a81c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI9_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI9 configuration. </p>
<p>PA[9] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04578">4578</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9271cbc1ed09774a5fef4b379cab260"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI9_PB&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[9] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04579">4579</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1cc355176941881870c620c0837cab48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI9_PC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[9] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04580">4580</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75af3c7a94cfc78361c94b054f9fe064"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI9_PD&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[9] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04581">4581</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafce176ef4b389251dadb98d9f59f8fe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI9_PE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[9] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04582">4582</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76ef2422b4d021d0cc038cb6325ed311"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI9_PF&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[9] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04583">4583</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae1b37bf746ccfe0750aebd28cfa52a0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI9_PG&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[9] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04584">4584</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga25acdbb9e916c440c41a060d861130ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI10_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI10 configuration. </p>
<p>PA[10] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04589">4589</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab8d9aec4349bf38a4a9753b267b7de7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI10_PB&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[10] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04590">4590</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62d2b81d49e30ab4fe96572be5da8484"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI10_PC&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[10] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04591">4591</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab3553c540cd836d465824939c2e3b79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI10_PD&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[10] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04592">4592</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabde568ef1c8f4bfaf18954e8ee0716a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI10_PE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[10] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04593">4593</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09ed841a11367cda67c7a416ed6d9b99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI10_PF&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[10] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04594">4594</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6dff840a6986b440e7633a3671ce57cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI10_PG&#160;&#160;&#160;((uint16_t)0x0700)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[10] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04595">4595</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ca8a85d4512677eff6ed2aac897a366"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI11_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI11 configuration. </p>
<p>PA[11] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04600">4600</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaedb3a8cc6b1763e303986553c0e4e7f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI11_PB&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[11] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04601">4601</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b01c8ba6cb27899a4f5fa494bf2b3f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI11_PC&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[11] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04602">4602</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a69d636cda0352da0982c54f582787d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI11_PD&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[11] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04603">4603</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44affe06868a0490f8d0cbbba51ff412"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI11_PE&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[11] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04604">4604</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66fb050835077047b576b3a510700d64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI11_PF&#160;&#160;&#160;((uint16_t)0x6000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[11] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04605">4605</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7b66390eeb4a8d50ebb7e87e2f281b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI11_PG&#160;&#160;&#160;((uint16_t)0x7000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[11] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04606">4606</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d4b31f4a75d935b6a52afe6a16463d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI12&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 12 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04609">4609</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f04cda5bfe876431d5ad864302d7fa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI13&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 13 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04610">4610</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabde06df3ec6e357374820a5a615991aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI14&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 14 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04611">4611</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd325c27cff1ae3de773d5e205a33f4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI15&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 15 configuration </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04612">4612</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ceaa63866465faa8145ce0c5d9a44d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI12_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI12 configuration. </p>
<p>PA[12] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04617">4617</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8b00a462533a83c75c588340a2fa710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI12_PB&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[12] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04618">4618</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d27668b1fa6b1accde06aa144faa970"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI12_PC&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[12] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04619">4619</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa46ddd43a361d82abcb3cb7779ac74ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI12_PD&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[12] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04620">4620</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga102ee111e27fd67228c169836dd0849e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI12_PE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[12] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04621">4621</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9785209e7e13fcf9c4f82d57bae0837"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI12_PF&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[12] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04622">4622</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c78af5f130089bec32d6f782288765c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI12_PG&#160;&#160;&#160;((uint16_t)0x0007)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[12] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04623">4623</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0514aaa894c9be44ba47c1346756f90b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI13_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI13 configuration. </p>
<p>PA[13] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04628">4628</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34e6776e3ebfecc9e78c5aec77c48eff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI13_PB&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[13] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04629">4629</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c7833d4e3c6b7f3878f62a200a6ab14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI13_PC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[13] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04630">4630</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabed530f628b3c37281f7a583af1cdb3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI13_PD&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[13] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04631">4631</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7dc5424bf39509a989464a81ec0714da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI13_PE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[13] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04632">4632</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf4c995587d7bae6436e6793b8214627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI13_PF&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[13] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04633">4633</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4dedb6adbf49c40e5a15ad2afc471155"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI13_PG&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[13] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04634">4634</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ad140a68e3e4e0406a182a504679ea9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI14_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI14 configuration. </p>
<p>PA[14] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04639">4639</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5c1b8a0f2b4f79bd868bbb2b4eff617"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI14_PB&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[14] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04640">4640</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ca668cdd447acb1740566f46de5eb19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI14_PC&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[14] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04641">4641</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f20b2bfa9dc8b57a987c127c6dfa6fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI14_PD&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[14] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04642">4642</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c13c49f6d93865ba05361cd86fddabf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI14_PE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[14] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04643">4643</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9df1ee6f60db93301acaa9220a591da9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI14_PF&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[14] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04644">4644</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8ae4d091bb2c7148188ef430734020a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI14_PG&#160;&#160;&#160;((uint16_t)0x0700)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[14] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04645">4645</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae2f28920677dd99f9132ed28f7b1d5e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI15_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI15 configuration. </p>
<p>PA[15] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04650">4650</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga412f44d6a8f8f60420d7e7f8b5635e09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI15_PB&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[15] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04651">4651</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga49778592caef3a176ee82c9b83e25148"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI15_PC&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[15] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04652">4652</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac23e07d92a68cf7f8c3e58b479638885"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI15_PD&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[15] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04653">4653</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaefd64bc0ea005d03068f2e9b8f425944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI15_PE&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[15] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04654">4654</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e88d51ebabe9f70e5b7c2ad60899d54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI15_PF&#160;&#160;&#160;((uint16_t)0x6000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[15] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04655">4655</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51d341c45e98ccbd82bf7003bfa56e6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI15_PG&#160;&#160;&#160;((uint16_t)0x7000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[15] pin </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04656">4656</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c4ed51eda0dbe6e489ba45e15fcdac7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC1Z&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC1Z[3:0] bits (Input Capture 1 select bits) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04665">4665</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3fc7e84a9bb47672a7532a4dcf6a9c50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC1Z_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04666">4666</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66d91cac4331afc91f298978e8a7dd2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC1Z_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04667">4667</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad27b39fcad1770a4d33e8f99a7b23b1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC1Z_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04668">4668</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9fd1f2b67fd6c3b2d72e1486de9d425b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC1Z_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04669">4669</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c9a4b7c3f5085b3be28e23c9cbaa89f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC2Z&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC2Z[3:0] bits (Input Capture 2 select bits) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04671">4671</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec81a7255893ee36f4487275a8c9140b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC2Z_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04672">4672</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e9edba4778ad3bf04ad3ff8457b2af2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC2Z_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04673">4673</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e479532bf0094e3f436be072494a2a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC2Z_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04674">4674</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac1c48dea156d5696889b4ba9f82d9695"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC2Z_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04675">4675</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4f76ef9a9fb8b9cf79d42526f1f0be8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC3Z&#160;&#160;&#160;((uint32_t)0x00000F00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC3Z[3:0] bits (Input Capture 3 select bits) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04677">4677</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaed61348da4976d7e3cf9b70a698b9c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC3Z_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04678">4678</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa5a5adb06fbf7a62ceebd9add536a832"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC3Z_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04679">4679</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa7133aa480ef791b6de6919c7eb5887"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC3Z_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04680">4680</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac131ef535ebcd3e37a85da3c37bebfcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC3Z_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04681">4681</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb742e8b9ba11524fe099080d9fd7fdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC4Z&#160;&#160;&#160;((uint32_t)0x0000F000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC4Z[3:0] bits (Input Capture 4 select bits) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04683">4683</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga142fb2425508dcc371893a33c14fa9d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC4Z_0&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04684">4684</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8596997cebcd91b568951f6ee0ba6352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC4Z_1&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04685">4685</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75687ea3d22ff8d7e5f7a27fe23d95c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC4Z_2&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04686">4686</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga725d99c1c8a1a14160a7d705209eab59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC4Z_3&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04687">4687</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b2db345cf0c0710bb1ef69148383eaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_TIM&#160;&#160;&#160;((uint32_t)0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM[3:0] bits (Timers select bits) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04689">4689</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad850473c75d4ba29f970cc12688e7aca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_TIM_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04690">4690</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2bfcc48a0dc738636cfaab24db053e74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_TIM_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04691">4691</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga991a7aa3c0986605cb45831b5f16d02e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC1&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Input capture 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04693">4693</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5430845f1a57feef529bae0704c56968"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC2&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Input capture 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04694">4694</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga02a8c41438b820e6909a8a44311d2d2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC3&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Input capture 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04695">4695</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacaf8eea8686232d8e0e04d3c07526883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC4&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Input capture 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04696">4696</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05b94fcb22e97f18851a932d73ec4fb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH&#160;&#160;&#160;((uint32_t)0x03FCFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AS_CH[25:18] &amp; AS_CH[15:0] bits ( Analog switches selection bits) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04699">4699</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35c3581ed4de728efae4b8420d61b6cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04700">4700</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga476a30055082cb6239183609c321ed84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04701">4701</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3837d2221490cdbe32aa73ecccb81d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04702">4702</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39a1b76b597db291f342168ca86c592a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04703">4703</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3dec0b3bcfe7befb75a43f5573a56659"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04704">4704</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2aca78076d819d0c1d1a3cbdce680d16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04705">4705</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5baabbaf4ba016fe7038e4e1779f56d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04706">4706</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb20649c9e05d7a925346f863627bba2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04707">4707</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91d063f26cb508e8f8ecc6e4732410dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04708">4708</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ed38883e815c56c2dfc1af1084fc04d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04709">4709</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3c516346dc0c53359bd91ebce3f5d4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04710">4710</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8db621c8a0d2fce4fbfb50ee99ae4842"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04711">4711</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3569a064eebb7148cfc450e89e637d11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04712">4712</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed83dec747e47af6e8731ba9a386dba1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04713">4713</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3dd4bd779d14f04ca4f9d72dd772d0e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04714">4714</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7171966843026503e0319c89d95dc275"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04715">4715</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab37b233d88f4434ce1f30c8dce56c2d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_31&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 16 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04716">4716</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaceb195ff1c181b4cfc9586ac7c19a34d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 18 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04717">4717</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7ca7729b1644b9d9ace22e5815b596e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 19 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04718">4718</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a76688e594aebf9ead13d28a4618534"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 20 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04719">4719</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5afe98d489b31057e3013293fbb13c8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 21 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04720">4720</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf815cb08076563c90563eec1b746d11a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 22 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04721">4721</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ee58ed0f420ae3f55141b5e540d4c9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 23 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04722">4722</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae29aa20ea8efe6e1c21dc438cbd408d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 24 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04723">4723</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabf632afea743545719609559260b308"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 25 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04724">4724</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5638ca72d0a62251410161b71037aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_VCOMP&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog switch selection for internal node to COMP1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04725">4725</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7dffddd190fb552db214a90c03132d03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_27&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 27 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04726">4726</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad43c535a50ffe57ece70e3c97138fec7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_28&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 28 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04727">4727</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaaefe723849bf88ffc4871aed375a711"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_29&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 29 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04728">4728</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5680ce5a4a987095d840a7ac96b6599"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH_30&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 30 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04729">4729</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa61a2caf9bf76335404532180c033236"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_SCM&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I/O Switch control mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04730">4730</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga107731f14487352ff843d3c1aedd4640"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR10_1&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GR10-1 selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04733">4733</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66c71861e9ad11b44150b93505988b51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR10_2&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GR10-2 selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04734">4734</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad915c71a6ca56cb9ed8107a4f3d55a22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR10_3&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GR10-3 selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04735">4735</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77d08e89c26c8fd3948f4b1ffc821fb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR10_4&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GR10-4 selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04736">4736</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68a0445518cab86238c19ec70b1a7f82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR6_1&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GR6-1 selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04737">4737</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga180b56b3ecc2deff88f2428b402b5631"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR6_2&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GR6-2 selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04738">4738</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35b70043d76941e46c05ed954181de99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR5_1&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GR5-1 selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04739">4739</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga092c8873e1ccc149ac20820165afa3a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR5_2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GR5-2 selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04740">4740</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga662bfe4dc3f4442594e603739e2b31f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR5_3&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GR5-3 selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04741">4741</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa987eaf3fb4b755150aba6c1c1869541"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR4_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GR4-1 selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04742">4742</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78a3bb7d3099a87e6fd417e748f50a47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR4_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GR4-2 selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04743">4743</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75318d892c468098e8d4ca30ff59c21b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR4_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GR4-3 selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04744">4744</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00c0a6a82ac65715c9850a41e55a81e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR4_4&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GR4-4 selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04745">4745</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bbca2c060a0bc77d7e782a406359b15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH0b&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CH0b selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04746">4746</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab9f85a52b8922645b25897826c37d4f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH1b&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CH1b selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04747">4747</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59889a973a900265d90d6b1a577790ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH2b&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CH2b selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04748">4748</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bc7700ba4ef7829dc69bcaffd71541d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH3b&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CH3b selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04749">4749</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1dbce23f848b4474aab1ca803fcf26da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH6b&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CH6b selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04750">4750</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga58d87fca98be04ab0903d7273780ed7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH7b&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CH7b selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04751">4751</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa40b4c38672fbbc691d279c4af216b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH8b&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CH8b selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04752">4752</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1993e2371b816f5454213653d3e48842"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH9b&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CH9b selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04753">4753</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53e7f2013c0ccbbe7f6ad23134f4331a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH10b&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CH10b selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04754">4754</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b585e25bf053bd342713566374c0bf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH11b&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CH11b selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04755">4755</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b26d554353a13de0060912aab90acc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH12b&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CH12b selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04756">4756</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f32ad9d722774eafb4bf6f1f808c33e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR6_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GR6-3 selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04757">4757</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf65214f3d0d79db1018117035a0acc5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR6_4&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GR6-4 selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04758">4758</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7fa10064241e2519be1ad8d6ca74c0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR5_4&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GR5-4 selection bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04759">4759</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5145ba33aafcf98f7f6e04ea85cfe79c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[15:0] Port A Hysteresis selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04762">4762</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65c7061b2387d9774d4a29dfb9da7bc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04763">4763</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e30e44855e8a02b007781e0b821b432"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04764">4764</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a18ea4423a8d86d64fe4096ce99da73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04765">4765</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31f47312df1081b99cb7bb37108025d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04766">4766</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b753c36a11a65522b6085696e0fbce4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04767">4767</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga852c79796eb5e7b6072d28ac37d54826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04768">4768</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e98d5931fd04092018c0d4b2218e993"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04769">4769</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb5bae81d4bad89eb9bea27f462136ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04770">4770</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5cefe1a3a06f8448c4eb82a70e13e031"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA_8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04771">4771</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f9390916e40fc545763f727d8afdb9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA_9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04772">4772</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95b03d5607623e958e5230c4f62926bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA_10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04773">4773</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga01cb50708f61052800d6a79b314cf14c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA_11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04774">4774</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafbb78dab941bba89432af056a1b46175"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA_12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04775">4775</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf321b0ca350e01de8cdfcb8ca98dcebf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA_13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04776">4776</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa89b9f6aed39f7ce36538a0b4386dee5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA_14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04777">4777</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc8a0f64fb157ae732ae2aee67ba1e00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA_15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04778">4778</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14b6c6b02074440c8117040dab96ad00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[15:0] Port B Hysteresis selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04780">4780</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c8867699d64da05d6da35f70aa36410"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04781">4781</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8dacaf57911add1790db2d6c7e19705e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04782">4782</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga48f5d561a7216b3eb37335823337f4c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04783">4783</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae3eff836fb151eb75a68e69412cc40e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04784">4784</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab140dac35d8483090b7d9a1c0d98878e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB_4&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04785">4785</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c3845ade7b349c5ab47f66262e25fd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB_5&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04786">4786</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga043770a538224eb1e668769514d746ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB_6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04787">4787</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd4ba620e0f539ffd571def4e349132d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB_7&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04788">4788</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1913163432c3add1cba4d291a159daf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB_8&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04789">4789</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93361a0c779c6e7daabd0dd58613337a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB_9&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04790">4790</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf9546ac3971f865f5701c62d0cca5a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB_10&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04791">4791</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79cc2722419b25b769d8487038f28628"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB_11&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04792">4792</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab605e2258c53879ca5772ecb183004ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB_12&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04793">4793</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga90a219c42ca050e7fa03eb3749002dbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB_13&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04794">4794</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8372d0faca5d921d6396789947e4768"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB_14&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04795">4795</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1d46a1d121ba077559e59d3f979c34a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB_15&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04796">4796</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf09b5ddac48ee180dc7ddb1e734a66db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[15:0] Port C Hysteresis selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04799">4799</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9e78082b66f117d190267df32208f74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04800">4800</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3fd01d50074e253029d67b6c5e841c8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04801">4801</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c52c01282fdad197229b803c46b0461"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04802">4802</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga86584cd3651a985c3d7de1362dd3a88c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04803">4803</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab15e23dd1870a5ccb225a000b5e4aec1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04804">4804</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga08ae56ff6827a6bee06fdd301a2bdc28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04805">4805</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa84aee46eaa71bb7ed9e0bece7c6562a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04806">4806</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7233eb70e2930bad6a761ea6f144266c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04807">4807</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae2c4528b8056bbba163a718436de96b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC_8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04808">4808</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga610abf0d56c15a4449bceac4b003815a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC_9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04809">4809</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9ec3d47c2b42b7af4f67f114b9e33c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC_10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04810">4810</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9bcc79e86da6f06ecbf44ec7d2dc09ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC_11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04811">4811</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad365b14b80d22074a5eacfc853201a00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC_12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04812">4812</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafbe822bac8cb0a89132cc5ade5d60f6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC_13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04813">4813</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c762dbe6431125074802f7c6b4ff92f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC_14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04814">4814</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadaf32949a92f0bb4f85c141992018f20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC_15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04815">4815</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga312f30d2666209812bf94f22986b0035"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[15:0] Port D Hysteresis selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04817">4817</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad3565abfc787c3198f41f6292b7f3e01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04818">4818</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64aabec0b817ee30ac063f4f0406c75b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04819">4819</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa5efc8b87f26b5e628301292499cbcd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04820">4820</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b94eeb5e5dc65827737a0fb508c0562"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04821">4821</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae2a5e8b8513a97e22df2e63be47c5a0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD_4&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04822">4822</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga913f2fee0cfe1cca981a00f63a854f80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD_5&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04823">4823</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada5c54871159135db05a19d83c6c4b05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD_6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04824">4824</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace5c5492cdae87d9bac8e7e6fecf7aaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD_7&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04825">4825</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3dad96e4b6db07c99508d333b9da85a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD_8&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04826">4826</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1d439f38d8e356869a07144d9d81b21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD_9&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04827">4827</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacdb420ed8e7af3c7392f1c9546a1a2ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD_10&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04828">4828</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1702f6d00435aea63b648186c5b6005"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD_11&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04829">4829</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff99a77f97d3856313b5cc1b4167455c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD_12&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04830">4830</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b13b9120ac43b601cf0a2c7ac49e359"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD_13&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04831">4831</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6a78aa687b92e98ff67cc79ce336f1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD_14&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04832">4832</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4db744a01131eca82ee5a647f39fcea4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD_15&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04833">4833</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga792b1c16c7bfb2bfb5f8d56e809ea718"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[15:0] Port E Hysteresis selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04836">4836</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga782521b1f6ff5b136ab45922e153ef99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04837">4837</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa30146760c544270745bfb202a35dee7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04838">4838</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bced107c2e03044800c283724a74534"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04839">4839</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga556b74a8e3ae7438b271d0bcd50b919d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04840">4840</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae62fd7e854bc430ac153f180142885ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04841">4841</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ddcdd8a95ab82fc65229dfd6a4d36df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04842">4842</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa58be3365ae479ad5d5dca245c944c62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04843">4843</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e59c500201fba14716416639b8ac7e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04844">4844</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga63fd2625bcc049069cf3cedaa368e0f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE_8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04845">4845</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4b2b5583d856563fd3eb1c6a81eb856"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE_9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04846">4846</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81cfa91a6032715459c05e87748cfcdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE_10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04847">4847</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1aaf2ecd34bce4d007df53d0a12ba3e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE_11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04848">4848</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3de5322d82ba33ed474659eeaa5b8189"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE_12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04849">4849</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada47a00621a168573f1dc222f2458a56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE_13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04850">4850</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c97b2662f8f4270f25ef75884eb0cb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE_14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04851">4851</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec51abda99307513c9f3902472e5241c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PE_15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04852">4852</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c653c0a973eba715adbcbe16fbf1f2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[15:0] Port F Hysteresis selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04854">4854</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga399db9aab5e9563cc63ea113417da5a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04855">4855</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b0d114d395de05c2cb0f1cfe4fcd5df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04856">4856</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cd9b5b1f358db80d682d55413b17fe1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04857">4857</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb51a0832304c92e6b002b6a7de5175c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04858">4858</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5f5eff42e415d7f15cc8e3f0a24797d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF_4&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04859">4859</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0713b973dcd009708f653da8ba94c332"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF_5&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04860">4860</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb8ab3d3057fe54fd821d93b5503b7a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF_6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04861">4861</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa0cdce4d4f9fc0415bb97950700c861"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF_7&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04862">4862</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34added43063e839702bd256247b8ab3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF_8&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04863">4863</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70bd595efa4a91f34bde1f4c7558ed09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF_9&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04864">4864</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3152d20bb4fcc24a7fd3dbf89d97a2fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF_10&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04865">4865</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad339f6b9b4408f6b285eac72e8c2a10b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF_11&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04866">4866</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga18385d948755306dca6836c3b1a26e6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF_12&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04867">4867</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad22e69f33e497edd10c70d8c6a84c9e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF_13&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04868">4868</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd1dabc88c3850ac790b3f7274ded5fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF_14&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04869">4869</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc0044525c75a349c03f060d10195c12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF_15&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04870">4870</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa45ca49f69da225d66e99e033be85e02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[15:0] Port G Hysteresis selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04873">4873</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3008d6daa946183f827dd5a70ef9fc7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04874">4874</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c2a38bbbdd9eb287404ecfd3573f3c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04875">4875</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f7e582f62a85ca1fb5da0e40d602e12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04876">4876</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f15fce3d39f9bca6c3ec51783af844b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04877">4877</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d9c5c6a551c9589fd7325d955d19330"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04878">4878</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5451537366230d21b7ea68197b6ddb2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04879">4879</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6589df9d1bfb0200394d76ffa22f7d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04880">4880</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga90fef21b5c43b576cfe26f189a1e5f94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04881">4881</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae20912f004b0787b789e197646ddd395"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG_8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04882">4882</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e7d25e49037ab39023785c82aafcc8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG_9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04883">4883</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga56f5180b88ab5c117b63502e3683ca7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG_10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04884">4884</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53e738bdf522ad90af3f1b78cb3bc3af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG_11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04885">4885</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12d3594dbc456fcf50fdcec0fc0c28f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG_12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04886">4886</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2629e5e701a4f355b1bf7769f50d1dd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG_13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04887">4887</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada698fa4d7cf12deef037bc282bc8ac0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG_14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04888">4888</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae76b5b44a75a91bd2a8ea32e80e49fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4_PG_15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04889">4889</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93d86355e5e3b399ed45e1ca83abed2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CEN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Counter enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04898">4898</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4f2a9f0cf7b60e3c623af451f141f3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_UDIS&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update disable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04899">4899</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga06c997c2c23e8bef7ca07579762c113b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_URS&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update request source </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04900">4900</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d3d1488296350af6d36fbbf71905d29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_OPM&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>One pulse mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04901">4901</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacea10770904af189f3aaeb97b45722aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Direction </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04902">4902</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga352b3c389bde13dd6049de0afdd874f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CMS&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMS[1:0] bits (Center-aligned mode selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04904">4904</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83ca6f7810aba73dc8c12f22092d97a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CMS_0&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04905">4905</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3ee4adcde3c001d3b97d2eae1730ea9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CMS_1&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04906">4906</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a3ad409f6b147cdcbafbfe29102f3fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_ARPE&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto-reload preload enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04908">4908</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacacc4ff7e5b75fd2e4e6b672ccd33a72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CKD&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CKD[1:0] bits (clock division) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04910">4910</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga458d536d82aa3db7d227b0f00b36808f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CKD_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04911">4911</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CKD_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04912">4912</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade656832d3ec303a2a7a422638dd560e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_CCDS&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare DMA Selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04915">4915</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa6987d980e5c4c71c7d0faa1eb97a45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_MMS&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MMS[2:0] bits (Master Mode Selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04917">4917</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3e55308e84106d6501201e66bd46ab6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_MMS_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04918">4918</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4b1036929b0a4ba5bd5cced9b8e0f4c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_MMS_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04919">4919</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb74a815afdd856d51cfcf1ddf3fce6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_MMS_2&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04920">4920</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad07504497b70af628fa1aee8fe7ef63c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_TI1S&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TI1 Selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04922">4922</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae92349731a6107e0f3a251b44a67c7ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_SMS&#160;&#160;&#160;((uint16_t)0x0007)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMS[2:0] bits (Slave mode selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04925">4925</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d1ebece401aeb12abd466d2eafa78b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_SMS_0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04926">4926</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa980a3121ab6cda5a4a42b959da8421e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_SMS_1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04927">4927</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga63847fc3c71f582403e6301b1229c3ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_SMS_2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04928">4928</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga985edf03adbe9e706c4d8cf3b311c5e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_OCCS&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCCS bits (OCref Clear Selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04930">4930</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8680e719bca2b672d850504220ae51fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_TS&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TS[2:0] bits (Trigger selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04932">4932</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d1f040f9259acb3c2fba7b0c7eb3d96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_TS_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04933">4933</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb82212fcc89166a43ff97542da9182d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_TS_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04934">4934</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf0dbaf4a2ec8759f283f82a958ef6a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_TS_2&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04935">4935</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52101db4ca2c7b3003f1b16a49b2032c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_MSM&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Master/slave mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04937">4937</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae2ed8b32d9eb8eea251bd1dac4f34668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETF&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETF[3:0] bits (External trigger filter) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04939">4939</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43745c2894cfc1e5ee619ac85d8d5a62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETF_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04940">4940</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga661e6cce23553cf0ad3a60d8573b9a2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETF_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04941">4941</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb5528381fb64ffbcc719de478391ae2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETF_2&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04942">4942</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6082700946fc61a6f9d6209e258fcc14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETF_3&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04943">4943</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ebb9e631876435e276211d88e797386"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETPS&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETPS[1:0] bits (External trigger prescaler) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04945">4945</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00b43cd09557a69ed10471ed76b228d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETPS_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04946">4946</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf12f04862dbc92ca238d1518b27b16b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETPS_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04947">4947</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga331a1d5f39d5f47b5409054e693fc651"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ECE&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External clock enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04949">4949</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a5f335c3d7a4f82d1e91dc1511e3322"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETP&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External trigger polarity </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04950">4950</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c6d3e0495e6c06da4bdd0ad8995a32b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_UIE&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04953">4953</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ba7f7ca97eeaf6cc23cd6765c6bf678"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC1IE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04954">4954</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga757c59b690770adebf33e20d3d9dec15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC2IE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04955">4955</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4edf003f04bcf250bddf5ed284201c2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC3IE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04956">4956</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ad0f562a014572793b49fe87184338b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC4IE&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04957">4957</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa755fef2c4e96c63f2ea1cd9a32f956a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_TIE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trigger interrupt enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04958">4958</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab9f47792b1c2f123464a2955f445c811"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_UDE&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update DMA request enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04959">4959</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae181bb16ec916aba8ba86f58f745fdfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC1DE&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 DMA request enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04960">4960</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga58f97064991095b28c91028ca3cca28e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC2DE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 DMA request enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04961">4961</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1567bff5dc0564b26a8b3cff1f0fe0a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC3DE&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 DMA request enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04962">4962</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaba034412c54fa07024e516492748614"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC4DE&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 DMA request enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04963">4963</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a752d4295f100708df9b8be5a7f439d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_TDE&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trigger DMA request enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04964">4964</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8c03fabc10654d2a3f76ea40fcdbde6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_UIF&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update interrupt Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04967">4967</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga449a61344a97608d85384c29f003c0e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC1IF&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 interrupt Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04968">4968</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga25a48bf099467169aa50464fbf462bd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC2IF&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 interrupt Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04969">4969</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad3cf234a1059c0a04799e88382cdc0f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC3IF&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 interrupt Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04970">4970</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacade8a06303bf216bfb03140c7e16cac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC4IF&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 interrupt Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04971">4971</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c8b16f3ced6ec03e9001276b134846e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_TIF&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trigger interrupt Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04972">4972</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga819c4b27f8fa99b537c4407521f9780c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC1OF&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 Overcapture Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04973">4973</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b7798da5863d559ea9a642af6658050"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC2OF&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 Overcapture Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04974">4974</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7a2d4c831eb641ba082156e41d03358"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC3OF&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 Overcapture Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04975">4975</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81ba979e8309b66808e06e4de34bc740"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC4OF&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 Overcapture Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04976">4976</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga16f52a8e9aad153223405b965566ae91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_UG&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update Generation </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04979">4979</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a1318609761df5de5213e9e75b5aa6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_CC1G&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 Generation </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04980">4980</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5423de00e86aeb8a4657a509af485055"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_CC2G&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 Generation </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04981">4981</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga064d2030abccc099ded418fd81d6aa07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_CC3G&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 Generation </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04982">4982</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c4e5555dd3be8ab1e631d1053f4a305"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_CC4G&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 Generation </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04983">4983</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2eabface433d6adaa2dee3df49852585"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_TG&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trigger Generation </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04984">4984</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95291df1eaf532c5c996d176648938eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC1S&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CC1S[1:0] bits (Capture/Compare 1 Selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04987">4987</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e4968b5500d58d1aebce888da31eb5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC1S_0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04988">4988</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga299207b757f31c9c02471ab5f4f59dbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC1S_1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04989">4989</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab9c5878e85ce02c22d8a374deebd1b6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1FE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 1 Fast enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04991">4991</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1aa54ddf87a4b339881a8d5368ec80eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1PE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 1 Preload enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04992">4992</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ddb3dc889733e71d812baa3873cb13b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1M&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OC1M[2:0] bits (Output Compare 1 Mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04994">4994</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga410a4752a98081bad8ab3f72b28e7c5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1M_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04995">4995</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b5f6ec25063483641d6dc065d96d2b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1M_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04996">4996</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac024f6b9972b940925ab5786ee38701b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1M_2&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04997">4997</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f44c50cf9928d2afab014e2ca29baba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1CE&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 1Clear Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l04999">4999</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacdb0986b78bea5b53ea61e4ddd667cbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC2S&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CC2S[1:0] bits (Capture/Compare 2 Selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05001">5001</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52bb0e50c11c35dcf42aeff7f1c22874"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC2S_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05002">5002</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78303c37fdbe0be80f5fc7d21e9eba45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC2S_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05003">5003</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bf610cf77c3c6c936ce7c4f85992e6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2FE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 2 Fast enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05005">5005</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabddbf508732039730125ab3e87e9d370"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2PE&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 2 Preload enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05006">5006</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2326bafe64ba2ebdde908d66219eaa6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2M&#160;&#160;&#160;((uint16_t)0x7000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OC2M[2:0] bits (Output Compare 2 Mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05008">5008</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadbb68b91da16ffd509a6c7a2a397083c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2M_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05009">5009</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaedb673b7e2c016191579de704eb842e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2M_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05010">5010</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad039a41e5fe97ddf904a0f9f95eb539e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2M_2&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05011">5011</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19a8dd4ea04d262ec4e97b5c7a8677a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2CE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 2 Clear Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05013">5013</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab46b7186665f5308cd2ca52acfb63e72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1PSC&#160;&#160;&#160;((uint16_t)0x000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC1PSC[1:0] bits (Input Capture 1 Prescaler) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05017">5017</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05673358a44aeaa56daefca67341b29d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1PSC_0&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05018">5018</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf42b75da9b2f127dca98b6ca616f7add"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1PSC_1&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05019">5019</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab0ee123675d8b8f98b5a6eeeccf37912"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1F&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC1F[3:0] bits (Input Capture 1 Filter) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05021">5021</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7dde4afee556d2d8d22885f191da65a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1F_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05022">5022</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga201491465e6864088210bccb8491be84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1F_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05023">5023</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabaa55ab1e0109b055cabef579c32d67b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1F_2&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05024">5024</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23da95530eb6d6451c7c9e451a580f42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1F_3&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05025">5025</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e8e704f9ce5742f45e15e3b3126aa9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2PSC&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC2PSC[1:0] bits (Input Capture 2 Prescaler) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05027">5027</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39206b27b5b1c5941b2a14ee8e2f1223"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2PSC_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05028">5028</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae861d74943f3c045421f9fdc8b966841"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2PSC_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05029">5029</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b942752d686c23323880ff576e7dffb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2F&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC2F[3:0] bits (Input Capture 2 Filter) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05031">5031</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d75acd7072f28844074702683d8493f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2F_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05032">5032</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40e49318b54b16bda6fd7feea7c9a7dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2F_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05033">5033</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga932148c784f5cbee4dfcafcbadaf0107"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2F_2&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05034">5034</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafece48b6f595ef9717d523fa23cea1e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2F_3&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05035">5035</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2eabcc7e322b02c9c406b3ff70308260"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC3S&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CC3S[1:0] bits (Capture/Compare 3 Selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05038">5038</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68c04aea2e89f1e89bd323d6d6e5e6c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC3S_0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05039">5039</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4bed6648aad6e8d16196246b355452dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC3S_1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05040">5040</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6d8d2847058747ce23a648668ce4dba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3FE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 3 Fast enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05042">5042</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga276fd2250d2b085b73ef51cb4c099d24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3PE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 3 Preload enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05043">5043</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52095cae524adb237339bfee92e8168a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3M&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OC3M[2:0] bits (Output Compare 3 Mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05045">5045</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga899b26ffa9c5f30f143306b8598a537f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3M_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05046">5046</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91476ae2cc3449facafcad82569e14f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3M_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05047">5047</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga20394da7afcada6c3fc455b05004cff5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3M_2&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05048">5048</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4209d414df704ce96c54abb2ea2df66a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3CE&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 3 Clear Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05050">5050</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga294e216b50edd1c2f891143e1f971048"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC4S&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CC4S[1:0] bits (Capture/Compare 4 Selection) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05052">5052</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabebaa6bffd90b32563bd0fc1ff4a9499"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC4S_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05053">5053</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6386ec77a3a451954325a1512d44f893"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC4S_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05054">5054</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70dc197250c2699d470aea1a7a42ad57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4FE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 4 Fast enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05056">5056</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e951cd3f6593e321cf79b662a1deaaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4PE&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 4 Preload enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05057">5057</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacbed61ff3ba57c7fe6d3386ce3b7af2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4M&#160;&#160;&#160;((uint16_t)0x7000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OC4M[2:0] bits (Output Compare 4 Mode) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05059">5059</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad866f52cce9ce32e3c0d181007b82de5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4M_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05060">5060</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd97b1c86dd4953f3382fea317d165af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4M_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05061">5061</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga431e5cdc0f3dc02fa5a54aa5193ddbab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4M_2&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05062">5062</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1447dfe94bdd234382bb1f43307ea5c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4CE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 4 Clear Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05064">5064</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc3d11f2e968752bc9ec7131c986c3a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3PSC&#160;&#160;&#160;((uint16_t)0x000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC3PSC[1:0] bits (Input Capture 3 Prescaler) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05068">5068</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga588513395cbf8be6f4749c140fbf811c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3PSC_0&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05069">5069</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd27b9bdcc161c90dc1712074a66f29d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3PSC_1&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05070">5070</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad218af6bd1de72891e1b85d582b766cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3F&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC3F[3:0] bits (Input Capture 3 Filter) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05072">5072</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31d5450ebc9ac6ea833a2b341ceea061"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3F_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05073">5073</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga26f92a3f831685d6df7ab69e68181849"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3F_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05074">5074</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e7d7a3c2686a6e31adc1adf2ce65df9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3F_2&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05075">5075</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9696c3da027f2b292d077f1ab4cdd14b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3F_3&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05076">5076</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6fd7591e2de10272f7fafb08cdd1b7b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4PSC&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC4PSC[1:0] bits (Input Capture 4 Prescaler) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05078">5078</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga80f7d206409bc551eab06819e17451e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4PSC_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05079">5079</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6690f5e98e02addd5e75643767c6d66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4PSC_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05080">5080</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad51653fd06a591294d432385e794a19e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4F&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC4F[3:0] bits (Input Capture 4 Filter) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05082">5082</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d5fc8b9a6ea27582cb6c25f9654888c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4F_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05083">5083</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac4dcc1562c0c017493e4ee6b32354e85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4F_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05084">5084</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b96de7db8b71ac7e414f247b871a53c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4F_2&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05085">5085</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga25d0f55e5b751f2caed6a943f5682a09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4F_3&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05086">5086</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f494b9881e7b97bb2d79f7ad4e79937"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC1E&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 output enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05089">5089</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ca0aedba14241caff739afb3c3ee291"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC1P&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 output Polarity </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05090">5090</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga403fc501d4d8de6cabee6b07acb81a36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC1NP&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 Complementary output Polarity </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05091">5091</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76392a4d63674cd0db0a55762458f16c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC2E&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 output enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05092">5092</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3136c6e776c6066509d298b6a9b34912"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC2P&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 output Polarity </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05093">5093</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga387de559d8b16b16f3934fddd2aa969f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC2NP&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 Complementary output Polarity </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05094">5094</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1da114e666b61f09cf25f50cdaa7f81f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC3E&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 output enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05095">5095</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6220a5cd34c7a7a39e10c854aa00d2e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC3P&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 output Polarity </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05096">5096</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4029686d3307111d3f9f4400e29e4521"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC3NP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 Complementary output Polarity </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05097">5097</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga940b041ab5975311f42f26d314a4b621"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC4E&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 output enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05098">5098</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3faf23dc47e1b0877352d7f5a00f72e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC4P&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 output Polarity </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05099">5099</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41b88bff3f38cec0617ce66fa5aef260"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC4NP&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 Complementary output Polarity </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05100">5100</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8bc45c0315de82c1c3a38a243bcd00fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CNT_CNT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Counter <a class="el" href="union_value.html">Value</a> </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05103">5103</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaefb85e4000ddab0ada67c5964810da35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_PSC_PSC&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Prescaler <a class="el" href="union_value.html">Value</a> </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05106">5106</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace50256fdecc38f641050a4a3266e4d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_ARR_ARR&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>actual auto-reload <a class="el" href="union_value.html">Value</a> </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05109">5109</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac927cc11eff415210dcf94657d8dfbe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCR1_CCR1&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 <a class="el" href="union_value.html">Value</a> </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05112">5112</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga751e5efd90bdd1fd5f38609f3f5762ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCR2_CCR2&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 <a class="el" href="union_value.html">Value</a> </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05115">5115</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e85064d37d387851e95c5c1f35315a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCR3_CCR3&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 <a class="el" href="union_value.html">Value</a> </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05118">5118</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga15c9dd67a6701b5498926ae536773eca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCR4_CCR4&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 <a class="el" href="union_value.html">Value</a> </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05121">5121</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf9051ecac123cd89f9d2a835e4cde2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA&#160;&#160;&#160;((uint16_t)0x001F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBA[4:0] bits (DMA Base Address) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05124">5124</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaaf610e5fe4bb4b10736242df3b62bba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA_0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05125">5125</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a0185643c163930e30f0a1cf5fe364e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA_1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05126">5126</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa5a89b93b97b0968a7d5563a18ab9d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA_2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05127">5127</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga105f44ff18cbbd4ff4d60368c9184430"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA_3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05128">5128</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe1bc4b6dd7265dee2857f23d835b2dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA_4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05129">5129</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab9e197a78484567d4c6093c28265f3eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL&#160;&#160;&#160;((uint16_t)0x1F00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBL[4:0] bits (DMA Burst Length) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05131">5131</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga677195c0b4892bb6717564c0528126a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05132">5132</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad427ba987877e491f7a2be60e320dbea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05133">5133</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga369926f2a8ca5cf635ded9bb4619189c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL_2&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05134">5134</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f1ec849c41d1abd46c528a4ac378c03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL_3&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05135">5135</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga607d7b87b1b4bf167aabad36f922a8f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL_4&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05136">5136</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1afa2fc02bcd75c15122c4eb87d6cf83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DMAR_DMAB&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA register for burst accesses </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05139">5139</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab06e0dfcaeb7a7be254b71b1d4c3fd44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_OR_TI1RMP&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option register for TI1 Remapping </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05142">5142</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f9ba136b3dca26c39de5da6eca8fbc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_OR_TI1RMP_0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05143">5143</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf91cb3077c1904d1e039c99725297bdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_OR_TI1RMP_1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05144">5144</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac88be3484245af8c1b271ae5c1b97a14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_PE&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05153">5153</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9eb6fd3f820bd12e0b5a981de1894804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_FE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Framing Error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05154">5154</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8938468c5666a8305ade6d80d467c572"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_NE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Noise Error Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05155">5155</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4560fc7a60df4bdf402fc7219ae7b558"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_ORE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OverRun Error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05156">5156</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga336fa8c9965ce18c10972ac80ded611f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_IDLE&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IDLE line detected </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05157">5157</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0c99e2bb265b3d58a91aca7a93f7836"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_RXNE&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read Data Register Not Empty </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05158">5158</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76229b05ac37a5a688e6ba45851a29f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_TC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Complete </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05159">5159</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65e9cddf0890113d405342f1d8b5b980"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_TXE&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Data Register Empty </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05160">5160</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b868b59576f42421226d35628c6b628"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_LBD&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN Break Detection Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05161">5161</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9250ae2793db0541e6c4bb8837424541"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_CTS&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTS Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05162">5162</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad84ad1e1d0202b41021e2d6e40486bff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_DR_DR&#160;&#160;&#160;((uint16_t)0x01FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data value </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05165">5165</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d7dd57632bcc0f7f3b635da39b4be3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BRR_DIV_FRACTION&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fraction of USARTDIV </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05168">5168</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BRR_DIV_MANTISSA&#160;&#160;&#160;((uint16_t)0xFFF0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mantissa of USARTDIV </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05169">5169</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac457c519baa28359ab7959fbe0c5cda1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_SBK&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Send Break </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05172">5172</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7d61ab5a4e2beaa3f591c56bd15a27b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RWU&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver wakeup </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05173">5173</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada0d5d407a22264de847bc1b40a17aeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05174">5174</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade7f090b04fd78b755b43357ecaa9622"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05175">5175</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5221d09eebd12445a20f221bf98066f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_IDLEIE&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IDLE Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05176">5176</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91118f867adfdb2e805beea86666de04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RXNEIE&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXNE Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05177">5177</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa17130690a1ca95b972429eb64d4254e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TCIE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Complete Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05178">5178</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70422871d15f974b464365e7fe1877e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TXEIE&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05179">5179</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga27405d413b6d355ccdb076d52fef6875"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PEIE&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05180">5180</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2e159d36ab2c93a2c1942df60e9eebbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PS&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05181">5181</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga60f8fcf084f9a8514efafb617c70b074"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PCE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Control Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05182">5182</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad831dfc169fcf14b7284984dbecf322d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_WAKE&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wakeup method </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05183">5183</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95f0288b9c6aaeca7cb6550a2e6833e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_M&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Word length </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05184">5184</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2bb650676aaae4a5203f372d497d5947"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_UE&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05185">5185</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed6caeb0cb48f1a7b34090f31a92a8e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_OVER8&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Oversampling by 8-bit mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05186">5186</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ee77fac25142271ad56d49685e518b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_ADD&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address of the USART node </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05189">5189</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f9bc41700717fd93548e0e95b6072ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LBDL&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN Break Detection Length </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05190">5190</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa02ef5d22553f028ea48e5d9f08192b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LBDIE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN Break Detection Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05191">5191</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a62e93ae7864e89622bdd92508b615e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LBCL&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Bit Clock pulse </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05192">5192</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga362976ce813e58310399d113d2cf09cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CPHA&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Phase </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05193">5193</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafbb4336ac93d94d4e78f9fb7b3a0dc68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CPOL&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Polarity </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05194">5194</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42a396cde02ffa0c4d3fd9817b6af853"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CLKEN&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05195">5195</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf993e483318ebcecffd18649de766dc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOP[1:0] bits (STOP bits) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05197">5197</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee6ee01c6e5325b378b2209ef20d0a61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05198">5198</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b24d14f0e5d1c76c878b08aad44d02b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05199">5199</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8931efa62c29d92f5c0ec5a05f907ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LINEN&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN mode enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05201">5201</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaed1a39c551b1641128f81893ff558d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_EIE&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05204">5204</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31c66373bfbae7724c836ac63b8411dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_IREN&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IrDA mode Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05205">5205</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22af8d399f1adda62e31186f0309af80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_IRLP&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IrDA Low-Power </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05206">5206</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac71129810fab0b46d91161a39e3f8d01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_HDSEL&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half-Duplex Selection </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05207">5207</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f3b70b2ee9ff0b59e952fd7ab04373c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_NACK&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Smartcard NACK enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05208">5208</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9180b9249a26988f71d4bb2b0c3eec27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_SCEN&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Smartcard mode enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05209">5209</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff130f15493c765353ec2fd605667c5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_DMAR&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Enable Receiver </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05210">5210</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bb515d3814d448f84e2c98bf44f3993"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_DMAT&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Enable Transmitter </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05211">5211</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c5d6fcd84a4728cda578a0339b4cac2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_RTSE&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTS Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05212">5212</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa125f026b1ca2d76eab48b191baed265"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_CTSE&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTS Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05213">5213</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga636d5ec2e9556949fc68d13ad45a1e90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_CTSIE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTS Interrupt Enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05214">5214</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a96fb1a7beab602cbc8cb0393593826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_ONEBIT&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>One sample bit method enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05215">5215</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0b423f0f4baf7d510ea70477e5c9203"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSC[7:0] bits (Prescaler value) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05218">5218</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c49c90d83a0e3746b56b2a0a3b0ddcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05219">5219</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8eab5000ab993991d0da8ffbd386c92b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05220">5220</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05221">5221</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b6b237fcac675f8f047c4ff64248486"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05222">5222</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1c0e92df8edb974008b3d37d12f655a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05223">5223</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12dda4877432bc181c9684b0830b1b7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_5&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05224">5224</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga045e834b03e7a06b2005a13923af424a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_6&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05225">5225</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad3da67d3c9c3abf436098a86477d2dfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_7&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05226">5226</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e927fad0bfa430f54007e158e01f43b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_GT&#160;&#160;&#160;((uint16_t)0xFF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Guard time value </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05228">5228</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3b67942accae8b35e4f00d92945b223"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_EA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt;Endpoint-specific registers Endpoint Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05238">5238</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga862576f20495c01e326a65cc0c112a57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_STAT_TX&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05240">5240</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga919b04e2492db0466720a7168694d3b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_STAT_TX_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05241">5241</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36a0a17f3ca6007ab54c75287c3c1d12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_STAT_TX_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05242">5242</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac929aa81564d7eafc42a47a521c21092"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_DTOG_TX&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05244">5244</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a4e367bf70fe158bc233b2360cc6460"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_CTR_TX&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for transmission </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05245">5245</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2589d948496337123baa2e93a63f440"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_EP_KIND&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Kind </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05246">5246</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga25d066c87ce1f2dbf47eb69a858a1ca6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_EP_TYPE&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05248">5248</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga186c25e6f0ae006d8de549a8b1b064b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_EP_TYPE_0&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05249">5249</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba9cc9e33a37333cc8e66fe898c891a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_EP_TYPE_1&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05250">5250</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac48254a5caf1609d76013d3b1936293e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_SETUP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup transaction completed </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05252">5252</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6734066538fd757f47f0efb9ad7ca14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_STAT_RX&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05254">5254</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf02d4ffe4917e7e0d2700799427c4f08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_STAT_RX_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05255">5255</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3639d1306965e7bae933109d0b2a2690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_STAT_RX_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05256">5256</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6435c568d9d0360237121ac23815be7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_DTOG_RX&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for reception transfers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05258">5258</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae90a903ea5f0b585499692fddd0696f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_CTR_RX&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for reception </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05259">5259</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga61bfd17ec724c408a2fb89499949892b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_EA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05262">5262</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4365d763bcc7ec722cea3daad40c5e72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_STAT_TX&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05264">5264</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07ebc48561a0c72e0912aead4bfbb524"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_STAT_TX_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05265">5265</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b8c1dc47238a31ff9141be84af85b3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_STAT_TX_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05266">5266</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaef4e3d8503c38d4b4b13a4505dd19977"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_DTOG_TX&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05268">5268</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf2ede79abfcf2fb75f22124fbab4f6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_CTR_TX&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for transmission </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05269">5269</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga936b9ec917ee6fb7bd187e319d2abdd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_EP_KIND&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Kind </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05270">5270</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a77c1bb653218eb77c8bc7b730a559b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_EP_TYPE&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05272">5272</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga17f830c11fd819376d53c3d566809816"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_EP_TYPE_0&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05273">5273</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac907cd092feda721460e04fbeb04a234"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_EP_TYPE_1&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05274">5274</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53eff2fff5357ba65cb4b0d412ee8716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_SETUP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup transaction completed </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05276">5276</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0cef1455ce114d301ac3abe67e286cc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_STAT_RX&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05278">5278</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79e7aa9bc85d3bc00776a607ddae3b4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_STAT_RX_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05279">5279</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e2b70ba0e02883b5625d716551707e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_STAT_RX_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05280">5280</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4afe4e239397c4d8b8907684918bdddf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_DTOG_RX&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for reception transfers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05282">5282</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac95bae64df91e841f74220a851bfb30f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_CTR_RX&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for reception </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05283">5283</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaffc4382ff093763783047c432fe09a12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_EA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05286">5286</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga72f1f93adc3349b90a2945a01cad0919"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_STAT_TX&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05288">5288</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabadb70a506a9cf0b55eb068b3ac0b00f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_STAT_TX_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05289">5289</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae90b53c11f221d755ea4580d5f1c1272"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_STAT_TX_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05290">5290</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa05c1c21c954c62f693262b673150938"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_DTOG_TX&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05292">5292</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7edfd23fc4691ebdb71644f473d6d135"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_CTR_TX&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for transmission </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05293">5293</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac7584ca4756416b5bc6d033f4c1696ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_EP_KIND&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Kind </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05294">5294</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e42c6e450ff133d48721cfd674e2f6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_EP_TYPE&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05296">5296</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga543a5d09d3c3b2abcc16d793a0c71367"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_EP_TYPE_0&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05297">5297</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd2fd604944ab1664f86e65652af1164"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_EP_TYPE_1&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05298">5298</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga437b0f44882cc16d5828198bd488056f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_SETUP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup transaction completed </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05300">5300</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga497ea16b0ed9e0992e4c896032304df8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_STAT_RX&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05302">5302</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a3f003cf99146d6e081937528b55414"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_STAT_RX_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05303">5303</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79fbc5adeb91de8cebc00420a8dbf973"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_STAT_RX_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05304">5304</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga326b63c254cb1c8ebc398344cb02d1d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_DTOG_RX&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for reception transfers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05306">5306</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa01818d183df56ba169b41f9cb92693e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_CTR_RX&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for reception </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05307">5307</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8103ec24894479d4215ea1f73a1def2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_EA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05310">5310</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43442a705ddb3716213aeed77cb2c202"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_STAT_TX&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05312">5312</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c150a6637cf9cf296644d0444295902"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_STAT_TX_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05313">5313</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3c0a133713e0f757e8747b2991351c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_STAT_TX_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05314">5314</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83a06d117379ef703154fa597a16a153"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_DTOG_TX&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05316">5316</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga72e92978d1718ed42354990dda6aade6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_CTR_TX&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for transmission </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05317">5317</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77d4af5f3ff4983a17615aa6ba5d28a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_EP_KIND&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Kind </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05318">5318</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac551f5a107469c923c8e8e89c707d280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_EP_TYPE&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05320">5320</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadfd48b4b976c45806d032ce78a5f76d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_EP_TYPE_0&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05321">5321</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa2bc881917c5d7809842c32f49d8a0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_EP_TYPE_1&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05322">5322</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabcc3dd0a7eb110e4bfaf6120a1ce4d68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_SETUP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup transaction completed </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05324">5324</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacea3f225ef6c9d9a4689f93a8de2cf19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_STAT_RX&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05326">5326</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga910b585e43e597a50f2e526faa648ee2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_STAT_RX_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05327">5327</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9766d9c6cfb0bdd7e408d06d26d6b801"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_STAT_RX_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05328">5328</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad3c2a17608b681cb8e787e18ce2dc1ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_DTOG_RX&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for reception transfers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05330">5330</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21d65ea974a9dd9cc481de80c11d3675"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_CTR_RX&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for reception </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05331">5331</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab8d0f2c5284ca348cc99e3e5c4294668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_EA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05334">5334</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaacf811e41751fefda5d9077cad2ba60b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_STAT_TX&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05336">5336</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e6b3c1e98e1413500545da080595e46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_STAT_TX_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05337">5337</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67bbda2420d5fdb9f8892ed5c9e68549"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_STAT_TX_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05338">5338</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29acf144e69977a5cf0ca9374f79cb27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_DTOG_TX&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05340">5340</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9454e43b3d9813ddc09475ab09855ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_CTR_TX&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for transmission </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05341">5341</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab2a9a454cb564b08e3bb62359d4092f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_EP_KIND&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Kind </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05342">5342</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1044c4ac3997a06e29a1681b922d702"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_EP_TYPE&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05344">5344</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacafaf594d7356d1a4d971d32a41722d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_EP_TYPE_0&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05345">5345</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff26b871511d2ab485af97d52f1f0623"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_EP_TYPE_1&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05346">5346</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7087793d622a63056920f112fca7615"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_SETUP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup transaction completed </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05348">5348</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab0512a877b5b5705f0fcf9b9a30bc597"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_STAT_RX&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05350">5350</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36a7fcb65f04cb50ad4c6a02de4d0731"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_STAT_RX_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05351">5351</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52086da3ad4981cef263854bdde59846"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_STAT_RX_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05352">5352</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac166ef194c7f31377a4f17958f7639cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_DTOG_RX&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for reception transfers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05354">5354</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14f2784a645fc6e657035150b6a3d9d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_CTR_RX&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for reception </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05355">5355</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad14f464f2f9fb4191c28cf62c1562b40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_EA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05358">5358</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a66a56092148b1468f7739d966a88e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_STAT_TX&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05360">5360</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40a56951790502a094b0ca005f059d04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_STAT_TX_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05361">5361</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga562ee96f7835677e479a8b0e3e4fff3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_STAT_TX_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05362">5362</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55a4774972a2264a41dc414fcc63fa49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_DTOG_TX&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05364">5364</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3458aa82347b2509fe87e1b372c79d24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_CTR_TX&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for transmission </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05365">5365</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41083108d46af2976d56c78bb3d2ac2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_EP_KIND&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Kind </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05366">5366</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53060d1aa68286e5cd9896d54a47b297"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_EP_TYPE&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05368">5368</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga08ae60a01bef3a95d1ba57dbbc6ec2b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_EP_TYPE_0&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05369">5369</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42091c492178dd4d3855df3d94c78ff9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_EP_TYPE_1&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05370">5370</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3f5e59be6b6ec7e7b4350df7bde1c3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_SETUP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup transaction completed </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05372">5372</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae708de938ec30cdb7d69dcb67d7b88d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_STAT_RX&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05374">5374</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b412c07cfdd1de667d8d5a87b75edf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_STAT_RX_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05375">5375</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1bc6885776f3f10c9b60b425a7160e02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_STAT_RX_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05376">5376</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ef8b07bce336d51ce1e38c9eba6a4d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_DTOG_RX&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for reception transfers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05378">5378</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga69b154f94e7c1c8f90a654181439fc25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_CTR_RX&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for reception </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05379">5379</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab580a153e80a29d9a9e3bf092e3f9b18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_EA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05382">5382</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28dfec5b19802ed681ff9b61f31a3b6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_STAT_TX&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05384">5384</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e4603d6adc29d8c5f424dae1624752e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_STAT_TX_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05385">5385</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6cc32a6857d84de8c378718adbf01d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_STAT_TX_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05386">5386</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga856ec5e4b02785b27b947bfd3ea2347c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_DTOG_TX&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05388">5388</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b40906a07a144c1e85befee6a52f8ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_CTR_TX&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for transmission </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05389">5389</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga38ccd0cc4d5fbfa074145bdc8b5f4364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_EP_KIND&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Kind </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05390">5390</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2f3826ba70579298c3c65e04d906034"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_EP_TYPE&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05392">5392</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf594c2e471ad52d40258609f41391744"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_EP_TYPE_0&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05393">5393</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44020d31623bb3926810aa2ac37d6b1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_EP_TYPE_1&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05394">5394</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa457c6b4828efcdd0776701d5674b18a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_SETUP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup transaction completed </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05396">5396</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga716323a13ae3dcf191477adaf541c543"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_STAT_RX&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05398">5398</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga892f49ced775693aaef2a4a1dc587356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_STAT_RX_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05399">5399</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c92886f22d28a575c5af29c8cfd0333"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_STAT_RX_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05400">5400</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f5529ee2b7f146c5fe8f1211c6d654a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_DTOG_RX&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for reception transfers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05402">5402</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac33fef6492f76bfd9226e50690c2aeb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_CTR_RX&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for reception </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05403">5403</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d3552066cff58ccb5d14e6544376bf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_EA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Address </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05406">5406</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa54931d69b103edd1645da14aa95cd2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_STAT_TX&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05408">5408</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga82501bdb4d24970c55d1665419f0fd08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_STAT_TX_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05409">5409</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52da5e2f3fe1ef908d1cab542453e439"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_STAT_TX_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05410">5410</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6314cddfd8f778397052c4cfb7a564e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_DTOG_TX&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05412">5412</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c66ffcbfaa2ef979d04c608f16d61b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_CTR_TX&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for transmission </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05413">5413</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f45620f93bc35cdc97f49c2296c4c5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_EP_KIND&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Kind </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05414">5414</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8008f19cb9807a33e251ede8634bba92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_EP_TYPE&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05416">5416</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad35be686df9d41fe31b97dcbbb4121ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_EP_TYPE_0&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05417">5417</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa71ac160279048c68a8fa9dc9418b68f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_EP_TYPE_1&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05418">5418</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6542407d1b4fc193be57fef798f5b40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_SETUP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup transaction completed </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05420">5420</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a6297f8f4d92d046da5f5ed0b7df8bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_STAT_RX&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05422">5422</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1c69e0a08464ae204eeda0d32a0e5cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_STAT_RX_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05423">5423</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28a0b7a215abd309bd235b94e7105d0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_STAT_RX_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05424">5424</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3cf359b15d3ae41c1687b8adc92bd4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_DTOG_RX&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for reception transfers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05426">5426</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57462394edc3a3da2f06671ec5532500"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_CTR_RX&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for reception Common registers </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05427">5427</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36c68275445560edf0ccb7aa76bc769f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_FRES&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Force USB Reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05431">5431</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2829af32a785e947b469b2bb0702ac8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_PDWN&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power down </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05432">5432</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f1470b7921ac311a949ec100cf0228a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_LP_MODE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low-power mode </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05433">5433</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec679add6d4151c3b39e43a33e05466a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_FSUSP&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Force suspend </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05434">5434</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4dfc6611f4a04fd70dbe993d81d421e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_RESUME&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Resume request </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05435">5435</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71fe7bddc1d39bf24e1bca420210f31c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_ESOFM&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Expected Start Of Frame Interrupt Mask </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05436">5436</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae21d26a7822bae0b6cc512782a75d44e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_SOFM&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Of Frame Interrupt Mask </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05437">5437</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4542414ab68ac0a722f9f3853b5c7a84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_RESETM&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESET Interrupt Mask </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05438">5438</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ae46eb0e83618bc7267543b7e6beaea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_SUSPM&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Suspend mode Interrupt Mask </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05439">5439</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa88ca8d955846272e2541b8e13f29343"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_WKUPM&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wakeup Interrupt Mask </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05440">5440</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa5f7187f084256a9445a3cac84b11cb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_ERRM&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt Mask </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05441">5441</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf2a125a2e5bc4362faa7be62f6dafc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_PMAOVRM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Packet Memory Area Over / Underrun Interrupt Mask </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05442">5442</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf00ba2990a5f24fb0e05802d82f24abc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_CTRM&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer Interrupt Mask </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05443">5443</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7aaa1c2bc97b02f8eac69a9a565ad73f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_EP_ID&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Identifier </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05446">5446</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81c3cbe7072f6821b808037365962a93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Direction of transaction </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05447">5447</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b163b7bdc25b4f0671ec2c79cf10c88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_ESOF&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Expected Start Of Frame </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05448">5448</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91395f98d9e70d3addcfa2aaca531529"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_SOF&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Of Frame </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05449">5449</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga937fa6afcc3a8fa3b3597ac81b39216b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_RESET&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB RESET request </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05450">5450</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4853d529d9326e3d24ef5fd2861b7d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_SUSP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Suspend mode request </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05451">5451</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga84e13c7c106d028a20a8af0244f66532"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_WKUP&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wake up </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05452">5452</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga50875e0075a050305a676eadcf6a5c3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_ERR&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05453">5453</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4581fce2e7008ea4be136cdfc3936e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_PMAOVR&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Packet Memory Area Over / Underrun </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05454">5454</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7f60ffd5846c9e50d93ae095290c575"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_CTR&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05455">5455</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d3be7ef58e1f59a72987d64aa5659b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_FNR_FN&#160;&#160;&#160;((uint16_t)0x07FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frame Number </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05458">5458</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ea5d4b642e7fb5143bbc4e87c1bcf77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_FNR_LSOF&#160;&#160;&#160;((uint16_t)0x1800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lost SOF </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05459">5459</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1a3b491dc96066d1123013fad4d2212"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_FNR_LCK&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Locked </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05460">5460</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga111fda8e4479562f1de1891f33e795e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_FNR_RXDM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Data - Line Status </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05461">5461</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac5d46bbb39223fc1b5fda13cfa8f933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_FNR_RXDP&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Data + Line Status </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05462">5462</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabcd696a8caca19577208704a7e42052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_ADD&#160;&#160;&#160;((uint8_t)0x7F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADD[6:0] bits (Device Address) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05465">5465</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ce88073eb71108badb92a5c78f64ef7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_ADD0&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05466">5466</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77cba15bd7622f022c8ecf9c23996cda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_ADD1&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05467">5467</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13884e03fce0c07a3d69a55bf12134f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_ADD2&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05468">5468</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac29a04a09ac0fab54a52b088baf23020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_ADD3&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05469">5469</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6215ffd761b5a28b9f43b872341d16b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_ADD4&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05470">5470</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5cdad478022df6c623e3b30a730e299e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_ADD5&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05471">5471</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade8dd96de36c30a85715f117b924d47c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_ADD6&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05472">5472</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadf6ef86b3dba82f6bd83c6ae7d02645a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_EF&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Function </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05474">5474</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36f0fc4eae4218739ae19da47d529829"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BTABLE_BTABLE&#160;&#160;&#160;((uint16_t)0xFFF8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Buffer <a class="el" href="struct_table.html">Table</a> Buffer descriptor table </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05477">5477</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae45ee53c334b9a5b7a76c6a67a8cb5b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR0_TX_ADDR0_TX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Buffer Address 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05481">5481</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a69f827b92180ac727ef2b71053ffe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR1_TX_ADDR1_TX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Buffer Address 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05484">5484</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e5882d2f9c800f802d512460f64cc27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR2_TX_ADDR2_TX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Buffer Address 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05487">5487</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1b688d42257abdcc81b89db80a2ff92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR3_TX_ADDR3_TX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Buffer Address 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05490">5490</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83f5b7d19cee8505299d4878ccc5575e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR4_TX_ADDR4_TX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Buffer Address 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05493">5493</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga87638ae40365a8baf258baeccb812129"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR5_TX_ADDR5_TX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Buffer Address 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05496">5496</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1083183ce6a94d63d89476d2578f17d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR6_TX_ADDR6_TX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Buffer Address 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05499">5499</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga058df52c30718664b5d445d549305904"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR7_TX_ADDR7_TX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Buffer Address 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05502">5502</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6466be66a32084aa426aeeca5ef74611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_TX_COUNT0_TX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05507">5507</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe051d0cb7517877860a5a38e5e31373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_TX_COUNT1_TX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05510">5510</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43a846405c7a0852212ddc1f517a6138"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_TX_COUNT2_TX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05513">5513</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b61342117bb4f9b3d638dfb564c7d1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_TX_COUNT3_TX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05516">5516</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga799bcab3d651b3c536783fc28d45deb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_TX_COUNT4_TX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05519">5519</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa522aa2e3452118989393fa7559516e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_TX_COUNT5_TX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05522">5522</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5336a8af382a4f44bd02ff947ae5208"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_TX_COUNT6_TX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05525">5525</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5902b57e1a62b4184f390b268aeb39a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_TX_COUNT7_TX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05528">5528</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e05d74911c3f2f4b1cddcb38460614c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_TX_0_COUNT0_TX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 0 (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05533">5533</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66b03301f59b970f09fff74d2a791cf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_TX_1_COUNT0_TX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 0 (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05536">5536</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a8a1a09e0f6db50066db6392ad29ada"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_TX_0_COUNT1_TX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 1 (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05539">5539</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f97f69dd4118bdd98b6c61348a3897b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_TX_1_COUNT1_TX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 1 (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05542">5542</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga01ceedf8b93ee2c7db35dd48f7d5829a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_TX_0_COUNT2_TX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 2 (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05545">5545</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5704e964fed758eb96b09997c19abad5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_TX_1_COUNT2_TX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 2 (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05548">5548</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23ab40e0542ae1c6ddd21d9610c7414e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_TX_0_COUNT3_TX_0&#160;&#160;&#160;((uint16_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 3 (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05551">5551</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a7d9d78950ebdf3ca4a6eaa7dd6b909"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_TX_1_COUNT3_TX_1&#160;&#160;&#160;((uint16_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 3 (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05554">5554</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6c7e3c3111a01a49b24a6023deb2a27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_TX_0_COUNT4_TX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 4 (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05557">5557</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga497d72946c17156a3c4e5fab4f04bbcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_TX_1_COUNT4_TX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 4 (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05560">5560</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd2ce8e3c7946944039c8da300fa9f4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_TX_0_COUNT5_TX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 5 (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05563">5563</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga903de2a6593e8623df0265a3aa7d2c3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_TX_1_COUNT5_TX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 5 (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05566">5566</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga557e5d43b7249340751c6d1739c8c329"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_TX_0_COUNT6_TX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 6 (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05569">5569</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad3d9b88dad4428712bf8f65d8ae989ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_TX_1_COUNT6_TX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 6 (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05572">5572</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga626d9c1b9d1d457cc24b0f41657e60de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_TX_0_COUNT7_TX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 7 (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05575">5575</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0114e69ac70c1cf101121af0db3fe128"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_TX_1_COUNT7_TX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 7 (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05578">5578</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee2b98ee0d9a41d8836f8580e863ca11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR0_RX_ADDR0_RX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Buffer Address 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05583">5583</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f6f7121f0fcf86c1f6cb40320c9fce3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR1_RX_ADDR1_RX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Buffer Address 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05586">5586</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ce92de63cc930b0686aa703451670e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR2_RX_ADDR2_RX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Buffer Address 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05589">5589</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c912baa8640f44ffdad020a9cf3eda7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR3_RX_ADDR3_RX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Buffer Address 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05592">5592</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a18d4c41c96e4d6030040017e5749c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR4_RX_ADDR4_RX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Buffer Address 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05595">5595</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd684a969affde01213327484282ad85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR5_RX_ADDR5_RX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Buffer Address 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05598">5598</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8fc7d1677761257a68f9fbdd9f0cfea6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR6_RX_ADDR6_RX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Buffer Address 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05601">5601</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga54a15bf0bc533eb9b0f9277287b40006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR7_RX_ADDR7_RX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Buffer Address 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05604">5604</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88b8f138bd79d878fd6bc75781b31e3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_COUNT0_RX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05609">5609</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf16db460f896a78fecb0a08268b722cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_NUM_BLOCK&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05611">5611</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e9f21700e6a42c1da83c03b3a171c6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_NUM_BLOCK_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05612">5612</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ae8fd5c6023a7ca3055b4e1b6dface0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_NUM_BLOCK_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05613">5613</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace62d96a61d74274875079d890a9d505"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_NUM_BLOCK_2&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05614">5614</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf8df50dc4c9e28592e9571abab3be48c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_NUM_BLOCK_3&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05615">5615</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8598416841142daa1bd67e7d111a5443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_NUM_BLOCK_4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05616">5616</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga58c255da617493dfc6a1ad5368683e90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_BLSIZE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05618">5618</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad111b8464ce99b4eafce3627f3f6290a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_COUNT1_RX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05621">5621</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ab1be6d4747c02c471043d8e54bb217"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_NUM_BLOCK&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05623">5623</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb6ed54fd59e77e756bad640d49c69cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_NUM_BLOCK_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05624">5624</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga790c6f6b1abb553b10c72f3004d9446d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_NUM_BLOCK_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05625">5625</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa42d8c47d90f4262eb6f156b2cfaf7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_NUM_BLOCK_2&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05626">5626</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga681a6d2ddd4de93d7cf1a573d1901351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_NUM_BLOCK_3&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05627">5627</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae0650bffd6e1c4fa53614884f036cd85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_NUM_BLOCK_4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05628">5628</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf24d9a6da5f07f6e2d315877c5fb0925"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_BLSIZE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05630">5630</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91afa91a2ee7defcdf8d1ba838b73807"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_COUNT2_RX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05633">5633</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1902896254353e9344b99390c9443000"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_NUM_BLOCK&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05635">5635</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab5bad5394270a8023743caef811f8d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_NUM_BLOCK_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05636">5636</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga30874750b9a8b3a1234dd9e75d80a141"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_NUM_BLOCK_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05637">5637</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b60b2edd03d164ca17f45d2c45bd866"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_NUM_BLOCK_2&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05638">5638</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9dffc0dd597466cff67431ff448acbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_NUM_BLOCK_3&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05639">5639</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cd2741b81e7c3962b75be28af6a35f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_NUM_BLOCK_4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05640">5640</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8133ed1eea2001d225d3d67ae3c6d295"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_BLSIZE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05642">5642</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae601b49c9405e0bb464eb3e277159df7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_COUNT3_RX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05645">5645</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga695b15f680c6f8555949762243c9b0a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_NUM_BLOCK&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05647">5647</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6d0f75680d4cfd19385b9c6bdceaa66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_NUM_BLOCK_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05648">5648</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0013e71026d28f4a9b8ebb2a3e517227"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_NUM_BLOCK_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05649">5649</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada52f2f25530d758c807ee6ba0e57231"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_NUM_BLOCK_2&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05650">5650</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacdf31fea84640d7fbe1adb6e655e669d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_NUM_BLOCK_3&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05651">5651</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97e3089882278553b8f339e87bfb6241"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_NUM_BLOCK_4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05652">5652</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ea88c4bc2909e5acc57d07df0d695c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_BLSIZE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05654">5654</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga009652e83a062c259d733ae599a4eaae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_COUNT4_RX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05657">5657</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13a044c52a7d4be49f4d2d7ae4608384"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_NUM_BLOCK&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05659">5659</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7410cb901e0b33303b76443b23c5512c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_NUM_BLOCK_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05660">5660</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44c381cb684c140dfab2cb611eb8480d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_NUM_BLOCK_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05661">5661</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1fd9e641148320c33274dc03a36bbbb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_NUM_BLOCK_2&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05662">5662</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeaaf2ec212c84d7210afbbeff64e2dba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_NUM_BLOCK_3&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05663">5663</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga166cf86b8b0997653df6a3c6469dbf5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_NUM_BLOCK_4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05664">5664</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb387270d441cbcacf45ccbbed7d2a61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_BLSIZE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05666">5666</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6d5932d0ea6fd0cd6f6a4a2f728abba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_COUNT5_RX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05669">5669</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f344dca8655341d8926797f3537c689"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_NUM_BLOCK&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05671">5671</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab8dddaf43acc52251aad974a51b65fe2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_NUM_BLOCK_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05672">5672</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad3c671b0d9ade6209c05911faf87bae8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_NUM_BLOCK_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05673">5673</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e799bdd938d11cab9a3e102ed78fd99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_NUM_BLOCK_2&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05674">5674</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c34e5ad0c5f961f4cec16fdf9db4340"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_NUM_BLOCK_3&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05675">5675</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga54cbef96667d9c2f7e82439bd07610c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_NUM_BLOCK_4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05676">5676</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b21a5926cbbc55f725e2716ea9b7285"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_BLSIZE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05678">5678</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d9459e0a3d09d92824e687b25dfb3d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_COUNT6_RX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05681">5681</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b10eabb1a809d4dbac50b911375f8ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_NUM_BLOCK&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05683">5683</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0bb0fc6c7402a8ad5857e7691be53cb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_NUM_BLOCK_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05684">5684</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9580b86793273d583a6cd07e54ea5ccb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_NUM_BLOCK_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05685">5685</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91eab0bf0cdbf7223c1ebc96d5f0e79a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_NUM_BLOCK_2&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05686">5686</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7792b0da10d5e581b9e9231145bbd04f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_NUM_BLOCK_3&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05687">5687</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc3ccda8ec7f383d0c27f426c7f83ed6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_NUM_BLOCK_4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05688">5688</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1e34be42a892ec8f0b988b44da37b94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_BLSIZE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05690">5690</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga180febe3d2c719fb8ef109f9a3a8fe8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_COUNT7_RX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05693">5693</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_NUM_BLOCK&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05695">5695</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc8f0fd2141ec00e10d01e04f24cee21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_NUM_BLOCK_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05696">5696</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga908809b30f09108564c4518a2cc25be4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_NUM_BLOCK_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05697">5697</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga236e1b6a97d604e4a2b2ec6f9228524e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_NUM_BLOCK_2&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05698">5698</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga140528868074ec157520690a019eea52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_NUM_BLOCK_3&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05699">5699</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga961582548acbf74eb4c2b19d8e172bdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_NUM_BLOCK_4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05700">5700</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf97183e1c68fbd42f79f5f85d6edb61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_BLSIZE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05702">5702</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd0a98aea86fdfacc1cfe9cadad7ee07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_0_COUNT0_RX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05707">5707</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb82ead106e311e0c84619fa34587bcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_0_NUM_BLOCK_0&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05709">5709</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga506b3fb239fbb87afa7d2efb1f2a2ce7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_0_NUM_BLOCK_0_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05710">5710</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29484bb25ef911e36e082cdc4f5a0fa4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_0_NUM_BLOCK_0_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05711">5711</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadcc8d932a7d2487102ed799ac702e555"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_0_NUM_BLOCK_0_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05712">5712</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf76b3ced5cc0ccfea96d770f0149f219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_0_NUM_BLOCK_0_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05713">5713</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga449760d8d9d094c5c19bf18c3e46a689"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_0_NUM_BLOCK_0_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05714">5714</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeefaa008964bdd59f0ed9ddf4cd2ed2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_0_BLSIZE_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05716">5716</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8f135196c703a71f4e326d01bf1a0c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_1_COUNT0_RX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05719">5719</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05050fce6b3909c5895758a441d280ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_1_NUM_BLOCK_1&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05721">5721</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7daa0d84fff66a85cc3f92d77cbbc767"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_1_NUM_BLOCK_1_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05722">5722</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77b11974ba84ca452333b84de23a683d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_1_NUM_BLOCK_1_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05723">5723</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga784adbc265dd5ba53a298d1cc2ee50ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_1_NUM_BLOCK_1_2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05724">5724</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42e21d2a0bf4043ca49f13bd502386f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_1_NUM_BLOCK_1_3&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05725">5725</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3031e3c73a24634493bdadcb1ae024b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_1_NUM_BLOCK_1_4&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05726">5726</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa5c46a3ac9c5283e9a3ee59ba06d2e94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_1_BLSIZE_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05728">5728</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad806854db64e804920a3005cad144e33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_0_COUNT1_RX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05731">5731</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga142a1df236a2d80950df352a5cd8ab49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_0_NUM_BLOCK_0&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05733">5733</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0518f94c4361d4124217e6a65a868b00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_0_NUM_BLOCK_0_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05734">5734</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a2eaf3f44c1fae9411f562e5824a7b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_0_NUM_BLOCK_0_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05735">5735</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf8496248f78af8e025722724b505c2d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_0_NUM_BLOCK_0_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05736">5736</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91af9576d467858984f67791a248e6e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_0_NUM_BLOCK_0_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05737">5737</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf75af61fa3d097673e3962d5328759d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_0_NUM_BLOCK_0_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05738">5738</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadebc7a5b54043adb49da9b9e51e00d39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_0_BLSIZE_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05740">5740</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad02d00bc945a618aeace5e452c4ba253"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_1_COUNT1_RX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05743">5743</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga548b49b414b09518b7d53aa8d909dd3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_1_NUM_BLOCK_1&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05745">5745</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40fd3bcecfad1f9e86d62e9821f5b975"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_1_NUM_BLOCK_1_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05746">5746</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf02e58910d5f8eb1b19747de91644f36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_1_NUM_BLOCK_1_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05747">5747</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd017cd17e28cfa3e91b20f1ef6fce80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_1_NUM_BLOCK_1_2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05748">5748</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a344c7f66f4b101c7791d5fcc4b9387"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_1_NUM_BLOCK_1_3&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05749">5749</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9e0aee385a54249b15731e1e2bc0ebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_1_NUM_BLOCK_1_4&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05750">5750</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fb7ab13751b1bb20927f93407e78d65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_1_BLSIZE_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05752">5752</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad29fa5a39578290c4559d812c68751a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_0_COUNT2_RX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05755">5755</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51249f809be2ee225513613e6b8189dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_0_NUM_BLOCK_0&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05757">5757</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace1831486761d9efda4d1bb44899cb62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_0_NUM_BLOCK_0_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05758">5758</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ae2d71c7457670bc3e73864f6652e34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_0_NUM_BLOCK_0_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05759">5759</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9510ae0cc724af72c3b6abe96438613c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_0_NUM_BLOCK_0_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05760">5760</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab703e72c99a86356fc94975661ee3dfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_0_NUM_BLOCK_0_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05761">5761</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0348126db3c9e40f3ed4eb77d256fd4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_0_NUM_BLOCK_0_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05762">5762</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga89ed7be1ce46ae7952d51d38618d7a82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_0_BLSIZE_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05764">5764</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa3a9d85f8530c4249512470bf14a09a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_1_COUNT2_RX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05767">5767</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f6d2a2f6909cbf3543629548ba51fc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_1_NUM_BLOCK_1&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05769">5769</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b0998980832f7ef957bec3547d041d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_1_NUM_BLOCK_1_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05770">5770</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga224166bbab0f16a95962d3c1e704e14e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_1_NUM_BLOCK_1_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05771">5771</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b53c6be129906d7d63d9b88384e7ed2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_1_NUM_BLOCK_1_2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05772">5772</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga50c773e3a2503f6c5e3e88b2d56f1d1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_1_NUM_BLOCK_1_3&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05773">5773</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb0cf76c39101eab6b9bd733c1f33716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_1_NUM_BLOCK_1_4&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05774">5774</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf8e9c03223bb6f8e2977672a33e67510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_1_BLSIZE_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05776">5776</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35f86e7dd0bdaa14454613ce773b36be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_0_COUNT3_RX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05779">5779</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf80e5e92027d75c9c2e7bae05304759a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_0_NUM_BLOCK_0&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05781">5781</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7a399d2c4a6677ccf3f7388f0ec1af5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_0_NUM_BLOCK_0_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05782">5782</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga364d64e94330be32c1d29f7b4da2d84f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_0_NUM_BLOCK_0_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05783">5783</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88c90043536e912ad1d906b736b12eb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_0_NUM_BLOCK_0_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05784">5784</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga02813cf6149e593a06e76366a574f5bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_0_NUM_BLOCK_0_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05785">5785</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8636cbba20c6dd1d0d47dab9ae9bad04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_0_NUM_BLOCK_0_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05786">5786</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95ab0273f7e420e1c718fb591d44142f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_0_BLSIZE_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05788">5788</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac983eb2e53866d74ea8c7423294e27f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_1_COUNT3_RX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05791">5791</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3dc8cad5df5e048f6ce420926dfa3a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_1_NUM_BLOCK_1&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05793">5793</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga58b72ae69111227f1cae04168c721aaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_1_NUM_BLOCK_1_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05794">5794</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2712471ea0c1eac0fa900568205daa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_1_NUM_BLOCK_1_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05795">5795</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b56366bb66ae13c62492efa9cd087a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_1_NUM_BLOCK_1_2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05796">5796</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga921481514c0bda9e887de808998ed359"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_1_NUM_BLOCK_1_3&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05797">5797</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadfc2bc433f3b457cac18bb781ab3c254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_1_NUM_BLOCK_1_4&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05798">5798</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga292e02c41e73a31a9670c91271700031"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_1_BLSIZE_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05800">5800</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3e118f03aff3fef293d7a1a29a77952"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_0_COUNT4_RX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05803">5803</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66145d20783f563b08b083b220863ff7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_0_NUM_BLOCK_0&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05805">5805</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4c31be1adf15d7d9cc85befdaf68b89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_0_NUM_BLOCK_0_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05806">5806</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb598992bac6e703dd91fde8e618771b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_0_NUM_BLOCK_0_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05807">5807</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacda75878ba97e8cb6f55f9eec73c16d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_0_NUM_BLOCK_0_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05808">5808</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa3ba819eb08c96e36961cf27dd5047b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_0_NUM_BLOCK_0_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05809">5809</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33f27fc34dcbb6bcfbcdc57cc1145ee9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_0_NUM_BLOCK_0_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05810">5810</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab637abe54b3de44707513cde5bcb8424"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_0_BLSIZE_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05812">5812</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga341680c85474ae283122dbfda527f7eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_1_COUNT4_RX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05815">5815</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga311a144c7f2f97a7a8a07e60fddc539e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_1_NUM_BLOCK_1&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05817">5817</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab75df097c1a96dec6eda7aaee267d007"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_1_NUM_BLOCK_1_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05818">5818</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf386033654fc3d717fee3125998874f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_1_NUM_BLOCK_1_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05819">5819</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa192016d2af94ffbc4e2527911782e64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_1_NUM_BLOCK_1_2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05820">5820</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fdfeb4ecc9bc9209d52050799053a4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_1_NUM_BLOCK_1_3&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05821">5821</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6fa689a90257ee009b2fcf8fdd892853"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_1_NUM_BLOCK_1_4&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05822">5822</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga552fd27d3768fe7bfa860b97e9d1321d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_1_BLSIZE_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05824">5824</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d891204b7a783b7a0f48758e9bc3801"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_0_COUNT5_RX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05827">5827</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e3189bb99916c8f1de960f195c64204"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_0_NUM_BLOCK_0&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05829">5829</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f8960839d232792e5f03018573ac166"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_0_NUM_BLOCK_0_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05830">5830</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f4045ebc4e99ca0a87904934c609f94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_0_NUM_BLOCK_0_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05831">5831</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6b0476f026153dd0ce4b1b3958ec68f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_0_NUM_BLOCK_0_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05832">5832</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf685080c4ad7960cdc491bab14646219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_0_NUM_BLOCK_0_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05833">5833</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9074f5cc42e2ff6281f4122815edccd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_0_NUM_BLOCK_0_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05834">5834</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafedf3bc905d24c1a183464de1eb37d0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_0_BLSIZE_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05836">5836</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c36cc476f3adadd448e0513b6bf39c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_1_COUNT5_RX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05839">5839</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55c2f8f6a6433e61264d950139824c03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_1_NUM_BLOCK_1&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05841">5841</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac154eb9b4430398a9f6cec73735cf696"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_1_NUM_BLOCK_1_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05842">5842</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c0407a2d6f64e51a9bf29a1f73eee55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_1_NUM_BLOCK_1_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05843">5843</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64f0457e141894a4285f2aff5e523861"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_1_NUM_BLOCK_1_2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05844">5844</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ce90baf290473b81235f97c4a418ab2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_1_NUM_BLOCK_1_3&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05845">5845</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0af1794e0b7503d7f0122d9f5d11b1d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_1_NUM_BLOCK_1_4&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05846">5846</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1bc337769fdfdae8dbca3859e6c73dce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_1_BLSIZE_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05848">5848</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1314f10984417f05b9e25252a21a9bd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_0_COUNT6_RX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05851">5851</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa72c65778170a0351203fedff5fbb6d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_0_NUM_BLOCK_0&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05853">5853</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae3c43ca573b0f3075486a96d3f83bff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_0_NUM_BLOCK_0_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05854">5854</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9955b4c33f02416fed3ed6162311e5ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_0_NUM_BLOCK_0_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05855">5855</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42a43edac299903129ec17cfe823f7a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_0_NUM_BLOCK_0_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05856">5856</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d368e0d6c069f261402e886162da67e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_0_NUM_BLOCK_0_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05857">5857</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb5277d3cc2e53537cf7fb6c53c8fafa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_0_NUM_BLOCK_0_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05858">5858</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb1bd8accdbf73d1461531d23ca1bc5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_0_BLSIZE_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05860">5860</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac865707698b11877beb6186db91e45d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_1_COUNT6_RX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05863">5863</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45ce1f6227038549f4a52f979f82ee81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_1_NUM_BLOCK_1&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05865">5865</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0554791da2f68333d97599361c7b5992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_1_NUM_BLOCK_1_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05866">5866</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac946eecdd872c11b3ac1ef0f7ebaa225"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_1_NUM_BLOCK_1_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05867">5867</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf58afc8b1560c1ffae4e98f43eea1b14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_1_NUM_BLOCK_1_2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05868">5868</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7076eee4a7fb33d3bdbb328c8f19ecbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_1_NUM_BLOCK_1_3&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05869">5869</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga051bf5ecf7ebf29cebcda705be29aab6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_1_NUM_BLOCK_1_4&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05870">5870</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95e60cccbd4eb561d4b3415f483f9d82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_1_BLSIZE_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05872">5872</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1ea08477bbfbdebb3e018687800cbd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_0_COUNT7_RX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05875">5875</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41fa51030416044612addae0b6553f99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_0_NUM_BLOCK_0&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05877">5877</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5a8f7f4b9208d685a5298d03fee6fa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_0_NUM_BLOCK_0_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05878">5878</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3aab70fc0d9fd8bd091e6757f672251f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_0_NUM_BLOCK_0_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05879">5879</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f5f362f5ee77b5ec03a025aeaba0e79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_0_NUM_BLOCK_0_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05880">5880</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga256fb30d499aec4ac5b3466dda535dbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_0_NUM_BLOCK_0_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05881">5881</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8855ec0bd405f30270cecf5f8368cf3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_0_NUM_BLOCK_0_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05882">5882</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0931f0ac0d4e96fdfb5b49ecd7f513be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_0_BLSIZE_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (low) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05884">5884</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5cc32a38662dbefcd8d1ddd5e7c9f8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_1_COUNT7_RX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05887">5887</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga987278b8b59704e6ff1458d6448b0ab9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_1_NUM_BLOCK_1&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05889">5889</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad559fd55f00344b85c0adcf4457b0b07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_1_NUM_BLOCK_1_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05890">5890</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf85d83040fdce1d47c2bb4bd1a1af97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_1_NUM_BLOCK_1_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05891">5891</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b2119f2d24e00121f40a20de6114094"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_1_NUM_BLOCK_1_2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05892">5892</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c340bb4814868819551a054e43636a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_1_NUM_BLOCK_1_3&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05893">5893</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4424fb27d6dd5fc0af3e9e45893cbb4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_1_NUM_BLOCK_1_4&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05894">5894</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c83c047d53c5609b057b673205b84ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_1_BLSIZE_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (high) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05896">5896</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga400774feb33ed7544d57d6a0a76e0f70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T&#160;&#160;&#160;((uint8_t)0x7F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>T[6:0] bits (7-Bit counter (MSB to LSB)) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05905">5905</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d510237467b8e10ca1001574671ad8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T0&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05906">5906</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed4b5d3f4d2e0540058fd2253a8feb95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T1&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05907">5907</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4e9559da387f10bac2dc8ab0d4f6e6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T2&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05908">5908</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1e344f4a12c60e57cb643511379b261"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T3&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05909">5909</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1f89d17eb4b3bb1b67c2b0185061e45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T4&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05910">5910</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc9870e0e3a5c171b9c1db817afcf0ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T5&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05911">5911</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3a493575c9a7c6006a3af9d13399268"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T6&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05912">5912</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab647e9997b8b8e67de72af1aaea3f52f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_WDGA&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Activation bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05914">5914</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabfbb9991bd6a3699399ca569c71fe8c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W&#160;&#160;&#160;((uint16_t)0x007F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>W[6:0] bits (7-bit window value) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05917">5917</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae37e08098d003f44eb8770a9d9bd40d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05918">5918</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga698b68239773862647ef5f9d963b80c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05919">5919</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga166845425e89d01552bac0baeec686d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05920">5920</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga344253edc9710aa6db6047b76cce723b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05921">5921</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec3a0817a2dcde78414d02c0cb5d201d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05922">5922</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8032c21626b10fcf5cd8ad36bc051663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W5&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05923">5923</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga106cdb96da03ce192628f54cefcbec2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W6&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05924">5924</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga067b1d8238f1d5613481aba71a946638"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_WDGTB&#160;&#160;&#160;((uint16_t)0x0180)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDGTB[1:0] bits (Timer Base) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05926">5926</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4858525604534e493b8a09e0b04ace61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_WDGTB0&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05927">5927</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d53e6fa74c43522ebacd6dd6f450d33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_WDGTB1&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05928">5928</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga931941dc5d795502371ac5dd8fbac1e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_EWI&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Early Wakeup Interrupt </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05930">5930</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96cf9ddd91b6079c5aceef6f3e857b69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_SR_EWIF&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Early Wakeup Interrupt Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05933">5933</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae062a243b69b8a56226b0349ec51a9ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_CTRL_ENABLE&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Counter enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05942">5942</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2621dc0d596c0c744d80e31f040820a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_CTRL_TICKINT&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Counting down to 0 pends the SysTick handler </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05943">5943</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1f84beb52c644f8eaa67e4067708c7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_CTRL_CLKSOURCE&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock source </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05944">5944</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga088dc188d27ba601d5098bb0f7ec5ed7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_CTRL_COUNTFLAG&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Count Flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05945">5945</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42fe61867f9c2975ef85d820856302f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_LOAD_RELOAD&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="union_value.html">Value</a> to load into the SysTick Current <a class="el" href="union_value.html">Value</a> Register when the counter reaches 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05948">5948</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga20551e8942a2f7578740ef8d2797f5e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_VAL_CURRENT&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Current value at the time the register is accessed </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05951">5951</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cd8d9bf0fcebcaf96e2f9a131b123d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_CALIB_TENMS&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reload value to use for 10ms timing </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05954">5954</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e88399828475c370fc777a1ab2d3d58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_CALIB_SKEW&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calibration value is not exactly 10 ms </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05955">5955</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga315aef6279fff87c0dd1fbb691e4d83d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_CALIB_NOREF&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reference clock is not provided </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05956">5956</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga524d6bb507267b757f54a89b89a8b7b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt set enable bits </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05965">5965</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4682204947d21842495025382e45a8fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05966">5966</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f31ee863432615256b137741793a77a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05967">5967</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95058dbce83ff1339536029665d216e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05968">5968</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8bb1cf3d86f49f6785d125fa18352039"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05969">5969</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga131d008c6bc5bc26b989913d18d01204"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05970">5970</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6cc5a554385260be8ebda6433b691fb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05971">5971</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7851457a3c800072677e5cae54cc6cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05972">5972</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga84068d07c3276a8c03b13aecf67a8ca1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05973">5973</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga259f4752dc739afb8aaf1e4146019ec9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05974">5974</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga371e8d82dd1bcc44c2ea8e90a66c5ae5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05975">5975</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9a05a01f82e832e6da3452d39a7a6e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05976">5976</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b78aa3c425d86301dc148de43115b48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05977">5977</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga447fc01ce241d2ae3cdb631498587efd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05978">5978</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga320d26a7e0e94b3f459bec4c90a3559a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05979">5979</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3dcc230344b6e3401962a260e9ad7d45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05980">5980</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c792f54013ef2bf46392c813a9f966e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05981">5981</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga574e2c400afa40e90866dec2746b6e3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 16 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05982">5982</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e6e7ac573075a189cafae29dee4af3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 17 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05983">5983</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79519b08aa1fbf9449d754f03eaa49d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 18 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05984">5984</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf92a4a2157b8a53c07d0f13f6acc9d6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 19 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05985">5985</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga765aebd3b4d179659c11212754d495d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 20 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05986">5986</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b78a46bbcf70086a2cd26973f7420cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 21 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05987">5987</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2166c96acab924d0cc6e84c019046a78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 22 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05988">5988</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga37a1543e4b66f8662a130e44811d63e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 23 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05989">5989</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacbac420cda087473b34c86e110b5de0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 24 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05990">5990</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf75bfd414772f29ac8d7eb20000cbe94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 25 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05991">5991</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9bda2dc8c0afc0b29f8b5ad13ec6fa43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 26 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05992">5992</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ed656de3e29c9870541b3c47041f0e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 27 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05993">5993</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga565ddf52fd22e6d5aa9d606da5bfbb96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 28 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05994">5994</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd010353bce4fed442e08ea918a6642a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 29 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05995">5995</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1134b329f5284ae7b3e429cb905fa4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 30 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05996">5996</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab197009ecc0031bc0a8b62bcdbaff37b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 31 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l05997">5997</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb8048ac27c64c34aef747eb3845f07d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt clear-enable bits </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06000">6000</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7c0e8d7ead740fbbc6efe1b44336c4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06001">6001</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga701dd2c4365790c5a9506ecc41f9fe3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06002">6002</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace5cb2478698a64c214d63d79aeeed75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06003">6003</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff9f3ef9ac99c1b266ab1d8963b36560"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06004">6004</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga892fafa00274551ee17971c5f419138b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06005">6005</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadfd48066d81ddc85be2cb4dd71ddcb60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06006">6006</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a92307738d1730bd21d55c6c065b526"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06007">6007</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7132ff32947d90bf2f537591e77823c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06008">6008</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga08b4758eebf43cc2bfc8183a3517c8c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06009">6009</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f11ecc81c128ad3ef27899cd2a048dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06010">6010</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9b17e9837b0b1ccf28f7309afba8aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06011">6011</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae1e4b35a58a123c2e8fa4edb7e81aaeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06012">6012</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga521ef47669c32ba4b6fb34cdee181115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06013">6013</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f787e52461b5e3f777290ac4b8ff6fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06014">6014</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac937ce62879648e947d70a4db16727f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06015">6015</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6a88004a2ac9b270d73ab1ff53300bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06016">6016</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73de40429d453b0a63ea4ed788e949f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 16 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06017">6017</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga393cfbe5e1ce46220aa5ebd9a1891d97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 17 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06018">6018</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fa2d0859938af8374b0ee52c7acb04b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 18 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06019">6019</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga02572a777aeac75a01c94f56e23ff07b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 19 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06020">6020</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8df2313e7432cabddba0b974b8f4f020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 20 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06021">6021</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga16c4599364e72b2d88ac386144a3fe7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 21 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06022">6022</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga16b9bade4bebc1c058325e1aafc3fd8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 22 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06023">6023</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa92531bd55ca6aa771993210d485c0f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 23 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06024">6024</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab41766a9f4345819d8eea33b8753b9f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 24 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06025">6025</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac1bb79682735090f6c1bbf2b298f6c5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 25 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06026">6026</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e63dfa3c37961071f48a76fd34e92e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 26 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06027">6027</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada1793fa80d1a517c94dc975dc1270bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 27 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06028">6028</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b389b9803af7187df08ab3031be9509"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 28 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06029">6029</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacac7e634d9726387b9026c9504e52582"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 29 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06030">6030</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11d39e1daa7b9c636fe16951745b011d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 30 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06031">6031</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb10af18569712590c4db5476292cf6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 31 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06032">6032</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga706ae5af63e84b9d9a901c030d39b2de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt set-pending bits </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06035">6035</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ea480702ab09562864852893b9005c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06036">6036</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b5d1b15a80c029c9aa985bb23a7ffb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06037">6037</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2de13af9ff315637a1cd651847f022d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06038">6038</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76361988bf57c412fe73ffb799afd797"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06039">6039</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8e69812ce2bb6458c0c6214b1307c5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06040">6040</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95c03293d177e1bfe43be1d5eefbf5f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06041">6041</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeee79d95614db51d2e0ff530d09673e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06042">6042</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga809b3f1ab6def76d15fa0b457445d244"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06043">6043</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3fae06b9e22eaeb3ee19bd19105b1ae2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06044">6044</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5459e94b315765d3f4e9ab9c6e00aae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06045">6045</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05ef4ef84df65432e2e75448d851b789"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06046">6046</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacbd66dd5953c24688917964115ae796f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06047">6047</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cdcc8da708ddeee71a593050dfade50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06048">6048</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae51ee8367ba000f48692a84505b2b620"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06049">6049</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6588454e29509bb1eae0c96a25bf7ed9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06050">6050</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f6fee7fe7c8ee64ddb5cd2a419ac88e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06051">6051</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33d421797a1718a74cf4ff4b58d4f4fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 16 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06052">6052</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae2b82da99561dd033e74b0b3a3aad0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 17 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06053">6053</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5a078aafa6253af4b17ca28cdbc3699"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 18 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06054">6054</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07d2e9109ecccd36be4e6230d95cd648"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 19 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06055">6055</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cf4ff376f8afcc661184028c713c5c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 20 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06056">6056</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76ddcc81d3c5e498ab99f23183bf4a5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 21 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06057">6057</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0db2d31426967beb45500dd82816e6e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 22 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06058">6058</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec0b7e1a693eb4a090622b18f79a2b6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 23 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06059">6059</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac91b78240ce32417e0916fce399c5035"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 24 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06060">6060</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf6576e0ed8e79909372b9f29b36ea05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 25 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06061">6061</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1bc96581240b52ea223b8512e5fe404f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 26 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06062">6062</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacef6dcabdd3b151cf81f65f27f160c8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 27 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06063">6063</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacaaae73e711685955c9bbd810a8750b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 28 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06064">6064</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc01bacfbd4e6533b8114ad67766f50a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 29 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06065">6065</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae7973887dda1478e3941782ec6cc33a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 30 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06066">6066</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga569e37431b777e42c39bd6a708150081"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 31 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06067">6067</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3c6a7e54654b4873816afad7984fbb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt clear-pending bits </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06070">6070</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafecd77abe8ff78b4679c965b11e31ac3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06071">6071</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1a68ba7be8374cbedfe18c15a852100"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06072">6072</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ad0271ce6eb2fd787881a526acc9ecf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06073">6073</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga601ded5d1439ded3a734b80ae3d9ac42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06074">6074</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8fa186cf67d658dae40dd70cd0b55456"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06075">6075</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0560ad9cc66e9a4d3b6d918745752350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06076">6076</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81743f1b0f020b023cd627dc6b46eed0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06077">6077</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga167cc46ce9628e5cbc971f9248fadbc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06078">6078</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19da2023fbcc3856feb1c5e8143d3126"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06079">6079</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8047a8411c6e505edab25c0c7db179df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06080">6080</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae9631ca376fd2fb30ca9fba782dbcebc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06081">6081</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65a8a83be00f68acd6d3a6d8dcd81c73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06082">6082</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac1535690e1151004707902cc49f280d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06083">6083</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga704f098169cbfd48746e6fdb647cb139"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06084">6084</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga764a5bb88ee730049cdaa9823238e4eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06085">6085</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga641b9f2fc8a75d9a0f08ee9e764ae67e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06086">6086</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9563b3bc48251e3048bba95dcd8ce2ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 16 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06087">6087</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacafd4aa7dbd587713c5f8460021ffbbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 17 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06088">6088</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb158cb09839a27399daaec82596bdae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 18 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06089">6089</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fa77e3164f76f55c8b65716f7e78b3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 19 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06090">6090</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga913321e79e4566f2589d0cf0cbc69951"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 20 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06091">6091</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga82b95b5d83cfed1dc8e93252f350738f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 21 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06092">6092</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa48498de37ce0e3630539a40e9748ac8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 22 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06093">6093</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7976e3ca5e53e365b2d5fe622f738800"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 23 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06094">6094</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a5aa740ee8b8ddcc9e28cad9cc2e287"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 24 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06095">6095</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae71fd6b864214fc20cda783f983a3b99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 25 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06096">6096</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5d5368aef48a813695090fd367ec4a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 26 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06097">6097</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8092ee7e81ecfa33294e8dc972e736a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 27 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06098">6098</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e05fe155495b02aa07f086600d362af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 28 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06099">6099</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd72eea853122e43a77db5d11cf189b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 29 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06100">6100</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3482d26f4a66f2e345f5877e5b7d4f59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 30 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06101">6101</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabfb29b21f8ac81d048b70b6ae17518ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 31 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06102">6102</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00015005adbb6e281ac05f29b862772b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt active flags </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06105">6105</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf96b2c2bf18a5845f65c23761f35c20c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06106">6106</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29b032782f6ee599b3e6c67a915f2a77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06107">6107</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga87128e17a9e614347d5b27f2e53c92cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06108">6108</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b70628725abd184e4f3258f25552ad4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06109">6109</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad31486ae04d73eace12011a850855ffc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06110">6110</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabdfde449fc6a3c5c6bf5236ebbd14e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06111">6111</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9888c42aada7bd962b44a207954f7209"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06112">6112</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9028f6886fca410cb526352999f4911a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06113">6113</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga101fc66c184d311ee995db2c8c82ef95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06114">6114</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed6521600ff1bccc832e252b1b5676dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06115">6115</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c29cb59542e009f5908814bc73f699a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06116">6116</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae3ac5a2c4b87dc781facd9f0ab2faa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06117">6117</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf67765093e4ee4b2911e5f29b011e1a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06118">6118</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29b52deba459b2a9a6d2379c9b0b0c26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06119">6119</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga393379d79019d81602dbc4311edc21fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06120">6120</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab9abe638115ec30e599c34c839515dd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06121">6121</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadac87de01e114b011a900bca17e7b729"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 16 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06122">6122</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac7a870327f07feef53199fe4befb2464"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 17 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06123">6123</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga16bd00a6c07b193fa07761bc4c68cf1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 18 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06124">6124</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5368786bfb44b9d31c62c180cf089b77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 19 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06125">6125</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad1a8c8e757e6d7a30c4dc2073693724"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 20 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06126">6126</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga89fc27cdcb3a0291dcb03b8d2537b566"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 21 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06127">6127</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a1e16e90060fae9442e54a02aade2c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 22 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06128">6128</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga423a9b1f0e4d06137bceaea3d482d7f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 23 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06129">6129</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a7cb5ecc8420bde213d4e25d698bad0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 24 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06130">6130</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3be82eac5db87b085ced6424940e36d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 25 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06131">6131</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b17346a5573c34ca0d8fc3e8ebee702"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 26 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06132">6132</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a42e366c56ce09eb944c8f20c520004"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 27 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06133">6133</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2736661ca2d3411bede3dfdbe51edbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 28 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06134">6134</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e2b52a462248fe00401170951e51e10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 29 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06135">6135</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41ab2699910a3c837f177b81e5c40d33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 30 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06136">6136</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7816041fba7d83cd8b3dd1ba10f80c4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 31 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06137">6137</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a3b08d85a1acb7ceb1e099323dcccab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR0_PRI_0&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06140">6140</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23faf79e734bfdb5799fac5916ff10cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR0_PRI_1&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06141">6141</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga80ea52e5abb18a63bd4c7578e47a1446"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR0_PRI_2&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06142">6142</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9104db3d83a6c566e8bfd2a4b33a7145"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR0_PRI_3&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 3 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06143">6143</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1282075e5142524bb85e3d2df0102501"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR1_PRI_4&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 4 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06146">6146</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa63b4e9a76d033470c30e0858306ddb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR1_PRI_5&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 5 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06147">6147</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b2966818c404ea29e2db4667a3a6f41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR1_PRI_6&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 6 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06148">6148</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96c1da5dac82bf4644b0a11c3a39cb2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR1_PRI_7&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 7 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06149">6149</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad02b1193affeeae87f9b1e8af4feded1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR2_PRI_8&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 8 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06152">6152</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga98647b92f40858b03174d73fa9aa50e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR2_PRI_9&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 9 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06153">6153</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2498ad6390c001f5520f17600935041"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR2_PRI_10&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 10 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06154">6154</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33f3bb417d3518b39303b9523c1461c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR2_PRI_11&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 11 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06155">6155</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a5871dc95a2ca809773a1dde818c63c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR3_PRI_12&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 12 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06158">6158</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada03b8dae40bf704e4bf523d1aa22496"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR3_PRI_13&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 13 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06159">6159</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga966d733853ca1b07d12b7c66bfe7eb3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR3_PRI_14&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 14 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06160">6160</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9bd3de39c1d0c6c9efbb9fab3b62d094"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR3_PRI_15&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 15 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06161">6161</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacbc57da3ac7ef9d6de3b0a1ad84a35c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR4_PRI_16&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 16 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06164">6164</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8fbcf647ec5f3b88447c40d82cbba784"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR4_PRI_17&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 17 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06165">6165</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5980ea116aae6400b74fcbb7ab69db05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR4_PRI_18&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 18 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06166">6166</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d53e0b085d3151bead07fae93f507b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR4_PRI_19&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 19 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06167">6167</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa03b60b41f202d008226bc4a9596a833"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR5_PRI_20&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 20 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06170">6170</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac98a9cb7398fba35957f0d9a39451506"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR5_PRI_21&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 21 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06171">6171</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab8b37a77e86e910e5f16fec4c1bac200"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR5_PRI_22&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 22 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06172">6172</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc2bc84f21dc418ebca068a7a74fbf13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR5_PRI_23&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 23 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06173">6173</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac35639332d0dd2169659dacb334be746"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR6_PRI_24&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 24 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06176">6176</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31813e988f709143c47b376411b63be3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR6_PRI_25&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 25 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06177">6177</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae874a405758adfc16a21ab2492cc01aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR6_PRI_26&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 26 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06178">6178</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6cc988dabd555381a1e8546e8b0d4152"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR6_PRI_27&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 27 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06179">6179</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c01a412ea1d6b0659e53f23edaa42b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR7_PRI_28&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 28 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06182">6182</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab867187fcd218881e0309938fe902674"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR7_PRI_29&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 29 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06183">6183</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe7e7058f4cf233a7b220bfeb1048443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR7_PRI_30&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 30 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06184">6184</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8df57e06dd24110f7a228efa85131bbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR7_PRI_31&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 31 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06185">6185</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d41122756e2a2a01f07f5863312a0b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CPUID_REVISION&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Implementation defined revision number </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06188">6188</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga550badbbe87c076419c0cc1c914b6d3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CPUID_PARTNO&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of processor within family </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06189">6189</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga601f7f9ef2f371fc3316931cacddd914"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CPUID_Constant&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads as 0x0F </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06190">6190</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2918ac8b94d21ece6e60d8e57466b3ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CPUID_VARIANT&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Implementation defined variant number </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06191">6191</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07d13461f7ac56baf2bc2005f49b08c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CPUID_IMPLEMENTER&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Implementer code. ARM is 0x41 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06192">6192</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa03823cedb24b4d4c95812f121a2f493"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_VECTACTIVE&#160;&#160;&#160;((uint32_t)0x000001FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Active ISR number field </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06195">6195</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga842275c9ea59be843c92d28bda1e554c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_RETTOBASE&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All active exceptions minus the IPSR_current_exception yields the empty set </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06196">6196</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91ba96d4d975d2ad3cd43c091b1e65af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_VECTPENDING&#160;&#160;&#160;((uint32_t)0x003FF000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending ISR number field </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06197">6197</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaddc9f4da4f73fd9aaeee3a8c97dac8c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_ISRPENDING&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt pending flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06198">6198</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga699279156aae0333110fe24a5e4e3d21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_ISRPREEMPT&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>It indicates that a pending interrupt becomes active in the next running cycle </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06199">6199</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga739c687961a5555b6a3903b617461892"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_PENDSTCLR&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear pending SysTick bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06200">6200</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1208f2e1fba16f8ce1fd533f48228898"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_PENDSTSET&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set pending SysTick bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06201">6201</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga84b3c1eebacbbc3d33ecf875e2e298a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_PENDSVCLR&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear pending pendSV bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06202">6202</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d08b3c1bd96c4c12dddd25aea063e35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_PENDSVSET&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set pending pendSV bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06203">6203</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a7d69b63652f05f4ff9b72d110dec7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_NMIPENDSET&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set pending NMI bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06204">6204</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a53fe56449df9763635b9ef14ec4eef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_VTOR_TBLOFF&#160;&#160;&#160;((uint32_t)0x1FFFFF80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Vector table base offset field </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06207">6207</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadfbd687e656472904d65b6e76e60d32c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_VTOR_TBLBASE&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="struct_table.html">Table</a> base in code(0) or RAM(1) ***************** Bit definition for SCB_AIRCR register </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06208">6208</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec31f9ed3b476e1ec623b0d89df51280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_VECTRESET&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Reset bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06211">6211</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3d9b3c94c860a0b0b038285ca817fd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_VECTCLRACTIVE&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear active vector bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06212">6212</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga86c65d10100e2fb5fdcf826b2573b5d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_SYSRESETREQ&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Requests chip control logic to generate a reset </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06213">6213</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga562fa27a50d34fb3e182eb90d1de7457"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP&#160;&#160;&#160;((uint32_t)0x00000700)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRIGROUP[2:0] bits (Priority group) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06215">6215</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73ed5772b7584aa9100568c39883e2e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06216">6216</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae71495c63cf23ccc57ef1d00ce05bccd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06217">6217</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga355be0b34a767b11718c8e3640e8de7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06218">6218</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga10749836707315bc2ede47d13478bf1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP0&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority group=0 (7 bits of pre-emption priority, 1 bit of subpriority) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06221">6221</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga372eac3d95632115359a016557cc9692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP1&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority group=1 (6 bits of pre-emption priority, 2 bits of subpriority) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06222">6222</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa75877ae3cc09849e0c4ccf2711d4780"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP2&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority group=2 (5 bits of pre-emption priority, 3 bits of subpriority) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06223">6223</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadf8f6a9d617d3fed71ee7379243560d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP3&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority group=3 (4 bits of pre-emption priority, 4 bits of subpriority) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06224">6224</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9dfd544733beb12e6097d3c58cfccee5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP4&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority group=4 (3 bits of pre-emption priority, 5 bits of subpriority) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06225">6225</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0fb910c0ebae3006b6f6892794627268"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP5&#160;&#160;&#160;((uint32_t)0x00000500)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority group=5 (2 bits of pre-emption priority, 6 bits of subpriority) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06226">6226</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe7aa631763933a39471da41af3cfb54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP6&#160;&#160;&#160;((uint32_t)0x00000600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority group=6 (1 bit of pre-emption priority, 7 bits of subpriority) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06227">6227</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2decaa6e4210f1432b59b6939808c61c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP7&#160;&#160;&#160;((uint32_t)0x00000700)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority group=7 (no pre-emption priority, 8 bits of subpriority) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06228">6228</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade5876f1c12d6322a188b09efe77f69d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_ENDIANESS&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data endianness bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06230">6230</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae9c09346491834693c481c5d5a20886d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_VECTKEY&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Register key (VECTKEY) - Reads as 0xFA05 (VECTKEYSTAT) </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06231">6231</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaef484612839a04567ebaeeb57ca0b015"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SCR_SLEEPONEXIT&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sleep on exit bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06234">6234</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac4f4f02bfc91aef800b88fa58329cb92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SCR_SLEEPDEEP&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sleep deep bit </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06235">6235</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe02e0bb7621be2b7c53f4acd9e8f8c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SCR_SEVONPEND&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wake up from WFE </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06236">6236</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga737bd09d6c94b325cfe96733585ee307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CCR_NONBASETHRDENA&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread mode can be entered from any level in Handler mode by controlled return value </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06239">6239</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f3eb65ed64479d1c4223b69be60a786"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CCR_USERSETMPEND&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06240">6240</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a075d1f9722f6972ed1a98305e24cf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CCR_UNALIGN_TRP&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trap for unaligned access </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06241">6241</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a1ca0625d0b4b5be3c4332258c28ec4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CCR_DIV_0_TRP&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trap on Divide by 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06242">6242</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga985f7560606f6e257a8b2bc2671ed33d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CCR_BFHFNMIGN&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Handlers running at priority -1 and -2 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06243">6243</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c71d4e534d7d822ce32c3dec82bebd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CCR_STKALIGN&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06244">6244</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga60573307b1130b04328515e7763d46ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHPR_PRI_N&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06247">6247</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga983c00520a6b78a9460ae3111dfa30e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHPR_PRI_N1&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06248">6248</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab95e7b7b52dfa7c7a36f58aa0647b7fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHPR_PRI_N2&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of system handler 6,10, and 14. Usage Fault, reserved and PendSV </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06249">6249</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ddf910806ca32e520bffc56c4cbca4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHPR_PRI_N3&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of system handler 7,11, and 15. Reserved, SVCall and SysTick </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06250">6250</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7e9f142e8f310010b8314e41d21bef1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_MEMFAULTACT&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MemManage is active </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06253">6253</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22a35f7e2e94c192befb04bab6976598"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_BUSFAULTACT&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BusFault is active </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06254">6254</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6121f12dfa519ab80357d2389830990"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_USGFAULTACT&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UsageFault is active </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06255">6255</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga395ad78789946e84ddbb0a91a575331d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_SVCALLACT&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SVCall is active </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06256">6256</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d926840743a22c4ff50db650b2a0d75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_MONITORACT&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Monitor is active </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06257">6257</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5ce384582328f1a9d38466239e03017"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_PENDSVACT&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PendSV is active </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06258">6258</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f474b85e95da35c9ee1f59d3e3ffbdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_SYSTICKACT&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SysTick is active </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06259">6259</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d4a7079ca06fdca02ebe45cd6432cd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_USGFAULTPENDED&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Usage Fault is pended </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06260">6260</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafac0c649448a364c53b212ba515e433d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_MEMFAULTPENDED&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MemManage is pended </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06261">6261</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c2813665d25281e4777600f0cbdc99c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_BUSFAULTPENDED&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus Fault is pended </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06262">6262</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1300357a6f3ff42e08be39ed6dbfea73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_SVCALLPENDED&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SVCall is pended </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06263">6263</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac2465518e8ed884599f6b882f27ee6f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_MEMFAULTENA&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MemManage enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06264">6264</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga213b425d7d1da3cbaf977d90dc29297d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_BUSFAULTENA&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus Fault enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06265">6265</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5cc5ea368212d871d8fce47fee90527a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_USGFAULTENA&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UsageFault enable </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06266">6266</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc88b5969d2dbb51bf897110d3cc0242"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_IACCVIOL&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; MFSR Instruction access violation </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06270">6270</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f410df03c7f484fabaa4119abd9746d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_DACCVIOL&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data access violation </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06271">6271</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5332dd0529939aff8423098fa15ad0dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_MUNSTKERR&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unstacking error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06272">6272</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4b1e442beded4c10598ed3004e8189cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_MSTKERR&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stacking error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06273">6273</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa36c9f483ec60455b3b1c26ea982e214"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_MMARVALID&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Manage Address Register address valid flag BFSR </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06274">6274</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga378bbf2518753b08a0c179c2e268dc50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_IBUSERR&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Instruction bus error flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06276">6276</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5eaebb9d9bc21b989cd725c6e6f15803"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_PRECISERR&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Precise data bus error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06277">6277</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2464f89eaba18baa6249586cc5b79b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_IMPRECISERR&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Imprecise data bus error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06278">6278</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac0d8bc67ad889cf6e7ae4f2f25add5fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_UNSTKERR&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unstacking error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06279">6279</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga923371d7146ba7049580ade8ade972b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_STKERR&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stacking error </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06280">6280</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab98e5207b4666912c14d8d025fd945e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_BFARVALID&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus Fault Address Register address valid flag UFSR </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06281">6281</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb585bfb9849d490ca5a9c5309e15d92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_UNDEFINSTR&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The processor attempt to excecute an undefined instruction </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06283">6283</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93d1d5e9fda7e579adf017c6e1fd391c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_INVSTATE&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Invalid combination of EPSR and instruction </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06284">6284</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaced0c08c35b56d5b9b2c2c2bed7b869b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_INVPC&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Attempt to load EXC_RETURN into pc illegally </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06285">6285</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc890a270e6baf8bb6c76ca81d70236d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_NOCP&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Attempt to use a coprocessor instruction </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06286">6286</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf8f4e8e6fa2c0a706df0dd0d167cfe10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_UNALIGNED&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fault occurs when there is an attempt to make an unaligned memory access </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06287">6287</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab9ae7e5d5a7432cfd436d2e09a3dab84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_DIVBYZERO&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fault occurs when SDIV or DIV instruction is used with a divisor of 0 </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06288">6288</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3027c1edb7f5348120c336517b1c5981"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_HFSR_VECTTBL&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fault occures because of vector table read on exception processing </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06291">6291</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac83ebdcd8f8eb57b964e6f7d28836a93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_HFSR_FORCED&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Hard Fault activated when a configurable Fault was received and cannot activate </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06292">6292</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bc4429b8cd51f602af4c81510d0d156"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_HFSR_DEBUGEVT&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fault related to debug </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06293">6293</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1a7fe275734a0e3c6fc8fc61f32153f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DFSR_HALTED&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Halt request flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06296">6296</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e74763573130dd268a2723c4ef8ff16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DFSR_BKPT&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BKPT flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06297">6297</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57b2711bf71bcd58516b0fe600e7efb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DFSR_DWTTRAP&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Watchpoint and Trace (DWT) flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06298">6298</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca3d7db2d008e5b0bb5e0ae8a4dc266a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DFSR_VCATCH&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Vector catch flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06299">6299</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga823718971909cfa0883c39bc86b97197"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DFSR_EXTERNAL&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External debug request flag </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06300">6300</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e67a3513cfb4a2989f2bcd3e680f3a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_MMFAR_ADDRESS&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mem Manage fault address field </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06303">6303</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2fa557e7e79fafad57070e8a9fbafd1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_BFAR_ADDRESS&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus fault address field </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06306">6306</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga46cd60d29b6615de7c70a9d4bfc6297d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AFSR_IMPDEF&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Implementation defined </p>

<p>Definition at line <a class="el" href="_s_t_m32_l1xx_8h_source.html#l06309">6309</a> of file <a class="el" href="_s_t_m32_l1xx_8h_source.html">STM32L1xx.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 31 2020 16:02:38 for Embedded-System-Library (STM32L1xx) by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
