{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676103774814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676103774819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 16:22:54 2023 " "Processing started: Sat Feb 11 16:22:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676103774819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103774819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103774819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676103775457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676103775458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/rom6x256/rom6x256.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/rom6x256/rom6x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom6x256 " "Found entity 1: rom6x256" {  } { { "ip/rom6x256/rom6x256.v" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/rom6x256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/sim/tb_player_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/sim/tb_player_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_player_itf " "Found entity 1: tb_player_itf" {  } { { "../sim/tb_player_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/sim/tb_player_itf.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/player_itf/translater.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/player_itf/translater.v" { { "Info" "ISGN_ENTITY_NAME" "1 translater " "Found entity 1: translater" {  } { { "../rtl/player_itf/translater.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/player_itf/player_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/player_itf/player_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 player_itf " "Found entity 1: player_itf" {  } { { "../rtl/player_itf/player_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/player_itf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp_cnt_addr " "Found entity 1: dp_cnt_addr" {  } { { "../rtl/player_itf/dp_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_cnt_addr " "Found entity 1: ctrl_cnt_addr" {  } { { "../rtl/player_itf/ctrl_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/player_itf/cnt_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/player_itf/cnt_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_addr " "Found entity 1: cnt_addr" {  } { { "../rtl/player_itf/cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/cnt_addr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/sim/tb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/sim/tb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "../sim/tb_top.v" "" { Text "C:/Users/chb/Desktop/digital_clock/sim/tb_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/sim/tb_sd_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/sim/tb_sd_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sd_itf " "Found entity 1: tb_sd_itf" {  } { { "../sim/tb_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/sim/tb_sd_itf.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/sim/tb_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/sim/tb_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_clock " "Found entity 1: tb_clock" {  } { { "../sim/tb_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/sim/tb_clock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/clock/equal.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/equal.v" { { "Info" "ISGN_ENTITY_NAME" "1 equal " "Found entity 1: equal" {  } { { "../rtl/clock/equal.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/equal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/clock/datapath_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/datapath_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_clock " "Found entity 1: datapath_clock" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/clock/datan.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/datan.v" { { "Info" "ISGN_ENTITY_NAME" "1 datan " "Found entity 1: datan" {  } { { "../rtl/clock/datan.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datan.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/clock/ctrl_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/ctrl_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_clock " "Found entity 1: ctrl_clock" {  } { { "../rtl/clock/ctrl_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/ctrl_clock.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/clock/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../rtl/clock/clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/clock.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/clock/alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "../rtl/clock/alarm.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/led_itf/tw.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/led_itf/tw.v" { { "Info" "ISGN_ENTITY_NAME" "1 tw " "Found entity 1: tw" {  } { { "../rtl/led_itf/tw.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/led_itf/tw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/led_itf/led_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/led_itf/led_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_itf " "Found entity 1: led_itf" {  } { { "../rtl/led_itf/led_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/led_itf/led_itf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/pb_itf/sp_lp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/pb_itf/sp_lp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_lp " "Found entity 1: sp_lp" {  } { { "../rtl/pb_itf/sp_lp.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/sp_lp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/pb_itf/smooth.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/pb_itf/smooth.v" { { "Info" "ISGN_ENTITY_NAME" "1 mooth " "Found entity 1: mooth" {  } { { "../rtl/pb_itf/smooth.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/smooth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/pb_itf/pb_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/pb_itf/pb_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 pb_itf " "Found entity 1: pb_itf" {  } { { "../rtl/pb_itf/pb_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/pb_itf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/sd_itf/sd_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/sd_itf/sd_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_itf " "Found entity 1: sd_itf" {  } { { "../rtl/sd_itf/sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/sd_itf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/sd_itf/decoder4_7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/sd_itf/decoder4_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4_7 " "Found entity 1: decoder4_7" {  } { { "../rtl/sd_itf/decoder4_7.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/decoder4_7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_sd_itf " "Found entity 1: datapath_sd_itf" {  } { { "../rtl/sd_itf/datapath_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_sd_itf " "Found entity 1: ctrl_sd_itf" {  } { { "../rtl/sd_itf/ctrl_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103783573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/para.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/chb/desktop/digital_clock/rtl/para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103783580 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_p datapath_sd_itf.v(121) " "Verilog HDL Implicit Net warning at datapath_sd_itf.v(121): created implicit net for \"d_p\"" {  } { { "../rtl/sd_itf/datapath_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103783581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676103783875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pb_itf pb_itf:inst1_pb_itf " "Elaborating entity \"pb_itf\" for hierarchy \"pb_itf:inst1_pb_itf\"" {  } { { "../rtl/top.v" "inst1_pb_itf" { Text "C:/Users/chb/Desktop/digital_clock/rtl/top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103783889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mooth pb_itf:inst1_pb_itf\|mooth:inst_mooth " "Elaborating entity \"mooth\" for hierarchy \"pb_itf:inst1_pb_itf\|mooth:inst_mooth\"" {  } { { "../rtl/pb_itf/pb_itf.v" "inst_mooth" { Text "C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/pb_itf.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103783896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sp_lp pb_itf:inst1_pb_itf\|sp_lp:inst_sp_lp " "Elaborating entity \"sp_lp\" for hierarchy \"pb_itf:inst1_pb_itf\|sp_lp:inst_sp_lp\"" {  } { { "../rtl/pb_itf/pb_itf.v" "inst_sp_lp" { Text "C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/pb_itf.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103783904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst_clock " "Elaborating entity \"clock\" for hierarchy \"clock:inst_clock\"" {  } { { "../rtl/top.v" "inst_clock" { Text "C:/Users/chb/Desktop/digital_clock/rtl/top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103783934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_clock clock:inst_clock\|ctrl_clock:inst_ctrl_clock " "Elaborating entity \"ctrl_clock\" for hierarchy \"clock:inst_clock\|ctrl_clock:inst_ctrl_clock\"" {  } { { "../rtl/clock/clock.v" "inst_ctrl_clock" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/clock.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103783944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_clock clock:inst_clock\|datapath_clock:inst_datapath_clcok " "Elaborating entity \"datapath_clock\" for hierarchy \"clock:inst_clock\|datapath_clock:inst_datapath_clcok\"" {  } { { "../rtl/clock/clock.v" "inst_datapath_clcok" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/clock.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103783958 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l9 datapath_clock.v(41) " "Output port \"l9\" at datapath_clock.v(41) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676103783960 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l8 datapath_clock.v(42) " "Output port \"l8\" at datapath_clock.v(42) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676103783960 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l7 datapath_clock.v(43) " "Output port \"l7\" at datapath_clock.v(43) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676103783960 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l6 datapath_clock.v(44) " "Output port \"l6\" at datapath_clock.v(44) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676103783960 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l5 datapath_clock.v(45) " "Output port \"l5\" at datapath_clock.v(45) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676103783960 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l4 datapath_clock.v(46) " "Output port \"l4\" at datapath_clock.v(46) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676103783960 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l3 datapath_clock.v(47) " "Output port \"l3\" at datapath_clock.v(47) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676103783960 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l2 datapath_clock.v(48) " "Output port \"l2\" at datapath_clock.v(48) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676103783960 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l1 datapath_clock.v(49) " "Output port \"l1\" at datapath_clock.v(49) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676103783960 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm clock:inst_clock\|datapath_clock:inst_datapath_clcok\|alarm:inst6_alarm " "Elaborating entity \"alarm\" for hierarchy \"clock:inst_clock\|datapath_clock:inst_datapath_clcok\|alarm:inst6_alarm\"" {  } { { "../rtl/clock/datapath_clock.v" "inst6_alarm" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103783967 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alarm.v(27) " "Verilog HDL Case Statement information at alarm.v(27): all case item expressions in this case statement are onehot" {  } { { "../rtl/clock/alarm.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/alarm.v" 27 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1676103783969 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok|alarm:inst6_alarm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datan clock:inst_clock\|datapath_clock:inst_datapath_clcok\|datan:inst6_data " "Elaborating entity \"datan\" for hierarchy \"clock:inst_clock\|datapath_clock:inst_datapath_clcok\|datan:inst6_data\"" {  } { { "../rtl/clock/datapath_clock.v" "inst6_data" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103783987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datan.v(22) " "Verilog HDL assignment warning at datan.v(22): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock/datan.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datan.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676103783990 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst6_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datan.v(25) " "Verilog HDL assignment warning at datan.v(25): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock/datan.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datan.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676103783990 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst6_data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datan.v(28) " "Verilog HDL Case Statement information at datan.v(28): all case item expressions in this case statement are onehot" {  } { { "../rtl/clock/datan.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datan.v" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1676103783990 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst6_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal clock:inst_clock\|datapath_clock:inst_datapath_clcok\|equal:inst6 " "Elaborating entity \"equal\" for hierarchy \"clock:inst_clock\|datapath_clock:inst_datapath_clcok\|equal:inst6\"" {  } { { "../rtl/clock/datapath_clock.v" "inst6" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103784014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_itf sd_itf:inst_sd_itf " "Elaborating entity \"sd_itf\" for hierarchy \"sd_itf:inst_sd_itf\"" {  } { { "../rtl/top.v" "inst_sd_itf" { Text "C:/Users/chb/Desktop/digital_clock/rtl/top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103784047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_sd_itf sd_itf:inst_sd_itf\|ctrl_sd_itf:inst_ctrl_sd_itf " "Elaborating entity \"ctrl_sd_itf\" for hierarchy \"sd_itf:inst_sd_itf\|ctrl_sd_itf:inst_ctrl_sd_itf\"" {  } { { "../rtl/sd_itf/sd_itf.v" "inst_ctrl_sd_itf" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/sd_itf.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103784057 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ctrl_sd_itf.v(73) " "Verilog HDL Case Statement information at ctrl_sd_itf.v(73): all case item expressions in this case statement are onehot" {  } { { "../rtl/sd_itf/ctrl_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1676103784059 "|top|sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ctrl_sd_itf.v(172) " "Verilog HDL assignment warning at ctrl_sd_itf.v(172): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/sd_itf/ctrl_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676103784059 "|top|sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl_sd_itf.v(189) " "Verilog HDL assignment warning at ctrl_sd_itf.v(189): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/sd_itf/ctrl_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676103784059 "|top|sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ctrl_sd_itf.v(206) " "Verilog HDL assignment warning at ctrl_sd_itf.v(206): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/sd_itf/ctrl_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676103784059 "|top|sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_sd_itf sd_itf:inst_sd_itf\|datapath_sd_itf:inst_datapath_sd_itf " "Elaborating entity \"datapath_sd_itf\" for hierarchy \"sd_itf:inst_sd_itf\|datapath_sd_itf:inst_datapath_sd_itf\"" {  } { { "../rtl/sd_itf/sd_itf.v" "inst_datapath_sd_itf" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/sd_itf.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103784070 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath_sd_itf.v(109) " "Verilog HDL Case Statement information at datapath_sd_itf.v(109): all case item expressions in this case statement are onehot" {  } { { "../rtl/sd_itf/datapath_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1676103784072 "|top|sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4_7 sd_itf:inst_sd_itf\|datapath_sd_itf:inst_datapath_sd_itf\|decoder4_7:inst6_decoder4_7 " "Elaborating entity \"decoder4_7\" for hierarchy \"sd_itf:inst_sd_itf\|datapath_sd_itf:inst_datapath_sd_itf\|decoder4_7:inst6_decoder4_7\"" {  } { { "../rtl/sd_itf/datapath_sd_itf.v" "inst6_decoder4_7" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103784081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_itf player_itf:inst_player_itf " "Elaborating entity \"player_itf\" for hierarchy \"player_itf:inst_player_itf\"" {  } { { "../rtl/top.v" "inst_player_itf" { Text "C:/Users/chb/Desktop/digital_clock/rtl/top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103784137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_addr player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr " "Elaborating entity \"cnt_addr\" for hierarchy \"player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\"" {  } { { "../rtl/player_itf/player_itf.v" "inst_cnt_addr" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/player_itf.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103784146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_cnt_addr player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr " "Elaborating entity \"ctrl_cnt_addr\" for hierarchy \"player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr\"" {  } { { "../rtl/player_itf/cnt_addr.v" "inst_ctrl_cnt_addr" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/cnt_addr.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103784153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_cnt_addr player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|dp_cnt_addr:inst_dp_cnt_addr " "Elaborating entity \"dp_cnt_addr\" for hierarchy \"player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|dp_cnt_addr:inst_dp_cnt_addr\"" {  } { { "../rtl/player_itf/cnt_addr.v" "inst_dp_cnt_addr" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/cnt_addr.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103784183 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "dp_cnt_addr.v(24) " "Verilog HDL Case Statement warning at dp_cnt_addr.v(24): case item expression never matches the case expression" {  } { { "../rtl/player_itf/dp_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v" 24 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676103784185 "|top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|dp_cnt_addr:inst_dp_cnt_addr"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "dp_cnt_addr.v(25) " "Verilog HDL Case Statement warning at dp_cnt_addr.v(25): case item expression never matches the case expression" {  } { { "../rtl/player_itf/dp_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676103784185 "|top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|dp_cnt_addr:inst_dp_cnt_addr"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "dp_cnt_addr.v(26) " "Verilog HDL Case Statement warning at dp_cnt_addr.v(26): case item expression never matches the case expression" {  } { { "../rtl/player_itf/dp_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676103784185 "|top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|dp_cnt_addr:inst_dp_cnt_addr"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "dp_cnt_addr.v(27) " "Verilog HDL Case Statement warning at dp_cnt_addr.v(27): case item expression never matches the case expression" {  } { { "../rtl/player_itf/dp_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676103784185 "|top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|dp_cnt_addr:inst_dp_cnt_addr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom6x256 player_itf:inst_player_itf\|rom6x256:inst_rom6x256 " "Elaborating entity \"rom6x256\" for hierarchy \"player_itf:inst_player_itf\|rom6x256:inst_rom6x256\"" {  } { { "../rtl/player_itf/player_itf.v" "inst_rom6x256" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/player_itf.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103784202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\"" {  } { { "ip/rom6x256/rom6x256.v" "altsyncram_component" { Text "C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/rom6x256.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103784326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\"" {  } { { "ip/rom6x256/rom6x256.v" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/rom6x256.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103784330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component " "Instantiated megafunction \"player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103784330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103784330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103784330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/test.mif " "Parameter \"init_file\" = \"C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103784330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103784330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103784330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103784330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103784330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103784330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103784330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103784330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103784330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103784330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103784330 ""}  } { { "ip/rom6x256/rom6x256.v" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/rom6x256.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676103784330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0fe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0fe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0fe1 " "Found entity 1: altsyncram_0fe1" {  } { { "db/altsyncram_0fe1.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/altsyncram_0fe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103784406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103784406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0fe1 player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\|altsyncram_0fe1:auto_generated " "Elaborating entity \"altsyncram_0fe1\" for hierarchy \"player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\|altsyncram_0fe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpgatools/quartus ii 18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103784410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translater player_itf:inst_player_itf\|translater:inst_translater " "Elaborating entity \"translater\" for hierarchy \"player_itf:inst_player_itf\|translater:inst_translater\"" {  } { { "../rtl/player_itf/player_itf.v" "inst_translater" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/player_itf.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103784443 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "translater.v(153) " "Verilog HDL Case Statement warning at translater.v(153): case item expression covers a value already covered by a previous case item" {  } { { "../rtl/player_itf/translater.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v" 153 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1676103784445 "|top|player_itf:inst_player_itf|translater:inst_translater"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "translater.v(94) " "Verilog HDL Case Statement information at translater.v(94): all case item expressions in this case statement are onehot" {  } { { "../rtl/player_itf/translater.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1676103784445 "|top|player_itf:inst_player_itf|translater:inst_translater"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_itf led_itf:inst_led_itf " "Elaborating entity \"led_itf\" for hierarchy \"led_itf:inst_led_itf\"" {  } { { "../rtl/top.v" "inst_led_itf" { Text "C:/Users/chb/Desktop/digital_clock/rtl/top.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103784459 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "led_itf.v(46) " "Verilog HDL Case Statement information at led_itf.v(46): all case item expressions in this case statement are onehot" {  } { { "../rtl/led_itf/led_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/led_itf/led_itf.v" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1676103784461 "|top|led_itf:inst_led_itf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw led_itf:inst_led_itf\|tw:label\[9\].inst_tw " "Elaborating entity \"tw\" for hierarchy \"led_itf:inst_led_itf\|tw:label\[9\].inst_tw\"" {  } { { "../rtl/led_itf/led_itf.v" "label\[9\].inst_tw" { Text "C:/Users/chb/Desktop/digital_clock/rtl/led_itf/led_itf.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103784467 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "player_itf:inst_player_itf\|translater:inst_translater\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"player_itf:inst_player_itf\|translater:inst_translater\|Div4\"" {  } { { "../rtl/player_itf/translater.v" "Div4" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676103787484 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr\|Div0\"" {  } { { "../rtl/player_itf/ctrl_cnt_addr.v" "Div0" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676103787484 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1676103787484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "player_itf:inst_player_itf\|translater:inst_translater\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"player_itf:inst_player_itf\|translater:inst_translater\|lpm_divide:Div4\"" {  } { { "../rtl/player_itf/translater.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103787555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "player_itf:inst_player_itf\|translater:inst_translater\|lpm_divide:Div4 " "Instantiated megafunction \"player_itf:inst_player_itf\|translater:inst_translater\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103787555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103787555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103787555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103787555 ""}  } { { "../rtl/player_itf/translater.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676103787555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103787613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103787613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103787647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103787647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103787693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103787693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103787762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103787762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103787829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103787829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr\|lpm_divide:Div0\"" {  } { { "../rtl/player_itf/ctrl_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103787861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr\|lpm_divide:Div0 " "Instantiated megafunction \"player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103787861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103787861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103787861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676103787861 ""}  } { { "../rtl/player_itf/ctrl_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676103787861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103787920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103787920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103787956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103787956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676103788025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103788025 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1676103788424 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/led_itf/tw.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/led_itf/tw.v" 7 -1 0 } } { "../rtl/sd_itf/ctrl_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v" 68 -1 0 } } { "../rtl/clock/ctrl_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/ctrl_clock.v" 99 -1 0 } } { "../rtl/pb_itf/smooth.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/smooth.v" 17 -1 0 } } { "../rtl/sd_itf/datapath_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v" 128 -1 0 } } { "../rtl/sd_itf/decoder4_7.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/decoder4_7.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1676103788454 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1676103788454 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oe_n GND " "Pin \"oe_n\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676103791755 "|top|oe_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676103791755 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676103791852 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676103792878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676103793261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676103793261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2115 " "Implemented 2115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676103793431 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676103793431 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2098 " "Implemented 2098 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676103793431 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1676103793431 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676103793431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676103793448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 16:23:13 2023 " "Processing ended: Sat Feb 11 16:23:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676103793448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676103793448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676103793448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676103793448 ""}
