Analysis & Synthesis report for Processor
Fri Aug 01 18:33:17 2008
Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Hierarchy
  6. State Machine - Sequencer:inst|state
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis Equations
  9. Analysis & Synthesis Files Read
 10. Analysis & Synthesis Resource Usage Summary
 11. Analysis & Synthesis RAM Summary
 12. WYSIWYG Cells
 13. General Register Statistics
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+---------------------------------------------------------------------+
; Analysis & Synthesis Summary                                        ;
+-----------------------------+---------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Aug 01 18:33:17 2008 ;
; Revision Name               ; Processor                             ;
; Top-level Entity Name       ; Processor                             ;
; Family                      ; Cyclone                               ;
; Total logic elements        ; 68                                    ;
; Total pins                  ; 58                                    ;
; Total memory bits           ; 256                                   ;
; Total PLLs                  ; 0                                     ;
+-----------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                          ;
+-----------------------------------------------------------------------------------------
; Option                                                  ; Setting      ; Default Value ;
+---------------------------------------------------------+--------------+---------------+
; Top-level entity name                                   ; Processor    ;               ;
; Family name                                             ; Cyclone      ; Stratix       ;
; Auto Resource Sharing                                   ; Off          ; Off           ;
; Auto Shift Register Replacement                         ; On           ; On            ;
; Auto RAM Replacement                                    ; On           ; On            ;
; Auto ROM Replacement                                    ; On           ; On            ;
; Allow register retiming to trade off Tsu/Tco with Fmax  ; On           ; On            ;
; Perform gate-level register retiming                    ; Off          ; Off           ;
; Perform WYSIWYG Primitive Resynthesis                   ; Off          ; Off           ;
; Remove Duplicate Logic                                  ; On           ; On            ;
; Auto Open-Drain Pins                                    ; On           ; On            ;
; Auto Carry Chains                                       ; On           ; On            ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II ; 70           ; 70            ;
; Optimization Technique -- Cyclone                       ; Balanced     ; Balanced      ;
; Auto Global Register Control Signals                    ; On           ; On            ;
; Auto Global Clock                                       ; On           ; On            ;
; Limit AHDL Integers to 32 Bits                          ; Off          ; Off           ;
; Ignore SOFT Buffers                                     ; On           ; On            ;
; Ignore LCELL Buffers                                    ; Off          ; Off           ;
; Ignore ROW GLOBAL Buffers                               ; Off          ; Off           ;
; Ignore GLOBAL Buffers                                   ; Off          ; Off           ;
; Ignore CASCADE Buffers                                  ; Off          ; Off           ;
; Ignore CARRY Buffers                                    ; Off          ; Off           ;
; Remove Duplicate Registers                              ; On           ; On            ;
; Remove Redundant Logic Cells                            ; Off          ; Off           ;
; Power-Up Don't Care                                     ; On           ; On            ;
; NOT Gate Push-Back                                      ; On           ; On            ;
; State Machine Processing                                ; Auto         ; Auto          ;
; VHDL Version                                            ; VHDL93       ; VHDL93        ;
; Verilog Version                                         ; Verilog_2001 ; Verilog_2001  ;
; Preserve fewer node names                               ; On           ; On            ;
; Disk space/compilation speed tradeoff                   ; Normal       ; Normal        ;
; Create Debugging Nodes for IP Cores                     ; off          ; off           ;
+---------------------------------------------------------+--------------+---------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+--------------------------------------------------
; Name               ; Setting                    ;
+--------------------+----------------------------+
; CARRY_CHAIN        ; MANUAL                     ;
; CASCADE_CHAIN      ; MANUAL                     ;
; OPTIMIZE_FOR_SPEED ; 5                          ;
; STYLE              ; FAST                       ;
+--------------------+----------------------------+


+------------+
; Hierarchy  ;
+------------+
Processor
 |-- lpm_mux0:add_mux
      |-- lpm_mux:lpm_mux_component
           |-- mux_r8c:auto_generated
 |-- lpm_add_sub0:Add_Subtract
      |-- lpm_add_sub:lpm_add_sub_component
           |-- alt_stratix_add_sub:stratix_adder
 |-- lpm_mux1:D_MuX
      |-- lpm_mux:lpm_mux_component
           |-- mux_u8c:auto_generated
 |-- lpm_ff0:dataout
      |-- lpm_ff:lpm_ff_component
 |-- Sequencer:inst
 |-- lpm_ff1:IR
      |-- lpm_ff:lpm_ff_component
 |-- lpm_counter0:PC
      |-- lpm_counter:lpm_counter_component
           |-- alt_counter_stratix:wysi_counter
 |-- lpm_ff0:R0
      |-- lpm_ff:lpm_ff_component
 |-- lpm_ff0:R1
      |-- lpm_ff:lpm_ff_component
 |-- lpm_rom0:Rom
      |-- altsyncram:altsyncram_component
           |-- altsyncram_14k:auto_generated


+--------------------------------------------------------------------------------------------------------+
; State Machine - Sequencer:inst|state                                                                   ;
+---------------------------------------------------------------------------------------------------------
; Name           ; state~27 ; state~26 ; state~25 ; state~24 ; state~23 ; state~22 ; state~21 ; state~20 ;
+----------------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.start    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.set_rom  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.set_mem  ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.ir       ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.movl_rom ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.movl     ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.clock    ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.halt     ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------------+----------+----------+----------+----------+----------+----------+----------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Compilation Hierarchy Node                   ; Logic Cells ; Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name                                                                                      ;
+----------------------------------------------+-------------+-----------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+----------------------------------------------------------------------------------------------------------+
; |Processor                                   ; 68 (0)      ; 44        ; 256         ; 58   ; 0            ; 24 (0)       ; 26 (0)            ; 18 (0)           ; 13 (0)          ; |Processor                                                                                               ;
;    |Sequencer:inst|                          ; 18 (18)     ; 7         ; 0           ; 0    ; 0            ; 11 (11)      ; 2 (2)             ; 5 (5)            ; 0 (0)           ; |Processor|Sequencer:inst                                                                                ;
;    |lpm_add_sub0:Add_Subtract|               ; 8 (0)       ; 0         ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; |Processor|lpm_add_sub0:Add_Subtract                                                                     ;
;       |lpm_add_sub:lpm_add_sub_component|    ; 8 (0)       ; 0         ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; |Processor|lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component                                   ;
;          |alt_stratix_add_sub:stratix_adder| ; 8 (8)       ; 0         ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; |Processor|lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder ;
;    |lpm_counter0:PC|                         ; 5 (0)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; |Processor|lpm_counter0:PC                                                                               ;
;       |lpm_counter:lpm_counter_component|    ; 5 (0)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; |Processor|lpm_counter0:PC|lpm_counter:lpm_counter_component                                             ;
;          |alt_counter_stratix:wysi_counter|  ; 5 (5)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; |Processor|lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter            ;
;    |lpm_ff0:R0|                              ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 0 (0)           ; |Processor|lpm_ff0:R0                                                                                    ;
;       |lpm_ff:lpm_ff_component|              ; 8 (8)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; |Processor|lpm_ff0:R0|lpm_ff:lpm_ff_component                                                            ;
;    |lpm_ff0:R1|                              ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 0 (0)            ; 0 (0)           ; |Processor|lpm_ff0:R1                                                                                    ;
;       |lpm_ff:lpm_ff_component|              ; 8 (8)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; |Processor|lpm_ff0:R1|lpm_ff:lpm_ff_component                                                            ;
;    |lpm_ff0:dataout|                         ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 0 (0)            ; 0 (0)           ; |Processor|lpm_ff0:dataout                                                                               ;
;       |lpm_ff:lpm_ff_component|              ; 8 (8)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; |Processor|lpm_ff0:dataout|lpm_ff:lpm_ff_component                                                       ;
;    |lpm_ff1:IR|                              ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 0 (0)            ; 0 (0)           ; |Processor|lpm_ff1:IR                                                                                    ;
;       |lpm_ff:lpm_ff_component|              ; 8 (8)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; |Processor|lpm_ff1:IR|lpm_ff:lpm_ff_component                                                            ;
;    |lpm_mux0:add_mux|                        ; 5 (0)       ; 0         ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |Processor|lpm_mux0:add_mux                                                                              ;
;       |lpm_mux:lpm_mux_component|            ; 5 (0)       ; 0         ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |Processor|lpm_mux0:add_mux|lpm_mux:lpm_mux_component                                                    ;
;          |mux_r8c:auto_generated|            ; 5 (5)       ; 0         ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |Processor|lpm_mux0:add_mux|lpm_mux:lpm_mux_component|mux_r8c:auto_generated                             ;
;    |lpm_rom0:Rom|                            ; 0 (0)       ; 0         ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |Processor|lpm_rom0:Rom                                                                                  ;
;       |altsyncram:altsyncram_component|      ; 0 (0)       ; 0         ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |Processor|lpm_rom0:Rom|altsyncram:altsyncram_component                                                  ;
;          |altsyncram_14k:auto_generated|     ; 0 (0)       ; 0         ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |Processor|lpm_rom0:Rom|altsyncram:altsyncram_component|altsyncram_14k:auto_generated                    ;
+----------------------------------------------+-------------+-----------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Synthesis Equations  ;
+---------------------------------+
The equations can be found in D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.map.eqn.


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Files Read                                                                         ;
+----------------------------------------------------------------------------------------------------------
; File Name                                                                                        ; Read ;
+--------------------------------------------------------------------------------------------------+------+
; Processor.bdf                                                                                    ; Read ;
; d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd         ; Read ;
; D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff1.vhd           ; Read ;
; c:/quartus/libraries/megafunctions/lpm_ff.tdf                                                    ; Read ;
; D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_rom0.vhd          ; Read ;
; c:/quartus/libraries/megafunctions/altsyncram.tdf                                                ; Read ;
; D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/altsyncram_14k.tdf ; Read ;
; D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux0.vhd          ; Read ;
; c:/quartus/libraries/megafunctions/lpm_mux.tdf                                                   ; Read ;
; D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/mux_r8c.tdf        ; Read ;
; D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_counter0.vhd      ; Read ;
; c:/quartus/libraries/megafunctions/lpm_counter.tdf                                               ; Read ;
; c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf                                       ; Read ;
; D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff0.vhd           ; Read ;
; D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux1.vhd          ; Read ;
; D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/mux_u8c.tdf        ; Read ;
; D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_add_sub0.vhd      ; Read ;
; c:/quartus/libraries/megafunctions/lpm_add_sub.tdf                                               ; Read ;
; c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf                                       ; Read ;
+--------------------------------------------------------------------------------------------------+------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------------------------------
; Resource                      ; Usage       ;
+-------------------------------+-------------+
; Logic cells                   ; 68          ;
; Total combinational functions ; 42          ;
; Total registers               ; 44          ;
; I/O pins                      ; 58          ;
; Total memory bits             ; 256         ;
; Maximum fan-out node          ; clk         ;
; Maximum fan-out               ; 52          ;
; Total fan-out                 ; 364         ;
; Average fan-out               ; 2.72        ;
+-------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name                                                                                  ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+
; lpm_rom0:Rom|altsyncram:altsyncram_component|altsyncram_14k:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 32           ; 8            ; --           ; --           ; 256  ; Rom.mif ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+


+----------------------------------------------------------------+
; WYSIWYG Cells                                                  ;
+-----------------------------------------------------------------
; Statistic                                              ; Value ;
+--------------------------------------------------------+-------+
; Number of WYSIWYG cells                                ; 14    ;
; Number of synthesis-generated cells                    ; 54    ;
; Number of WYSIWYG LUTs                                 ; 14    ;
; Number of synthesis-generated LUTs                     ; 28    ;
; Number of WYSIWYG registers                            ; 5     ;
; Number of synthesis-generated registers                ; 39    ;
; Number of cells with combinational logic only          ; 24    ;
; Number of cells with registers only                    ; 26    ;
; Number of cells with combinational logic and registers ; 18    ;
+--------------------------------------------------------+-------+


+----------------------------------------------+
; General Register Statistics                  ;
+-----------------------------------------------
; Statistic                            ; Value ;
+--------------------------------------+-------+
; Number of registers using SCLR       ; 5     ;
; Number of registers using SLOAD      ; 0     ;
; Number of registers using ACLR       ; 7     ;
; Number of registers using ALOAD      ; 0     ;
; Number of registers using CLK_ENABLE ; 37    ;
; Number of registers using OE         ; 0     ;
; Number of registers using PRESET     ; 0     ;
+--------------------------------------+-------+


+--------------------------------+
; Analysis & Synthesis Messages  ;
+--------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Aug 01 18:33:15 2008
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off Processor -c Processor
Info: Found 1 design units and 1 entities in source file Processor.bdf
    Info: Found entity 1: Processor
Info: Using design file ../sequencer/Sequencer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Sequencer-Behavior
    Info: Found entity 1: Sequencer
Info: Using design file lpm_ff1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_ff1-SYN
    Info: Found entity 1: lpm_ff1
Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/lpm_ff.tdf
    Info: Found entity 1: lpm_ff
Info: Using design file lpm_rom0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_rom0-SYN
    Info: Found entity 1: lpm_rom0
Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Found 1 design units and 1 entities in source file db/altsyncram_14k.tdf
    Info: Found entity 1: altsyncram_14k
Info: Using design file lpm_mux0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_mux0-SYN
    Info: Found entity 1: lpm_mux0
Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/lpm_mux.tdf
    Info: Found entity 1: lpm_mux
Info: Found 1 design units and 1 entities in source file db/mux_r8c.tdf
    Info: Found entity 1: mux_r8c
Info: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_counter0-SYN
    Info: Found entity 1: lpm_counter0
Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf
    Info: Found entity 1: alt_counter_stratix
Info: Using design file lpm_ff0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_ff0-SYN
    Info: Found entity 1: lpm_ff0
Info: Using design file lpm_mux1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_mux1-SYN
    Info: Found entity 1: lpm_mux1
Info: Found 1 design units and 1 entities in source file db/mux_u8c.tdf
    Info: Found entity 1: mux_u8c
Info: Using design file lpm_add_sub0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_add_sub0-SYN
    Info: Found entity 1: lpm_add_sub0
Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/lpm_add_sub.tdf
    Info: Found entity 1: lpm_add_sub
Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf
    Info: Found entity 1: alt_stratix_add_sub
Info: State machine |Processor|Sequencer:inst|state contains 8 states and 0 state bits
Info: Selected Auto state machine encoding method for state machine |Processor|Sequencer:inst|state
Info: Encoding result for state machine |Processor|Sequencer:inst|state
    Info: Completed encoding using 8 state bits
        Info: Encoded state bit Sequencer:inst|state~27
        Info: Encoded state bit Sequencer:inst|state~26
        Info: Encoded state bit Sequencer:inst|state~25
        Info: Encoded state bit Sequencer:inst|state~24
        Info: Encoded state bit Sequencer:inst|state~23
        Info: Encoded state bit Sequencer:inst|state~22
        Info: Encoded state bit Sequencer:inst|state~21
        Info: Encoded state bit Sequencer:inst|state~20
    Info: State |Processor|Sequencer:inst|state.start uses code string 00000000
    Info: State |Processor|Sequencer:inst|state.set_rom uses code string 00000011
    Info: State |Processor|Sequencer:inst|state.set_mem uses code string 00000101
    Info: State |Processor|Sequencer:inst|state.ir uses code string 00001001
    Info: State |Processor|Sequencer:inst|state.movl_rom uses code string 00010001
    Info: State |Processor|Sequencer:inst|state.movl uses code string 00100001
    Info: State |Processor|Sequencer:inst|state.clock uses code string 01000001
    Info: State |Processor|Sequencer:inst|state.halt uses code string 10000001
Warning: Feature Netlist Optimizations is not available with your current license
Info: Implemented 134 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 56 output pins
    Info: Implemented 68 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Processing ended: Fri Aug 01 18:33:17 2008
    Info: Elapsed time: 00:00:01


