low power low area error detect latch resilient architecture
