0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x000d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0019: jmp_imm:
	pc += 0x1, opcode= 0x04
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0025: jmp_imm:
	pc += 0x1, opcode= 0x04
0x002a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x002d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0030: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0033: mov_imm:
	regs[5] = 0xa708dd41, opcode= 0x02
0x0039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0040: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0045: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0048: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x004b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x004e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0052: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0057: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x005b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0064: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0069: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x006c: mov_imm:
	regs[5] = 0x1bdb25a3, opcode= 0x02
0x0072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0076: jmp_imm:
	pc += 0x1, opcode= 0x04
0x007b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x007f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0084: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x008a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0090: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0094: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0099: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x009c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x009f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x00a2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x00a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00a8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x00ab: mov_imm:
	regs[5] = 0x10182a4e, opcode= 0x02
0x00b2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00ba: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x00bd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x00c0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x00c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x00cf: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x00d3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00db: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x00df: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00e4: mov_imm:
	regs[5] = 0xf53c5e45, opcode= 0x02
0x00ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00ed: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x00f1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00f6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x00fc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0102: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0105: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0108: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x010b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x010f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0114: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0117: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x011a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x011d: mov_imm:
	regs[5] = 0x37dc934d, opcode= 0x02
0x0123: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0126: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0129: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x012c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0130: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0135: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0138: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x013b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x013e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0141: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x04
0x014a: mov_imm:
	regs[5] = 0x6bbba937, opcode= 0x02
0x0150: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0153: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0157: jmp_imm:
	pc += 0x1, opcode= 0x04
0x015c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0162: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0168: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x016b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x016e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0172: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0177: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x017b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0180: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0184: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0189: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x018c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x018f: mov_imm:
	regs[5] = 0xd03b8d7c, opcode= 0x02
0x0195: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0198: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x019b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x019f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01a4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x01a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01ab: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x01b3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x01b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01b9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x01bd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01c2: mov_imm:
	regs[5] = 0x677148f2, opcode= 0x02
0x01c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01cc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01d1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x01d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x01da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x01e0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x01e3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x01e7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x01f3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01f8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x01fc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0201: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0204: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0208: jmp_imm:
	pc += 0x1, opcode= 0x04
0x020d: mov_imm:
	regs[5] = 0x40ab4ee3, opcode= 0x02
0x0213: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0217: jmp_imm:
	pc += 0x1, opcode= 0x04
0x021c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x021f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0223: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0228: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x022b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x022e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0231: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0234: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0237: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x023b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0240: mov_imm:
	regs[5] = 0x50b6a95f, opcode= 0x02
0x0246: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0249: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x024c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0253: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0258: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x025e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0261: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0264: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0268: jmp_imm:
	pc += 0x1, opcode= 0x04
0x026d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0270: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0273: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x04
0x027c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x027f: mov_imm:
	regs[5] = 0xc83dc6ce, opcode= 0x02
0x0285: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0288: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x028b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x028e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0291: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0294: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0298: jmp_imm:
	pc += 0x1, opcode= 0x04
0x029d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x02a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02a3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x02a6: mov_imm:
	regs[5] = 0x97b92c2c, opcode= 0x02
0x02ad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02b5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x02b8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x02be: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x02c5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02ca: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x02cd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x02d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x02d6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x02d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02dc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x02e0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02e5: mov_imm:
	regs[5] = 0x7f5986ea, opcode= 0x02
0x02ec: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02fa: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x02fd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0300: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0303: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0306: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0309: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x030c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x030f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0313: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0318: mov_imm:
	regs[5] = 0xce09c37, opcode= 0x02
0x031e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0322: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0327: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x032a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0330: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0336: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x033a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x033f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0342: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0345: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0348: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x034b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x034f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0354: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0357: mov_imm:
	regs[5] = 0xd8d66f31, opcode= 0x02
0x035d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0360: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0364: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0369: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x036c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0370: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0375: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0378: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x037b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x037e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0381: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0384: mov_imm:
	regs[5] = 0x152c5213, opcode= 0x02
0x038a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x038d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0390: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0396: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x039d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03a2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x03a5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x03a9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x03b4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x03b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03bb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03c0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x03c3: mov_imm:
	regs[5] = 0x9a81c9c4, opcode= 0x02
0x03c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03cc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x03cf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x03d2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x03d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x03db: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x03de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03e1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x03e4: mov_imm:
	regs[5] = 0x6e3d3f5f, opcode= 0x02
0x03ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03ed: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x03f0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x03f6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x03fc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x03ff: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0402: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0405: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0408: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x040b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x040f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0414: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0417: mov_imm:
	regs[5] = 0xc648aa20, opcode= 0x02
0x041d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0420: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0424: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0429: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x042d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0432: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0435: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0438: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x043b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x043e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0441: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0444: mov_imm:
	regs[5] = 0x5fa8ce33, opcode= 0x02
0x044a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x044d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0450: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0456: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x045c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x045f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0462: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0466: jmp_imm:
	pc += 0x1, opcode= 0x04
0x046b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x046e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0471: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0474: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0477: mov_imm:
	regs[5] = 0x57d4177e, opcode= 0x02
0x047d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0481: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0486: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x048a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x048f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0493: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0498: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x049c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x04a7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04b3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x04b6: mov_imm:
	regs[5] = 0xa3b969c0, opcode= 0x02
0x04bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04bf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x04c2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x04c9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04ce: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x04d4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x04d7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x04db: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04e4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x04ec: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x04ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04f2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x04f6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04fb: mov_imm:
	regs[5] = 0xbf29e98f, opcode= 0x02
0x0502: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0507: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x050b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0510: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0513: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0516: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x051a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x051f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0522: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0525: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0528: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x052c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0531: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0534: mov_imm:
	regs[5] = 0x1060a732, opcode= 0x02
0x053a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x053e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0543: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0546: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x054c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0552: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0556: jmp_imm:
	pc += 0x1, opcode= 0x04
0x055b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x055f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0564: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0568: jmp_imm:
	pc += 0x1, opcode= 0x04
0x056d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0570: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0573: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0576: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0579: mov_imm:
	regs[5] = 0xc518d8e8, opcode= 0x02
0x057f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0582: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0585: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0588: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x058c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0591: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0594: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0597: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x059b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05a4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05a9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x05ad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05b2: mov_imm:
	regs[5] = 0xf41fb32f, opcode= 0x02
0x05b9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05c1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x05c4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x05ca: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x05d0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x05d3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x05d7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x05df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x05e2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x05e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05e8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x05ec: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05f1: mov_imm:
	regs[5] = 0x552e5745, opcode= 0x02
0x05f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05fa: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x05fd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0600: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0604: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0609: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x060c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0610: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0615: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0618: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x061c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0621: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0624: mov_imm:
	regs[5] = 0x95f40daf, opcode= 0x02
0x062a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x062d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0630: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0636: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x063c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x063f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0642: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0645: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0648: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x064b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x064e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0651: mov_imm:
	regs[5] = 0xbe9c7fce, opcode= 0x02
0x0657: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x065a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x065e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0663: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0666: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0669: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x066c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x066f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0672: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0676: jmp_imm:
	pc += 0x1, opcode= 0x04
0x067b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x067e: mov_imm:
	regs[5] = 0xab3c3f32, opcode= 0x02
0x0684: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0687: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x068b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0690: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0696: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x069c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x069f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x06a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06a6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x06ae: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x06b2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06bb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06c0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x06c3: mov_imm:
	regs[5] = 0x6bab214b, opcode= 0x02
0x06c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06cc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x06cf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x06d2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x06d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x06db: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x06de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06e2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06e7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x06ea: mov_imm:
	regs[5] = 0xc356c146, opcode= 0x02
0x06f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06f4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06f9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x06fc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0702: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0708: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x070b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x070e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0711: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0714: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0717: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x071a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x071e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0723: mov_imm:
	regs[5] = 0xa67ef9fe, opcode= 0x02
0x0729: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x072c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x072f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0733: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0738: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x073b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x073e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0741: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0744: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0747: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x074a: mov_imm:
	regs[5] = 0xe9888a05, opcode= 0x02
0x0750: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0753: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0757: jmp_imm:
	pc += 0x1, opcode= 0x04
0x075c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0763: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0768: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x076e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0771: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0774: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0777: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x077a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x077e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0783: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0787: jmp_imm:
	pc += 0x1, opcode= 0x04
0x078c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x078f: mov_imm:
	regs[5] = 0xb270a4ba, opcode= 0x02
0x0795: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0799: jmp_imm:
	pc += 0x1, opcode= 0x04
0x079e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x07a1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x07a4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x07a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x07ad: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x07b1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07b9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x07bd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07c2: mov_imm:
	regs[5] = 0x696cc19d, opcode= 0x02
0x07c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07cb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x07ce: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x07d4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x07da: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x07dd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x07e1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x07ec: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x07ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07f2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x07f5: mov_imm:
	regs[5] = 0xcc0c7fdd, opcode= 0x02
0x07fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07ff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0804: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0807: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x080a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x080e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0813: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0816: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0819: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x081c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x081f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0822: mov_imm:
	regs[5] = 0xa18a69de, opcode= 0x02
0x0828: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x082c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0831: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0834: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x083a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0840: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0843: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0847: jmp_imm:
	pc += 0x1, opcode= 0x04
0x084c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x084f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0853: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0858: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x085c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0861: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0864: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0868: jmp_imm:
	pc += 0x1, opcode= 0x04
0x086d: mov_imm:
	regs[5] = 0xfc21e670, opcode= 0x02
0x0873: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0876: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0879: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x087c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x087f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0882: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0885: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0889: jmp_imm:
	pc += 0x1, opcode= 0x04
0x088e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0892: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0897: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x089b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08a0: mov_imm:
	regs[5] = 0xc1d1ed3f, opcode= 0x02
0x08a7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08af: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x08b3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08b8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x08be: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x08c4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x08c7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x08ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x08cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x08d0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x08d4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08e2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x08e6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08eb: mov_imm:
	regs[5] = 0x3bfa26cb, opcode= 0x02
0x08f2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08fb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0900: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0903: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0906: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x090a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x090f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0912: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0915: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0918: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x091b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x091e: mov_imm:
	regs[5] = 0x15a721d0, opcode= 0x02
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x04
0x092a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x092d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0930: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0936: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x093c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x093f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0943: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0948: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x094b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x094e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0951: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0954: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0957: mov_imm:
	regs[5] = 0xfa1fc509, opcode= 0x02
0x095e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0963: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0966: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0969: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x096c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0970: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0975: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0979: jmp_imm:
	pc += 0x1, opcode= 0x04
0x097e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0981: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0984: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0987: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x098b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0990: mov_imm:
	regs[5] = 0x9b85b969, opcode= 0x02
0x0997: jmp_imm:
	pc += 0x1, opcode= 0x04
0x099c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09a0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09a5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x09a8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x09ae: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x09b4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x09b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09bd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x09c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x09c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x09c6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x09ca: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09d2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x09d5: mov_imm:
	regs[5] = 0xab2ee47c, opcode= 0x02
0x09db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09df: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09e4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x09e7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x09ea: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x09ee: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x09f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x09f9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x09fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09ff: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0a02: mov_imm:
	regs[5] = 0xccd75f66, opcode= 0x02
0x0a08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a0b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0a0f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a14: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a1a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a20: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0a23: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0a26: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a2c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a32: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0a36: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a3b: mov_imm:
	regs[5] = 0xd229d389, opcode= 0x02
0x0a41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a44: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0a47: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0a4a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0a4e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a53: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a56: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a59: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a5c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a5f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0a63: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a68: mov_imm:
	regs[5] = 0x6b97d40f, opcode= 0x02
0x0a6f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a78: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a7d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0a80: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a86: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a8c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0a8f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0a92: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a96: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a9e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0aa1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0aa5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0aaa: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0aad: mov_imm:
	regs[5] = 0x125dd0e1, opcode= 0x02
0x0ab3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ab6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0ab9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0abd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ac2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0ac5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ac8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0acb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ace: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ad1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0ad4: mov_imm:
	regs[5] = 0x5e18c515, opcode= 0x02
0x0ada: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ade: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ae3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0ae6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0aec: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0af2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0af5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0afe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b04: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b0a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0b0d: mov_imm:
	regs[5] = 0xd0047072, opcode= 0x02
0x0b13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b16: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0b19: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0b1d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b22: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0b25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b28: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b2b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b31: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0b34: mov_imm:
	regs[5] = 0xb227f5c7, opcode= 0x02
0x0b3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b3d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0b41: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b46: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b4c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b52: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0b55: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0b58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b5e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b64: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0b67: mov_imm:
	regs[5] = 0xe898810f, opcode= 0x02
0x0b6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b71: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b76: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0b79: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0b7c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0b7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b86: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b8b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b91: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0b94: mov_imm:
	regs[5] = 0xe91ef272, opcode= 0x02
0x0b9b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ba0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ba3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0ba6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0bad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bb2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0bb8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0bbb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0bbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0bc2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0bca: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0bcd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0bd0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0bd3: mov_imm:
	regs[5] = 0x7771bbfa, opcode= 0x02
0x0bda: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bdf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0be2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0be6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0beb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0bee: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0bf1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0bf4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0bf7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0bfa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0bfd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0c00: mov_imm:
	regs[5] = 0x8ebaf9f, opcode= 0x02
0x0c06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c09: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0c0c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c12: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c19: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c1e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0c22: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c27: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0c2b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c36: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c3a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c42: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0c45: mov_imm:
	regs[5] = 0x568601c8, opcode= 0x02
0x0c4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c4e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0c51: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0c54: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0c57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c5d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c63: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0c67: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c6c: mov_imm:
	regs[5] = 0xfa9d1b4c, opcode= 0x02
0x0c72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c75: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0c78: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c7e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c84: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0c87: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0c8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c90: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c96: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0c9a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c9f: mov_imm:
	regs[5] = 0xf46797b0, opcode= 0x02
0x0ca5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ca8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0cab: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0caf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cb4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0cb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0cba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0cbd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0cc0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0cc3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0cc6: mov_imm:
	regs[5] = 0x4d63e9ce, opcode= 0x02
0x0ccd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cd2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0cd5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0cd8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0cde: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ce5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cea: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0cee: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cf3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0cf6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0cf9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0cfc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0cff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d02: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0d06: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d0b: mov_imm:
	regs[5] = 0x14fd0366, opcode= 0x02
0x0d11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d15: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d1a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0d1d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0d21: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d26: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0d29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d2d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d35: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d3c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d41: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0d44: mov_imm:
	regs[5] = 0xddff5d1, opcode= 0x02
0x0d4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d4d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0d51: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d56: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d5c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d62: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0d65: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0d68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d6b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d6e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d72: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d7a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0d7d: mov_imm:
	regs[5] = 0x3171bded, opcode= 0x02
0x0d84: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d89: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d8c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0d8f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0d92: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0d96: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d9e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0da2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0da7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0daa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0dae: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0db3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0db6: mov_imm:
	regs[5] = 0xc63ce3c1, opcode= 0x02
0x0dbc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0dbf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0dc2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0dc8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0dce: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0dd1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0dd4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0dd7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0dda: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0dde: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0de3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0de6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0de9: mov_imm:
	regs[5] = 0x18e1086b, opcode= 0x02
0x0df0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0df5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0df8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0dfb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0dfe: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0e01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e07: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e0b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e13: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0e16: mov_imm:
	regs[5] = 0x41ff5e48, opcode= 0x02
0x0e1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e20: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e25: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0e28: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e2e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e34: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0e37: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0e3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e40: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e46: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0e49: mov_imm:
	regs[5] = 0xaacdd14c, opcode= 0x02
0x0e4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e52: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0e55: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0e58: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0e5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e61: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e67: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0e6a: mov_imm:
	regs[5] = 0xa6bb489d, opcode= 0x02
0x0e70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e73: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0e77: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e7c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e82: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e88: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0e8b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0e8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e94: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e97: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e9a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0e9d: mov_imm:
	regs[5] = 0xcd285261, opcode= 0x02
0x0ea3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ea6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0ea9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0eac: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0eb0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0eb5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0eb8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ebc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ec1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ec4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ec7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0eca: mov_imm:
	regs[5] = 0xa64f9f92, opcode= 0x02
0x0ed0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ed3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0ed7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0edc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ee2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ee9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0eee: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0ef1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0ef5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0efa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0efd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f01: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f06: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f0c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0f0f: mov_imm:
	regs[5] = 0x6ef373b1, opcode= 0x02
0x0f15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f19: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f1e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0f21: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0f24: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0f28: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f34: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f39: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f3f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0f43: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f48: mov_imm:
	regs[5] = 0x7d380c16, opcode= 0x02
0x0f4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f51: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0f55: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f5a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f60: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f66: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0f69: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0f6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f73: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f78: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f7e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0f81: mov_imm:
	regs[5] = 0xfacaa72f, opcode= 0x02
0x0f87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f8b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f90: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0f93: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0f96: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0f9a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0fa2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0fa5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0fa8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fab: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0faf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fb4: mov_imm:
	regs[5] = 0xde542018, opcode= 0x02
0x0fba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0fbe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fc3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0fc7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fcc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0fd2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fde: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0fe2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fe7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0fea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0fed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ff0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ff3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ff6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0ff9: mov_imm:
	regs[5] = 0x3509e26c, opcode= 0x02
0x1000: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1005: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1008: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x100b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x100e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1011: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1014: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1018: jmp_imm:
	pc += 0x1, opcode= 0x04
0x101d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1020: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1023: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1026: mov_imm:
	regs[5] = 0xac19eb2a, opcode= 0x02
0x102c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x102f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1032: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1039: jmp_imm:
	pc += 0x1, opcode= 0x04
0x103e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1045: jmp_imm:
	pc += 0x1, opcode= 0x04
0x104a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x104d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1051: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1056: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1059: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x105c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x105f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1062: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1065: mov_imm:
	regs[5] = 0x2938b31a, opcode= 0x02
0x106c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1071: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1074: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1078: jmp_imm:
	pc += 0x1, opcode= 0x04
0x107d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1081: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1086: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1089: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x108c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x108f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1092: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1095: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1099: jmp_imm:
	pc += 0x1, opcode= 0x04
0x109e: mov_imm:
	regs[5] = 0x20141420, opcode= 0x02
0x10a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x10ad: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x10b1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10b6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x10bd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10c2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x10c9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10ce: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x10d1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x10d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x10d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x10da: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x10dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10e0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x10e3: mov_imm:
	regs[5] = 0xda9b5bf4, opcode= 0x02
0x10e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10f2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x10f5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x10f8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x10fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x10ff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1104: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1107: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x110b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1110: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1114: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1119: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x111c: mov_imm:
	regs[5] = 0xf1dcfd22, opcode= 0x02
0x1123: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1128: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x112b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x112e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1134: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x113a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x113d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1140: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1143: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1146: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1149: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x114c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x114f: mov_imm:
	regs[5] = 0x31b3d48b, opcode= 0x02
0x1155: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1158: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x115b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x115e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1161: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1164: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1167: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x116a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x116d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1171: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1176: mov_imm:
	regs[5] = 0x3b61ea7e, opcode= 0x02
0x117c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1180: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1185: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1188: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x118e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1195: jmp_imm:
	pc += 0x1, opcode= 0x04
0x119a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x119d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x11a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11a4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x11ad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11b2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x11b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x11b8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x11bb: mov_imm:
	regs[5] = 0xdd17f70c, opcode= 0x02
0x11c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11c5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11ca: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x11cd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x11d1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11d6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x11d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x11e5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x11e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x11eb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x11ef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11f4: mov_imm:
	regs[5] = 0x3f8ecf75, opcode= 0x02
0x11fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11fd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1200: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1206: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x120c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x120f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1212: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1215: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1219: jmp_imm:
	pc += 0x1, opcode= 0x04
0x121e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1222: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1227: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x122a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x122e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1233: mov_imm:
	regs[5] = 0x2607bd81, opcode= 0x02
0x1239: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x123c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x123f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1243: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1248: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1251: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1254: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1257: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x125a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x125d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1261: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1266: mov_imm:
	regs[5] = 0x452e91de, opcode= 0x02
0x126c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x126f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1272: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1278: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x127e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1282: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1287: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x128b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1290: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1294: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1299: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x129c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x129f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12a2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x12a6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12ab: mov_imm:
	regs[5] = 0x4133287c, opcode= 0x02
0x12b2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12ba: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x12bd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x12c0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x12c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x12c7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x12d0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12d5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x12d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12dc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12e1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x12e4: mov_imm:
	regs[5] = 0x8da88bc6, opcode= 0x02
0x12ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12ed: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x12f0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x12f6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x12fc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x12ff: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1302: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1306: jmp_imm:
	pc += 0x1, opcode= 0x04
0x130b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x130e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1311: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1314: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1317: mov_imm:
	regs[5] = 0x49401d01, opcode= 0x02
0x131d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1320: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1324: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1329: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x132c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x132f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1332: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1335: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1338: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x133c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1341: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1344: mov_imm:
	regs[5] = 0xd7e068ef, opcode= 0x02
0x134b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1350: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1353: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1356: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x135c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1363: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1368: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x136b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x136e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1372: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1377: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x137a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x137d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1380: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1383: mov_imm:
	regs[5] = 0x2464a383, opcode= 0x02
0x138a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x138f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1392: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1395: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1399: jmp_imm:
	pc += 0x1, opcode= 0x04
0x139e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x13a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x13ad: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x13b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13b3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x13b7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13bc: mov_imm:
	regs[5] = 0x25f78a8f, opcode= 0x02
0x13c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13c5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x13c8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x13ce: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x13d5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13da: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x13dd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x13e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x13e7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13ec: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x13f0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13f8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x13fb: mov_imm:
	regs[5] = 0x2a032eec, opcode= 0x02
0x1401: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1404: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1407: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x140b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1410: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1413: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1416: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1419: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x141d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1422: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1425: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1428: mov_imm:
	regs[5] = 0xad28c3c8, opcode= 0x02
0x142e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1431: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1434: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x143a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1440: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1443: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1446: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1449: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x144d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1452: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1455: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1458: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x145b: mov_imm:
	regs[5] = 0x38346a76, opcode= 0x02
0x1461: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1464: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1467: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x146a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x146e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1473: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1476: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1479: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x147c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x147f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1482: mov_imm:
	regs[5] = 0x1f87587c, opcode= 0x02
0x1488: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x148c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1491: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1495: jmp_imm:
	pc += 0x1, opcode= 0x04
0x149a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x14a1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14a6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x14ac: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x14af: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x14b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x14b6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x14be: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x14c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14c4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x14c7: mov_imm:
	regs[5] = 0xf98796f3, opcode= 0x02
0x14cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14d0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x14d3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x14d6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x14d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x14dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x14e0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14e5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x14e9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14f1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x14f4: mov_imm:
	regs[5] = 0xc53086f8, opcode= 0x02
0x14fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14fd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1500: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1506: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x150c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x150f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1513: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1518: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x151b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x151e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1522: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1527: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x152a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x152d: mov_imm:
	regs[5] = 0x8b21923e, opcode= 0x02
0x1534: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1539: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x153c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x153f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1542: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1545: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1548: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x154b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x154f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1554: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1558: jmp_imm:
	pc += 0x1, opcode= 0x04
0x155d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1560: mov_imm:
	regs[5] = 0xe99602c7, opcode= 0x02
0x1566: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1569: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x156c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1573: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1578: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x157e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1581: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1584: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1587: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x158a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x158d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1590: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1593: mov_imm:
	regs[5] = 0x29566e6e, opcode= 0x02
0x1599: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x159c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x159f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x15a3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15a8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x15ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x15b1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x15b5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15bd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x15c0: mov_imm:
	regs[5] = 0xb6ced639, opcode= 0x02
0x15c7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15d0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15d5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x15d8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x15de: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x15e5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15ea: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x15ed: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x15f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x15f6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x15f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15fc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x15ff: mov_imm:
	regs[5] = 0xf085e4d4, opcode= 0x02
0x1605: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1608: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x160b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x160f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1614: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1617: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x161b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1620: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1623: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1627: jmp_imm:
	pc += 0x1, opcode= 0x04
0x162c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x162f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1632: mov_imm:
	regs[5] = 0xe6738d2b, opcode= 0x02
0x1638: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x163b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x163e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1644: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x164a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x164d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1651: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1656: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x165a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x165f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1662: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1665: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1668: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x166b: mov_imm:
	regs[5] = 0x19f28dc, opcode= 0x02
0x1672: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1677: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x167a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x167e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1683: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1687: jmp_imm:
	pc += 0x1, opcode= 0x04
0x168c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1690: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1695: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1698: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x169c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16a1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x16a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16a7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x16aa: mov_imm:
	regs[5] = 0x63f8e3d8, opcode= 0x02
0x16b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16b3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x16b6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x16bc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x16c3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16c8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x16cb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x16ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x16d2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x16db: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16e0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x16e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16e6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x16e9: mov_imm:
	regs[5] = 0x2b5948cd, opcode= 0x02
0x16ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16f3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16f8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x16fb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x16fe: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1701: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1704: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1707: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x170a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x170d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1710: mov_imm:
	regs[5] = 0xa64d39e9, opcode= 0x02
0x1716: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1719: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x171d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1722: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1728: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x172e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1731: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1734: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1738: jmp_imm:
	pc += 0x1, opcode= 0x04
0x173d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1740: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1743: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1746: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1749: mov_imm:
	regs[5] = 0xe2013fd7, opcode= 0x02
0x174f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1752: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1755: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1759: jmp_imm:
	pc += 0x1, opcode= 0x04
0x175e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1761: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1765: jmp_imm:
	pc += 0x1, opcode= 0x04
0x176a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x176d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1771: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1776: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1779: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x177c: mov_imm:
	regs[5] = 0x15cc122b, opcode= 0x02
0x1782: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1785: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1788: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x178e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1794: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1797: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x179a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x179e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x17a6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x17a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17ac: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x17b0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17b5: mov_imm:
	regs[5] = 0xaa98e960, opcode= 0x02
0x17bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17be: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x17c1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x17c4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x17c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x17ce: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17d3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x17d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17da: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17df: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x17e2: mov_imm:
	regs[5] = 0xd98c4174, opcode= 0x02
0x17e9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17f2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17f7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x17fa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1800: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1806: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1809: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x180d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1812: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1815: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1818: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x181b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x181e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1821: mov_imm:
	regs[5] = 0x8458d883, opcode= 0x02
0x1827: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x182a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x182d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1830: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1834: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1839: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x183c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1840: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1845: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1848: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x184b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x184e: mov_imm:
	regs[5] = 0x9f8b87e2, opcode= 0x02
0x1855: jmp_imm:
	pc += 0x1, opcode= 0x04
0x185a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x185e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1863: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1866: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x186c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1872: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1876: jmp_imm:
	pc += 0x1, opcode= 0x04
0x187b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x187e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1882: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1887: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x188a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x188e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1893: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1896: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x189a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x189f: mov_imm:
	regs[5] = 0x4be8a30a, opcode= 0x02
0x18a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18a8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x18ab: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x18ae: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x18b2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x18bd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x18c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x18c3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x18c6: mov_imm:
	regs[5] = 0xa3e6dbf2, opcode= 0x02
0x18cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18cf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x18d2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x18d8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x18de: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x18e2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18e7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x18eb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18f4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x18fc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1900: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1905: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x04
0x190e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1911: mov_imm:
	regs[5] = 0x4a304fff, opcode= 0x02
0x1917: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x191b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1920: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1923: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1927: jmp_imm:
	pc += 0x1, opcode= 0x04
0x192c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1930: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1935: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1938: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x193b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x193e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1941: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1944: mov_imm:
	regs[5] = 0xaed4c5b5, opcode= 0x02
0x194a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x194d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1950: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1957: jmp_imm:
	pc += 0x1, opcode= 0x04
0x195c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1962: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1965: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1968: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x196c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1971: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1974: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1978: jmp_imm:
	pc += 0x1, opcode= 0x04
0x197d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1980: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1983: mov_imm:
	regs[5] = 0x15a0e039, opcode= 0x02
0x1989: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x198c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x198f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1993: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1998: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x199b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x199e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x19a1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19ae: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19b3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x19b7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19bc: mov_imm:
	regs[5] = 0xd37c1fc1, opcode= 0x02
0x19c3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19cb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x19cf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x19db: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19e0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x19e6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x19e9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x19ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x19f6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x19fe: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a02: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a0a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1a0e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a13: mov_imm:
	regs[5] = 0xedbe4121, opcode= 0x02
0x1a19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a1d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a22: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1a25: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1a28: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1a2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a32: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a37: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a3b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a40: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a43: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1a47: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a4c: mov_imm:
	regs[5] = 0x8dd35eae, opcode= 0x02
0x1a53: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a5b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1a5e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a64: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a6b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a70: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1a73: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1a76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a7c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a83: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a88: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1a8b: mov_imm:
	regs[5] = 0xe4fce3ab, opcode= 0x02
0x1a91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a94: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1a97: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1a9a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1a9d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1aa1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1aa6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1aa9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1aad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ab2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ab5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1ab8: mov_imm:
	regs[5] = 0x5297a80f, opcode= 0x02
0x1abf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ac4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ac7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1aca: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ad0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ad7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1adc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1adf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1ae2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ae6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1aeb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1aee: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1af1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1af4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1af7: mov_imm:
	regs[5] = 0x760c76f4, opcode= 0x02
0x1afd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b06: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1b09: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1b0c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1b0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b13: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b1b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b22: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b27: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1b2b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b30: mov_imm:
	regs[5] = 0xb58cafde, opcode= 0x02
0x1b36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b39: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1b3c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b42: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b49: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b4e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1b51: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1b54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b5a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b5e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b66: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1b6a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b6f: mov_imm:
	regs[5] = 0x109ca496, opcode= 0x02
0x1b76: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b7e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1b82: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b87: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1b8b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b90: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1b93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b99: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b9f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1ba2: mov_imm:
	regs[5] = 0x519cf6b2, opcode= 0x02
0x1ba9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1bb1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1bb5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1bc0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1bc6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1bca: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bcf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1bd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1bd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1bd9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bde: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1be1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1be4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1be7: mov_imm:
	regs[5] = 0x2b98456e, opcode= 0x02
0x1bed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1bf0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1bf4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bf9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1bfc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1c00: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c0c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c11: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c17: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1c1b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c20: mov_imm:
	regs[5] = 0x1467d074, opcode= 0x02
0x1c26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c29: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1c2c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c32: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c39: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c3e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1c41: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1c44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c4a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c50: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1c53: mov_imm:
	regs[5] = 0xf389af63, opcode= 0x02
0x1c59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c5d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c62: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1c66: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c6b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1c6e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1c71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c78: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c7d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c81: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c8a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c8f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1c93: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c98: mov_imm:
	regs[5] = 0x987ebd8b, opcode= 0x02
0x1c9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ca1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1ca4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1caa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1cb0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1cb3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1cb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1cba: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1cc3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cc8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ccb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1cce: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1cd2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cd7: mov_imm:
	regs[5] = 0xab9c01e3, opcode= 0x02
0x1cdd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ce0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1ce3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1ce6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1ce9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1cec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1cf0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cf5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1cf9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cfe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d01: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1d04: mov_imm:
	regs[5] = 0x5511d3f4, opcode= 0x02
0x1d0b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d13: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1d17: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d1c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d22: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d28: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1d2c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d31: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1d34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d3a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d40: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1d43: mov_imm:
	regs[5] = 0xbbe62cd5, opcode= 0x02
0x1d4a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d58: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1d5b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1d5f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d64: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1d67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d6d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d73: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1d76: mov_imm:
	regs[5] = 0x2b256f33, opcode= 0x02
0x1d7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d7f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1d83: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d88: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d8e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d94: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1d97: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1d9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d9e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1da3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1da6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1daa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1daf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1db3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1db8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1dbb: mov_imm:
	regs[5] = 0xa3f15675, opcode= 0x02
0x1dc2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1dc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1dca: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1dce: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1dd3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1dd7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ddc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1ddf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1de2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1de5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1dee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1df2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1df7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1dfa: mov_imm:
	regs[5] = 0xc49dc774, opcode= 0x02
0x1e00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e03: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e0c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e12: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e18: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1e1b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1e1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e24: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e2a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1e2d: mov_imm:
	regs[5] = 0xc82ffa1, opcode= 0x02
0x1e33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e36: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1e39: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1e3d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e42: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1e46: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e51: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e55: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e5d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1e60: mov_imm:
	regs[5] = 0xc138e71e, opcode= 0x02
0x1e66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e69: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1e6c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e73: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e78: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e7f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e84: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1e87: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1e8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e8e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e96: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e9d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ea2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1ea5: mov_imm:
	regs[5] = 0xc110fec1, opcode= 0x02
0x1eab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1eae: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1eb1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1eb4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1eb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1eba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1ebd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ec0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ec3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1ec6: mov_imm:
	regs[5] = 0x4885cae8, opcode= 0x02
0x1ecc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ecf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1ed2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ed9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ede: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ee4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1ee7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1eea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1eee: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ef3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1ef6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1efa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1eff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f02: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1f05: mov_imm:
	regs[5] = 0xba9b2820, opcode= 0x02
0x1f0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f0e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1f11: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1f14: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1f18: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f21: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f29: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f2f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1f32: mov_imm:
	regs[5] = 0x32d5f6ae, opcode= 0x02
0x1f38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f3c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f41: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1f45: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f4a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f50: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f56: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1f59: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1f5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f62: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f68: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1f6b: mov_imm:
	regs[5] = 0x9c48efae, opcode= 0x02
0x1f71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f75: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f7a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1f7d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1f80: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1f83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f89: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f8f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1f92: mov_imm:
	regs[5] = 0x6befe92d, opcode= 0x02
0x1f98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f9b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1f9e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1fa4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1faa: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1fad: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1fb0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1fb4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1fbc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1fc0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1fc8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1fcb: mov_imm:
	regs[5] = 0xda14d64e, opcode= 0x02
0x1fd2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1fda: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1fde: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fe3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1fe7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fec: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1fef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ff3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ff8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1ffb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ffe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2001: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2004: mov_imm:
	regs[5] = 0x8ff6cd90, opcode= 0x02
0x200a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x200d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2010: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2017: jmp_imm:
	pc += 0x1, opcode= 0x04
0x201c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2022: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2025: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2028: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x202c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2031: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2034: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2037: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x203a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x203e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2043: mov_imm:
	regs[5] = 0x723a379d, opcode= 0x02
0x2049: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x204d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2052: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2056: jmp_imm:
	pc += 0x1, opcode= 0x04
0x205b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x205e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2062: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2067: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x206a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x206d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2070: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2073: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2077: jmp_imm:
	pc += 0x1, opcode= 0x04
0x207c: mov_imm:
	regs[5] = 0xa36570e4, opcode= 0x02
0x2082: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2085: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2088: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x208e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2094: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2097: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x209b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x20a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x20a6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x20a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x20ac: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x20af: mov_imm:
	regs[5] = 0x758cb3b2, opcode= 0x02
0x20b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20b8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x20bb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x20bf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20c4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x20c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x20ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x20ce: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20d3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x20d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x20d9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x20dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20e2: mov_imm:
	regs[5] = 0xdf7a3b95, opcode= 0x02
0x20e9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20f2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20f7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x20fa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2100: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2106: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2109: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x210c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x210f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2112: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2115: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2118: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x211b: mov_imm:
	regs[5] = 0x65dba762, opcode= 0x02
0x2121: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2124: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2127: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x212a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2133: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2137: jmp_imm:
	pc += 0x1, opcode= 0x04
0x213c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x213f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2142: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2146: jmp_imm:
	pc += 0x1, opcode= 0x04
0x214b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x214f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2154: mov_imm:
	regs[5] = 0x865d66dd, opcode= 0x02
0x215a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x215d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2160: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2167: jmp_imm:
	pc += 0x1, opcode= 0x04
0x216c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2172: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2175: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2179: jmp_imm:
	pc += 0x1, opcode= 0x04
0x217e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2181: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2185: jmp_imm:
	pc += 0x1, opcode= 0x04
0x218a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x218d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2190: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2193: mov_imm:
	regs[5] = 0x67c866e7, opcode= 0x02
0x219a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x219f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21a3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21a8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x21ab: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x21af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21b4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x21b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x21c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21c9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x21cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21cf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x21d3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21d8: mov_imm:
	regs[5] = 0x76ab2a84, opcode= 0x02
0x21de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21e1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x21e4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x21eb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21f0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x21f6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x21f9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x21fd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2202: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2205: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2209: jmp_imm:
	pc += 0x1, opcode= 0x04
0x220e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2211: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2214: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2217: mov_imm:
	regs[5] = 0xd043420c, opcode= 0x02
0x221d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2220: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2224: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2229: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x222c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2230: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2235: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2238: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x223b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x223f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2244: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2247: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x224a: mov_imm:
	regs[5] = 0x83409d93, opcode= 0x02
0x2251: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2256: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x225a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x225f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2263: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2268: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x226e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2275: jmp_imm:
	pc += 0x1, opcode= 0x04
0x227a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x227e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2283: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2286: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x228a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x228f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2292: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2295: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2298: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x229b: mov_imm:
	regs[5] = 0x967864cc, opcode= 0x02
0x22a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22a4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x22a7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x22ab: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22b0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x22b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x22b9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x22bd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22c5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x22c8: mov_imm:
	regs[5] = 0x4607d46d, opcode= 0x02
0x22ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22d1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x22d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x22da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x22e0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x22e3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x22e7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x22f3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22f8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x22fc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2301: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2304: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2308: jmp_imm:
	pc += 0x1, opcode= 0x04
0x230d: mov_imm:
	regs[5] = 0xad87e4bc, opcode= 0x02
0x2313: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2316: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2319: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x231c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2320: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2325: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2328: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x232c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2331: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2334: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2337: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x233a: mov_imm:
	regs[5] = 0x2076955a, opcode= 0x02
0x2340: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2344: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2349: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x234d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2352: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2358: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x235e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2361: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2365: jmp_imm:
	pc += 0x1, opcode= 0x04
0x236a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x236e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2373: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2376: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x237a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x237f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2383: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2388: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x238c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2391: mov_imm:
	regs[5] = 0x17c6223a, opcode= 0x02
0x2397: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x239a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x239d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x23a0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x23a4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23ad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x23b5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x23b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23bb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x23be: mov_imm:
	regs[5] = 0xc8266e12, opcode= 0x02
0x23c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x23c7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x23ca: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x23d0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x23d6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x23da: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23df: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x23e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x23e9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23ee: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x23f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23f4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x23f7: mov_imm:
	regs[5] = 0x5f2969de, opcode= 0x02
0x23fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2400: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2403: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2406: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2409: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x240d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2412: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2415: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2418: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x241b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x241e: mov_imm:
	regs[5] = 0xd4f28dac, opcode= 0x02
0x2424: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2427: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x242a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2430: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2437: jmp_imm:
	pc += 0x1, opcode= 0x04
0x243c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2440: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2445: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2448: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x244c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2451: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2455: jmp_imm:
	pc += 0x1, opcode= 0x04
0x245a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x245e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2463: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2466: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x246a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x246f: mov_imm:
	regs[5] = 0x5b83ebe9, opcode= 0x02
0x2475: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2478: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x247b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x247e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2481: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2484: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2487: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x248a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x248e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2493: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2496: mov_imm:
	regs[5] = 0xd9dc44b, opcode= 0x02
0x249c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24a0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24a5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x24a8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x24af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24b4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x24ba: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x24bd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x24c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x24c7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24cc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x24cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24d3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24d8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x24db: mov_imm:
	regs[5] = 0xd76703ca, opcode= 0x02
0x24e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24e4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x24e8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24ed: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x24f1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24f6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x24f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2500: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2505: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2508: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x250b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x250e: mov_imm:
	regs[5] = 0x49641fc7, opcode= 0x02
0x2515: jmp_imm:
	pc += 0x1, opcode= 0x04
0x251a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x251d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2521: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2526: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x252c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2532: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2535: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2538: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x253b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x253e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2541: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2544: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2547: mov_imm:
	regs[5] = 0x7c1190f2, opcode= 0x02
0x254d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2550: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2553: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2556: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2559: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x255d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2562: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2566: jmp_imm:
	pc += 0x1, opcode= 0x04
0x256b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x256e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2571: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2575: jmp_imm:
	pc += 0x1, opcode= 0x04
0x257a: mov_imm:
	regs[5] = 0x2dc19460, opcode= 0x02
0x2580: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2584: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2589: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x258c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2592: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2598: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x259b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x259e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x25a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x25a4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x25a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25aa: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x25ad: mov_imm:
	regs[5] = 0xf2c2add8, opcode= 0x02
0x25b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25b6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x25b9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x25bc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x25bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x25c3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x25cb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x25ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25d2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25d7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x25da: mov_imm:
	regs[5] = 0x57bfbc4a, opcode= 0x02
0x25e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25e3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25ec: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x25f2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x25f8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x25fb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x25fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2601: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2605: jmp_imm:
	pc += 0x1, opcode= 0x04
0x260a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x260d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2610: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2613: mov_imm:
	regs[5] = 0xf1d9edcd, opcode= 0x02
0x2619: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x261c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x261f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2622: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2625: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2628: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x262c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2631: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2634: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2638: jmp_imm:
	pc += 0x1, opcode= 0x04
0x263d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2641: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2646: mov_imm:
	regs[5] = 0xf95367d1, opcode= 0x02
0x264d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2652: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2656: jmp_imm:
	pc += 0x1, opcode= 0x04
0x265b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x265e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2664: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x266a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x266d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2670: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2673: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2676: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2679: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x267c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x267f: mov_imm:
	regs[5] = 0x7852f920, opcode= 0x02
0x2685: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2688: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x268b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x268e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2691: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2694: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2697: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x269a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x269d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x26a0: mov_imm:
	regs[5] = 0xe8e166cf, opcode= 0x02
0x26a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26a9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x26ac: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x26b3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26b8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x26be: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x26c1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x26c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x26ca: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x26cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26d0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x26d3: mov_imm:
	regs[5] = 0x97a19dee, opcode= 0x02
0x26d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26e2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x26e5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x26e8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x26eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x26f1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x26f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26f7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x26fa: mov_imm:
	regs[5] = 0x794445ee, opcode= 0x02
0x2700: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2703: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2706: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x270d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2712: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2718: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x271b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x271e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2721: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2724: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2727: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x272a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x272d: mov_imm:
	regs[5] = 0xc6e2a615, opcode= 0x02
0x2733: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2736: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2739: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x273c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2740: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2745: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2748: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x274c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2751: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2755: jmp_imm:
	pc += 0x1, opcode= 0x04
0x275a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x275d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2760: mov_imm:
	regs[5] = 0x7a65e387, opcode= 0x02
0x2766: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2769: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x276d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2772: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2778: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x277f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2784: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2787: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x278a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x278d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2790: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2793: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2796: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2799: mov_imm:
	regs[5] = 0xb4cad030, opcode= 0x02
0x279f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27a2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x27a5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x27a8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x27ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x27af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x27b7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x27bb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27c3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x27c6: mov_imm:
	regs[5] = 0xd7ee459c, opcode= 0x02
0x27cd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27d5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x27d8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x27de: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x27e5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27ea: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x27ed: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x27f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x27f4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x27fc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x27ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2802: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2805: mov_imm:
	regs[5] = 0x75450465, opcode= 0x02
0x280b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x280e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2811: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2814: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2817: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x281a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x281d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2821: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2826: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2829: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x282d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2832: mov_imm:
	regs[5] = 0xa43108ee, opcode= 0x02
0x2838: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x283b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x283e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2844: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x284a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x284d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2850: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2854: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2859: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x285c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2860: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2865: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2868: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x286b: mov_imm:
	regs[5] = 0x17322806, opcode= 0x02
0x2871: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2874: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2877: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x287b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2880: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2884: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2889: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x288c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x288f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2892: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2895: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2898: mov_imm:
	regs[5] = 0xad720551, opcode= 0x02
0x289f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28a7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x28aa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x28b0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x28b6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x28ba: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28bf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x28c3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x28cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x28ce: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x28d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28d5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28da: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x28dd: mov_imm:
	regs[5] = 0xee783fc9, opcode= 0x02
0x28e4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28f2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x28f6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28fb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x28ff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2904: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2907: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x290a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x290d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2910: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2913: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2916: mov_imm:
	regs[5] = 0x255b5d45, opcode= 0x02
0x291c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x291f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2922: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2929: jmp_imm:
	pc += 0x1, opcode= 0x04
0x292e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2935: jmp_imm:
	pc += 0x1, opcode= 0x04
0x293a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x293d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2940: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2943: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2946: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x294a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x294f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2953: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2958: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x295b: mov_imm:
	regs[5] = 0x50711a37, opcode= 0x02
0x2961: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2964: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2967: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x296a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x296d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2970: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2974: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2979: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x297c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x297f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2982: mov_imm:
	regs[5] = 0x22cece46, opcode= 0x02
0x2988: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x298b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x298f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2994: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x299a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x29a0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x29a3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x29a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29aa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x29b3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29b8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x29bc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29c5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29ca: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x29cd: mov_imm:
	regs[5] = 0xb68f51e0, opcode= 0x02
0x29d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29d7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29dc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x29df: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x29e2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x29e6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x29f7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a03: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2a07: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a0c: mov_imm:
	regs[5] = 0x23519535, opcode= 0x02
0x2a12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a15: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2a18: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a1f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a24: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a2b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a30: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2a33: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2a36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a3c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a42: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2a46: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a4b: mov_imm:
	regs[5] = 0x7dd6b64e, opcode= 0x02
0x2a51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a54: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2a57: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2a5b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a60: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2a63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a67: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a6f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a78: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a7b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2a7e: mov_imm:
	regs[5] = 0xfc238bcc, opcode= 0x02
0x2a85: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a8a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a8e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a93: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2a96: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a9c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2aa2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2aa5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2aa9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2aae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ab1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2ab5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2aba: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2abe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ac3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ac6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2ac9: mov_imm:
	regs[5] = 0xd175d81, opcode= 0x02
0x2acf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ad2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2ad5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2ad8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2adb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2adf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ae4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2ae8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2aed: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2af0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2af3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2af7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2afc: mov_imm:
	regs[5] = 0xcd1a80fe, opcode= 0x02
0x2b02: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b06: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b0b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2b0e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b14: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b1a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2b1d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2b20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b27: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b2c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b30: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b39: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b3e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2b41: mov_imm:
	regs[5] = 0xd461c6f9, opcode= 0x02
0x2b47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b4a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2b4e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b53: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b5c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2b5f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b65: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b6b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2b6e: mov_imm:
	regs[5] = 0x68588b8e, opcode= 0x02
0x2b75: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b7d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2b80: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b87: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b8c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b92: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2b95: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2b98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b9f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ba4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ba7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2baa: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2bad: mov_imm:
	regs[5] = 0x5a234c1b, opcode= 0x02
0x2bb3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2bb7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bbc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2bbf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2bc2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2bc5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2bc9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2bd1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2bd4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2bd7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2be0: mov_imm:
	regs[5] = 0x246777d5, opcode= 0x02
0x2be6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2be9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2bed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bf2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2bf9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bfe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c05: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c0a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2c0d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2c10: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c16: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c19: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c1c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2c1f: mov_imm:
	regs[5] = 0xeafb97a0, opcode= 0x02
0x2c25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c29: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c2e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2c31: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2c34: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2c37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c3d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c41: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c49: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2c4c: mov_imm:
	regs[5] = 0x570faba5, opcode= 0x02
0x2c52: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c55: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2c58: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c5e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c65: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c6a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2c6e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c73: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2c76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c7c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c82: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2c85: mov_imm:
	regs[5] = 0xa270e6e1, opcode= 0x02
0x2c8c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c94: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2c97: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2c9b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ca0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2ca3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2cb0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cb5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2cb8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2cbb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2cbe: mov_imm:
	regs[5] = 0xd2311076, opcode= 0x02
0x2cc4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2cc7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2cca: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2cd0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2cd7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cdc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2cdf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2ce2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ce6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ceb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2cee: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2cf1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2cf4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2cf8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cfd: mov_imm:
	regs[5] = 0xd5dab36c, opcode= 0x02
0x2d04: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d0c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2d10: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d15: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2d18: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2d1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d21: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d27: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2d2a: mov_imm:
	regs[5] = 0xe0eb7cf0, opcode= 0x02
0x2d30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d34: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d39: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2d3c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d42: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d48: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2d4b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2d4f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d5a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d60: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2d63: mov_imm:
	regs[5] = 0x1084d4cc, opcode= 0x02
0x2d69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d6c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2d6f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2d72: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2d75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d79: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d81: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d85: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d8d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2d90: mov_imm:
	regs[5] = 0xf80d2ba0, opcode= 0x02
0x2d96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d99: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2d9d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2da2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2da8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2dae: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2db1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2db4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2db7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2dbb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2dc0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2dc3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2dc6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2dc9: mov_imm:
	regs[5] = 0xe9236451, opcode= 0x02
0x2dcf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2dd2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2dd5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2dd8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2ddb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2dde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2de1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2de4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2de8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ded: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2df0: mov_imm:
	regs[5] = 0x32590c32, opcode= 0x02
0x2df6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2dfa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2dff: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2e02: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e08: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e0e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2e11: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2e14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e1b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e20: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e24: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e2c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2e2f: mov_imm:
	regs[5] = 0x2e5f0f5f, opcode= 0x02
0x2e36: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e3e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2e41: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2e45: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e4a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2e4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e51: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e56: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e5a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e5f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e62: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e65: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2e68: mov_imm:
	regs[5] = 0xf0475326, opcode= 0x02
0x2e6f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e77: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2e7b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e80: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e86: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e8c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2e8f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2e92: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e98: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e9b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ea4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2ea7: mov_imm:
	regs[5] = 0x2756d833, opcode= 0x02
0x2ead: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2eb0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2eb3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ebc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ec5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ec8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2ecb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ece: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ed1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2ed4: mov_imm:
	regs[5] = 0xb0d8972d, opcode= 0x02
0x2eda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2edd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2ee0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ee6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2eed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ef2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2ef5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2ef8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2efb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2efe: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f05: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f0a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2f0d: mov_imm:
	regs[5] = 0x599b5632, opcode= 0x02
0x2f13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f16: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2f1a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f1f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2f22: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2f25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f28: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f2c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f31: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f37: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2f3a: mov_imm:
	regs[5] = 0xa55b9ef7, opcode= 0x02
0x2f41: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f49: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2f4c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f52: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f58: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2f5b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2f5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f65: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f6a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f6e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f77: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f7c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2f7f: mov_imm:
	regs[5] = 0x35932774, opcode= 0x02
0x2f85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f88: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2f8b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2f8f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f94: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2f97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f9e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fa3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2fa7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2faf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2fb2: mov_imm:
	regs[5] = 0x7fc41711, opcode= 0x02
0x2fb9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fbe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2fc1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2fc5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fca: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2fd0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2fd6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2fd9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2fdc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2fdf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2fe3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fe8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2fec: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ff1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ff4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2ff7: mov_imm:
	regs[5] = 0xb13060c4, opcode= 0x02
0x2ffd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3000: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3003: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3006: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3009: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x300c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x300f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3012: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3015: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3018: mov_imm:
	regs[5] = 0x656c0aee, opcode= 0x02
0x301e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3021: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3025: jmp_imm:
	pc += 0x1, opcode= 0x04
0x302a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3031: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3036: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x303c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x303f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3043: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3048: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x304b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x304e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3051: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3054: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3057: mov_imm:
	regs[5] = 0x7a8b51b, opcode= 0x02
0x305e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3063: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3066: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3069: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x306c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x306f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3072: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3075: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3078: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x307b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x307e: mov_imm:
	regs[5] = 0xb51fd73f, opcode= 0x02
0x3085: jmp_imm:
	pc += 0x1, opcode= 0x04
0x308a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x308d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3090: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3096: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x309c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x30a0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30a5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x30a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30ac: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x30b4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x30b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30ba: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x30bd: mov_imm:
	regs[5] = 0x5bc68eaa, opcode= 0x02
0x30c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30cc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x30cf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x30d2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x30d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30d9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x30e2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30e7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x30ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30ed: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x30f0: mov_imm:
	regs[5] = 0x1b2e2749, opcode= 0x02
0x30f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30fa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30ff: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3102: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3109: jmp_imm:
	pc += 0x1, opcode= 0x04
0x310e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3114: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3117: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x311a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x311e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3123: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3126: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x312f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3132: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3135: mov_imm:
	regs[5] = 0x5e94727c, opcode= 0x02
0x313b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x313e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3142: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3147: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x314a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x314d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3150: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3153: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3156: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3159: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x315c: mov_imm:
	regs[5] = 0xfc67fcac, opcode= 0x02
0x3163: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3168: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x316b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x316f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3174: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x317b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3180: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3186: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3189: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x318c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x318f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3192: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3196: jmp_imm:
	pc += 0x1, opcode= 0x04
0x319b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x319e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x31a2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31a7: mov_imm:
	regs[5] = 0x7a54cf42, opcode= 0x02
0x31ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31b0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x31b4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31b9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x31bc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x31bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x31c5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x31c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31cc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31d1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x31d4: mov_imm:
	regs[5] = 0xb182db54, opcode= 0x02
0x31da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31dd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x31e0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x31e6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x31ec: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x31ef: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x31f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x31f8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x31fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31fe: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3201: mov_imm:
	regs[5] = 0x305284e1, opcode= 0x02
0x3208: jmp_imm:
	pc += 0x1, opcode= 0x04
0x320d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3210: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3213: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3216: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3219: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x321d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3222: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3225: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3228: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x322b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x322f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3234: mov_imm:
	regs[5] = 0xe465cabd, opcode= 0x02
0x323a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x323d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3240: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3247: jmp_imm:
	pc += 0x1, opcode= 0x04
0x324c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3252: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3255: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3259: jmp_imm:
	pc += 0x1, opcode= 0x04
0x325e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3261: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3265: jmp_imm:
	pc += 0x1, opcode= 0x04
0x326a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x326e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3273: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x04
0x327c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3280: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3285: mov_imm:
	regs[5] = 0x781329fe, opcode= 0x02
0x328b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x328e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3291: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3295: jmp_imm:
	pc += 0x1, opcode= 0x04
0x329a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x329d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x32a3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x32a7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32af: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x32b2: mov_imm:
	regs[5] = 0xe75f8a25, opcode= 0x02
0x32b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32bc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32c1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x32c5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32ca: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x32d0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x32d6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x32d9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x32dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x32e2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x32e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32e8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x32eb: mov_imm:
	regs[5] = 0xc068e4a7, opcode= 0x02
0x32f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32f4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x32f7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x32fb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3300: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3303: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3306: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3309: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x330d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3312: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3316: jmp_imm:
	pc += 0x1, opcode= 0x04
0x331b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x331e: mov_imm:
	regs[5] = 0xcbb305b1, opcode= 0x02
0x3325: jmp_imm:
	pc += 0x1, opcode= 0x04
0x332a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x332e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3333: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3336: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x333c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3342: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3345: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3348: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x334c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3351: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3354: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3357: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x335a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x335d: mov_imm:
	regs[5] = 0x82f23a78, opcode= 0x02
0x3363: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3367: jmp_imm:
	pc += 0x1, opcode= 0x04
0x336c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3370: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3375: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3378: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x337b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x337e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3381: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3384: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3387: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x338a: mov_imm:
	regs[5] = 0x991e22e3, opcode= 0x02
0x3390: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3393: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3396: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x339c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x33a2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x33a6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33ab: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x33ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x33b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x33b4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x33b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33ba: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x33bd: mov_imm:
	regs[5] = 0x5ba331c5, opcode= 0x02
0x33c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33cc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x33cf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x33d2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x33d6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x33df: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x33e7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33f3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x33f6: mov_imm:
	regs[5] = 0x577a90a3, opcode= 0x02
0x33fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33ff: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3402: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3408: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x340f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3414: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3417: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x341a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x341d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3420: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3423: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3427: jmp_imm:
	pc += 0x1, opcode= 0x04
0x342c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3430: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3435: mov_imm:
	regs[5] = 0xe3b845bf, opcode= 0x02
0x343c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3441: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3444: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3448: jmp_imm:
	pc += 0x1, opcode= 0x04
0x344d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3451: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3456: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3459: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x345d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3462: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3466: jmp_imm:
	pc += 0x1, opcode= 0x04
0x346b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x346e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3471: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3474: mov_imm:
	regs[5] = 0xd7fd5c90, opcode= 0x02
0x347a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x347e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3483: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3486: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x348c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3498: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x349b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x349e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x34a4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x34a8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34b0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x34b3: mov_imm:
	regs[5] = 0x848c28ef, opcode= 0x02
0x34ba: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34c2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x34c5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x34c9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34ce: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x34d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x34d8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34dd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x34e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34e3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x34e6: mov_imm:
	regs[5] = 0x225f137c, opcode= 0x02
0x34ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34ef: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x34f2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x34f9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34fe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3504: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3507: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x350a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x350e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3513: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3516: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3519: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x351c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x351f: mov_imm:
	regs[5] = 0x182e7638, opcode= 0x02
0x3525: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3529: jmp_imm:
	pc += 0x1, opcode= 0x04
0x352e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3531: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3534: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3537: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x353b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3540: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3544: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3549: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x354c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x354f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3552: mov_imm:
	regs[5] = 0xd7cca3b3, opcode= 0x02
0x3558: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x355c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3561: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3565: jmp_imm:
	pc += 0x1, opcode= 0x04
0x356a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3570: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3576: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3579: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x357c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x357f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3582: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3585: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3588: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x358b: mov_imm:
	regs[5] = 0xb2027a85, opcode= 0x02
0x3591: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3594: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3598: jmp_imm:
	pc += 0x1, opcode= 0x04
0x359d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x35a1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35a6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x35aa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x35b5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x35b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35bb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x35be: mov_imm:
	regs[5] = 0x33338f52, opcode= 0x02
0x35c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35c7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x35cb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35d0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x35d6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x35dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35e2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x35e6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35eb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x35ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x35f4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x35f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35fa: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x35fd: mov_imm:
	regs[5] = 0x8f2e8a9b, opcode= 0x02
0x3603: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3607: jmp_imm:
	pc += 0x1, opcode= 0x04
0x360c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x360f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3612: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3615: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3618: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x361b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x361e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3621: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3625: jmp_imm:
	pc += 0x1, opcode= 0x04
0x362a: mov_imm:
	regs[5] = 0x57adca8e, opcode= 0x02
0x3631: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3636: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3639: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x363d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3642: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3648: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x364e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3652: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3657: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x365a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x365d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3661: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3666: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3669: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x366c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x366f: mov_imm:
	regs[5] = 0x4b198439, opcode= 0x02
0x3676: jmp_imm:
	pc += 0x1, opcode= 0x04
0x367b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x367e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3682: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3687: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x368a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x368d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3691: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3696: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x369a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x369f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x36a3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36ab: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x36ae: mov_imm:
	regs[5] = 0xbbd5139c, opcode= 0x02
0x36b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36b7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x36bb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36c0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x36c6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x36cc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x36cf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x36d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x36d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x36d8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x36db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36df: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36e4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x36e7: mov_imm:
	regs[5] = 0x2a614b7f, opcode= 0x02
0x36ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36f1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36f6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x36f9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x36fc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x36ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3703: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3708: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x370b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x370e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3711: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3714: mov_imm:
	regs[5] = 0xa3432740, opcode= 0x02
0x371b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3720: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3723: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3727: jmp_imm:
	pc += 0x1, opcode= 0x04
0x372c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3732: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3738: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x373c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3741: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3744: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3747: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x374a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x374d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3751: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3756: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3759: mov_imm:
	regs[5] = 0x506d0304, opcode= 0x02
0x375f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3763: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3768: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x376c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3771: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3774: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3777: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x377a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x377d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3780: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3783: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3786: mov_imm:
	regs[5] = 0x1a0a4ab1, opcode= 0x02
0x378c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x378f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3792: mov_imm:
	regs[30] = 0x9b129745, opcode= 0x02
0x3798: mov_imm:
	regs[31] = 0x6dff9808, opcode= 0x02
0x379e: xor_regs:
	regs[0] ^= regs[30], opcode= 0x03
0x37a1: xor_regs:
	regs[1] ^= regs[31], opcode= 0x03
max register index:31
