\relax 
\citation{fnal}
\citation{picmg30}
\citation{picmg38}
\@writefile{toc}{\contentsline {section}{\numberline {1}Introduction}{6}}
\@writefile{toc}{\contentsline {section}{\numberline {2}Advanced Telecommunication Computing Architecture}{6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1}Specifications}{6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2}Backplane Networks}{6}}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces A 14 slot ATCA shelf with integrated redundant AC-DC power supplies.}}{7}}
\newlabel{shelf}{{1}{7}}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces Full mesh backplane connections in a 14 slot shelf. Each line represents 4 bidirectional lanes.}}{7}}
\newlabel{fullmesh}{{2}{7}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3}Hardware Platform Management}{7}}
\citation{xilinx}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.4}Power and Cooling}{8}}
\@writefile{toc}{\contentsline {section}{\numberline {3}Pulsar IIb Front Board}{8}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1}FPGA}{8}}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces The Pulsar IIb front board, RTM, IPMC and PRM mezzanine.}}{9}}
\newlabel{pulsar2}{{3}{9}}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces The Pulsar IIb front board block diagram.}}{9}}
\newlabel{pulsar2b_block}{{4}{9}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2}RTM Interface}{10}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3}Fabric Interface}{10}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4}Mezzanine Cards}{10}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.5}FPGA Configuration}{10}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.6}Backplane Synchronization Interface}{10}}
\newlabel{section_bp_sync}{{3.6}{10}}
\@writefile{lof}{\contentsline {figure}{\numberline {5}{\ignorespaces The Pulsar IIb synchronization interface.}}{11}}
\newlabel{sync}{{5}{11}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.7}Scratchpad DRAM}{11}}
\citation{qsfp}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.8}Board Management}{12}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.9}Sensors and Telemetry}{12}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.10}Power Distribution}{12}}
\@writefile{toc}{\contentsline {section}{\numberline {4}Rear Transition Board}{12}}
\newlabel{rtm_section}{{4}{12}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1}QSFP+ Optical Transceivers}{12}}
\citation{lapp_ipmc}
\citation{cern_ipmc}
\citation{wisc_ipmc}
\@writefile{lof}{\contentsline {figure}{\numberline {6}{\ignorespaces Front board and RTM power routing and management connections.}}{13}}
\newlabel{rtm_pwr}{{6}{13}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2}Management Microcontroller}{13}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3}Power Distribution}{13}}
\@writefile{toc}{\contentsline {section}{\numberline {5}Intelligent Platform Management Controller}{13}}
\newlabel{ipmc_section}{{5}{13}}
\@writefile{lof}{\contentsline {figure}{\numberline {7}{\ignorespaces The Fermilab IPMC mezzanine card.}}{14}}
\newlabel{fnal_ipmc}{{7}{14}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.1}Core IPMI Functionality}{14}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2}Non-IPMI Features for Slow Controls}{14}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {5.2.1}Xilinx Virtual Cable JTAG Interface}{15}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {5.2.2}SPI Server}{15}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {5.2.3}FTP}{15}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {5.2.4}Telnet}{15}}
\@writefile{lof}{\contentsline {figure}{\numberline {8}{\ignorespaces Inconsistant link performance on an early 40G backplane.}}{16}}
\newlabel{bad_links}{{8}{16}}
\@writefile{toc}{\contentsline {section}{\numberline {6}Link Performance Testing}{16}}
\newlabel{link_perf}{{6}{16}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.1}Full Mesh Backplane}{16}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {6.1.1}10G and 40G Backplane Testing}{16}}
\newlabel{link_perf_40g}{{6.1.1}{16}}
\citation{comtel}
\@writefile{lof}{\contentsline {figure}{\numberline {9}{\ignorespaces Example links on the COMTEL full mesh backplane, 10Gbps PRBS7.}}{17}}
\newlabel{comtel_results}{{9}{17}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {6.1.2}100G Backplane Testing}{17}}
\newlabel{link_perf_100g}{{6.1.2}{17}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.2}Rear Transition Module}{17}}
\newlabel{link_perf_rtm}{{6.2}{17}}
\citation{tm2651e}
\@writefile{lof}{\contentsline {figure}{\numberline {10}{\ignorespaces RTM link performance, AOC loopback at 10Gbps PRBS7.}}{18}}
\newlabel{rtm_results}{{10}{18}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.3}Mezzanine Cards}{18}}
\newlabel{link_perf_fmc}{{6.3}{18}}
\@writefile{lof}{\contentsline {figure}{\numberline {11}{\ignorespaces Link performance at 10Gbps PRBS7 between the Pulsar2b FPGA a Kintex UltraScale FPGA on Mezzanine card.}}{19}}
\newlabel{fmc_results}{{11}{19}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {6.3.1}Serial Interface}{19}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {6.3.2}Parallel Interface}{19}}
\@writefile{toc}{\contentsline {section}{\numberline {7}System Integration}{19}}
\citation{cern_ttc}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.1}Synchronization}{20}}
\newlabel{section_ttc}{{7.1}{20}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2}Serial Link Encoding}{20}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.3}Serial Link Clocking and Alignment}{20}}
\newlabel{linkclocking}{{7.3}{20}}
\citation{pram}
\citation{tm2651e}
\@writefile{lof}{\contentsline {figure}{\numberline {12}{\ignorespaces High speed serial link clock domain crossing and data alignment scheme.}}{21}}
\newlabel{link_cdc}{{12}{21}}
\@writefile{toc}{\contentsline {section}{\numberline {8}The CMS L1 Tracking Trigger Demonstration System}{21}}
\@writefile{toc}{\contentsline {subsection}{\numberline {8.1}Introduction}{21}}
\citation{rps}
\@writefile{toc}{\contentsline {subsection}{\numberline {8.2}Data Delivery Overview}{22}}
\@writefile{toc}{\contentsline {subsection}{\numberline {8.3}Fermilab Test Stand}{22}}
\@writefile{lof}{\contentsline {figure}{\numberline {13}{\ignorespaces The Pulsar2 test stand at Fermilab. The upper ATCA shelf (COMTEL) is for Pattern Recognition Boards (PRBs) and the lower shelf (Schroff) is for Data Source Boards (DSBs). The short rack contains a VME crate and TTCcx board. Inset: the rear of the rack showing 100 QSFP+ cables connecting the two ATCA shelves.}}{23}}
\newlabel{teststand_pic}{{13}{23}}
\@writefile{lof}{\contentsline {figure}{\numberline {14}{\ignorespaces Smoke detection and AC power interlock in the test stand rack.}}{23}}
\newlabel{interlock}{{14}{23}}
\@writefile{lof}{\contentsline {figure}{\numberline {15}{\ignorespaces Data Source Board firmware block diagram.}}{24}}
\newlabel{dsb_fw}{{15}{24}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {8.3.1}Safety and Interlocks}{24}}
\@writefile{toc}{\contentsline {subsection}{\numberline {8.4}Data Source Boards}{24}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {8.4.1}DSB Firmware}{24}}
\citation{ipbus}
\citation{oei}
\@writefile{lof}{\contentsline {figure}{\numberline {16}{\ignorespaces The Pattern Recognition Board firmware block diagram. The observation points shown in red are used to describe PRB latency figures in Section 8.6\hbox {}.}}{25}}
\newlabel{prb_fw}{{16}{25}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {8.4.2}DSB Network Connection}{25}}
\@writefile{toc}{\contentsline {subsection}{\numberline {8.5}Pattern Recognition Boards}{25}}
\newlabel{section_prb}{{8.5}{25}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {8.5.1}Receive Logic, Alignment and Unpacking}{25}}
\@writefile{lof}{\contentsline {figure}{\numberline {17}{\ignorespaces Two examples of stub merge logic. The ``parking" design (left) left uses an array of FIFOs while the ``streaming" design (right) is based around a tree of internally buffered sort nodes.}}{26}}
\newlabel{mergelogic}{{17}{26}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {8.5.2}BX Demux and Merge Logic}{26}}
\newlabel{merge_logic_section}{{8.5.2}{26}}
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces Example rotation scheme with ten PRBs.}}{27}}
\newlabel{rotation10table}{{1}{27}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {8.5.3}Data Transfer Across the Full Mesh Fabric}{27}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {8.5.4}Layer Sort Logic}{27}}
\citation{tm2651e}
\@writefile{lot}{\contentsline {table}{\numberline {2}{\ignorespaces Pattern Recognition Board Latency.}}{28}}
\newlabel{data_delivery_latency_table}{{2}{28}}
\@writefile{toc}{\contentsline {subsection}{\numberline {8.6}Data Delivery Latency}{28}}
\newlabel{section_latency}{{8.6}{28}}
\@writefile{lof}{\contentsline {figure}{\numberline {18}{\ignorespaces PRB latency as measured on the test stand hardware. Channel 2 (blue) shows the arrival of the first stub into the PRB from the RTM (aka point 1) Channel 3 (purple) shows the first stub arriving at the PRM input (point 5). The time between this markers is shown as 1100ns which is in good agreement with our PRB latency estimate of 1085ns from Table 2\hbox {}. }}{29}}
\newlabel{prb_latency_scope}{{18}{29}}
\@writefile{lof}{\contentsline {figure}{\numberline {19}{\ignorespaces Two simple examples of data distribution architectures based on a full mesh network (left) and ``direct flow" fibers (right).}}{30}}
\newlabel{fig_arch_compare}{{19}{30}}
\@writefile{toc}{\contentsline {section}{Appendix \numberline {A}Full Mesh and Direct Flow Architecture}{30}}
\newlabel{Appendix_DirectFlow}{{A}{30}}
\@writefile{toc}{\contentsline {subsection}{\numberline {A.1}Full Mesh}{30}}
\@writefile{toc}{\contentsline {subsection}{\numberline {A.2}Direct Flow}{30}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {A.2.1}DTC Boards}{30}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {A.2.2}Link Bandwidth}{31}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {A.2.3}Fiber Mapping}{31}}
\@writefile{toc}{\contentsline {section}{Appendix \numberline {B}MGT Channel Assignments}{32}}
\newlabel{Appendix_MGTs}{{B}{32}}
\@writefile{lot}{\contentsline {table}{\numberline {3}{\ignorespaces Pulsar2b FPGA MGT Channel Assignments, Left Column.}}{32}}
\@writefile{lot}{\contentsline {table}{\numberline {4}{\ignorespaces Pulsar2b FPGA MGT Channel Assignments, Right Column.}}{33}}
\@writefile{toc}{\contentsline {section}{Appendix \numberline {C}LVDS Signal Assignments for Mezzanines}{34}}
\newlabel{Appendix_LVDS}{{C}{34}}
\@writefile{lot}{\contentsline {table}{\numberline {5}{\ignorespaces Pulsar2b LVDS Signal Assignments for Mezzanines 1 and 2.}}{34}}
\@writefile{lot}{\contentsline {table}{\numberline {6}{\ignorespaces Pulsar2b LVDS Signal Assignments for Mezzanines 3 and 4.}}{35}}
\@writefile{toc}{\contentsline {section}{Appendix \numberline {D}Pulsar2b Board Sensors}{36}}
\newlabel{Appendix_Sensors}{{D}{36}}
\@writefile{lot}{\contentsline {table}{\numberline {7}{\ignorespaces Pulsar2b Board Sensors.}}{36}}
\bibcite{fnal}{1}
\bibcite{cern}{2}
\bibcite{pulsar2a}{3}
\bibcite{picmg30}{4}
\bibcite{picmg38}{5}
\bibcite{qsfp}{6}
\bibcite{cern_ipmc}{7}
\bibcite{lapp_ipmc}{8}
\bibcite{wisc_ipmc}{9}
\bibcite{tm2651e}{10}
\bibcite{rps}{11}
\bibcite{xilinx}{12}
\bibcite{ipbus}{13}
\bibcite{oei}{14}
\bibcite{comtel}{15}
\bibcite{cern_ttc}{16}
\bibcite{pram}{17}
