// Seed: 1756049678
module module_0 #(
    parameter id_1 = 32'd26
) ();
  wire _id_1;
  assign id_1 = id_1;
  assign module_2.id_5 = 0;
  logic [7:0] id_2;
  always @(id_2 < ~id_1 or posedge 1 & 1 > 1'h0) begin : LABEL_0
    $signed(id_1);
    ;
    id_2[-1 : ~id_1] = id_1;
  end
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output wor   id_2
);
  assign id_2 = id_0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd97
) (
    input uwire id_0,
    input tri0 _id_1,
    output uwire id_2,
    output wire id_3,
    input wand id_4,
    output supply1 id_5,
    input supply1 id_6,
    input wor id_7,
    input tri1 id_8,
    input uwire id_9
    , id_14,
    input uwire id_10,
    input tri id_11,
    output wand id_12
);
  logic [-1 : -1 'b0] id_15;
  ;
  module_0 modCall_1 ();
  assign id_14[id_1] = -1'b0 ? id_15 : id_7;
  assign id_2 = id_8;
endmodule
