{:input (genetic.crossover/dumb-crossover 696089222 (genetic.mutation/change-constant-value 1009217491 (genetic.mutation/change-constant-value 246339862 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))) (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_9_:missing_10 , \\wire1_9_:missing_11 , wire2_39, wire3_39, \\wire23_:missing_10_11 , \\wire20_30_:missing , \\wire21_30_:missing , \\wire22_:missing , wire24_39);\n  wire \\:missing_edge ;\n  input \\wire0_9_:missing_10 ;\n  wire \\wire0_9_:missing_10 ;\n  wire \\wire12_13_:missing_28 ;\n  wire wire18_39;\n  input \\wire1_9_:missing_11 ;\n  wire \\wire1_9_:missing_11 ;\n  input \\wire20_30_:missing ;\n  wire \\wire20_30_:missing ;\n  input \\wire21_30_:missing ;\n  wire \\wire21_30_:missing ;\n  input \\wire22_:missing ;\n  wire \\wire22_:missing ;\n  wire wire23_16;\n  wire wire23_31;\n  wire wire23_33;\n  wire wire23_34;\n  wire wire23_36;\n  input \\wire23_:missing_10_11 ;\n  wire \\wire23_:missing_10_11 ;\n  wire \\wire23_:missing_17_19 ;\n  output wire24_39;\n  wire wire24_39;\n  wire \\wire25_:missing ;\n  wire \\wire26_35_:missing_39_40 ;\n  wire wire27_31;\n  wire wire27_39;\n  wire wire28_39;\n  wire wire29_39;\n  wire \\wire29_:missing ;\n  output wire2_39;\n  wire wire2_39;\n  wire \\wire32_:missing_28 ;\n  wire \\wire32_:missing_34 ;\n  wire wire38_42;\n  output wire3_39;\n  wire wire3_39;\n  wire wire40;\n  wire \\wire4_15_:missing ;\n  wire wire5_39;\n  wire \\wire5_:missing ;\n  wire \\wire6_:missing ;\n  wire \\wire7_39_:missing ;\n  wire wire8_18;\n  wire \\wire8_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_31_42 ;\n  wire \\wire:missing_33_36 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_edge ;\n  assign \\wire5_:missing  = 2'h1 >> wire5_39;\n  assign wire27_31 = 2'h1 >> wire27_39;\n  assign \\wire12_13_:missing_28  = 2'h1 >> wire28_39;\n  assign \\wire29_:missing  = 2'h1 >> wire29_39;\n  assign \\wire:missing_edge  = 4'h2 >> { \\wire21_30_:missing , \\wire20_30_:missing  };\n  assign \\wire6_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_31_42  = 4'h8 >> { wire27_31, wire23_31 };\n  assign \\wire:missing_edge  = 4'h4 >> { \\wire32_:missing_28 , \\wire32_:missing_34  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_33_36 , wire23_33 };\n  assign wire3_39 = 2'hx >> \\wire26_35_:missing_39_40 ;\n  assign wire40 = 2'hx >> \\wire26_35_:missing_39_40 ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire7_39_:missing ;\n  assign \\wire8_:missing  = 2'h1 >> wire8_18;\n  assign \\wire9_:missing  = 4'h4 >> { \\wire1_9_:missing_11 , \\wire0_9_:missing_10  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire23_:missing_10_11 , \\wire0_9_:missing_10  };\n  assign \\wire:missing_11  = 4'h8 >> { \\wire23_:missing_10_11 , \\wire1_9_:missing_11  };\n  assign \\wire:missing_edge  = 4'h2 >> { \\wire12_13_:missing_28 , \\wire12_13_:missing_28  };\n  assign \\wire:missing_13  = 4'h8 >> { \\wire12_13_:missing_28 , \\wire12_13_:missing_28  };\n  assign \\wire4_15_:missing  = 1'h1;\n  assign \\wire25_:missing  = 1'h0;\n  assign \\wire26_35_:missing_39_40  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire38_42 = \\wire:missing_31_42 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_38  = wire38_42;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_33_36  = wire23_36;\n  assign \\wire:missing_edge  = \\wire26_35_:missing_39_40 ;\n  assign \\wire32_:missing_34  = wire23_34;\n  assign \\wire:missing_edge  = \\wire23_:missing_17_19 ;\n  assign wire8_18 = wire18_39;\n  assign \\wire:missing_17  = \\wire23_:missing_17_19 ;\n  assign \\wire:missing_16  = wire23_16;\n  assign \\wire:missing_edge  = \\wire4_15_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:3.1-93.10\" *)\nmodule postsynth(\\wire0_9_:missing_10 , \\wire1_9_:missing_11 , wire2_39, wire3_39, \\wire23_:missing_10_11 , \\wire20_30_:missing , \\wire21_30_:missing , \\wire22_:missing , wire24_39);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:5.9-5.29\" *)\n  input \\wire0_9_:missing_10 ;\n  wire \\wire0_9_:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:9.9-9.29\" *)\n  input \\wire1_9_:missing_11 ;\n  wire \\wire1_9_:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:11.9-11.28\" *)\n  input \\wire20_30_:missing ;\n  wire \\wire20_30_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:13.9-13.28\" *)\n  input \\wire21_30_:missing ;\n  wire \\wire21_30_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:15.9-15.25\" *)\n  input \\wire22_:missing ;\n  wire \\wire22_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:22.9-22.31\" *)\n  input \\wire23_:missing_10_11 ;\n  wire \\wire23_:missing_10_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:24.8-24.30\" *)\n  wire \\wire23_:missing_17_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:25.10-25.19\" *)\n  output wire24_39;\n  wire wire24_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:27.8-27.24\" *)\n  wire \\wire25_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:28.8-28.33\" *)\n  wire \\wire26_35_:missing_39_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:34.10-34.18\" *)\n  output wire2_39;\n  wire wire2_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:39.10-39.18\" *)\n  output wire3_39;\n  wire wire3_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:41.8-41.14\" *)\n  wire wire40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:42.8-42.26\" *)\n  wire \\wire4_15_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:45.8-45.23\" *)\n  wire \\wire6_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:53.8-53.24\" *)\n  wire \\wire:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v:57.8-57.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire23_:missing_17_19  = 1'h1;\n  assign wire24_39 = 1'hx;\n  assign \\wire25_:missing  = 1'h0;\n  assign \\wire26_35_:missing_39_40  = 1'h1;\n  assign wire2_39 = 1'hx;\n  assign wire3_39 = 1'hx;\n  assign wire40 = 1'hx;\n  assign \\wire4_15_:missing  = 1'h1;\n  assign \\wire6_:missing  = 1'h0;\n  assign \\wire:missing_17  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:49:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm/src/top.v'.\nSBY  3:49:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] Copy '/tmp/fuzzmount2DDF5D8C/3EB8FBAD.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm/src/3EB8FBAD.v'.\nSBY  3:49:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] Copy '/tmp/fuzzmount2DDF5D8C/3EB8FBAD.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm/src/3EB8FBAD.post.v'.\nSBY  3:49:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] engine_0: abc pdr\nSBY  3:49:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:49:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] base: Warning: Wire presynth.\\wire2_39 is used but has no driver.\nSBY  3:49:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] base: Warning: Wire presynth.\\wire24_39 is used but has no driver.\nSBY  3:49:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] base: finished (returncode=0)\nSBY  3:49:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:49:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] aig: Warning: Wire presynth.\\wire2_39 is used but has no driver.\nSBY  3:49:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] aig: Warning: Wire presynth.\\wire24_39 is used but has no driver.\nSBY  3:49:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] aig: finished (returncode=0)\nSBY  3:49:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:49:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:49:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] engine_0: Warning: The network has no constraints.\nSBY  3:49:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:49:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] engine_0: finished (returncode=0)\nSBY  3:49:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] engine_0: Status returned by engine: FAIL\nSBY  3:49:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  3:49:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:49:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:49:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm'.\nSBY  3:49:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmprp3e_dvm] DONE (FAIL, rc=2)\n", :err ""}}}