[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/NoParamSubs/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 164
LIB: work
FILE: ${SURELOG_DIR}/tests/NoParamSubs/dut.sv
n<> u<163> t<Top_level_rule> c<1> l<1:1> el<14:1>
  n<> u<1> t<Null_rule> p<163> s<162> l<1:1>
  n<> u<162> t<Source_text> p<163> c<70> l<1:1> el<13:10>
    n<> u<70> t<Description> p<162> c<69> s<161> l<1:1> el<4:10>
      n<> u<69> t<Module_declaration> p<70> c<24> l<1:1> el<4:10>
        n<> u<24> t<Module_ansi_header> p<69> c<2> s<52> l<1:1> el<1:34>
          n<module> u<2> t<Module_keyword> p<24> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<24> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<24> s<23> l<1:11> el<1:11>
          n<> u<23> t<Port_declaration_list> p<24> c<22> l<1:11> el<1:33>
            n<> u<22> t<Ansi_port_declaration> p<23> c<20> l<1:12> el<1:32>
              n<> u<20> t<Net_port_header> p<22> c<5> s<21> l<1:12> el<1:30>
                n<> u<5> t<PortDir_Out> p<20> s<19> l<1:12> el<1:18>
                n<> u<19> t<Net_port_type> p<20> c<18> l<1:19> el<1:30>
                  n<> u<18> t<Data_type_or_implicit> p<19> c<17> l<1:19> el<1:30>
                    n<> u<17> t<Data_type> p<18> c<6> l<1:19> el<1:30>
                      n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<1:19> el<1:24>
                      n<> u<16> t<Packed_dimension> p<17> c<15> l<1:25> el<1:30>
                        n<> u<15> t<Constant_range> p<16> c<10> l<1:26> el<1:29>
                          n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<1:26> el<1:27>
                            n<> u<9> t<Constant_primary> p<10> c<8> l<1:26> el<1:27>
                              n<> u<8> t<Primary_literal> p<9> c<7> l<1:26> el<1:27>
                                n<1> u<7> t<INT_CONST> p<8> l<1:26> el<1:27>
                          n<> u<14> t<Constant_expression> p<15> c<13> l<1:28> el<1:29>
                            n<> u<13> t<Constant_primary> p<14> c<12> l<1:28> el<1:29>
                              n<> u<12> t<Primary_literal> p<13> c<11> l<1:28> el<1:29>
                                n<0> u<11> t<INT_CONST> p<12> l<1:28> el<1:29>
              n<a> u<21> t<STRING_CONST> p<22> l<1:31> el<1:32>
        n<> u<52> t<Non_port_module_item> p<69> c<51> s<67> l<2:4> el<2:32>
          n<> u<51> t<Module_or_generate_item> p<52> c<50> l<2:4> el<2:32>
            n<> u<50> t<Module_common_item> p<51> c<49> l<2:4> el<2:32>
              n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<2:4> el<2:32>
                n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<2:4> el<2:32>
                  n<> u<47> t<Parameter_declaration> p<48> c<37> l<2:4> el<2:31>
                    n<> u<37> t<Data_type_or_implicit> p<47> c<36> s<46> l<2:14> el<2:25>
                      n<> u<36> t<Data_type> p<37> c<25> l<2:14> el<2:25>
                        n<> u<25> t<IntVec_TypeLogic> p<36> s<35> l<2:14> el<2:19>
                        n<> u<35> t<Packed_dimension> p<36> c<34> l<2:20> el<2:25>
                          n<> u<34> t<Constant_range> p<35> c<29> l<2:21> el<2:24>
                            n<> u<29> t<Constant_expression> p<34> c<28> s<33> l<2:21> el<2:22>
                              n<> u<28> t<Constant_primary> p<29> c<27> l<2:21> el<2:22>
                                n<> u<27> t<Primary_literal> p<28> c<26> l<2:21> el<2:22>
                                  n<1> u<26> t<INT_CONST> p<27> l<2:21> el<2:22>
                            n<> u<33> t<Constant_expression> p<34> c<32> l<2:23> el<2:24>
                              n<> u<32> t<Constant_primary> p<33> c<31> l<2:23> el<2:24>
                                n<> u<31> t<Primary_literal> p<32> c<30> l<2:23> el<2:24>
                                  n<0> u<30> t<INT_CONST> p<31> l<2:23> el<2:24>
                    n<> u<46> t<Param_assignment_list> p<47> c<45> l<2:26> el<2:31>
                      n<> u<45> t<Param_assignment> p<46> c<38> l<2:26> el<2:31>
                        n<P> u<38> t<STRING_CONST> p<45> s<44> l<2:26> el<2:27>
                        n<> u<44> t<Constant_param_expression> p<45> c<43> l<2:30> el<2:31>
                          n<> u<43> t<Constant_mintypmax_expression> p<44> c<42> l<2:30> el<2:31>
                            n<> u<42> t<Constant_expression> p<43> c<41> l<2:30> el<2:31>
                              n<> u<41> t<Constant_primary> p<42> c<40> l<2:30> el<2:31>
                                n<> u<40> t<Primary_literal> p<41> c<39> l<2:30> el<2:31>
                                  n<0> u<39> t<INT_CONST> p<40> l<2:30> el<2:31>
        n<> u<67> t<Non_port_module_item> p<69> c<66> s<68> l<3:4> el<3:17>
          n<> u<66> t<Module_or_generate_item> p<67> c<65> l<3:4> el<3:17>
            n<> u<65> t<Module_common_item> p<66> c<64> l<3:4> el<3:17>
              n<> u<64> t<Continuous_assign> p<65> c<63> l<3:4> el<3:17>
                n<> u<63> t<Net_assignment_list> p<64> c<62> l<3:11> el<3:16>
                  n<> u<62> t<Net_assignment> p<63> c<57> l<3:11> el<3:16>
                    n<> u<57> t<Net_lvalue> p<62> c<54> s<61> l<3:11> el<3:12>
                      n<> u<54> t<Ps_or_hierarchical_identifier> p<57> c<53> s<56> l<3:11> el<3:12>
                        n<a> u<53> t<STRING_CONST> p<54> l<3:11> el<3:12>
                      n<> u<56> t<Constant_select> p<57> c<55> l<3:13> el<3:13>
                        n<> u<55> t<Constant_bit_select> p<56> l<3:13> el<3:13>
                    n<> u<61> t<Expression> p<62> c<60> l<3:15> el<3:16>
                      n<> u<60> t<Primary> p<61> c<59> l<3:15> el<3:16>
                        n<> u<59> t<Primary_literal> p<60> c<58> l<3:15> el<3:16>
                          n<P> u<58> t<STRING_CONST> p<59> l<3:15> el<3:16>
        n<> u<68> t<ENDMODULE> p<69> l<4:1> el<4:10>
    n<> u<161> t<Description> p<162> c<160> l<6:1> el<13:10>
      n<> u<160> t<Module_declaration> p<161> c<93> l<6:1> el<13:10>
        n<> u<93> t<Module_ansi_header> p<160> c<71> s<130> l<6:1> el<6:34>
          n<module> u<71> t<Module_keyword> p<93> s<72> l<6:1> el<6:7>
          n<top> u<72> t<STRING_CONST> p<93> s<73> l<6:8> el<6:11>
          n<> u<73> t<Package_import_declaration_list> p<93> s<92> l<6:11> el<6:11>
          n<> u<92> t<Port_declaration_list> p<93> c<91> l<6:11> el<6:33>
            n<> u<91> t<Ansi_port_declaration> p<92> c<89> l<6:12> el<6:32>
              n<> u<89> t<Net_port_header> p<91> c<74> s<90> l<6:12> el<6:30>
                n<> u<74> t<PortDir_Out> p<89> s<88> l<6:12> el<6:18>
                n<> u<88> t<Net_port_type> p<89> c<87> l<6:19> el<6:30>
                  n<> u<87> t<Data_type_or_implicit> p<88> c<86> l<6:19> el<6:30>
                    n<> u<86> t<Data_type> p<87> c<75> l<6:19> el<6:30>
                      n<> u<75> t<IntVec_TypeLogic> p<86> s<85> l<6:19> el<6:24>
                      n<> u<85> t<Packed_dimension> p<86> c<84> l<6:25> el<6:30>
                        n<> u<84> t<Constant_range> p<85> c<79> l<6:26> el<6:29>
                          n<> u<79> t<Constant_expression> p<84> c<78> s<83> l<6:26> el<6:27>
                            n<> u<78> t<Constant_primary> p<79> c<77> l<6:26> el<6:27>
                              n<> u<77> t<Primary_literal> p<78> c<76> l<6:26> el<6:27>
                                n<1> u<76> t<INT_CONST> p<77> l<6:26> el<6:27>
                          n<> u<83> t<Constant_expression> p<84> c<82> l<6:28> el<6:29>
                            n<> u<82> t<Constant_primary> p<83> c<81> l<6:28> el<6:29>
                              n<> u<81> t<Primary_literal> p<82> c<80> l<6:28> el<6:29>
                                n<0> u<80> t<INT_CONST> p<81> l<6:28> el<6:29>
              n<o> u<90> t<STRING_CONST> p<91> l<6:31> el<6:32>
        n<> u<130> t<Non_port_module_item> p<160> c<129> s<158> l<7:4> el<7:38>
          n<> u<129> t<Module_or_generate_item> p<130> c<128> l<7:4> el<7:38>
            n<> u<128> t<Module_common_item> p<129> c<127> l<7:4> el<7:38>
              n<> u<127> t<Module_or_generate_item_declaration> p<128> c<126> l<7:4> el<7:38>
                n<> u<126> t<Package_or_generate_item_declaration> p<127> c<125> l<7:4> el<7:38>
                  n<> u<125> t<Parameter_declaration> p<126> c<106> l<7:4> el<7:37>
                    n<> u<106> t<Data_type_or_implicit> p<125> c<105> s<124> l<7:14> el<7:25>
                      n<> u<105> t<Data_type> p<106> c<94> l<7:14> el<7:25>
                        n<> u<94> t<IntVec_TypeLogic> p<105> s<104> l<7:14> el<7:19>
                        n<> u<104> t<Packed_dimension> p<105> c<103> l<7:20> el<7:25>
                          n<> u<103> t<Constant_range> p<104> c<98> l<7:21> el<7:24>
                            n<> u<98> t<Constant_expression> p<103> c<97> s<102> l<7:21> el<7:22>
                              n<> u<97> t<Constant_primary> p<98> c<96> l<7:21> el<7:22>
                                n<> u<96> t<Primary_literal> p<97> c<95> l<7:21> el<7:22>
                                  n<1> u<95> t<INT_CONST> p<96> l<7:21> el<7:22>
                            n<> u<102> t<Constant_expression> p<103> c<101> l<7:23> el<7:24>
                              n<> u<101> t<Constant_primary> p<102> c<100> l<7:23> el<7:24>
                                n<> u<100> t<Primary_literal> p<101> c<99> l<7:23> el<7:24>
                                  n<0> u<99> t<INT_CONST> p<100> l<7:23> el<7:24>
                    n<> u<124> t<Param_assignment_list> p<125> c<123> l<7:26> el<7:37>
                      n<> u<123> t<Param_assignment> p<124> c<107> l<7:26> el<7:37>
                        n<X> u<107> t<STRING_CONST> p<123> s<122> l<7:26> el<7:27>
                        n<> u<122> t<Constant_param_expression> p<123> c<121> l<7:30> el<7:37>
                          n<> u<121> t<Constant_mintypmax_expression> p<122> c<120> l<7:30> el<7:37>
                            n<> u<120> t<Constant_expression> p<121> c<119> l<7:30> el<7:37>
                              n<> u<119> t<Constant_primary> p<120> c<118> l<7:30> el<7:37>
                                n<> u<118> t<Constant_assignment_pattern_expression> p<119> c<117> l<7:30> el<7:37>
                                  n<> u<117> t<Assignment_pattern_expression> p<118> c<116> l<7:30> el<7:37>
                                    n<> u<116> t<Assignment_pattern> p<117> c<111> l<7:30> el<7:37>
                                      n<> u<111> t<Expression> p<116> c<110> s<115> l<7:32> el<7:33>
                                        n<> u<110> t<Primary> p<111> c<109> l<7:32> el<7:33>
                                          n<> u<109> t<Primary_literal> p<110> c<108> l<7:32> el<7:33>
                                            n<0> u<108> t<INT_CONST> p<109> l<7:32> el<7:33>
                                      n<> u<115> t<Expression> p<116> c<114> l<7:35> el<7:36>
                                        n<> u<114> t<Primary> p<115> c<113> l<7:35> el<7:36>
                                          n<> u<113> t<Primary_literal> p<114> c<112> l<7:35> el<7:36>
                                            n<1> u<112> t<INT_CONST> p<113> l<7:35> el<7:36>
        n<> u<158> t<Non_port_module_item> p<160> c<157> s<159> l<8:4> el<12:6>
          n<> u<157> t<Module_or_generate_item> p<158> c<156> l<8:4> el<12:6>
            n<> u<156> t<Module_instantiation> p<157> c<131> l<8:4> el<12:6>
              n<dut> u<131> t<STRING_CONST> p<156> s<143> l<8:4> el<8:7>
              n<> u<143> t<Parameter_value_assignment> p<156> c<142> s<155> l<8:8> el<10:5>
                n<> u<142> t<Parameter_assignment_list> p<143> c<141> l<9:7> el<9:13>
                  n<> u<141> t<Named_parameter_assignment> p<142> c<132> l<9:7> el<9:13>
                    n<P> u<132> t<STRING_CONST> p<141> s<140> l<9:8> el<9:9>
                    n<> u<140> t<Param_expression> p<141> c<139> l<9:10> el<9:12>
                      n<> u<139> t<Mintypmax_expression> p<140> c<138> l<9:10> el<9:12>
                        n<> u<138> t<Expression> p<139> c<137> l<9:10> el<9:12>
                          n<> u<137> t<Unary_Tilda> p<138> s<136> l<9:10> el<9:11>
                          n<> u<136> t<Expression> p<138> c<135> l<9:11> el<9:12>
                            n<> u<135> t<Primary> p<136> c<134> l<9:11> el<9:12>
                              n<> u<134> t<Primary_literal> p<135> c<133> l<9:11> el<9:12>
                                n<X> u<133> t<STRING_CONST> p<134> l<9:11> el<9:12>
              n<> u<155> t<Hierarchical_instance> p<156> c<145> l<10:6> el<12:5>
                n<> u<145> t<Name_of_instance> p<155> c<144> s<154> l<10:6> el<10:11>
                  n<u_dut> u<144> t<STRING_CONST> p<145> l<10:6> el<10:11>
                n<> u<154> t<Port_connection_list> p<155> c<153> l<11:7> el<11:12>
                  n<> u<153> t<Named_port_connection> p<154> c<146> l<11:7> el<11:12>
                    n<a> u<146> t<STRING_CONST> p<153> s<151> l<11:8> el<11:9>
                    n<> u<151> t<OPEN_PARENS> p<153> s<150> l<11:9> el<11:10>
                    n<> u<150> t<Expression> p<153> c<149> s<152> l<11:10> el<11:11>
                      n<> u<149> t<Primary> p<150> c<148> l<11:10> el<11:11>
                        n<> u<148> t<Primary_literal> p<149> c<147> l<11:10> el<11:11>
                          n<o> u<147> t<STRING_CONST> p<148> l<11:10> el<11:11>
                    n<> u<152> t<CLOSE_PARENS> p<153> l<11:11> el<11:12>
        n<> u<159> t<ENDMODULE> p<160> l<13:1> el<13:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/NoParamSubs/dut.sv:1:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/NoParamSubs/dut.sv:6:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/NoParamSubs/dut.sv:1:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/NoParamSubs/dut.sv:6:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               7
ContAssign                                             1
Design                                                 1
Identifier                                             2
LogicNet                                               2
LogicTypespec                                          6
Module                                                 2
ModuleTypespec                                         2
Operation                                              1
ParamAssign                                            2
Parameter                                              2
Port                                                   3
Range                                                  2
RefModule                                              1
RefObj                                                 3
RefTypespec                                            6
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/NoParamSubs/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:1:1, endln:4:10
    |vpiName:work@dut
  |vpiParameter:
  \_Parameter: (work@dut.P), line:2:26, endln:2:31
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:1:1, endln:4:10
    |UINT:0
    |vpiTypespec:
    \_RefTypespec: (work@dut.P), line:2:14, endln:2:25
      |vpiParent:
      \_Parameter: (work@dut.P), line:2:26, endln:2:31
      |vpiFullName:work@dut.P
      |vpiActual:
      \_LogicTypespec: , line:2:14, endln:2:19
    |vpiName:P
    |vpiFullName:work@dut.P
  |vpiParamAssign:
  \_ParamAssign: , line:2:26, endln:2:31
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_Constant: , line:2:30, endln:2:31
      |vpiParent:
      \_ParamAssign: , line:2:26, endln:2:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@dut.P), line:2:26, endln:2:31
  |vpiTypedef:
  \_LogicTypespec: , line:2:14, endln:2:19
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:1:1, endln:4:10
    |vpiRange:
    \_Range: , line:2:20, endln:2:25
      |vpiParent:
      \_LogicTypespec: , line:2:14, endln:2:19
      |vpiLeftRange:
      \_Constant: , line:2:21, endln:2:22
        |vpiParent:
        \_Range: , line:2:20, endln:2:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:23, endln:2:24
        |vpiParent:
        \_Range: , line:2:20, endln:2:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:1:19, endln:1:24
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:1:1, endln:4:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:14, endln:2:19
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:19, endln:1:24
  |vpiImportTypespec:
  \_LogicNet: (work@dut.a), line:1:31, endln:1:32
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:1:19, endln:1:24
      |vpiParent:
      \_LogicNet: (work@dut.a), line:1:31, endln:1:32
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicTypespec: , line:1:19, endln:1:24
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:36
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.a), line:1:31, endln:1:32
  |vpiPort:
  \_Port: (a), line:1:31, endln:1:32
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:1:1, endln:4:10
    |vpiName:a
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:1:19, endln:1:24
      |vpiParent:
      \_Port: (a), line:1:31, endln:1:32
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicTypespec: , line:1:19, endln:1:24
  |vpiContAssign:
  \_ContAssign: , line:3:11, endln:3:16
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_RefObj: (work@dut.P), line:3:15, endln:3:16
      |vpiParent:
      \_ContAssign: , line:3:11, endln:3:16
      |vpiName:P
      |vpiFullName:work@dut.P
      |vpiActual:
      \_Parameter: (work@dut.P), line:2:26, endln:2:31
    |vpiLhs:
    \_RefObj: (work@dut.a), line:3:11, endln:3:12
      |vpiParent:
      \_ContAssign: , line:3:11, endln:3:16
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicNet: (work@dut.a), line:1:31, endln:1:32
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:6:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:6:1, endln:13:10
    |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.X), line:7:26, endln:7:37
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:6:1, endln:13:10
    |vpiTypespec:
    \_RefTypespec: (work@top.X), line:7:14, endln:7:25
      |vpiParent:
      \_Parameter: (work@top.X), line:7:26, endln:7:37
      |vpiFullName:work@top.X
      |vpiActual:
      \_LogicTypespec: , line:7:14, endln:7:19
    |vpiName:X
    |vpiFullName:work@top.X
  |vpiParamAssign:
  \_ParamAssign: , line:7:26, endln:7:37
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:6:1, endln:13:10
    |vpiRhs:
    \_Operation: , line:7:30, endln:7:37
      |vpiParent:
      \_ParamAssign: , line:7:26, endln:7:37
      |vpiOpType:75
      |vpiOperand:
      \_Constant: , line:7:32, endln:7:33
        |vpiParent:
        \_Operation: , line:7:30, endln:7:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:7:35, endln:7:36
        |vpiParent:
        \_Operation: , line:7:30, endln:7:37
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.X), line:7:26, endln:7:37
  |vpiTypedef:
  \_LogicTypespec: , line:7:14, endln:7:19
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:6:1, endln:13:10
    |vpiRange:
    \_Range: , line:7:20, endln:7:25
      |vpiParent:
      \_LogicTypespec: , line:7:14, endln:7:19
      |vpiLeftRange:
      \_Constant: , line:7:21, endln:7:22
        |vpiParent:
        \_Range: , line:7:20, endln:7:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:23, endln:7:24
        |vpiParent:
        \_Range: , line:7:20, endln:7:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ModuleTypespec: (dut)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:dut
    |vpiModule:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:1:1, endln:4:10
  |vpiTypedef:
  \_LogicTypespec: , line:6:19, endln:6:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:6:1, endln:13:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:14, endln:7:19
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:19, endln:6:24
  |vpiImportTypespec:
  \_LogicNet: (work@top.o), line:6:31, endln:6:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:6:1, endln:13:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:6:19, endln:6:24
      |vpiParent:
      \_LogicNet: (work@top.o), line:6:31, endln:6:32
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: , line:6:19, endln:6:24
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.o), line:6:31, endln:6:32
  |vpiPort:
  \_Port: (o), line:6:31, endln:6:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:6:1, endln:13:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:6:19, endln:6:24
      |vpiParent:
      \_Port: (o), line:6:31, endln:6:32
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: , line:6:19, endln:6:24
  |vpiRefModule:
  \_RefModule: work@dut (u_dut), line:8:4, endln:8:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:6:1, endln:13:10
    |vpiName:u_dut
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:1:1, endln:4:10
    |vpiPort:
    \_Port: (a), line:11:8, endln:11:9
      |vpiParent:
      \_RefModule: work@dut (u_dut), line:8:4, endln:8:7
      |vpiName:a
      |vpiHighConn:
      \_RefObj: (work@top.u_dut.a.o), line:11:10, endln:11:11
        |vpiParent:
        \_Port: (a), line:11:8, endln:11:9
        |vpiName:o
        |vpiFullName:work@top.u_dut.a.o
        |vpiActual:
        \_LogicNet: (work@top.o), line:6:31, endln:6:32
|vpiTypedef:
\_ModuleTypespec: (dut)
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NoParamSubs/dut.sv, line:6:1, endln:13:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
