

================================================================
== Vitis HLS Report for 'reduce'
================================================================
* Date:           Tue Jul 19 19:35:58 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_201_1  |      256|      256|         2|          1|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%readreq_ln82 = readreq void @_ssdm_op_ReadReq, i2048 %in0, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:82]   --->   Operation 6 'readreq' 'readreq_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln267 = specinterface void @_ssdm_op_SpecInterface, i2048 %in0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:267]   --->   Operation 7 'specinterface' 'specinterface_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%readreq_ln82 = readreq void @_ssdm_op_ReadReq, i2048 %in1, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:82]   --->   Operation 8 'readreq' 'readreq_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln267 = specinterface void @_ssdm_op_SpecInterface, i2048 %in1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:267]   --->   Operation 9 'specinterface' 'specinterface_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%readreq_ln82 = readreq void @_ssdm_op_ReadReq, i2048 %in2, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:82]   --->   Operation 10 'readreq' 'readreq_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln267 = specinterface void @_ssdm_op_SpecInterface, i2048 %in2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:267]   --->   Operation 11 'specinterface' 'specinterface_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%readreq_ln82 = readreq void @_ssdm_op_ReadReq, i2048 %in3, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:82]   --->   Operation 12 'readreq' 'readreq_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln267 = specinterface void @_ssdm_op_SpecInterface, i2048 %in3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:267]   --->   Operation 13 'specinterface' 'specinterface_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%writereq_ln115 = writereq void @_ssdm_op_WriteReq, i8 %out_r, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:115]   --->   Operation 14 'writereq' 'writereq_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln286 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:286]   --->   Operation 15 'specinterface' 'specinterface_ln286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in0_read = read i2048 @_ssdm_op_Read.mem_fifo.i2048P0A, i2048 %in0"   --->   Operation 16 'read' 'in0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in1_read = read i2048 @_ssdm_op_Read.mem_fifo.i2048P0A, i2048 %in1"   --->   Operation 17 'read' 'in1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in2_read = read i2048 @_ssdm_op_Read.mem_fifo.i2048P0A, i2048 %in2"   --->   Operation 18 'read' 'in2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in3_read = read i2048 @_ssdm_op_Read.mem_fifo.i2048P0A, i2048 %in3"   --->   Operation 19 'read' 'in3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln201 = store i9 0, i9 %i" [byte_count_stream/src/byte_count_stream.cpp:201]   --->   Operation 20 'store' 'store_ln201' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln201 = br void %for.inc" [byte_count_stream/src/byte_count_stream.cpp:201]   --->   Operation 21 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.94>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_3 = load i9 %i" [byte_count_stream/src/byte_count_stream.cpp:202]   --->   Operation 22 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.66ns)   --->   "%icmp_ln201 = icmp_eq  i9 %i_3, i9 256" [byte_count_stream/src/byte_count_stream.cpp:201]   --->   Operation 24 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.82ns)   --->   "%add_ln201 = add i9 %i_3, i9 1" [byte_count_stream/src/byte_count_stream.cpp:201]   --->   Operation 26 'add' 'add_ln201' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %icmp_ln201, void %for.inc.split, void %for.end" [byte_count_stream/src/byte_count_stream.cpp:201]   --->   Operation 27 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i9 %i_3" [byte_count_stream/src/byte_count_stream.cpp:202]   --->   Operation 28 'trunc' 'trunc_ln202' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln202, i3 0" [byte_count_stream/src/byte_count_stream.cpp:202]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i11 %shl_ln" [byte_count_stream/src/byte_count_stream.cpp:202]   --->   Operation 30 'zext' 'zext_ln202' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (5.94ns)   --->   "%lshr_ln202 = lshr i2048 %in0_read, i2048 %zext_ln202" [byte_count_stream/src/byte_count_stream.cpp:202]   --->   Operation 31 'lshr' 'lshr_ln202' <Predicate = (!icmp_ln201)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln202_1 = trunc i2048 %lshr_ln202" [byte_count_stream/src/byte_count_stream.cpp:202]   --->   Operation 32 'trunc' 'trunc_ln202_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (5.94ns)   --->   "%lshr_ln202_1 = lshr i2048 %in1_read, i2048 %zext_ln202" [byte_count_stream/src/byte_count_stream.cpp:202]   --->   Operation 33 'lshr' 'lshr_ln202_1' <Predicate = (!icmp_ln201)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln202_2 = trunc i2048 %lshr_ln202_1" [byte_count_stream/src/byte_count_stream.cpp:202]   --->   Operation 34 'trunc' 'trunc_ln202_2' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln202_1)   --->   "%lshr_ln202_2 = lshr i2048 %in2_read, i2048 %zext_ln202" [byte_count_stream/src/byte_count_stream.cpp:202]   --->   Operation 35 'lshr' 'lshr_ln202_2' <Predicate = (!icmp_ln201)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln202_1)   --->   "%trunc_ln202_3 = trunc i2048 %lshr_ln202_2" [byte_count_stream/src/byte_count_stream.cpp:202]   --->   Operation 36 'trunc' 'trunc_ln202_3' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln202_1)   --->   "%lshr_ln202_3 = lshr i2048 %in3_read, i2048 %zext_ln202" [byte_count_stream/src/byte_count_stream.cpp:202]   --->   Operation 37 'lshr' 'lshr_ln202_3' <Predicate = (!icmp_ln201)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln202_1)   --->   "%trunc_ln202_4 = trunc i2048 %lshr_ln202_3" [byte_count_stream/src/byte_count_stream.cpp:202]   --->   Operation 38 'trunc' 'trunc_ln202_4' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (5.94ns) (out node of the LUT)   --->   "%add_ln202_1 = add i8 %trunc_ln202_4, i8 %trunc_ln202_3" [byte_count_stream/src/byte_count_stream.cpp:202]   --->   Operation 39 'add' 'add_ln202_1' <Predicate = (!icmp_ln201)> <Delay = 5.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln201 = store i9 %add_ln201, i9 %i" [byte_count_stream/src/byte_count_stream.cpp:201]   --->   Operation 40 'store' 'store_ln201' <Predicate = (!icmp_ln201)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.92>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln201 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [byte_count_stream/src/byte_count_stream.cpp:201]   --->   Operation 41 'specloopname' 'specloopname_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln202 = add i8 %trunc_ln202_2, i8 %trunc_ln202_1" [byte_count_stream/src/byte_count_stream.cpp:202]   --->   Operation 42 'add' 'add_ln202' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%total = add i8 %add_ln202_1, i8 %add_ln202" [byte_count_stream/src/byte_count_stream.cpp:202]   --->   Operation 43 'add' 'total' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %trunc_ln202" [byte_count_stream/src/byte_count_stream.cpp:203]   --->   Operation 44 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i8 %out_r, i32 0, i32 %zext_ln203" [byte_count_stream/src/byte_count_stream.cpp:203]   --->   Operation 45 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (3.25ns)   --->   "%store_ln203 = store i8 %total, i8 %out_addr" [byte_count_stream/src/byte_count_stream.cpp:203]   --->   Operation 46 'store' 'store_ln203' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln201 = br void %for.inc" [byte_count_stream/src/byte_count_stream.cpp:201]   --->   Operation 47 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln131 = write void @_ssdm_op_Write, i8 %out_r, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:131]   --->   Operation 48 'write' 'write_ln131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%read_ln102 = read void @_ssdm_op_Read, i2048 %in3, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:102]   --->   Operation 49 'read' 'read_ln102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%read_ln102 = read void @_ssdm_op_Read, i2048 %in2, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:102]   --->   Operation 50 'read' 'read_ln102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%read_ln102 = read void @_ssdm_op_Read, i2048 %in1, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:102]   --->   Operation 51 'read' 'read_ln102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%read_ln102 = read void @_ssdm_op_Read, i2048 %in0, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:102]   --->   Operation 52 'read' 'read_ln102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln205 = ret" [byte_count_stream/src/byte_count_stream.cpp:205]   --->   Operation 53 'ret' 'ret_ln205' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=5; pingpong=0; private_global=0; IO mode=mem_fifo:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=5; pingpong=0; private_global=0; IO mode=mem_fifo:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=5; pingpong=0; private_global=0; IO mode=mem_fifo:ce=0
Port [ in3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=5; pingpong=0; private_global=0; IO mode=mem_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=5; pingpong=1; private_global=0; MemPort=[03]; IO mode=mem_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 01110]
readreq_ln82        (readreq          ) [ 00000]
specinterface_ln267 (specinterface    ) [ 00000]
readreq_ln82        (readreq          ) [ 00000]
specinterface_ln267 (specinterface    ) [ 00000]
readreq_ln82        (readreq          ) [ 00000]
specinterface_ln267 (specinterface    ) [ 00000]
readreq_ln82        (readreq          ) [ 00000]
specinterface_ln267 (specinterface    ) [ 00000]
writereq_ln115      (writereq         ) [ 00000]
specinterface_ln286 (specinterface    ) [ 00000]
in0_read            (read             ) [ 00110]
in1_read            (read             ) [ 00110]
in2_read            (read             ) [ 00110]
in3_read            (read             ) [ 00110]
store_ln201         (store            ) [ 00000]
br_ln201            (br               ) [ 00000]
i_3                 (load             ) [ 00000]
specpipeline_ln0    (specpipeline     ) [ 00000]
icmp_ln201          (icmp             ) [ 00110]
empty               (speclooptripcount) [ 00000]
add_ln201           (add              ) [ 00000]
br_ln201            (br               ) [ 00000]
trunc_ln202         (trunc            ) [ 00110]
shl_ln              (bitconcatenate   ) [ 00000]
zext_ln202          (zext             ) [ 00000]
lshr_ln202          (lshr             ) [ 00000]
trunc_ln202_1       (trunc            ) [ 00110]
lshr_ln202_1        (lshr             ) [ 00000]
trunc_ln202_2       (trunc            ) [ 00110]
lshr_ln202_2        (lshr             ) [ 00000]
trunc_ln202_3       (trunc            ) [ 00000]
lshr_ln202_3        (lshr             ) [ 00000]
trunc_ln202_4       (trunc            ) [ 00000]
add_ln202_1         (add              ) [ 00110]
store_ln201         (store            ) [ 00000]
specloopname_ln201  (specloopname     ) [ 00000]
add_ln202           (add              ) [ 00000]
total               (add              ) [ 00000]
zext_ln203          (zext             ) [ 00000]
out_addr            (getelementptr    ) [ 00000]
store_ln203         (store            ) [ 00000]
br_ln201            (br               ) [ 00000]
write_ln131         (write            ) [ 00000]
read_ln102          (read             ) [ 00000]
read_ln102          (read             ) [ 00000]
read_ln102          (read             ) [ 00000]
read_ln102          (read             ) [ 00000]
ret_ln205           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.mem_fifo.i2048P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="readreq_ln82_readreq_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="2048" slack="0"/>
<pin id="65" dir="0" index="2" bw="3" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="readreq_ln82/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="readreq_ln82_readreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="2048" slack="0"/>
<pin id="73" dir="0" index="2" bw="3" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="readreq_ln82/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="readreq_ln82_readreq_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="2048" slack="0"/>
<pin id="81" dir="0" index="2" bw="3" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="readreq_ln82/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="readreq_ln82_readreq_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="2048" slack="0"/>
<pin id="89" dir="0" index="2" bw="3" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="readreq_ln82/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="writereq_ln115_writereq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="writereq_ln115/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="in0_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2048" slack="0"/>
<pin id="104" dir="0" index="1" bw="2048" slack="0"/>
<pin id="105" dir="1" index="2" bw="2048" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2048" slack="0"/>
<pin id="110" dir="0" index="1" bw="2048" slack="0"/>
<pin id="111" dir="1" index="2" bw="2048" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in2_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2048" slack="0"/>
<pin id="116" dir="0" index="1" bw="2048" slack="0"/>
<pin id="117" dir="1" index="2" bw="2048" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="in3_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2048" slack="0"/>
<pin id="122" dir="0" index="1" bw="2048" slack="0"/>
<pin id="123" dir="1" index="2" bw="2048" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in3_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln131_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln131/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="read_ln102_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="2048" slack="0"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read_ln102/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="read_ln102_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="2048" slack="0"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read_ln102/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="read_ln102_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="2048" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read_ln102/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="read_ln102_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="2048" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read_ln102/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="out_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln203_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="0"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln201_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="9" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_3_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="1"/>
<pin id="186" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln201_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="0"/>
<pin id="189" dir="0" index="1" bw="9" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln201_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln201/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln202_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="shl_ln_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln202_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln202/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="lshr_ln202_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2048" slack="1"/>
<pin id="217" dir="0" index="1" bw="11" slack="0"/>
<pin id="218" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln202/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln202_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2048" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202_1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="lshr_ln202_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2048" slack="1"/>
<pin id="226" dir="0" index="1" bw="11" slack="0"/>
<pin id="227" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln202_1/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln202_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2048" slack="0"/>
<pin id="231" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202_2/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="lshr_ln202_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2048" slack="1"/>
<pin id="235" dir="0" index="1" bw="11" slack="0"/>
<pin id="236" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln202_2/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln202_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2048" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202_3/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="lshr_ln202_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2048" slack="1"/>
<pin id="244" dir="0" index="1" bw="11" slack="0"/>
<pin id="245" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln202_3/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln202_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2048" slack="0"/>
<pin id="249" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202_4/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln202_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202_1/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln201_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="0" index="1" bw="9" slack="1"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln202_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="0" index="1" bw="8" slack="1"/>
<pin id="265" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="total_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="1"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="total/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln203_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="283" class="1005" name="in0_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2048" slack="1"/>
<pin id="285" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="in0_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="in1_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2048" slack="1"/>
<pin id="290" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="in1_read "/>
</bind>
</comp>

<comp id="293" class="1005" name="in2_read_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2048" slack="1"/>
<pin id="295" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="in2_read "/>
</bind>
</comp>

<comp id="298" class="1005" name="in3_read_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2048" slack="1"/>
<pin id="300" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="in3_read "/>
</bind>
</comp>

<comp id="306" class="1005" name="trunc_ln202_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="1"/>
<pin id="308" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln202 "/>
</bind>
</comp>

<comp id="311" class="1005" name="trunc_ln202_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln202_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="trunc_ln202_2_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="1"/>
<pin id="318" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln202_2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="add_ln202_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="1"/>
<pin id="323" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln202_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="56" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="56" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="56" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="56" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="184" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="184" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="48" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="215" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="211" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="224" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="211" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="233" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="211" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="242" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="238" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="193" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="270"><net_src comp="262" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="271"><net_src comp="266" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="279"><net_src comp="58" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="286"><net_src comp="102" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="291"><net_src comp="108" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="296"><net_src comp="114" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="301"><net_src comp="120" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="309"><net_src comp="199" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="314"><net_src comp="220" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="319"><net_src comp="229" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="324"><net_src comp="251" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="266" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {1 3 4 }
 - Input state : 
	Port: reduce : in0 | {1 4 }
	Port: reduce : in1 | {1 4 }
	Port: reduce : in2 | {1 4 }
	Port: reduce : in3 | {1 4 }
  - Chain level:
	State 1
		store_ln201 : 1
	State 2
		icmp_ln201 : 1
		add_ln201 : 1
		br_ln201 : 2
		trunc_ln202 : 1
		shl_ln : 2
		zext_ln202 : 3
		lshr_ln202 : 4
		trunc_ln202_1 : 5
		lshr_ln202_1 : 4
		trunc_ln202_2 : 5
		lshr_ln202_2 : 4
		trunc_ln202_3 : 5
		lshr_ln202_3 : 4
		trunc_ln202_4 : 5
		add_ln202_1 : 6
		store_ln201 : 2
	State 3
		total : 1
		out_addr : 1
		store_ln203 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |       lshr_ln202_fu_215       |    0    |   2171  |
|   lshr   |      lshr_ln202_1_fu_224      |    0    |   2171  |
|          |      lshr_ln202_2_fu_233      |    0    |   2171  |
|          |      lshr_ln202_3_fu_242      |    0    |   2171  |
|----------|-------------------------------|---------|---------|
|          |        add_ln201_fu_193       |    0    |    14   |
|    add   |       add_ln202_1_fu_251      |    0    |    15   |
|          |        add_ln202_fu_262       |    0    |    8    |
|          |          total_fu_266         |    0    |    8    |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln201_fu_187       |    0    |    11   |
|----------|-------------------------------|---------|---------|
|          |   readreq_ln82_readreq_fu_62  |    0    |    0    |
|  readreq |   readreq_ln82_readreq_fu_70  |    0    |    0    |
|          |   readreq_ln82_readreq_fu_78  |    0    |    0    |
|          |   readreq_ln82_readreq_fu_86  |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writereq | writereq_ln115_writereq_fu_94 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |      in0_read_read_fu_102     |    0    |    0    |
|          |      in1_read_read_fu_108     |    0    |    0    |
|          |      in2_read_read_fu_114     |    0    |    0    |
|   read   |      in3_read_read_fu_120     |    0    |    0    |
|          |     read_ln102_read_fu_134    |    0    |    0    |
|          |     read_ln102_read_fu_142    |    0    |    0    |
|          |     read_ln102_read_fu_150    |    0    |    0    |
|          |     read_ln102_read_fu_158    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln131_write_fu_126   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln202_fu_199      |    0    |    0    |
|          |      trunc_ln202_1_fu_220     |    0    |    0    |
|   trunc  |      trunc_ln202_2_fu_229     |    0    |    0    |
|          |      trunc_ln202_3_fu_238     |    0    |    0    |
|          |      trunc_ln202_4_fu_247     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|         shl_ln_fu_203         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln202_fu_211       |    0    |    0    |
|          |       zext_ln203_fu_272       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   8740  |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln202_1_reg_321 |    8   |
|      i_reg_276      |    9   |
|   in0_read_reg_283  |  2048  |
|   in1_read_reg_288  |  2048  |
|   in2_read_reg_293  |  2048  |
|   in3_read_reg_298  |  2048  |
|trunc_ln202_1_reg_311|    8   |
|trunc_ln202_2_reg_316|    8   |
| trunc_ln202_reg_306 |    8   |
+---------------------+--------+
|        Total        |  8233  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  8740  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  8233  |    -   |
+-----------+--------+--------+
|   Total   |  8233  |  8740  |
+-----------+--------+--------+
