// Seed: 2935927764
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input wor id_2,
    input wire id_3,
    input tri1 id_4,
    output uwire id_5,
    input supply1 id_6,
    input wor id_7,
    output supply1 id_8,
    input tri0 id_9
);
  assign id_1 = -1'b0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input supply1 id_2,
    output uwire id_3
);
  always disable id_5;
  not primCall (id_0, id_1);
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2,
      id_1,
      id_3,
      id_2
  );
endmodule
module module_2 (
    input  tri1 id_0,
    output wire id_1
    , id_3
);
  wire id_4;
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
