// Seed: 3195371136
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  output id_2;
  inout id_1;
  reg id_4 = id_4;
  reg id_5;
  always @(posedge 1'b0 or posedge 1) begin
    id_5 = id_4;
    #1 begin
      id_3[1] <= 1'b0;
    end
    id_5 <= id_4;
  end
endmodule
