#-----------------------------------------------------------
# PlanAhead v14.5 (64-bit)
# Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
# Start of session at: Wed Mar 09 10:48:23 2016
# Process ID: 11892
# Log file: D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/planAhead.log
# Journal file: D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1\planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.ppr}
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Edk 24-197] The device settings 'xc7z020-1' for 'system.xmp' does not match with the current project 'xc6vlx240t-1'. Please change the device settings in the current project to match with XMP project.
Qt: Untested Windows version 6.2 detected!
close_project
create_project project_2 D:/cern/xilinx/sdkDev/planAhead_mine/project_2
import_xise D:/cern/xilinx/dtcTester/bramTry/bramTry_1/bramTry_1.xise
WARNING: [Project 1-112] Unrecognized file 'dtc_2.bmm'. Please read the 'Exceptions' section in the report file for recommendations on how to resolve this issue.

INFO: [Project 1-267] Adding IP 'sr_doubleBuffered_bram' to the project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-816] Loaded Xilinx IP repository 'C:/Xilinx/14.5/ISE_DS/ISE/'
INFO: [Project 1-53] IP 'sr_doubleBuffered_bram' imported successfully

INFO: [Project 1-267] Adding IP 'sr_doubleBuffered_clkDiv' to the project...
INFO: [Project 1-53] IP 'sr_doubleBuffered_clkDiv' imported successfully

INFO: [Project 1-267] Adding IP 'sr_doubleBuffered_vio' to the project...
INFO: [Project 1-53] IP 'sr_doubleBuffered_vio' imported successfully

INFO: [Project 1-267] Adding IP 'sr_doubleBuffered_buff' to the project...
INFO: [Project 1-53] IP 'sr_doubleBuffered_buff' imported successfully

INFO: [Project 1-267] Adding IP 'sr_doubleBuffered_bram_tx' to the project...
INFO: [Project 1-53] IP 'sr_doubleBuffered_bram_tx' imported successfully

INFO: [Project 1-267] Adding IP 'sram_doubleBuffered_tx2' to the project...
INFO: [Project 1-53] IP 'sram_doubleBuffered_tx2' imported successfully

INFO: [Project 1-267] Adding IP 'icon' to the project...
INFO: [Project 1-53] IP 'icon' imported successfully

INFO: [Project 1-267] Adding IP 'ila' to the project...
INFO: [Project 1-53] IP 'ila' imported successfully

INFO: [Project 1-267] Adding IP 'vio' to the project...
INFO: [Project 1-53] IP 'vio' imported successfully

INFO: [Project 1-267] Adding IP 'clkDivider' to the project...
INFO: [Project 1-53] IP 'clkDivider' imported successfully

INFO: [Project 1-267] Adding IP 'bram2' to the project...
INFO: [Project 1-53] IP 'bram2' imported successfully

INFO: [Project 1-267] Adding IP 'bram' to the project...
INFO: [Project 1-53] IP 'bram' imported successfully

INFO: [Project 1-267] Adding IP 'blk_mem_gen_v7_3' to the project...
INFO: [Project 1-53] IP 'blk_mem_gen_v7_3' imported successfully

INFO: [Project 1-267] Adding IP 'bram_2' to the project...
INFO: [Project 1-53] IP 'bram_2' imported successfully

INFO: [Project 1-267] Adding IP 'sr_doubleBuffered_ila' to the project...
INFO: [Project 1-53] IP 'sr_doubleBuffered_ila' imported successfully

INFO: [Project 1-267] Adding IP 'sr_doubleBuffered_icon' to the project...
INFO: [Project 1-53] IP 'sr_doubleBuffered_icon' imported successfully

INFO: [Project 1-267] Adding IP 'sr_doubleBuffered_2_vio' to the project...
INFO: [Project 1-53] IP 'sr_doubleBuffered_2_vio' imported successfully

INFO: [Project 1-267] Adding IP 'sr_doubleBuffered_2_bram' to the project...
INFO: [Project 1-53] IP 'sr_doubleBuffered_2_bram' imported successfully

INFO: [Project 1-267] Adding IP 'dtc_buff' to the project...
INFO: [Project 1-53] IP 'dtc_buff' imported successfully

INFO: [Project 1-267] Adding IP 'dtc_1_mpabram' to the project...
INFO: [Project 1-53] IP 'dtc_1_mpabram' imported successfully

INFO: [Project 1-267] Adding IP 'dtc_1_clkDiv' to the project...
INFO: [Project 1-53] IP 'dtc_1_clkDiv' imported successfully
INFO: [Project 1-52] Generating summary report file 'D:/cern/xilinx/sdkDev/planAhead_mine/project_2/import_ise_summary.txt'...
INFO: [Project 1-88] Report file generated.

WARNING: [Project 1-91] Some exceptions were encountered while importing contents of the ISE project file. Please review the "EXCEPTIONS" section in the summary log file D:/cern/xilinx/sdkDev/planAhead_mine/project_2/import_ise_summary.txt at line 41 for details.

INFO: [Coretcl 2-54] ISE import finished.
import_xise: Time (s): elapsed = 00:03:04 . Memory (MB): peak = 511.727 ; gain = 49.750
close_project
open_project D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.ppr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Edk 24-197] The device settings 'xc7z020-1' for 'system.xmp' does not match with the current project 'xc6vlx240t-1'. Please change the device settings in the current project to match with XMP project.
close_project
create_project project_3 D:/cern/xilinx/sdkDev/planAhead_mine/project_3
import_xise D:/cern/xilinx/sdkDev/planAhead_mine/bb/bb.xise
CRITICAL WARNING: [Project 1-21] Could not resolve ISE project part '-'. Part replaced with default 'xc7vx485tffg1157-1'.
INFO: [Project 1-137] expected property 'Implementation Top File' not found in the XISE file. 'design_mode' will set to RTL by default.
INFO: [Project 1-52] Generating summary report file 'D:/cern/xilinx/sdkDev/planAhead_mine/project_3/import_ise_summary.txt'...
INFO: [Project 1-88] Report file generated.

WARNING: [Project 1-91] Some exceptions were encountered while importing contents of the ISE project file. Please review the "EXCEPTIONS" section in the summary log file D:/cern/xilinx/sdkDev/planAhead_mine/project_3/import_ise_summary.txt at line 44 for details.

INFO: [Coretcl 2-54] ISE import finished.
close_project
open_project -read_only C:/Xilinx/14.5/ISE_DS/PlanAhead/examples/PlanAhead_Tutorial/Projects/project_wave_gen_hdl/project_wave_gen_hdl.ppr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-816] Loaded Xilinx IP repository 'C:/Xilinx/14.5/ISE_DS/ISE/'
WARNING: [IP_Flow 19-2162] IP 'clk_core' is locked. Locked reason: IP 'clk_core' is write protected. Please review your file system permissions if this is unexpected. You may continue to use existing outputs but may not modify this IP.
WARNING: [IP_Flow 19-2162] IP 'char_fifo' is locked. Locked reason: IP 'char_fifo' is write protected. Please review your file system permissions if this is unexpected. You may continue to use existing outputs but may not modify this IP.
close_project
open_project -read_only C:/Xilinx/14.5/ISE_DS/PlanAhead/examples/PlanAhead_Tutorial/Projects/project_cpu_hdl/project_cpu_hdl.ppr
Scanning sources...
Finished scanning sources
update_compile_order -fileset sim_1
close_project
open_project -read_only C:/Xilinx/14.5/ISE_DS/PlanAhead/examples/PlanAhead_Tutorial/Projects/project_bft_core_hdl/project_bft_core_hdl.ppr
Scanning sources...
Finished scanning sources
INFO: [Project 1-265] Setting active simulation fileset to 'sim_1'.
close_project
open_project D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.ppr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-816] Loaded Xilinx IP repository 'C:/Xilinx/14.5/ISE_DS/ISE/'
reset_run impl_1
reset_run: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 538.055 ; gain = 0.000
launch_runs synth_1
[Wed Mar 09 11:17:59 2016] Launched synth_1...
Run output will be captured here: D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.runs/synth_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Mar 09 11:19:14 2016] Launched synth_1...
Run output will be captured here: D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.runs/synth_1/runme.log
remove_files D:/cern/xilinx/dtcTester/bramTry/bramTry_1/fifotest.v
set_property target_constrs_file D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_doubleBuffered.ucf [current_fileset -constrset]
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Mar 09 11:21:04 2016] Launched synth_1...
Run output will be captured here: D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design dtc_2.ngc ...
WARNING:NetListWriters:298 - No output is written to dtc_2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dtc_2.edif ...
ngc2edif: Total memory usage is 86648 kilobytes

Parsing EDIF File [D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.data/cache/dtc_2_ngc_zx.edif]
Finished Parsing EDIF File [D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.data/cache/dtc_2_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design dtc_1_mpabram.ngc ...
WARNING:NetListWriters:298 - No output is written to dtc_1_mpabram.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dtc_1_mpabram.edif ...
ngc2edif: Total memory usage is 82552 kilobytes

Reading core file 'd:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ngc' for (cell view 'dtc_1_mpabram', library 'dtc_2_lib', file 'dtc_2.ngc')
Parsing EDIF File [D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.data/cache/dtc_1_mpabram_ngc_zx.edif]
Finished Parsing EDIF File [D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.data/cache/dtc_1_mpabram_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design dtc_buff.ngc ...
WARNING:NetListWriters:298 - No output is written to dtc_buff.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dtc_buff.edif ...
ngc2edif: Total memory usage is 86648 kilobytes

Reading core file 'd:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_buff.ngc' for (cell view 'dtc_buff', library 'dtc_2_lib', file 'dtc_2.ngc')
Parsing EDIF File [D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.data/cache/dtc_buff_ngc_zx.edif]
Finished Parsing EDIF File [D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.data/cache/dtc_buff_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design sr_doubleBuffered_icon.ngc ...
WARNING:NetListWriters:298 - No output is written to
   sr_doubleBuffered_icon.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   sr_doubleBuffered_icon is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file sr_doubleBuffered_icon.edif ...
ngc2edif: Total memory usage is 86648 kilobytes

Reading core file 'd:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_icon.ngc' for (cell view 'sr_doubleBuffered_icon', library 'dtc_2_lib', file 'dtc_2.ngc')
Parsing EDIF File [D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.data/cache/sr_doubleBuffered_icon_ngc_zx.edif]
Finished Parsing EDIF File [D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.data/cache/sr_doubleBuffered_icon_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design sr_doubleBuffered_ila.ngc ...
WARNING:NetListWriters:298 - No output is written to sr_doubleBuffered_ila.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block
   sr_doubleBuffered_ila is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block
   sr_doubleBuffered_ila is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file sr_doubleBuffered_ila.edif ...
ngc2edif: Total memory usage is 127224 kilobytes

Reading core file 'd:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_ila.ngc' for (cell view 'sr_doubleBuffered_ila', library 'dtc_2_lib', file 'dtc_2.ngc')
Parsing EDIF File [D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.data/cache/sr_doubleBuffered_ila_ngc_zx.edif]
Finished Parsing EDIF File [D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.data/cache/sr_doubleBuffered_ila_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design sr_doubleBuffered_2_vio.ngc ...
WARNING:NetListWriters:298 - No output is written to
   sr_doubleBuffered_2_vio.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file sr_doubleBuffered_2_vio.edif ...
ngc2edif: Total memory usage is 111032 kilobytes

Reading core file 'd:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_2_vio.ngc' for (cell view 'sr_doubleBuffered_2_vio', library 'dtc_2_lib', file 'dtc_2.ngc')
Parsing EDIF File [D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.data/cache/sr_doubleBuffered_2_vio_ngc_zx.edif]
Finished Parsing EDIF File [D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.data/cache/sr_doubleBuffered_2_vio_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design sr_doubleBuffered_2_bram.ngc ...
WARNING:NetListWriters:298 - No output is written to
   sr_doubleBuffered_2_bram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file sr_doubleBuffered_2_bram.edif ...
ngc2edif: Total memory usage is 86648 kilobytes

Reading core file 'd:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_2_bram.ngc' for (cell view 'sr_doubleBuffered_2_bram', library 'dtc_2_lib', file 'dtc_2.ngc')
Parsing EDIF File [D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.data/cache/sr_doubleBuffered_2_bram_ngc_zx.edif]
Finished Parsing EDIF File [D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.data/cache/sr_doubleBuffered_2_bram_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ClockPlacerRules.xml
Loading clock capable ios from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ClockCapableIOBs.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ff1156/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/virtex6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/virtex6/drc.xml
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_doubleBuffered.ucf]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_doubleBuffered.ucf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_doubleBuffered _2.ucf]
CRITICAL WARNING: [Constraints 18-47] TIMESPEC TS_clk is redefined. The earlier version defined at (file = sr_doubleBuffered.ucf, line = 4) will be discarded [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_doubleBuffered _2.ucf:4]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_doubleBuffered _2.ucf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_1.ucf]
CRITICAL WARNING: [Constraints 18-47] TIMESPEC TS_clk is redefined. The earlier version defined at (file = sr_doubleBuffered _2.ucf, line = 4) will be discarded [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_1.ucf:4]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_1.ucf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_11.ucf]
CRITICAL WARNING: [Constraints 18-47] TIMESPEC TS_clk is redefined. The earlier version defined at (file = dtc_1.ucf, line = 4) will be discarded [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_11.ucf:4]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_11.ucf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.ucf]
CRITICAL WARNING: [Constraints 18-47] TIMESPEC TS_clk is redefined. The earlier version defined at (file = dtc_11.ucf, line = 4) will be discarded [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.ucf:4]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.ucf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/bramTest_top.ucf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'instance_name/clkout1_buf' at site U23, Illegal to place instance instance_name/clkout1_buf on site U23 [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/bramTest_top.ucf:2]
CRITICAL WARNING: [Constraints 18-47] TIMESPEC TS_clk is redefined. The earlier version defined at (file = dtc_2.ucf, line = 4) will be discarded [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/bramTest_top.ucf:4]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/bramTest_top.ucf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_top.ucf]
CRITICAL WARNING: [Constraints 18-47] TIMESPEC TS_clk is redefined. The earlier version defined at (file = bramTest_top.ucf, line = 4) will be discarded [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_top.ucf:4]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_top.ucf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_test.ucf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'instance_name/clkout1_buf' at site U23, Illegal to place instance instance_name/clkout1_buf on site U23 [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_test.ucf:2]
CRITICAL WARNING: [Constraints 18-47] TIMESPEC TS_clk is redefined. The earlier version defined at (file = sr_top.ucf, line = 4) will be discarded [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_test.ucf:4]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_test.ucf]
CRITICAL WARNING: [Designutils 20-1278] Could not find module 'sr_doubleBuffered_clkDiv'. The UCF file d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_clkDiv/example_design/sr_doubleBuffered_clkDiv_exdes.ucf will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1279] Could not find module 'sr_doubleBuffered_vio'. The UCF file d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_vio.constraints/sr_doubleBuffered_vio.ucf will not be read for this module.
CRITICAL WARNING: [Designutils 20-1279] Could not find module 'icon'. The UCF file d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/icon.constraints/icon.ucf will not be read for this module.
CRITICAL WARNING: [Designutils 20-1279] Could not find module 'ila'. The UCF file d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/ila.constraints/ila.ucf will not be read for this module.
CRITICAL WARNING: [Designutils 20-1279] Could not find module 'vio'. The UCF file d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/vio.constraints/vio.ucf will not be read for this module.
CRITICAL WARNING: [Designutils 20-1278] Could not find module 'clkDivider'. The UCF file d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/clkDivider/example_design/clkDivider_exdes.ucf will not be read for any cell of this module.
Parsing UCF File [d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_ila.constraints/sr_doubleBuffered_ila.ucf]
Finished Parsing UCF File [d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_ila.constraints/sr_doubleBuffered_ila.ucf]
Parsing UCF File [d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_icon.constraints/sr_doubleBuffered_icon.ucf]
Finished Parsing UCF File [d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_icon.constraints/sr_doubleBuffered_icon.ucf]
Parsing UCF File [d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_2_vio.constraints/sr_doubleBuffered_2_vio.ucf]
Finished Parsing UCF File [d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_2_vio.constraints/sr_doubleBuffered_2_vio.ucf]
CRITICAL WARNING: [Designutils 20-1278] Could not find module 'dtc_1_clkDiv'. The UCF file d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv/example_design/dtc_1_clkDiv_exdes.ucf will not be read for any cell of this module.
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
[Wed Mar 09 11:22:16 2016] Launched impl_1...
Run output will be captured here: D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:29 . Memory (MB): peak = 806.688 ; gain = 240.965
launch_runs impl_1 -to_step Bitgen
[Wed Mar 09 11:28:50 2016] Launched impl_1...
Run output will be captured here: D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact.exe -intstyle pa -mode bscan -port auto -autoassign -b D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.runs/impl_1/dtc_2.bit
close_project
open_project D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.ppr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Edk 24-197] The device settings 'xc7z020-1' for 'system.xmp' does not match with the current project 'xc6vlx240t-1'. Please change the device settings in the current project to match with XMP project.
import_files -norecurse D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v
set_property part xc7z020clg484-1 [current_project]
INFO: [Project 1-154] The current project board 'ml605' is reset to empty (None). Use 'Project Settings' part selector (GUI) or issue set_property Tcl Command to set the board again.
update_compile_order -fileset sources_1
set_property top dtc_2 [current_fileset]
set_property top_lib {} [current_fileset]
set_property top_file {} [current_fileset]
update_compile_order -fileset sources_1
export_hardware [get_files D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/system.xmp] -dir D:/cern/xilinx/sdkDev/planAhead_mine
INFO: [Edk 24-140] Exporting hardware platform for 'system'...
Qt: Untested Windows version 6.2 detected!

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs
\sources_1\edk\system\__xps\pa\_system_export2sdk.tcl
ERROR:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 - not
   supported for architecture 'virtex6lx' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 37 
ERROR:EDK - while loading XMP file
ERROR: [Common 17-49] Internal Data Exception: xps application failed!
export_hardware [get_files D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/system.xmp] -dir D:/cern/xilinx/sdkDev/planAhead_mine
INFO: [Edk 24-140] Exporting hardware platform for 'system'...
Qt: Untested Windows version 6.2 detected!

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs
\sources_1\edk\system\__xps\pa\_system_export2sdk.tcl
ERROR:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 - not
   supported for architecture 'virtex6lx' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 37 
ERROR:EDK - while loading XMP file
ERROR: [Common 17-49] Internal Data Exception: xps application failed!
close_project
create_project project_3 D:/cern/xilinx/sdkDev/planAhead_mine/project_3 -part xc6vlx240tff1156-1
set_property board ml605 [current_project]
create_xps module_1
INFO: [Edk 24-176] Creating XPS sub-design source for 'module_1'...
Qt: Untested Windows version 6.2 detected!

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\cern\xilinx\sdkDev\planAhead_mine\project_3\project_3.srcs\sources_1\edk\modu
le_1\__xps\pa\_module_1_create.tcl
Created pcores directory
Copied C:/Xilinx/14.5/ISE_DS/EDK/data/xflow/bitgen_virtex6.ut to etc directory
Copied file C:/Xilinx/14.5/ISE_DS/EDK/data/xflow/fast_runtime_virtex6.opt to etc
directory

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...
Created backup of etc/bitgen.ut to etc/bitgen.ut.virtex5
Copied C:/Xilinx/14.5/ISE_DS/EDK/data/xflow/bitgen_virtex6.ut to etc directory
Created backup of etc/fast_runtime.opt to etc/fast_runtime.opt.virtex5
Copied file C:/Xilinx/14.5/ISE_DS/EDK/data/xflow/fast_runtime_virtex6.opt to etc
directory
No changes to be saved in MHS file
Saved project XMP file
Saved Make file
INFO: [Edk 24-189] XPS sub-design source created

INFO: [Edk 24-185] Launching XPS GUI for configuring XPS sub-design source 'module_1'. The GUI will be up in a moment...
INFO: [Edk 24-173]  After configuring the source design, please select 'File->Exit' from the XPS GUI to exit from XPS. The source will be added to the current project automatically.
Qt: Untested Windows version 6.2 detected!

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Launching XPS GUI...
Qt: Untested Windows version 6.2 detected!
INFO:EDK - Simulation, Implementation and Device configuration flows are
   disabled in XPS when launched from PlanAhead. All these features are
   available in PlanAhead.
MainWindow
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_Positions	axi4lite_0
  (0x40040000-0x4004ffff) LEDs_8Bits	axi4lite_0
  (0x40060000-0x4006ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_SFP	axi4lite_0
  (0x40820000-0x4082ffff) IIC_FMC	axi4lite_0
  (0x40840000-0x4084ffff) IIC_EEPROM	axi4lite_0
  (0x40860000-0x4086ffff) IIC_DVI	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41800000-0x4180ffff) SysACE_CompactFlash	axi4lite_0
  (0x42000000-0x43ffffff) Linear_Flash	axi4lite_0
  (0xa4000000-0xa7ffffff) DDR3_SDRAM	axi4_0
Writing filter settings....
Done writing filter settings to:
	D:\cern\xilinx\sdkDev\planAhead_mine\project_3\project_3.srcs\sources_1\edk\mod
ule_1\etc\module_1.filters
Done writing Tab View settings to:
	D:\cern\xilinx\sdkDev\planAhead_mine\project_3\project_3.srcs\sources_1\edk\mod
ule_1\etc\module_1.gui
INFO: [Edk 24-127] XPS completed
create_xps: Time (s): elapsed = 00:12:55 . Memory (MB): peak = 806.688 ; gain = 0.000
