and r0, r1, r0 
and r0, r0, #12 
mvn r2, r0 
lsr r2, r2, #7 
