 
# Yosys synthesis script for dsp_multiplier_accum_with_add_and_sub
# Read source files
read -vlog2k ./../../../../../yosys/install/share/yosys/rapidsilicon/genesis2/cell_sim_blackbox.v
verific -vlog-incdir ./../../../../../RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_multiplier_accum_with_add_and_sub/ 
verific -vlog-libdir ./../../../../../RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_multiplier_accum_with_add_and_sub/
verific -vlog-libext .v
verific -vlog-libext .sv
verific -vlog-define 
verific -vlog2k ./../../../../../RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_multiplier_accum_with_add_and_sub/dsp_multiplier_accum_with_add_and_sub.sv
verific -import dsp_multiplier_accum_with_add_and_sub


# Technology mapping
hierarchy -top dsp_multiplier_accum_with_add_and_sub



plugin -i synth-rs

synth_rs  -tech genesis2 -de -goal delay     -max_device_dsp 154 -max_device_bram 154    -de_max_threads -1   

write_verilog -noexpr -nodec -v dsp_multiplier_accum_with_add_and_sub_post_synth.v
write_blif dsp_multiplier_accum_with_add_and_sub_post_synth.blif

  