../embed_reg_bench/embed000.struct	True	True	True	True	True	--	--	63	7013	1451	4904	63432	100003	100003
../embed_reg_bench/embed001.struct	True	True	True	True	True	True	--	36	167	285	2287	194	35	100003
../embed_reg_bench/embed002.struct	True	True	True	True	True	True	--	47	186	565	2030	99	20	100003
../embed_reg_bench/embed003.struct	True	True	True	True	True	True	--	82	648	1155	6645	497	28	100009
../embed_reg_bench/embed004.struct	--	--	--	--	--	--	--	100003	100004	100004	100005	100011	100003	100004
../embed_reg_bench/embed005.struct	True	True	True	True	True	True	True	128	947	3081	8265	424	35	6149
../embed_reg_bench/embed006.struct	True	True	True	True	True	True	--	21	96	288	1097	73	17	100003
../embed_reg_bench/embed007.struct	True	True	True	True	--	--	--	97	35746	38543	99722	100011	100006	100005
../embed_reg_bench/embed008.struct	False	False	False	False	False	--	False	17	32	28	323	21	100004	177
../embed_reg_bench/embed009.struct	False	False	False	False	False	--	False	11	26	30	90	15	100003	78
../embed_reg_bench/embed010.struct	False	False	False	False	False	False	--	25	95	254	1261	636	145	100003
../embed_reg_bench/embed011.struct	False	--	--	--	--	False	--	16498	100004	100003	100004	100011	74089	100003
../embed_reg_bench/embed012.struct	True	--	--	--	--	--	--	193	100003	100005	100006	100020	100003	100004
../embed_reg_bench/embed013.struct	False	False	False	False	False	False	False	21	2777	723	31	874	15796	227
../embed_reg_bench/embed014.struct	True	True	True	True	True	--	True	13	42	51	34	14	100003	70
../embed_reg_bench/embed015.struct	True	True	True	True	True	--	True	17	45	102	188	21	100003	175
../embed_reg_bench/embed016.struct	False	--	--	False	--	--	--	17	100004	100003	997	100004	100003	100004
../embed_reg_bench/embed017.struct	True	True	True	True	True	True	True	12	25	75	47	1987	11	60
../embed_reg_bench/embed018.struct	True	True	True	True	True	True	--	69	593	1549	6641	346	21	100003
../embed_reg_bench/embed019.struct	False	False	False	False	False	--	False	14	42	59	32	14	100007	69
../embed_reg_bench/embed020.struct	False	False	False	--	--	--	--	788	32584	42455	100002	100014	100003	100004
../embed_reg_bench/embed021.struct	True	True	True	--	True	True	True	8	7	7	100004	7	8	7
../embed_reg_bench/embed022.struct	True	--	True	True	True	True	--	336	100004	7543	50481	90606	625	100002
../embed_reg_bench/embed023.struct	False	False	False	False	--	--	--	201	7410	4015	58405	100007	100003	100004
../embed_reg_bench/embed024.struct	True	--	--	--	--	--	--	26096	100003	100003	100003	100008	100002	100003
../embed_reg_bench/embed025.struct	True	True	--	True	--	True	--	459	83318	100004	64400	100008	11908	100004
../embed_reg_bench/embed026.struct	True	True	True	True	True	True	True	11	8	9	32656	8	9	7
../embed_reg_bench/embed027.struct	True	True	True	True	True	--	--	60	197	278	2602	329	100004	100005
../embed_reg_bench/embed028.struct	True	True	True	--	--	True	--	408	60748	76559	100002	100008	44254	100003
../embed_reg_bench/embed029.struct	False	False	False	--	--	False	--	2966	5414	22599	100003	100013	2705	100003
../embed_reg_bench/embed030.struct	True	True	True	True	True	--	--	35	188	473	2276	946	100007	100003
../embed_reg_bench/embed031.struct	False	False	False	False	False	--	False	22	168	175	2249	55	100004	2083
../embed_reg_bench/embed032.struct	--	--	--	--	--	--	--	100004	100003	100003	100003	100012	100004	100008
../embed_reg_bench/embed033.struct	True	True	True	True	True	--	--	219	15211	3034	15339	18885	100005	100003
../embed_reg_bench/embed034.struct	True	True	True	True	True	True	True	119	595	1906	6148	224	44	4463
../embed_reg_bench/embed035.struct	True	True	True	True	True	True	--	22	348	268	1455	570	13	100004
../embed_reg_bench/embed036.struct	False	False	False	False	--	False	--	146	1201	1126	31606	100006	27	100003
../embed_reg_bench/embed037.struct	True	True	True	--	--	--	--	1039	16967	38218	100003	100008	100004	100004
../embed_reg_bench/embed038.struct	True	True	True	True	True	True	--	75	2524	2095	9447	3949	21	100004
../embed_reg_bench/embed039.struct	True	True	True	True	True	True	True	25	127	261	1492	76	16	1135
../embed_reg_bench/embed040.struct	True	True	True	True	--	--	--	14	44	114	400	100003	100004	100003
../embed_reg_bench/embed041.struct	True	True	True	True	True	True	True	53	424	1039	3419	1209	20	2532
../embed_reg_bench/embed042.struct	True	True	True	True	True	True	True	15	191	490	278	1132	4345	581
../embed_reg_bench/embed043.struct	True	True	True	True	True	True	True	16	571	1380	1405	2617	131	4491
../embed_reg_bench/embed044.struct	True	True	True	True	True	True	--	24	482	584	4725	10410	20	100003
../embed_reg_bench/embed045.struct	True	True	True	True	True	--	--	89	336	1142	3777	291	100003	100003
../embed_reg_bench/embed046.struct	True	True	True	True	True	True	--	686	5781	27762	39750	3645	61	100005
../embed_reg_bench/embed047.struct	False	False	False	False	False	--	False	17	33	29	34	12	100004	70
../embed_reg_bench/embed048.struct	--	--	--	--	--	--	--	100003	100004	100006	100011	100015	100006	100006
../embed_reg_bench/embed049.struct	True	True	True	True	True	True	True	39	164	912	1076	70	25	879
../embed_reg_bench/embed050.struct	True	True	True	True	True	True	True	41	157	341	1606	100	23	1612
../embed_reg_bench/embed051.struct	True	True	True	True	True	True	--	64	263	880	2769	355	21	100003
../embed_reg_bench/embed052.struct	True	True	True	True	True	True	True	480	13407	17740	26470	2100	46	21822
../embed_reg_bench/embed053.struct	True	True	True	True	True	True	--	178	34879	34475	23120	24715	14282	100003
../embed_reg_bench/embed054.struct	True	True	True	True	True	--	--	65	355	2721	17093	79420	100003	100002
../embed_reg_bench/embed055.struct	True	True	True	True	True	True	True	12	23	43	28	11	5127	67
../embed_reg_bench/embed056.struct	False	False	False	False	--	False	False	124	954	3218	9714	100009	145	60154
../embed_reg_bench/embed057.struct	True	True	True	True	True	True	True	16	27	31	29	13	3716	50
../embed_reg_bench/embed058.struct	False	False	False	--	--	--	--	204	9284	24586	100002	100006	100003	100002
../embed_reg_bench/embed059.struct	True	True	True	True	True	True	True	178	2412	2832	10633	1174	69	76926
../embed_reg_bench/embed060.struct	True	--	True	True	--	--	--	278	100003	48817	93821	100024	100004	100005
../embed_reg_bench/embed061.struct	False	False	False	False	False	False	--	15	293	385	219	6610	2057	100032
../embed_reg_bench/embed062.struct	True	True	True	True	True	--	--	20	64	114	709	93	100003	100013
../embed_reg_bench/embed063.struct	True	True	True	True	True	True	True	86	1163	1992	7646	502	21	5196
../embed_reg_bench/embed064.struct	True	True	True	True	True	--	True	14	37	49	32	15	100003	71
../embed_reg_bench/embed065.struct	False	False	False	False	False	False	False	27	197	483	2575	112	24	17136
../embed_reg_bench/embed066.struct	False	False	False	False	False	--	False	14	35	30	155	16	100004	173
../embed_reg_bench/embed067.struct	False	False	False	False	False	False	--	33	48	153	782	618	2903	100003
../embed_reg_bench/embed068.struct	True	True	True	True	True	--	True	15	40	47	32	61038	100007	65
../embed_reg_bench/embed069.struct	True	True	True	True	True	True	--	205	16837	6470	14640	19954	22	100005
../embed_reg_bench/embed070.struct	True	True	True	True	True	True	--	522	19413	17301	30410	9389	49	100016
../embed_reg_bench/embed071.struct	False	False	False	False	False	False	False	33	70	209	1118	635	16	1961
../embed_reg_bench/embed072.struct	True	True	True	True	True	True	True	31	193	1216	1139	101	15	784
../embed_reg_bench/embed073.struct	True	True	True	True	True	True	True	26	174	749	1719	148	15	1162
../embed_reg_bench/embed074.struct	False	False	False	False	False	False	--	36	157	255	3788	12048	119	100063
../embed_reg_bench/embed075.struct	False	False	False	False	False	False	False	23	114	122	1403	55	34	2048
../embed_reg_bench/embed076.struct	True	True	True	True	True	True	True	20	81	295	1034	41	16	803
../embed_reg_bench/embed077.struct	False	False	False	False	False	False	--	24	125	155	1481	52	23	100004
../embed_reg_bench/embed078.struct	False	False	False	--	--	False	--	643	77755	14705	100002	100011	2514	100004
../embed_reg_bench/embed079.struct	True	True	True	True	True	--	True	14	27	29	31	11	100003	53
../embed_reg_bench/embed080.struct	True	True	True	True	True	True	True	60	758	2094	4396	170	21	9532
../embed_reg_bench/embed081.struct	True	True	True	True	True	True	True	36	179	710	1271	82	22	954
../embed_reg_bench/embed082.struct	True	True	True	True	--	--	--	119	44643	30497	69633	100009	100004	100003
../embed_reg_bench/embed083.struct	True	True	True	True	True	True	--	110	3662	2107	7785	2891	75124	100029
../embed_reg_bench/embed084.struct	True	True	True	True	True	True	True	10	9	10	7890	11	10	9
../embed_reg_bench/embed085.struct	True	True	True	True	True	True	--	33	227	209	1213	490	20	100004
../embed_reg_bench/embed086.struct	False	--	--	False	--	--	--	12	100003	100002	31	100003	100005	100003
../embed_reg_bench/embed087.struct	True	True	True	True	True	--	--	39	391	349	1895	1673	100003	100004
../embed_reg_bench/embed088.struct	True	True	True	True	True	True	True	43	146	454	1690	106	23	1322
../embed_reg_bench/embed089.struct	True	True	True	True	True	True	--	38	7555	8724	20852	81841	1832	100002
../embed_reg_bench/embed090.struct	True	True	True	True	True	True	--	802	6329	21838	29920	2840	55	100003
../embed_reg_bench/embed091.struct	False	False	False	False	False	False	False	18	45	44	348	22	54211	361
../embed_reg_bench/embed092.struct	True	True	True	True	True	True	--	16	56	157	419	193	10783	100004
../embed_reg_bench/embed093.struct	False	False	False	False	False	False	False	25	49	49	1188	48	7496	2141
../embed_reg_bench/embed094.struct	True	True	True	True	True	True	--	26	375	210	2025	3230	342	100004
../embed_reg_bench/embed095.struct	True	True	True	True	True	True	--	112	771	1742	6176	427	34	100003
../embed_reg_bench/embed096.struct	False	False	False	False	--	False	--	82	3767	614	7326	100007	40	100003
../embed_reg_bench/embed097.struct	True	True	True	True	True	True	True	54	328	680	3418	146	23	2872
../embed_reg_bench/embed098.struct	True	True	True	True	True	True	True	29	86	143	811	87	1124	645
../embed_reg_bench/embed099.struct	True	True	True	True	True	--	True	17	33	46	29	17	100004	65
Fail1: 3														
Fail2: 10														
Fail3: 9														
Fail4: 13														
Fail5: 23														
Fail6: 35														
Fail7: 56														
