Fitter Status : Successful - Tue Nov 07 20:47:30 2017
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : test
Top-level Entity Name : test
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 6 %
    Combinational ALUTs : 397 / 12,480 ( 3 % )
    Dedicated logic registers : 339 / 12,480 ( 3 % )
Total registers : 339
Total pins : 50 / 343 ( 15 % )
Total virtual pins : 0
Total block memory bits : 4,576 / 419,328 ( 1 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
