
*** Running vivado
    with args -log uart_receive.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source uart_receive.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source uart_receive.tcl -notrace
Command: link_design -top uart_receive -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:236]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:236]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:246]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:246]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:247]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:247]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:248]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:248]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:249]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:249]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:250]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:250]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:251]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:251]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:253]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:253]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:254]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:254]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:259]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:259]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:260]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:260]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:263]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:263]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 640.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 52 Warnings, 52 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 644.242 ; gain = 319.063
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.603 . Memory (MB): peak = 651.359 ; gain = 7.117

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 206f342eb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.117 ; gain = 544.758

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 206f342eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1292.656 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 206f342eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1292.656 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15097eea9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1292.656 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15097eea9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1292.656 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 23eaa0654

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1292.656 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2acac9747

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1292.656 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1292.656 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2acac9747

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1292.656 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2acac9747

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1292.656 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2acac9747

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1292.656 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1292.656 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2acac9747

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1292.656 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 52 Warnings, 52 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1292.656 ; gain = 648.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1292.656 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1292.656 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1292.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/impl_1/uart_receive_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file uart_receive_drc_opted.rpt -pb uart_receive_drc_opted.pb -rpx uart_receive_drc_opted.rpx
Command: report_drc -file uart_receive_drc_opted.rpt -pb uart_receive_drc_opted.pb -rpx uart_receive_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/impl_1/uart_receive_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1292.656 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c0ba09e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1292.656 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1292.656 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14cb00f4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.766 . Memory (MB): peak = 1293.395 ; gain = 0.738

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 176586d8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.825 . Memory (MB): peak = 1301.043 ; gain = 8.387

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 176586d8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.827 . Memory (MB): peak = 1301.043 ; gain = 8.387
Phase 1 Placer Initialization | Checksum: 176586d8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.828 . Memory (MB): peak = 1301.043 ; gain = 8.387

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 232450f95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.872 . Memory (MB): peak = 1301.043 ; gain = 8.387

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1301.043 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 23be4ce15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1301.043 ; gain = 8.387
Phase 2 Global Placement | Checksum: 1561eed15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1301.043 ; gain = 8.387

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1561eed15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1301.043 ; gain = 8.387

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a7ae3091

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1301.043 ; gain = 8.387

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f48742dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1301.043 ; gain = 8.387

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18bb29302

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1301.043 ; gain = 8.387

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1da7a9cb1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1301.043 ; gain = 8.387

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1da7a9cb1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1301.043 ; gain = 8.387

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 242ce0cba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1301.043 ; gain = 8.387
Phase 3 Detail Placement | Checksum: 242ce0cba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1301.043 ; gain = 8.387

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21a1caacf

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 21a1caacf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1301.043 ; gain = 8.387
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.104. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 23f8a15ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1301.043 ; gain = 8.387
Phase 4.1 Post Commit Optimization | Checksum: 23f8a15ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1301.043 ; gain = 8.387

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23f8a15ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1301.043 ; gain = 8.387

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 23f8a15ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1301.043 ; gain = 8.387

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1301.043 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1f439b907

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1301.043 ; gain = 8.387
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f439b907

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1301.043 ; gain = 8.387
Ending Placer Task | Checksum: 112bed371

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1301.043 ; gain = 8.387
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 52 Warnings, 52 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1301.043 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1304.434 ; gain = 3.391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1307.441 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/impl_1/uart_receive_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file uart_receive_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1308.023 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file uart_receive_utilization_placed.rpt -pb uart_receive_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file uart_receive_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1308.023 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 873ed2a4 ConstDB: 0 ShapeSum: 8b8000cd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ae56e3c4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1431.543 ; gain = 123.520
Post Restoration Checksum: NetGraph: 1145305d NumContArr: 9d11b367 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ae56e3c4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1457.773 ; gain = 149.750

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ae56e3c4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1463.801 ; gain = 155.777

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ae56e3c4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1463.801 ; gain = 155.777
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11d7259ac

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1467.492 ; gain = 159.469
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.083  | TNS=0.000  | WHS=-0.117 | THS=-0.692 |

Phase 2 Router Initialization | Checksum: 18e3bce86

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1467.492 ; gain = 159.469

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20f3364f1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1467.605 ; gain = 159.582

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.017  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e1ec4198

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1467.605 ; gain = 159.582
Phase 4 Rip-up And Reroute | Checksum: 1e1ec4198

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1467.605 ; gain = 159.582

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e1ec4198

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1467.605 ; gain = 159.582

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e1ec4198

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1467.605 ; gain = 159.582
Phase 5 Delay and Skew Optimization | Checksum: 1e1ec4198

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1467.605 ; gain = 159.582

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ae3909a8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1467.605 ; gain = 159.582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.110  | TNS=0.000  | WHS=0.148  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ae3909a8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1467.605 ; gain = 159.582
Phase 6 Post Hold Fix | Checksum: 1ae3909a8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1467.605 ; gain = 159.582

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00861038 %
  Global Horizontal Routing Utilization  = 0.00377408 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 210b778ce

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1467.605 ; gain = 159.582

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 210b778ce

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1469.613 ; gain = 161.590

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 214e00615

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1469.613 ; gain = 161.590

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.110  | TNS=0.000  | WHS=0.148  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 214e00615

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1469.613 ; gain = 161.590
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1469.613 ; gain = 161.590

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 52 Warnings, 52 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1469.613 ; gain = 161.590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1469.613 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1469.613 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1469.613 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/impl_1/uart_receive_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file uart_receive_drc_routed.rpt -pb uart_receive_drc_routed.pb -rpx uart_receive_drc_routed.rpx
Command: report_drc -file uart_receive_drc_routed.rpt -pb uart_receive_drc_routed.pb -rpx uart_receive_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/impl_1/uart_receive_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file uart_receive_methodology_drc_routed.rpt -pb uart_receive_methodology_drc_routed.pb -rpx uart_receive_methodology_drc_routed.rpx
Command: report_methodology -file uart_receive_methodology_drc_routed.rpt -pb uart_receive_methodology_drc_routed.pb -rpx uart_receive_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/impl_1/uart_receive_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file uart_receive_power_routed.rpt -pb uart_receive_power_summary_routed.pb -rpx uart_receive_power_routed.rpx
Command: report_power -file uart_receive_power_routed.rpt -pb uart_receive_power_summary_routed.pb -rpx uart_receive_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 52 Warnings, 52 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file uart_receive_route_status.rpt -pb uart_receive_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file uart_receive_timing_summary_routed.rpt -pb uart_receive_timing_summary_routed.pb -rpx uart_receive_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file uart_receive_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file uart_receive_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file uart_receive_bus_skew_routed.rpt -pb uart_receive_bus_skew_routed.pb -rpx uart_receive_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force uart_receive.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./uart_receive.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 52 Warnings, 52 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1900.586 ; gain = 409.773
INFO: [Common 17-206] Exiting Vivado at Mon Apr 13 13:47:50 2020...
