// Seed: 1808407979
module module_0 (
    input wor id_0,
    output wor id_1,
    output wire id_2,
    input tri0 id_3,
    output tri id_4,
    output wand id_5,
    input wand id_6,
    output uwire id_7,
    input tri1 id_8,
    output tri0 id_9,
    output supply1 id_10,
    output wand id_11,
    input tri1 id_12,
    input tri id_13,
    input uwire id_14
);
  assign id_7 = 1'd0;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wire id_4,
    input tri1 id_5,
    input uwire id_6,
    input supply1 id_7,
    input wor id_8,
    output wor id_9,
    output tri id_10,
    output supply1 id_11,
    input uwire id_12,
    input wor id_13
);
  wire id_15;
  module_0(
      id_8, id_11, id_11, id_4, id_9, id_11, id_7, id_11, id_4, id_9, id_9, id_10, id_7, id_12, id_8
  );
endmodule
