# Lab for ECE 320, Computer Architecture
## Made in partnership with Max Long

---

Implementation of a 5 stage pipelined [RISC-V](https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html#lui) CPU with data forwarding and instruction stalling  
Synthesized on a [Xilinx FPGA](https://www.amd.com/en/corporate/university-program/aup-boards/pynq-z2.html)  

