Analysis & Synthesis report for uart_test
Thu May 10 12:43:56 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |uart_test|UART_R:UART_R_i|curr_state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 15. Source assignments for uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 16. Source assignments for uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 17. Source assignments for uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 18. Source assignments for uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 19. Source assignments for uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 20. Source assignments for uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 21. Source assignments for uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 22. Parameter Settings for User Entity Instance: UART_R:UART_R_i
 23. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0
 24. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 25. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 26. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 27. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 28. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 29. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 30. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 31. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 32. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 33. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 34. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 35. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 36. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 37. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 38. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 39. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 40. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 41. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 42. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 43. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 44. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 45. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 46. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 47. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 48. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 49. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 50. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 51. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 52. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 53. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 54. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 55. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 56. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 57. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 58. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 59. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 60. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
 61. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 62. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 63. Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 64. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
 65. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
 66. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
 67. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
 68. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
 69. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
 70. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
 71. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
 72. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
 73. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
 74. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
 75. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
 76. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
 77. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
 78. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
 79. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
 80. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
 81. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
 82. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
 83. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
 84. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
 85. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
 86. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
 87. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
 88. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
 89. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
 90. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
 91. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
 92. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
 93. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
 94. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
 95. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
 96. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
 97. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
 98. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
 99. Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0"
100. Port Connectivity Checks: "uart_q:uart_q_i"
101. Port Connectivity Checks: "UART_R:UART_R_i"
102. Post-Synthesis Netlist Statistics for Top Partition
103. Post-Synthesis Netlist Statistics for Partition uart_q_hps_0_hps_io_border:border
104. Elapsed Time Per Partition
105. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu May 10 12:43:56 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; uart_test                                   ;
; Top-level Entity Name           ; uart_test                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 89                                          ;
; Total pins                      ; 43                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; uart_test          ; uart_test          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                         ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                             ; Library ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; ../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd                                                                      ; yes             ; User VHDL File                     ; C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd                                                                 ;         ;
; uart_q/synthesis/uart_q.vhd                                                                                              ; yes             ; User VHDL File                     ; C:/Users/Drew/Documents/altera_quartus/UART/uart_q/synthesis/uart_q.vhd                                                  ;         ;
; uart_test.vhd                                                                                                            ; yes             ; User VHDL File                     ; C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd                                                                ;         ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_2/submodules/hps_sdram_p0.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_2/submodules/hps_sdram_p0.sv                                      ; uart_2  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_2/uart_2.v                                                        ; yes             ; Auto-Found Verilog HDL File        ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_2/uart_2.v                                                        ; uart_2  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv       ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv       ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/altera_mem_if_dll_cyclonev.sv                        ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/altera_mem_if_dll_cyclonev.sv                        ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/altera_mem_if_hhp_qseq_synth_top.v                   ; yes             ; Auto-Found Verilog HDL File        ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/altera_mem_if_hhp_qseq_synth_top.v                   ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/altera_mem_if_oct_cyclonev.sv                        ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/altera_mem_if_oct_cyclonev.sv                        ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram.v                                          ; yes             ; Auto-Found Verilog HDL File        ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram.v                                          ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_p0.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_p0.sv                                      ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                ; yes             ; Auto-Found Verilog HDL File        ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v                      ; yes             ; Auto-Found Verilog HDL File        ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v                      ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v                       ; yes             ; Auto-Found Verilog HDL File        ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v                       ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_p0_acv_ldc.v                               ; yes             ; Auto-Found Verilog HDL File        ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_p0_acv_ldc.v                               ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_p0_altdqdqs.v                              ; yes             ; Auto-Found Verilog HDL File        ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_p0_altdqdqs.v                              ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_p0_clock_pair_generator.v                  ; yes             ; Auto-Found Verilog HDL File        ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_p0_clock_pair_generator.v                  ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_p0_generic_ddio.v                          ; yes             ; Auto-Found Verilog HDL File        ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_p0_generic_ddio.v                          ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_pll.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/hps_sdram_pll.sv                                     ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/uart_q_hps_0.v                                       ; yes             ; Auto-Found Verilog HDL File        ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/uart_q_hps_0.v                                       ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/uart_q_hps_0_fpga_interfaces.sv                      ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/uart_q_hps_0_fpga_interfaces.sv                      ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/uart_q_hps_0_hps_io.v                                ; yes             ; Auto-Found Verilog HDL File        ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/uart_q_hps_0_hps_io.v                                ; uart_q  ;
; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/uart_q_hps_0_hps_io_border.sv                        ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/drew/documents/altera_quartus/uart/db/ip/uart_q/submodules/uart_q_hps_0_hps_io_border.sv                        ; uart_q  ;
; altddio_out.tdf                                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf                                                   ;         ;
; aglobal171.inc                                                                                                           ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                    ;         ;
; stratix_ddio.inc                                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                  ;         ;
; cyclone_ddio.inc                                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                  ;         ;
; lpm_mux.inc                                                                                                              ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                       ;         ;
; stratix_lcell.inc                                                                                                        ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                 ;         ;
; db/ddio_out_uqe.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/Drew/Documents/altera_quartus/UART/db/ddio_out_uqe.tdf                                                          ;         ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 5                                                                                                                                                                                          ;
;                                             ;                                                                                                                                                                                            ;
; Combinational ALUT usage for logic          ; 1                                                                                                                                                                                          ;
;     -- 7 input functions                    ; 0                                                                                                                                                                                          ;
;     -- 6 input functions                    ; 0                                                                                                                                                                                          ;
;     -- 5 input functions                    ; 0                                                                                                                                                                                          ;
;     -- 4 input functions                    ; 0                                                                                                                                                                                          ;
;     -- <=3 input functions                  ; 1                                                                                                                                                                                          ;
;                                             ;                                                                                                                                                                                            ;
; Dedicated logic registers                   ; 9                                                                                                                                                                                          ;
;                                             ;                                                                                                                                                                                            ;
; I/O pins                                    ; 43                                                                                                                                                                                         ;
; I/O registers                               ; 80                                                                                                                                                                                         ;
;                                             ;                                                                                                                                                                                            ;
; Total DSP Blocks                            ; 0                                                                                                                                                                                          ;
;                                             ;                                                                                                                                                                                            ;
; Total DLLs                                  ; 1                                                                                                                                                                                          ;
; Maximum fan-out node                        ; uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_cal_fail ;
; Maximum fan-out                             ; 92                                                                                                                                                                                         ;
; Total fan-out                               ; 734                                                                                                                                                                                        ;
; Average fan-out                             ; 1.99                                                                                                                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |uart_test                                                                                    ; 1 (0)               ; 9 (0)                     ; 0                 ; 0          ; 43   ; 0            ; |uart_test                                                                                                                                                                                                                                                                                                                                          ; uart_test                                         ; work         ;
;    |uart_q:uart_q_i|                                                                          ; 1 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i                                                                                                                                                                                                                                                                                                                          ; uart_q                                            ; work         ;
;       |uart_q_hps_0:hps_0|                                                                    ; 1 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0                                                                                                                                                                                                                                                                                                       ; uart_q_hps_0                                      ; uart_q       ;
;          |uart_q_hps_0_fpga_interfaces:fpga_interfaces|                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                          ; uart_q_hps_0_fpga_interfaces                      ; uart_q       ;
;          |uart_q_hps_0_hps_io:hps_io|                                                         ; 1 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                            ; uart_q_hps_0_hps_io                               ; uart_q       ;
;             |uart_q_hps_0_hps_io_border:border|                                               ; 1 (1)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; uart_q_hps_0_hps_io_border                        ; uart_q       ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; uart_q       ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; uart_q       ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; uart_q       ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; uart_q       ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; uart_q       ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; uart_q       ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; uart_q       ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; uart_q       ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; uart_q       ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; uart_q       ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; uart_q       ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; uart_q       ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; uart_q       ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; uart_q       ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; uart_q       ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; uart_q       ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; uart_q       ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                               ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------+---------------------------------------------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                          ; IP Include File                                         ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------+---------------------------------------------------------+
; Altera ; altera_hps    ; 17.1    ; N/A          ; N/A          ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0                            ; C:/Users/Drew/Documents/altera_quartus/UART/uart_q.qsys ;
; Altera ; altera_hps_io ; 17.1    ; N/A          ; N/A          ; |uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io ; C:/Users/Drew/Documents/altera_quartus/UART/uart_q.qsys ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |uart_test|UART_R:UART_R_i|curr_state                                                             ;
+---------------------+---------------------+----------------+-----------------+------------------+-----------------+
; Name                ; curr_state.stp_hold ; curr_state.stp ; curr_state.data ; curr_state.start ; curr_state.idle ;
+---------------------+---------------------+----------------+-----------------+------------------+-----------------+
; curr_state.idle     ; 0                   ; 0              ; 0               ; 0                ; 0               ;
; curr_state.start    ; 0                   ; 0              ; 0               ; 1                ; 1               ;
; curr_state.data     ; 0                   ; 0              ; 1               ; 0                ; 1               ;
; curr_state.stp      ; 0                   ; 1              ; 0               ; 0                ; 1               ;
; curr_state.stp_hold ; 1                   ; 0              ; 0               ; 0                ; 1               ;
+---------------------+---------------------+----------------+-----------------+------------------+-----------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; UART_R:UART_R_i|RX_data                ; Lost fanout        ;
; UART_R:UART_R_i|clk_count[0..30]       ; Lost fanout        ;
; UART_R:UART_R_i|index[0..30]           ; Lost fanout        ;
; UART_R:UART_R_i|RX_data_i              ; Lost fanout        ;
; UART_R:UART_R_i|curr_state.idle        ; Lost fanout        ;
; UART_R:UART_R_i|curr_state.start       ; Lost fanout        ;
; UART_R:UART_R_i|curr_state.data        ; Lost fanout        ;
; UART_R:UART_R_i|curr_state.stp         ; Lost fanout        ;
; UART_R:UART_R_i|curr_state.stp_hold    ; Lost fanout        ;
; Total Number of Removed Registers = 69 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+-------------------------------+--------------------+-------------------------------------------------------------------------------------+
; Register name                 ; Reason for Removal ; Registers Removed due to This Register                                              ;
+-------------------------------+--------------------+-------------------------------------------------------------------------------------+
; UART_R:UART_R_i|index[30]     ; Lost Fanouts       ; UART_R:UART_R_i|index[29], UART_R:UART_R_i|index[28], UART_R:UART_R_i|index[2],     ;
;                               ;                    ; UART_R:UART_R_i|index[1], UART_R:UART_R_i|index[0], UART_R:UART_R_i|curr_state.idle ;
; UART_R:UART_R_i|clk_count[30] ; Lost Fanouts       ; UART_R:UART_R_i|clk_count[1], UART_R:UART_R_i|curr_state.data,                      ;
;                               ;                    ; UART_R:UART_R_i|curr_state.stp, UART_R:UART_R_i|curr_state.stp_hold                 ;
; UART_R:UART_R_i|RX_data       ; Lost Fanouts       ; UART_R:UART_R_i|RX_data_i                                                           ;
+-------------------------------+--------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 8:1                ; 31 bits   ; 155 LEs       ; 124 LEs              ; 31 LEs                 ; No         ; |uart_test|UART_R:UART_R_i|Selector10 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                         ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                          ;
; IP_TOOL_VERSION                       ; 17.1                  ; -    ; -                                                                                          ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                          ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                          ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                            ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                             ;
; IP_TOOL_VERSION                       ; 17.1                             ; -    ; -                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                             ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                        ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                        ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                  ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                            ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                             ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                          ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                           ;
; IP_TOOL_VERSION                       ; 17.1              ; -    ; -                                                                                                           ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                           ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                           ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                           ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                          ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                           ;
; IP_TOOL_VERSION                       ; 17.1              ; -    ; -                                                                                                           ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                           ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                           ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                           ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_R:UART_R_i ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; clks_per_bit   ; 868   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                                         ;
; S2F_Width      ; 2     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                           ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                         ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                         ;
; GENERIC_PLL                ; true      ; String                                                                                                                                         ;
; REF_CLK_FREQ               ; 125.0 MHz ; String                                                                                                                                         ;
; REF_CLK_PERIOD_PS          ; 8000      ; Signed Integer                                                                                                                                 ;
; PLL_MEM_CLK_FREQ_STR       ; 300.0 MHz ; String                                                                                                                                         ;
; PLL_WRITE_CLK_FREQ_STR     ; 300.0 MHz ; String                                                                                                                                         ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                         ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 3334 ps   ; String                                                                                                                                         ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 3334 ps   ; String                                                                                                                                         ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                         ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                         ;
; WRITE_CLK_PHASE            ; 2500 ps   ; String                                                                                                                                         ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                         ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                        ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                      ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                      ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                              ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                              ;
; MEM_IF_ADDR_WIDTH                    ; 13               ; Signed Integer                                                                                                              ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                              ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                              ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                              ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                              ;
; MEM_IF_DM_WIDTH                      ; 1                ; Signed Integer                                                                                                              ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                              ;
; MEM_IF_DQ_WIDTH                      ; 8                ; Signed Integer                                                                                                              ;
; MEM_IF_DQS_WIDTH                     ; 1                ; Signed Integer                                                                                                              ;
; MEM_IF_READ_DQS_WIDTH                ; 1                ; Signed Integer                                                                                                              ;
; MEM_IF_WRITE_DQS_WIDTH               ; 1                ; Signed Integer                                                                                                              ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                              ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                              ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                              ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                              ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                              ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                              ;
; MR1_RTT                              ; 0                ; Signed Integer                                                                                                              ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                              ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                              ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                              ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                      ;
; TB_MEM_CLK_FREQ                      ; 300.0            ; String                                                                                                                      ;
; TB_RATE                              ; FULL             ; String                                                                                                                      ;
; TB_MEM_DQ_WIDTH                      ; 8                ; String                                                                                                                      ;
; TB_MEM_DQS_WIDTH                     ; 1                ; String                                                                                                                      ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                      ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                      ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                      ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                      ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                  ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                        ;
; MEM_ADDRESS_WIDTH               ; 13               ; Signed Integer                                                                                                                                                        ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                        ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                        ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                        ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                        ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                        ;
; MEM_DQS_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                        ;
; MEM_DM_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                        ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                        ;
; MEM_DQ_WIDTH                    ; 8                ; Signed Integer                                                                                                                                                        ;
; MEM_READ_DQS_WIDTH              ; 1                ; Signed Integer                                                                                                                                                        ;
; MEM_WRITE_DQS_WIDTH             ; 1                ; Signed Integer                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                        ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                        ;
; MR1_RTT                         ; 0                ; Signed Integer                                                                                                                                                        ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                        ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                ;
; TB_MEM_CLK_FREQ                 ; 300.0            ; String                                                                                                                                                                ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                ;
; TB_MEM_DQ_WIDTH                 ; 8                ; String                                                                                                                                                                ;
; TB_MEM_DQS_WIDTH                ; 1                ; String                                                                                                                                                                ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                        ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                        ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                              ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                      ;
; MEM_ADDRESS_WIDTH               ; 13        ; Signed Integer                                                                                                                                                                                                      ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                      ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                      ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                      ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                      ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                      ;
; MEM_DQS_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                      ;
; MEM_DM_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                      ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                      ;
; MEM_DQ_WIDTH                    ; 8         ; Signed Integer                                                                                                                                                                                                      ;
; MEM_READ_DQS_WIDTH              ; 1         ; Signed Integer                                                                                                                                                                                                      ;
; MEM_WRITE_DQS_WIDTH             ; 1         ; Signed Integer                                                                                                                                                                                                      ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                              ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                              ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                             ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                           ;
; MEM_ADDRESS_WIDTH     ; 13        ; Signed Integer                                                                                                                                                                                                                                                                   ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                   ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                   ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                   ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                   ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                   ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                   ;
; AFI_ADDRESS_WIDTH     ; 52        ; Signed Integer                                                                                                                                                                                                                                                                   ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                   ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                   ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                   ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                   ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                   ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                           ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                              ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                    ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                           ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                           ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                           ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                           ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ                       ; 300.0   ; Signed Float                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ_PS                    ; 3333 ps ; String                                                                                                                                                                                                                                                                                                                          ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                          ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                          ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                          ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                          ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                ;
; MEM_IF_DQS_WIDTH   ; 1     ; Signed Integer                                                                                                                                                                ;
; MEM_IF_DQ_WIDTH    ; 8     ; Signed Integer                                                                                                                                                                ;
; MEM_IF_DM_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                          ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                ;
; AVL_ADDR_WIDTH                          ; 22                                                               ; Signed Integer                                                                                                ;
; AVL_DATA_WIDTH                          ; 16                                                               ; Signed Integer                                                                                                ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                ;
; MEM_IF_DQS_WIDTH                        ; 1                                                                ; Signed Integer                                                                                                ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                ;
; AFI_ADDR_WIDTH                          ; 13                                                               ; Signed Integer                                                                                                ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                ;
; AFI_DM_WIDTH                            ; 2                                                                ; Signed Integer                                                                                                ;
; AFI_DQ_WIDTH                            ; 16                                                               ; Signed Integer                                                                                                ;
; AFI_WRITE_DQS_WIDTH                     ; 1                                                                ; Signed Integer                                                                                                ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                        ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_8                                                         ; String                                                                                                        ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                        ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                        ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                        ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                        ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                        ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                        ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                        ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                        ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                        ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                        ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                        ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                        ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                        ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                        ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                        ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                        ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                        ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                        ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                        ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                        ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                        ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                        ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                        ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                        ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                        ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                        ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                        ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                        ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                        ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                        ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                        ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                        ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                        ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                        ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                        ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                        ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                        ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                        ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                        ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_16_BIT                                                ; String                                                                                                        ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                        ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                        ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                        ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                        ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                        ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                        ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                        ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                        ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                        ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                        ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                        ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                        ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_8                                                     ; String                                                                                                        ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                        ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                        ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                        ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_1                                                      ; String                                                                                                        ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_8                                                  ; String                                                                                                        ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                        ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_12                                                    ; String                                                                                                        ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_800_5_5_5                                                   ; String                                                                                                        ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                        ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                        ;
; ENUM_MEM_IF_TCWL                        ; TCWL_6                                                           ; String                                                                                                        ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                        ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                        ;
; ENUM_MEM_IF_TRAS                        ; TRAS_13                                                          ; String                                                                                                        ;
; ENUM_MEM_IF_TRC                         ; TRC_17                                                           ; String                                                                                                        ;
; ENUM_MEM_IF_TRCD                        ; TRCD_5                                                           ; String                                                                                                        ;
; ENUM_MEM_IF_TRP                         ; TRP_5                                                            ; String                                                                                                        ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                        ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                        ;
; ENUM_MEM_IF_TWR                         ; TWR_5                                                            ; String                                                                                                        ;
; ENUM_MEM_IF_TWTR                        ; TWTR_2                                                           ; String                                                                                                        ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                        ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                        ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                        ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                        ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                        ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                        ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                        ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                        ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                        ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                        ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                        ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                        ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                        ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                        ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                        ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                        ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                        ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                        ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                        ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                        ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                        ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                        ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                        ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                        ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                        ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                        ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                        ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                        ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                        ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                        ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                        ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                        ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                        ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                        ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                        ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                        ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                        ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                        ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                        ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                        ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                        ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                        ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                        ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                        ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                        ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                        ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                        ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                        ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                        ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                        ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                        ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                        ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                        ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                        ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                        ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                        ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                        ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                        ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                        ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                        ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                        ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                        ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                        ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                        ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                        ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                        ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                        ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                        ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                        ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                        ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                        ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                        ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                        ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                        ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                        ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                        ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                        ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                        ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                        ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                        ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                        ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                        ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                        ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                        ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                        ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                        ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                        ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                        ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                        ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                        ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                        ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                        ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                        ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                        ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                        ;
; ENUM_WRITE_ODT_CHIP                     ; ODT_DISABLED                                                     ; String                                                                                                        ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                        ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                        ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_MEM_IF_TREFI                       ; 2101                                                             ; Signed Integer                                                                                                ;
; INTG_MEM_IF_TRFC                        ; 23                                                               ; Signed Integer                                                                                                ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                               ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                               ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                               ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                               ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                               ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                      ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                          ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                        ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                ;
; DLL_INPUT_FREQUENCY_PS_STR ; 3333 ps ; String                                                                                                                                                        ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                     ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                      ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                    ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                    ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                      ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                      ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                      ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                      ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                      ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                      ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                        ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (52 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                           ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                              ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                              ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                              ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                     ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                    ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                    ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                    ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                              ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                               ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                               ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                               ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                               ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                               ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                               ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                               ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                               ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                               ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                               ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.             ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.             ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i|uart_q_hps_0:hps_0"                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; h2f_rst_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWID       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWADDR     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWLEN      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWSIZE     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWBURST    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWLOCK     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWCACHE    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWPROT     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWVALID    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_WID        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_WDATA      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_WSTRB      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_WLAST      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_WVALID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_BREADY     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARID       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARADDR     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARLEN      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARSIZE     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARBURST    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARLOCK     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARCACHE    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARPROT     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARVALID    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_RREADY     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_AWREADY    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_WREADY     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BID        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BRESP      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BVALID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_ARREADY    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RID        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RDATA      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RRESP      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RLAST      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RVALID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWID    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWADDR  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWLEN   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWSIZE  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWBURST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWLOCK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWCACHE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWPROT  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWVALID ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_WID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_WDATA   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_WSTRB   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_WLAST   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_WVALID  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_BREADY  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARID    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARADDR  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARLEN   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARSIZE  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARBURST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARLOCK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARCACHE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARPROT  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARVALID ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_RREADY  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_q:uart_q_i"                                                                                  ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; loan_io_in[66..50] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; loan_io_in[48..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; loan_io_oe[66..50] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; loan_io_oe[48..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; loan_io_oe[49]     ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_R:UART_R_i"                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rx_dv   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_byte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition      ;
+--------------------------------------------------+-------+
; Type                                             ; Count ;
+--------------------------------------------------+-------+
; arriav_hps_interface_boot_from_fpga              ; 1     ;
; arriav_hps_interface_clocks_resets               ; 1     ;
; arriav_hps_interface_dbg_apb                     ; 1     ;
; arriav_hps_interface_fpga2hps                    ; 1     ;
; arriav_hps_interface_fpga2sdram                  ; 1     ;
; arriav_hps_interface_hps2fpga                    ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight       ; 1     ;
; arriav_hps_interface_loan_io                     ; 1     ;
; arriav_hps_interface_tpiu_trace                  ; 1     ;
; arriav_lcell_comb                                ; 1     ;
;     normal                                       ; 1     ;
;         0 data inputs                            ; 1     ;
; blackbox                                         ; 1     ;
;                 art_q_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                    ; 43    ;
;                                                  ;       ;
; Max LUT depth                                    ; 0.00  ;
; Average LUT depth                                ; 0.00  ;
+--------------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition uart_q_hps_0_hps_io_border:border ;
+------------------------------------+----------------------------------------------+
; Type                               ; Count                                        ;
+------------------------------------+----------------------------------------------+
; arriav_clk_phase_select            ; 29                                           ;
; arriav_ddio_in                     ; 8                                            ;
; arriav_ddio_oe                     ; 1                                            ;
; arriav_ddio_out                    ; 114                                          ;
; arriav_delay_chain                 ; 31                                           ;
; arriav_dll                         ; 1                                            ;
; arriav_dqs_config                  ; 1                                            ;
; arriav_dqs_delay_chain             ; 1                                            ;
; arriav_dqs_enable_ctrl             ; 1                                            ;
; arriav_ff                          ; 9                                            ;
;     plain                          ; 9                                            ;
; arriav_hps_peripheral_gpio         ; 1                                            ;
; arriav_hps_sdram_pll               ; 1                                            ;
; arriav_io_config                   ; 10                                           ;
; arriav_io_ibuf                     ; 9                                            ;
; arriav_io_obuf                     ; 15                                           ;
; arriav_ir_fifo_userdes             ; 8                                            ;
; arriav_lcell_comb                  ; 1                                            ;
;     normal                         ; 1                                            ;
;         0 data inputs              ; 1                                            ;
; arriav_leveling_delay_chain        ; 29                                           ;
; arriav_lfifo                       ; 1                                            ;
; arriav_mem_phy                     ; 1                                            ;
; arriav_read_fifo_read_clock_select ; 8                                            ;
; arriav_vfifo                       ; 1                                            ;
; boundary_port                      ; 240                                          ;
; cyclonev_hmc                       ; 1                                            ;
; cyclonev_termination               ; 1                                            ;
; cyclonev_termination_logic         ; 1                                            ;
; stratixv_pseudo_diff_out           ; 2                                            ;
;                                    ;                                              ;
; Max LUT depth                      ; 0.00                                         ;
; Average LUT depth                  ; 0.00                                         ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------+
; Elapsed Time Per Partition                       ;
+-----------------------------------+--------------+
; Partition Name                    ; Elapsed Time ;
+-----------------------------------+--------------+
; uart_q_hps_0_hps_io_border:border ; 00:00:00     ;
; Top                               ; 00:00:00     ;
+-----------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu May 10 12:41:18 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_test -c uart_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "uart_2.qsys"
Info (12250): 2018.05.10.12:41:39 Progress: Loading UART/uart_2.qsys
Info (12250): 2018.05.10.12:41:40 Progress: Reading input file
Info (12250): 2018.05.10.12:41:40 Progress: Adding clk_0 [clock_source 17.1]
Info (12250): 2018.05.10.12:41:41 Progress: Parameterizing module clk_0
Info (12250): 2018.05.10.12:41:41 Progress: Adding hps_0 [altera_hps 17.1]
Info (12250): 2018.05.10.12:41:44 Progress: Parameterizing module hps_0
Info (12250): 2018.05.10.12:41:44 Progress: Building connections
Info (12250): 2018.05.10.12:41:44 Progress: Parameterizing connections
Info (12250): 2018.05.10.12:41:44 Progress: Validating
Info (12250): 2018.05.10.12:41:55 Progress: Done reading input file
Info (12250): Uart_2.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info (12250): Uart_2.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Uart_2.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning (12251): Uart_2.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info (12250): Uart_2: Generating uart_2 "uart_2" for QUARTUS_SYNTH
Info (12250): Hps_0: "Running  for module: hps_0"
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning (12251): Hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info (12250): Hps_0: "uart_2" instantiated altera_hps "hps_0"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Uart_2: Done "uart_2" with 5 modules, 47 files
Info (12249): Finished elaborating Platform Designer system entity "uart_2.qsys"
Info (12248): Elaborating Platform Designer system entity "uart_q.qsys"
Info (12250): 2018.05.10.12:42:44 Progress: Loading UART/uart_q.qsys
Info (12250): 2018.05.10.12:42:45 Progress: Reading input file
Info (12250): 2018.05.10.12:42:45 Progress: Adding clk_0 [clock_source 17.1]
Info (12250): 2018.05.10.12:42:46 Progress: Parameterizing module clk_0
Info (12250): 2018.05.10.12:42:46 Progress: Adding hps_0 [altera_hps 17.1]
Info (12250): 2018.05.10.12:42:48 Progress: Parameterizing module hps_0
Info (12250): 2018.05.10.12:42:48 Progress: Building connections
Info (12250): 2018.05.10.12:42:48 Progress: Parameterizing connections
Info (12250): 2018.05.10.12:42:48 Progress: Validating
Info (12250): 2018.05.10.12:42:58 Progress: Done reading input file
Info (12250): Uart_q.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info (12250): Uart_q.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Uart_q.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info (12250): Uart_q: Generating uart_q "uart_q" for QUARTUS_SYNTH
Info (12250): Hps_0: "Running  for module: hps_0"
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info (12250): Hps_0: "uart_q" instantiated altera_hps "hps_0"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Uart_q: Done "uart_q" with 5 modules, 48 files
Info (12249): Finished elaborating Platform Designer system entity "uart_q.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file uart_2/synthesis/uart_2.vhd
    Info (12022): Found design unit 1: uart_2-rtl File: C:/Users/Drew/Documents/altera_quartus/UART/uart_2/synthesis/uart_2.vhd Line: 41
    Info (12023): Found entity 1: uart_2 File: C:/Users/Drew/Documents/altera_quartus/UART/uart_2/synthesis/uart_2.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/drew/desktop/eecs-392-ik/vhdl/serial/uart_r.vhd
    Info (12022): Found design unit 1: UART_R-behavioral File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 19
    Info (12023): Found entity 1: UART_R File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file uart_q/synthesis/uart_q.vhd
    Info (12022): Found design unit 1: uart_q-rtl File: C:/Users/Drew/Documents/altera_quartus/UART/uart_q/synthesis/uart_q.vhd Line: 36
    Info (12023): Found entity 1: uart_q File: C:/Users/Drew/Documents/altera_quartus/UART/uart_q/synthesis/uart_q.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file uart_test.vhd
    Info (12022): Found design unit 1: uart_test-arch File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 32
    Info (12023): Found entity 1: uart_test File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/uart_2_hps_0.v
    Info (12023): Found entity 1: uart_2_hps_0 File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/uart_2_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/uart_2_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: uart_2_hps_0_fpga_interfaces File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/uart_2_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/uart_2_hps_0_hps_io.v
    Info (12023): Found entity 1: uart_2_hps_0_hps_io File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/uart_2_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/uart_2_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: uart_2_hps_0_hps_io_border File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/uart_2_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_2/uart_2.v
    Info (12023): Found entity 1: uart_2 File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/uart_2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/uart_q_hps_0.v
    Info (12023): Found entity 1: uart_q_hps_0 File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/uart_q_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/uart_q_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: uart_q_hps_0_fpga_interfaces File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/uart_q_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/uart_q_hps_0_hps_io.v
    Info (12023): Found entity 1: uart_q_hps_0_hps_io File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/uart_q_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/uart_q_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: uart_q_hps_0_hps_io_border File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/uart_q_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_q/uart_q.v
    Info (12023): Found entity 1: uart_q File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/uart_q.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_pll.sv Line: 168
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "uart_test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at uart_test.vhd(74): object "not_reset" assigned a value but never read File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 74
Warning (10540): VHDL Signal Declaration warning at uart_test.vhd(75): used explicit default value for signal "output_en" because signal was never assigned a value File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 75
Warning (10541): VHDL Signal Declaration warning at uart_test.vhd(77): used implicit default value for signal "loan_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 77
Warning (10036): Verilog HDL or VHDL warning at uart_test.vhd(78): object "RX_DV_s" assigned a value but never read File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 78
Warning (10036): Verilog HDL or VHDL warning at uart_test.vhd(79): object "RX_byte_s" assigned a value but never read File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 79
Info (12128): Elaborating entity "UART_R" for hierarchy "UART_R:UART_R_i" File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 95
Warning (10492): VHDL Process Statement warning at UART_R.vhd(113): signal "clk_count_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 113
Warning (10631): VHDL Process Statement warning at UART_R.vhd(60): inferring latch(es) for signal or variable "index_c", which holds its previous value in one or more paths through the process File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[0]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[1]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[2]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[3]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[4]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[5]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[6]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[7]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[8]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[9]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[10]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[11]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[12]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[13]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[14]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[15]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[16]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[17]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[18]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[19]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[20]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[21]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[22]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[23]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[24]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[25]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[26]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[27]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[28]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[29]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (10041): Inferred latch for "index_c[30]" at UART_R.vhd(60) File: C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd Line: 60
Info (12128): Elaborating entity "uart_q" for hierarchy "uart_q:uart_q_i" File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 107
Info (12128): Elaborating entity "uart_q_hps_0" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0" File: C:/Users/Drew/Documents/altera_quartus/UART/uart_q/synthesis/uart_q.vhd Line: 183
Info (12128): Elaborating entity "uart_q_hps_0_fpga_interfaces" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_fpga_interfaces:fpga_interfaces" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/uart_q_hps_0.v Line: 313
Info (12128): Elaborating entity "uart_q_hps_0_hps_io" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/uart_q_hps_0.v Line: 343
Info (12128): Elaborating entity "uart_q_hps_0_hps_io_border" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/uart_q_hps_0_hps_io.v Line: 67
Info (12128): Elaborating entity "hps_sdram" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/uart_q_hps_0_hps_io_border.sv Line: 149
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/Users/Drew/Documents/altera_quartus/UART/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram.v Line: 814
Warning (12241): 30 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LIORX~synth" File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 11
    Warning (13010): Node "LIOTX~synth" File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 12
    Warning (13010): Node "memory_mem_dq[0]~synth" File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 23
    Warning (13010): Node "memory_mem_dq[1]~synth" File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 23
    Warning (13010): Node "memory_mem_dq[2]~synth" File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 23
    Warning (13010): Node "memory_mem_dq[3]~synth" File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 23
    Warning (13010): Node "memory_mem_dq[4]~synth" File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 23
    Warning (13010): Node "memory_mem_dq[5]~synth" File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 23
    Warning (13010): Node "memory_mem_dq[6]~synth" File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 23
    Warning (13010): Node "memory_mem_dq[7]~synth" File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 23
    Warning (13010): Node "memory_mem_dqs~synth" File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 24
    Warning (13010): Node "memory_mem_dqs_n~synth" File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 25
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED" is stuck at VCC File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 9
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 69 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "uart_q_hps_0_hps_io_border:border"
Warning (20013): Ignored 19 assignments for entity "uart_2" -- entity does not exist in design
Warning (20013): Ignored 1677 assignments for entity "uart_2_hps_0" -- entity does not exist in design
Warning (20013): Ignored 1341 assignments for entity "uart_2_hps_0_fpga_interfaces" -- entity does not exist in design
Warning (20013): Ignored 1337 assignments for entity "uart_2_hps_0_hps_io" -- entity does not exist in design
Warning (20013): Ignored 1348 assignments for entity "uart_2_hps_0_hps_io_border" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd Line: 8
Info (21057): Implemented 314 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 28 output pins
    Info (21060): Implemented 12 bidirectional pins
    Info (21061): Implemented 10 logic cells
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 887 megabytes
    Info: Processing ended: Thu May 10 12:43:56 2018
    Info: Elapsed time: 00:02:38
    Info: Total CPU time (on all processors): 00:05:46


