$date
	Wed Dec 28 01:48:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module top $end
$var wire 1 ! out_clk $end
$var reg 1 " clk $end
$scope module tick_01 $end
$var wire 1 " clk $end
$var wire 1 ! clk_1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#10
1!
1"
#20
0!
0"
#30
1!
1"
#40
0!
0"
#50
1!
1"
#60
0!
0"
#70
1!
1"
#80
0!
0"
#90
1!
1"
#100
0!
0"
