// Seed: 4263800954
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign id_3 = id_3 == 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  logic [7:0] id_4;
  assign id_2 = id_3;
  id_5 :
  assert property (@(posedge 1 && 1) id_5)
  else $display(1, 1, 1, id_4[1<=1], 1'h0);
  module_0 modCall_1 (
      id_1,
      id_3,
      id_5
  );
endmodule
