#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e224524b70 .scope module, "ALU_tb" "ALU_tb" 2 4;
 .timescale -9 -12;
P_000001e224618da0 .param/l "Input_data_width" 1 2 7, +C4<00000000000000000000000000001000>;
P_000001e224618dd8 .param/l "Output_data_width" 1 2 8, +C4<00000000000000000000000000010000>;
v000001e2245d5510_0 .var/s "A", 7 0;
v000001e2245d6af0_0 .var "ALU_EN", 0 0;
v000001e2245d5470_0 .var "ALU_FUN", 3 0;
v000001e2245d56f0_0 .net "ALU_OUT", 15 0, v000001e224570840_0;  1 drivers
v000001e2245d55b0_0 .var/s "B", 7 0;
v000001e2245d6050_0 .var "CLK", 0 0;
v000001e2245d6870_0 .net "OUT_VALID", 0 0, v000001e2245cfa30_0;  1 drivers
v000001e2245d5010_0 .var "RST", 0 0;
v000001e2245d5150_0 .var "exp_out_bits", 15 0;
v000001e2245d6e10_0 .var "exp_valid", 0 0;
v000001e2245d6b90_0 .var/i "fail_count", 31 0;
v000001e2245d51f0_0 .var/i "pass_count", 31 0;
v000001e2245d5830_0 .var/i "total_tests", 31 0;
S_000001e224563440 .scope module, "DUT" "ALU" 2 23, 3 7 0, S_000001e224524b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "ALU_EN";
    .port_info 6 /OUTPUT 16 "ALU_OUT";
    .port_info 7 /OUTPUT 1 "OUT_VALID";
P_000001e224618e20 .param/l "Input_data_width" 0 3 7, +C4<00000000000000000000000000001000>;
P_000001e224618e58 .param/l "Output_data_width" 0 3 7, +C4<00000000000000000000000000010000>;
v000001e2245cf210_0 .net/s "A", 7 0, v000001e2245d5510_0;  1 drivers
v000001e2245d0930_0 .net "ALU_EN", 0 0, v000001e2245d6af0_0;  1 drivers
v000001e2245cfad0_0 .net "ALU_FUN", 3 0, v000001e2245d5470_0;  1 drivers
v000001e2245d0570_0 .net "ALU_OUT", 15 0, v000001e224570840_0;  alias, 1 drivers
v000001e2245cf7b0_0 .net "Arith_Enable_internal", 0 0, v000001e2245cfcb0_0;  1 drivers
v000001e2245cf990_0 .net "Arith_Flag_internal", 0 0, v000001e224571380_0;  1 drivers
v000001e2245cf0d0_0 .net/s "Arith_out_internal", 15 0, v000001e224570660_0;  1 drivers
v000001e2245cfb70_0 .net/s "B", 7 0, v000001e2245d55b0_0;  1 drivers
v000001e2245d09d0_0 .net "CLK", 0 0, v000001e2245d6050_0;  1 drivers
v000001e2245cf170_0 .net "CMP_Enable_internal", 0 0, v000001e2245d0890_0;  1 drivers
v000001e2245d0bb0_0 .net "CMP_Flag_internal", 0 0, v000001e224570700_0;  1 drivers
v000001e2245cfdf0_0 .net "CMP_out_internal", 15 0, v000001e2245d01b0_0;  1 drivers
v000001e2245d0c50_0 .net "Logic_Enable_internal", 0 0, v000001e2245cfc10_0;  1 drivers
v000001e2245d0110_0 .net "Logic_Flag_internal", 0 0, v000001e2245d02f0_0;  1 drivers
v000001e2245cedb0_0 .net "Logic_out_internal", 15 0, v000001e2245d06b0_0;  1 drivers
v000001e2245cfe90_0 .net "OUT_VALID", 0 0, v000001e2245cfa30_0;  alias, 1 drivers
v000001e2245cff30_0 .net "RST", 0 0, v000001e2245d5010_0;  1 drivers
v000001e2245d0070_0 .net "Shift_Enable_internal", 0 0, v000001e2245cf350_0;  1 drivers
v000001e2245d0390_0 .net "Shift_Flag_internal", 0 0, v000001e2245cf030_0;  1 drivers
v000001e2245d0430_0 .net "Shift_out_internal", 15 0, v000001e2245d04d0_0;  1 drivers
L_000001e2245d5c90 .part v000001e2245d5470_0, 2, 2;
L_000001e2245d6370 .part v000001e2245d5470_0, 0, 2;
L_000001e2245d4f70 .part v000001e2245d5470_0, 0, 2;
L_000001e2245d65f0 .part v000001e2245d5470_0, 0, 2;
L_000001e2245d6690 .part v000001e2245d5470_0, 0, 2;
L_000001e2245d50b0 .part v000001e2245d5470_0, 2, 2;
L_000001e2245d6730 .part v000001e2245d5470_0, 2, 2;
S_000001e224567a60 .scope module, "ALU_OUT_MUX" "MUX" 3 105, 4 1 0, S_000001e224563440;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "In0";
    .port_info 1 /INPUT 16 "In1";
    .port_info 2 /INPUT 16 "In2";
    .port_info 3 /INPUT 16 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 16 "Out";
P_000001e22451d240 .param/l "Output_data_width" 0 4 2, +C4<00000000000000000000000000010000>;
v000001e224570a20_0 .net/s "In0", 15 0, v000001e224570660_0;  alias, 1 drivers
v000001e2245708e0_0 .net "In1", 15 0, v000001e2245d06b0_0;  alias, 1 drivers
v000001e224571060_0 .net "In2", 15 0, v000001e2245d01b0_0;  alias, 1 drivers
v000001e224570f20_0 .net "In3", 15 0, v000001e2245d04d0_0;  alias, 1 drivers
v000001e224570840_0 .var "Out", 15 0;
v000001e224570d40_0 .net "Sel", 1 0, L_000001e2245d50b0;  1 drivers
E_000001e22451d400/0 .event anyedge, v000001e224570d40_0, v000001e224570a20_0, v000001e2245708e0_0, v000001e224571060_0;
E_000001e22451d400/1 .event anyedge, v000001e224570f20_0;
E_000001e22451d400 .event/or E_000001e22451d400/0, E_000001e22451d400/1;
S_000001e224567bf0 .scope module, "ARU1" "ARITHMATIC_UNIT" 3 53, 5 1 0, S_000001e224563440;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Arith_Enable";
    .port_info 6 /OUTPUT 16 "Arith_OUT";
    .port_info 7 /OUTPUT 1 "Arith_Flag";
P_000001e224543ab0 .param/l "ADD" 1 5 19, C4<00>;
P_000001e224543ae8 .param/l "DIV" 1 5 22, C4<11>;
P_000001e224543b20 .param/l "Input_data_width" 0 5 2, +C4<00000000000000000000000000001000>;
P_000001e224543b58 .param/l "MUL" 1 5 21, C4<10>;
P_000001e224543b90 .param/l "Output_data_width" 0 5 2, +C4<00000000000000000000000000010000>;
P_000001e224543bc8 .param/l "SUB" 1 5 20, C4<01>;
v000001e224570fc0_0 .net/s "A", 7 0, v000001e2245d5510_0;  alias, 1 drivers
v000001e224570b60_0 .net "ALU_FUN", 1 0, L_000001e2245d6370;  1 drivers
v000001e224570c00_0 .net "Arith_Enable", 0 0, v000001e2245cfcb0_0;  alias, 1 drivers
v000001e224571380_0 .var "Arith_Flag", 0 0;
v000001e224570660_0 .var/s "Arith_OUT", 15 0;
v000001e2245707a0_0 .net/s "B", 7 0, v000001e2245d55b0_0;  alias, 1 drivers
v000001e224570e80_0 .net "CLK", 0 0, v000001e2245d6050_0;  alias, 1 drivers
v000001e224570de0_0 .net "RST", 0 0, v000001e2245d5010_0;  alias, 1 drivers
E_000001e22451d280/0 .event negedge, v000001e224570de0_0;
E_000001e22451d280/1 .event posedge, v000001e224570e80_0;
E_000001e22451d280 .event/or E_000001e22451d280/0, E_000001e22451d280/1;
S_000001e224543c10 .scope module, "CMPU1" "CMP_UNIT" 3 79, 6 1 0, S_000001e224563440;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "CMP_Enable";
    .port_info 6 /OUTPUT 16 "CMP_OUT";
    .port_info 7 /OUTPUT 1 "CMP_Flag";
P_000001e224543da0 .param/l "CMPEQ" 1 6 19, C4<01>;
P_000001e224543dd8 .param/l "CMPG" 1 6 20, C4<10>;
P_000001e224543e10 .param/l "CMPL" 1 6 21, C4<11>;
P_000001e224543e48 .param/l "Input_data_width" 0 6 1, +C4<00000000000000000000000000001000>;
P_000001e224543e80 .param/l "NOP" 1 6 18, C4<00>;
P_000001e224543eb8 .param/l "Output_data_width" 0 6 1, +C4<00000000000000000000000000010000>;
v000001e2245711a0_0 .net "A", 7 0, v000001e2245d5510_0;  alias, 1 drivers
v000001e224571240_0 .net "ALU_FUN", 1 0, L_000001e2245d65f0;  1 drivers
v000001e224571420_0 .net "B", 7 0, v000001e2245d55b0_0;  alias, 1 drivers
v000001e2245714c0_0 .net "CLK", 0 0, v000001e2245d6050_0;  alias, 1 drivers
v000001e2245705c0_0 .net "CMP_Enable", 0 0, v000001e2245d0890_0;  alias, 1 drivers
v000001e224570700_0 .var "CMP_Flag", 0 0;
v000001e2245d01b0_0 .var "CMP_OUT", 15 0;
v000001e2245cf490_0 .net "RST", 0 0, v000001e2245d5010_0;  alias, 1 drivers
S_000001e2245d0d70 .scope module, "D1" "Decoder" 3 42, 7 1 0, S_000001e224563440;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALU_FUN";
    .port_info 1 /INPUT 1 "ALU_EN";
    .port_info 2 /OUTPUT 1 "Arith_Enable";
    .port_info 3 /OUTPUT 1 "Logic_Enable";
    .port_info 4 /OUTPUT 1 "CMP_Enable";
    .port_info 5 /OUTPUT 1 "Shift_Enable";
P_000001e224561630 .param/l "Arith" 1 7 16, C4<00>;
P_000001e224561668 .param/l "CMP" 1 7 18, C4<10>;
P_000001e2245616a0 .param/l "Logic" 1 7 17, C4<01>;
P_000001e2245616d8 .param/l "Shift" 1 7 19, C4<11>;
v000001e2245cf530_0 .net "ALU_EN", 0 0, v000001e2245d6af0_0;  alias, 1 drivers
v000001e2245d0a70_0 .net "ALU_FUN", 1 0, L_000001e2245d5c90;  1 drivers
v000001e2245cfcb0_0 .var "Arith_Enable", 0 0;
v000001e2245d0890_0 .var "CMP_Enable", 0 0;
v000001e2245cfc10_0 .var "Logic_Enable", 0 0;
v000001e2245cf350_0 .var "Shift_Enable", 0 0;
E_000001e22451db40 .event anyedge, v000001e2245cf530_0, v000001e2245d0a70_0;
S_000001e224528990 .scope module, "LU1" "LOGIC_UNIT" 3 66, 8 1 0, S_000001e224563440;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Logic_Enable";
    .port_info 6 /OUTPUT 16 "Logic_OUT";
    .port_info 7 /OUTPUT 1 "Logic_Flag";
P_000001e224528b20 .param/l "AND" 1 8 18, C4<00>;
P_000001e224528b58 .param/l "Input_data_width" 0 8 1, +C4<00000000000000000000000000001000>;
P_000001e224528b90 .param/l "NAND" 1 8 20, C4<10>;
P_000001e224528bc8 .param/l "NOR" 1 8 21, C4<11>;
P_000001e224528c00 .param/l "OR" 1 8 19, C4<01>;
P_000001e224528c38 .param/l "Output_data_width" 0 8 1, +C4<00000000000000000000000000010000>;
v000001e2245cf850_0 .net "A", 7 0, v000001e2245d5510_0;  alias, 1 drivers
v000001e2245d0750_0 .net "ALU_FUN", 1 0, L_000001e2245d4f70;  1 drivers
v000001e2245cee50_0 .net "B", 7 0, v000001e2245d55b0_0;  alias, 1 drivers
v000001e2245ceef0_0 .net "CLK", 0 0, v000001e2245d6050_0;  alias, 1 drivers
v000001e2245cf3f0_0 .net "Logic_Enable", 0 0, v000001e2245cfc10_0;  alias, 1 drivers
v000001e2245d02f0_0 .var "Logic_Flag", 0 0;
v000001e2245d06b0_0 .var "Logic_OUT", 15 0;
v000001e2245d0250_0 .net "RST", 0 0, v000001e2245d5010_0;  alias, 1 drivers
S_000001e224528c80 .scope module, "OUT_VALID_MUX" "MUX" 3 116, 4 1 0, S_000001e224563440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In0";
    .port_info 1 /INPUT 1 "In1";
    .port_info 2 /INPUT 1 "In2";
    .port_info 3 /INPUT 1 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 1 "Out";
P_000001e22451d800 .param/l "Output_data_width" 0 4 2, +C4<00000000000000000000000000000001>;
v000001e2245cf5d0_0 .net/s "In0", 0 0, v000001e224571380_0;  alias, 1 drivers
v000001e2245d0610_0 .net "In1", 0 0, v000001e2245d02f0_0;  alias, 1 drivers
v000001e2245cf670_0 .net "In2", 0 0, v000001e224570700_0;  alias, 1 drivers
v000001e2245cf2b0_0 .net "In3", 0 0, v000001e2245cf030_0;  alias, 1 drivers
v000001e2245cfa30_0 .var "Out", 0 0;
v000001e2245cfd50_0 .net "Sel", 1 0, L_000001e2245d6730;  1 drivers
E_000001e22451f1c0/0 .event anyedge, v000001e2245cfd50_0, v000001e224571380_0, v000001e2245d02f0_0, v000001e224570700_0;
E_000001e22451f1c0/1 .event anyedge, v000001e2245cf2b0_0;
E_000001e22451f1c0 .event/or E_000001e22451f1c0/0, E_000001e22451f1c0/1;
S_000001e224534cb0 .scope module, "SHU1" "SHIFT_UNIT" 3 92, 9 1 0, S_000001e224563440;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Shift_Enable";
    .port_info 6 /OUTPUT 16 "Shift_OUT";
    .port_info 7 /OUTPUT 1 "Shift_Flag";
P_000001e224534e40 .param/l "Input_data_width" 0 9 1, +C4<00000000000000000000000000001000>;
P_000001e224534e78 .param/l "Output_data_width" 0 9 1, +C4<00000000000000000000000000010000>;
P_000001e224534eb0 .param/l "SHLA" 1 9 19, C4<01>;
P_000001e224534ee8 .param/l "SHLB" 1 9 21, C4<11>;
P_000001e224534f20 .param/l "SHRA" 1 9 18, C4<00>;
P_000001e224534f58 .param/l "SHRB" 1 9 20, C4<10>;
v000001e2245cffd0_0 .net "A", 7 0, v000001e2245d5510_0;  alias, 1 drivers
v000001e2245cf8f0_0 .net "ALU_FUN", 1 0, L_000001e2245d6690;  1 drivers
v000001e2245cf710_0 .net "B", 7 0, v000001e2245d55b0_0;  alias, 1 drivers
v000001e2245d07f0_0 .net "CLK", 0 0, v000001e2245d6050_0;  alias, 1 drivers
v000001e2245d0b10_0 .net "RST", 0 0, v000001e2245d5010_0;  alias, 1 drivers
v000001e2245cef90_0 .net "Shift_Enable", 0 0, v000001e2245cf350_0;  alias, 1 drivers
v000001e2245cf030_0 .var "Shift_Flag", 0 0;
v000001e2245d04d0_0 .var "Shift_OUT", 15 0;
S_000001e224534fa0 .scope task, "run_test" "run_test" 2 51, 2 51 0, S_000001e224524b70;
 .timescale -9 -12;
v000001e2245d6d70_0 .var "expected_bits_local", 15 0;
v000001e2245d69b0_0 .var/s "expected_out_signed", 15 0;
v000001e2245d62d0_0 .var "expected_valid_in", 0 0;
v000001e2245d6cd0_0 .var/s "tA", 7 0;
v000001e2245d6550_0 .var/s "tB", 7 0;
v000001e2245d6230_0 .var "tFUN", 3 0;
E_000001e22451f940 .event posedge, v000001e224570e80_0;
E_000001e22451ffc0 .event negedge, v000001e224570e80_0;
TD_ALU_tb.run_test ;
    %wait E_000001e22451ffc0;
    %load/vec4 v000001e2245d6cd0_0;
    %store/vec4 v000001e2245d5510_0, 0, 8;
    %load/vec4 v000001e2245d6550_0;
    %store/vec4 v000001e2245d55b0_0, 0, 8;
    %load/vec4 v000001e2245d6230_0;
    %store/vec4 v000001e2245d5470_0, 0, 4;
    %load/vec4 v000001e2245d69b0_0;
    %store/vec4 v000001e2245d6d70_0, 0, 16;
    %load/vec4 v000001e2245d6d70_0;
    %store/vec4 v000001e2245d5150_0, 0, 16;
    %load/vec4 v000001e2245d62d0_0;
    %store/vec4 v000001e2245d6e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245d6af0_0, 0, 1;
    %wait E_000001e22451f940;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2245d6af0_0, 0, 1;
    %vpi_call 2 80 "$display", "DEBUG @%0t: FUN=%b [grp=%b,cmd=%b], A=%0d, B=%0d", $time, v000001e2245d5470_0, &PV<v000001e2245d5470_0, 2, 2>, &PV<v000001e2245d5470_0, 0, 2>, v000001e2245d5510_0, v000001e2245d55b0_0 {0 0 0};
    %vpi_call 2 81 "$display", "DEBUG : Unit outputs - Arith:%0d, Logic:%0d, CMP:%0d, Shift:%0d", v000001e2245cf0d0_0, v000001e2245cedb0_0, v000001e2245cfdf0_0, v000001e2245d0430_0 {0 0 0};
    %vpi_call 2 84 "$display", "DEBUG : Unit flags - Arith:%b, Logic:%b, CMP:%b, Shift:%b", v000001e2245cf990_0, v000001e2245d0110_0, v000001e2245d0bb0_0, v000001e2245d0390_0 {0 0 0};
    %load/vec4 v000001e2245d5150_0;
    %vpi_call 2 87 "$display", "DEBUG : ALU_OUT=%0d (0x%0h), OUT_VALID=%b ; EXPECT OUT=0x%0h (%0d), EXP_VALID=%b", v000001e2245d56f0_0, v000001e2245d56f0_0, v000001e2245d6870_0, v000001e2245d5150_0, S<0,vec4,s16>, v000001e2245d6e10_0 {1 0 0};
    %load/vec4 v000001e2245d5830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2245d5830_0, 0, 32;
    %load/vec4 v000001e2245d56f0_0;
    %load/vec4 v000001e2245d5150_0;
    %cmp/ne;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v000001e2245d6870_0;
    %load/vec4 v000001e2245d6e10_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %load/vec4 v000001e2245d56f0_0;
    %load/vec4 v000001e2245d5150_0;
    %vpi_call 2 93 "$display", "ERROR: time=%0t, OP=%b, A=%0d, B=%0d, DUT_OUT=0x%0h (%0d), EXP_OUT=0x%0h (%0d), DUT_VALID=%b, EXP_VALID=%b", $time, v000001e2245d5470_0, v000001e2245d5510_0, v000001e2245d55b0_0, v000001e2245d56f0_0, S<1,vec4,s16>, v000001e2245d5150_0, S<0,vec4,s16>, v000001e2245d6870_0, v000001e2245d6e10_0 {2 0 0};
    %load/vec4 v000001e2245d6b90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2245d6b90_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e2245d56f0_0;
    %vpi_call 2 98 "$display", "PASS : time=%0t, OP=%b, A=%0d, B=%0d, OUT=0x%0h (%0d)", $time, v000001e2245d5470_0, v000001e2245d5510_0, v000001e2245d55b0_0, v000001e2245d56f0_0, S<0,vec4,s16> {1 0 0};
    %load/vec4 v000001e2245d51f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2245d51f0_0, 0, 32;
T_0.1 ;
    %vpi_call 2 103 "$display", "\000" {0 0 0};
    %wait E_000001e22451f940;
    %end;
    .scope S_000001e2245d0d70;
T_1 ;
    %wait E_000001e22451db40;
    %load/vec4 v000001e2245cf530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001e2245d0a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245cfcb0_0, 0, 1;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245cfc10_0, 0, 1;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245d0890_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245cf350_0, 0, 1;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2245cfcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2245cfc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2245d0890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2245cf350_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e224567bf0;
T_2 ;
    %wait E_000001e22451d280;
    %load/vec4 v000001e224570de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e224570660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e224571380_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e224570c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001e224570b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v000001e224570fc0_0;
    %pad/s 16;
    %load/vec4 v000001e2245707a0_0;
    %pad/s 16;
    %add;
    %assign/vec4 v000001e224570660_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v000001e224570fc0_0;
    %pad/s 16;
    %load/vec4 v000001e2245707a0_0;
    %pad/s 16;
    %sub;
    %assign/vec4 v000001e224570660_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v000001e224570fc0_0;
    %pad/s 16;
    %load/vec4 v000001e2245707a0_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v000001e224570660_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v000001e224570fc0_0;
    %pad/s 16;
    %load/vec4 v000001e2245707a0_0;
    %pad/s 16;
    %div/s;
    %assign/vec4 v000001e224570660_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e224571380_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e224570660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e224571380_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e224528990;
T_3 ;
    %wait E_000001e22451d280;
    %load/vec4 v000001e2245d0250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2245d06b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2245d02f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001e2245cf3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001e2245d0750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v000001e2245cf850_0;
    %pad/u 16;
    %load/vec4 v000001e2245cee50_0;
    %pad/u 16;
    %and;
    %assign/vec4 v000001e2245d06b0_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v000001e2245cf850_0;
    %pad/u 16;
    %load/vec4 v000001e2245cee50_0;
    %pad/u 16;
    %or;
    %assign/vec4 v000001e2245d06b0_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v000001e2245cf850_0;
    %pad/u 16;
    %load/vec4 v000001e2245cee50_0;
    %pad/u 16;
    %and;
    %inv;
    %assign/vec4 v000001e2245d06b0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v000001e2245cf850_0;
    %pad/u 16;
    %load/vec4 v000001e2245cee50_0;
    %pad/u 16;
    %or;
    %inv;
    %assign/vec4 v000001e2245d06b0_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2245d02f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2245d06b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2245d02f0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e224543c10;
T_4 ;
    %wait E_000001e22451d280;
    %load/vec4 v000001e2245cf490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2245d01b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e224570700_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e2245705c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001e224571240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2245d01b0_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v000001e2245711a0_0;
    %load/vec4 v000001e224571420_0;
    %cmp/e;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v000001e2245d01b0_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2245d01b0_0, 0;
T_4.10 ;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v000001e224571420_0;
    %load/vec4 v000001e2245711a0_0;
    %cmp/u;
    %jmp/0xz  T_4.11, 5;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v000001e2245d01b0_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2245d01b0_0, 0;
T_4.12 ;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v000001e2245711a0_0;
    %load/vec4 v000001e224571420_0;
    %cmp/u;
    %jmp/0xz  T_4.13, 5;
    %pushi/vec4 3, 0, 16;
    %assign/vec4 v000001e2245d01b0_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2245d01b0_0, 0;
T_4.14 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e224570700_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2245d01b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e224570700_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e224534cb0;
T_5 ;
    %wait E_000001e22451d280;
    %load/vec4 v000001e2245d0b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2245d04d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2245cf030_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001e2245cef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001e2245cf8f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v000001e2245cffd0_0;
    %pad/u 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001e2245d04d0_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v000001e2245cffd0_0;
    %pad/u 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001e2245d04d0_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v000001e2245cf710_0;
    %pad/u 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001e2245d04d0_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v000001e2245cf710_0;
    %pad/u 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001e2245d04d0_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2245cf030_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2245d04d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2245cf030_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e224567a60;
T_6 ;
    %wait E_000001e22451d400;
    %load/vec4 v000001e224570d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v000001e224570a20_0;
    %store/vec4 v000001e224570840_0, 0, 16;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v000001e2245708e0_0;
    %store/vec4 v000001e224570840_0, 0, 16;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v000001e224571060_0;
    %store/vec4 v000001e224570840_0, 0, 16;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v000001e224570f20_0;
    %store/vec4 v000001e224570840_0, 0, 16;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e224528c80;
T_7 ;
    %wait E_000001e22451f1c0;
    %load/vec4 v000001e2245cfd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v000001e2245cf5d0_0;
    %store/vec4 v000001e2245cfa30_0, 0, 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v000001e2245d0610_0;
    %store/vec4 v000001e2245cfa30_0, 0, 1;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000001e2245cf670_0;
    %store/vec4 v000001e2245cfa30_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001e2245cf2b0_0;
    %store/vec4 v000001e2245cfa30_0, 0, 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e224524b70;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2245d51f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2245d6b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2245d5830_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_000001e224524b70;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2245d6050_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000001e224524b70;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v000001e2245d6050_0;
    %inv;
    %store/vec4 v000001e2245d6050_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e224524b70;
T_11 ;
    %vpi_call 2 112 "$dumpfile", "ALU.vcd" {0 0 0};
    %vpi_call 2 113 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e224563440 {0 0 0};
    %vpi_call 2 115 "$display", "==== Starting ALU Testbench ====" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e2245d5510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e2245d55b0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e2245d5470_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2245d6af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2245d5010_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e22451f940;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245d5010_0, 0, 1;
    %wait E_000001e22451f940;
    %vpi_call 2 126 "$display", "=== ARITHMETIC TESTS ===" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001e2245d6cd0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001e2245d6550_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e2245d6230_0, 0, 4;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v000001e2245d69b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245d62d0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_000001e224534fa0;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001e2245d6cd0_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001e2245d6550_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e2245d6230_0, 0, 4;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v000001e2245d69b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245d62d0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_000001e224534fa0;
    %join;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001e2245d6cd0_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001e2245d6550_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e2245d6230_0, 0, 4;
    %pushi/vec4 65528, 0, 16;
    %store/vec4 v000001e2245d69b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245d62d0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_000001e224534fa0;
    %join;
    %vpi_call 2 131 "$display", "=== LOGIC TESTS ===" {0 0 0};
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000001e2245d6cd0_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001e2245d6550_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e2245d6230_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001e2245d69b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245d62d0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_000001e224534fa0;
    %join;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000001e2245d6cd0_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001e2245d6550_0, 0, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e2245d6230_0, 0, 4;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v000001e2245d69b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245d62d0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_000001e224534fa0;
    %join;
    %vpi_call 2 135 "$display", "=== COMPARE TESTS ===" {0 0 0};
    %pushi/vec4 25, 0, 8;
    %store/vec4 v000001e2245d6cd0_0, 0, 8;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v000001e2245d6550_0, 0, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001e2245d6230_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001e2245d69b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245d62d0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_000001e224534fa0;
    %join;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v000001e2245d6cd0_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001e2245d6550_0, 0, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001e2245d6230_0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001e2245d69b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245d62d0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_000001e224534fa0;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001e2245d6cd0_0, 0, 8;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v000001e2245d6550_0, 0, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001e2245d6230_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000001e2245d69b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245d62d0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_000001e224534fa0;
    %join;
    %vpi_call 2 140 "$display", "=== SHIFT TESTS ===" {0 0 0};
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001e2245d6cd0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001e2245d6550_0, 0, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e2245d6230_0, 0, 4;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v000001e2245d69b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245d62d0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_000001e224534fa0;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001e2245d6cd0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001e2245d6550_0, 0, 8;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001e2245d6230_0, 0, 4;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v000001e2245d69b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245d62d0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_000001e224534fa0;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001e2245d6cd0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001e2245d6550_0, 0, 8;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001e2245d6230_0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001e2245d69b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245d62d0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_000001e224534fa0;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001e2245d6cd0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001e2245d6550_0, 0, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001e2245d6230_0, 0, 4;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v000001e2245d69b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2245d62d0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_000001e224534fa0;
    %join;
    %vpi_call 2 147 "$display", "==== Testbench Finished ====" {0 0 0};
    %vpi_call 2 148 "$display", "Total: %0d, Passed: %0d, Failed: %0d", v000001e2245d5830_0, v000001e2245d51f0_0, v000001e2245d6b90_0 {0 0 0};
    %vpi_call 2 150 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "./ALU.v";
    "./MUX.v";
    "./ARITHMATIC_UNIT.v";
    "./CMP_UNIT.v";
    "./Decoder.v";
    "./LOGIC_UNIT.v";
    "./SHIFT_UNIT.v";
