#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000025658c6bfa0 .scope module, "tb_top" "tb_top" 2 5;
 .timescale -9 -12;
P_0000025658c5efc0 .param/l "PERIOD" 0 2 8, +C4<00000000000000000000000000001010>;
v0000025658cd6340_0 .var "clk", 0 0;
v0000025658cd60c0_0 .var "rxd", 0 0;
v0000025658cd63e0_0 .net "txd", 0 0, v0000025658cd67a0_0;  1 drivers
S_0000025658c6c130 .scope module, "u_top" "top" 2 23, 3 3 0, S_0000025658c6bfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rxd";
    .port_info 2 /OUTPUT 1 "txd";
v0000025658cd5a80_0 .net "clk", 0 0, v0000025658cd6340_0;  1 drivers
v0000025658cd5c60_0 .net "data", 7 0, L_0000025658c7cfe0;  1 drivers
v0000025658cd5da0_0 .net "dete_busy", 0 0, L_0000025658ce6aa0;  1 drivers
v0000025658cd5f80_0 .net "dete_rdy", 0 0, L_0000025658ce7ea0;  1 drivers
v0000025658cd6160_0 .net "rxd", 0 0, v0000025658cd60c0_0;  1 drivers
v0000025658cd6020_0 .net "txd", 0 0, v0000025658cd67a0_0;  alias, 1 drivers
S_0000025658c6c2c0 .scope module, "u_uart_rx" "uart_rx" 3 18, 4 1 0, S_0000025658c6c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rxd";
    .port_info 2 /OUTPUT 1 "data_rdy";
    .port_info 3 /OUTPUT 8 "data";
P_0000025658c5e650 .param/l "DONE" 1 4 10, +C4<00000000000000000000000000000010>;
P_0000025658c5e688 .param/l "IDLE" 1 4 8, +C4<00000000000000000000000000000000>;
P_0000025658c5e6c0 .param/l "RECEIVING" 1 4 9, +C4<00000000000000000000000000000001>;
L_0000025658c7cfe0 .functor BUFZ 8, v0000025658cd6200_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000025658c5e700_0 .net *"_ivl_0", 31 0, L_0000025658ce83a0;  1 drivers
L_0000025659060118 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025658c1b8a0_0 .net *"_ivl_3", 28 0, L_0000025659060118;  1 drivers
L_0000025659060160 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000025658c5c3b0_0 .net/2u *"_ivl_4", 31 0, L_0000025659060160;  1 drivers
v0000025658c5d500_0 .net "clk", 0 0, v0000025658cd6340_0;  alias, 1 drivers
v0000025658c33410_0 .var "count", 2 0;
v0000025658c77ac0_0 .net "data", 7 0, L_0000025658c7cfe0;  alias, 1 drivers
v0000025658c7b610_0 .net "data_rdy", 0 0, L_0000025658ce7ea0;  alias, 1 drivers
v0000025658cd5e40_0 .var "next_state", 2 0;
v0000025658cd6200_0 .var "rx_data", 7 0;
v0000025658cd58a0_0 .net "rxd", 0 0, v0000025658cd60c0_0;  alias, 1 drivers
v0000025658cd5b20_0 .var "state", 2 0;
E_0000025658c5f3c0 .event posedge, v0000025658c5d500_0;
E_0000025658c5ed40 .event anyedge, v0000025658cd5b20_0, v0000025658cd58a0_0, v0000025658c33410_0;
L_0000025658ce83a0 .concat [ 3 29 0 0], v0000025658cd5b20_0, L_0000025659060118;
L_0000025658ce7ea0 .cmp/eq 32, L_0000025658ce83a0, L_0000025659060160;
S_0000025658c32d60 .scope module, "u_uart_tx" "uart_tx" 3 11, 5 1 0, S_0000025658c6c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "tx_data";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /OUTPUT 1 "tx_busy";
    .port_info 4 /OUTPUT 1 "txd";
P_0000025658c32ef0 .param/l "DONE" 1 5 11, +C4<00000000000000000000000000000011>;
P_0000025658c32f28 .param/l "IDLE" 1 5 8, +C4<00000000000000000000000000000000>;
P_0000025658c32f60 .param/l "SENDING" 1 5 10, +C4<00000000000000000000000000000010>;
P_0000025658c32f98 .param/l "START" 1 5 9, +C4<00000000000000000000000000000001>;
v0000025658cd65c0_0 .net *"_ivl_0", 31 0, L_0000025658cd6520;  1 drivers
L_0000025659060088 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025658cd5ee0_0 .net *"_ivl_3", 28 0, L_0000025659060088;  1 drivers
L_00000256590600d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000025658cd6660_0 .net/2u *"_ivl_4", 31 0, L_00000256590600d0;  1 drivers
v0000025658cd62a0_0 .net "clk", 0 0, v0000025658cd6340_0;  alias, 1 drivers
v0000025658cd6480_0 .var "count", 2 0;
v0000025658cd59e0_0 .var "next_state", 2 0;
v0000025658cd5940_0 .var "state", 2 0;
v0000025658cd5d00_0 .net "tx_busy", 0 0, L_0000025658ce6aa0;  alias, 1 drivers
v0000025658cd6700_0 .net "tx_data", 7 0, L_0000025658c7cfe0;  alias, 1 drivers
v0000025658cd5bc0_0 .net "tx_start", 0 0, L_0000025658ce7ea0;  alias, 1 drivers
v0000025658cd67a0_0 .var "txd", 0 0;
E_0000025658c5edc0 .event anyedge, v0000025658cd5940_0, v0000025658c7b610_0, v0000025658cd6480_0;
L_0000025658cd6520 .concat [ 3 29 0 0], v0000025658cd5940_0, L_0000025659060088;
L_0000025658ce6aa0 .cmp/eq 32, L_0000025658cd6520, L_00000256590600d0;
    .scope S_0000025658c32d60;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025658cd5940_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025658cd59e0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0000025658c32d60;
T_1 ;
    %wait E_0000025658c5f3c0;
    %load/vec4 v0000025658cd59e0_0;
    %assign/vec4 v0000025658cd5940_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025658c32d60;
T_2 ;
    %wait E_0000025658c5edc0;
    %load/vec4 v0000025658cd5940_0;
    %store/vec4 v0000025658cd59e0_0, 0, 3;
    %load/vec4 v0000025658cd5940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0000025658cd5bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000025658cd59e0_0, 0, 3;
T_2.5 ;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000025658cd59e0_0, 0, 3;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0000025658cd6480_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000025658cd59e0_0, 0, 3;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000025658cd59e0_0, 0, 3;
T_2.8 ;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025658cd59e0_0, 0, 3;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000025658c32d60;
T_3 ;
    %wait E_0000025658c5f3c0;
    %load/vec4 v0000025658cd5940_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000025658cd6480_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000025658cd6480_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000025658cd5940_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000025658cd5940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025658cd6480_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000025658c32d60;
T_4 ;
    %wait E_0000025658c5f3c0;
    %load/vec4 v0000025658cd5940_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025658cd67a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025658cd5940_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000025658cd6700_0;
    %load/vec4 v0000025658cd6480_0;
    %part/u 1;
    %assign/vec4 v0000025658cd67a0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000025658cd5940_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000025658cd5940_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025658cd67a0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025658c6c2c0;
T_5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025658cd5b20_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025658cd5e40_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025658cd6200_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0000025658c6c2c0;
T_6 ;
    %wait E_0000025658c5f3c0;
    %load/vec4 v0000025658cd5e40_0;
    %assign/vec4 v0000025658cd5b20_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000025658c6c2c0;
T_7 ;
    %wait E_0000025658c5ed40;
    %load/vec4 v0000025658cd5b20_0;
    %store/vec4 v0000025658cd5e40_0, 0, 3;
    %load/vec4 v0000025658cd5b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0000025658cd58a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000025658cd5e40_0, 0, 3;
T_7.4 ;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0000025658c33410_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000025658cd5e40_0, 0, 3;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000025658cd5e40_0, 0, 3;
T_7.7 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025658cd5e40_0, 0, 3;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000025658c6c2c0;
T_8 ;
    %wait E_0000025658c5f3c0;
    %load/vec4 v0000025658cd5b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025658c33410_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000025658cd5b20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000025658c33410_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000025658c33410_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000025658cd5b20_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025658c33410_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000025658c6c2c0;
T_9 ;
    %wait E_0000025658c5f3c0;
    %load/vec4 v0000025658cd5b20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000025658cd58a0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000025658c33410_0;
    %assign/vec4/off/d v0000025658cd6200_0, 4, 5;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000025658c6bfa0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025658cd6340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025658cd60c0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0000025658c6bfa0;
T_11 ;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v0000025658cd6340_0;
    %inv;
    %store/vec4 v0000025658cd6340_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0000025658c6bfa0;
T_12 ;
    %vpi_call 2 31 "$dumpfile", "tb_top.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025658c6bfa0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025658cd60c0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025658cd60c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025658cd60c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025658cd60c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025658cd60c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025658cd60c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025658cd60c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025658cd60c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025658cd60c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025658cd60c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025658cd60c0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "./top.v";
    "./uart_rx.v";
    "./uart_tx.v";
