[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2012-09-11 14:59:46","objective":"(a) Memory devices; Sequential Machines; Testing\n(b) ALU: Adders, Multipliers\n(c) Physical Design: APR; special nets\n(d) Architecture\n(e) ASIC samples: Real cases\n\nTextbook: \nModern VLSI Design \nSystem-on-Chip Design, \nThird edition, Prentice Hall, \nby: Wayne Wolf\n\nClass Notes:\nhttp://www.cc.ntut.edu.tw/~dkao/\nPlease download all class notes, sample examinations, homework, and scores from above URL","schedule":"01. 09/20/12 Chapter 5 (Sequential Machines)\n02. 09/27/12 Chapter 5 (Memory devices: Latch &amp; FF)\n(last day for add and drop without records) (9/17~10/1)加選及無紀錄之退選 \n03. 10/04/12 Chapter 5 (Memory devices: RAM &amp; ROM)\n04. 10/11/12 Chapter 5 (Memory timing , clock, and testing)\n05. 10/18/12 Chapter 5 (System test, Memory BIST)\n06. 10/25/12 (QZ1) Chapter 5 (State assignment, designs)\n07. 11/01/12 Chapter 6 (ALU, adder)\n08. 11/08/12 Midterm Examination \n09. 11/15/12 Exam review, Chapter 6 (Multiplier)\n10. 11/22/12 Chapter 7 (Floor Plan, P&amp;R)\n11. 11/29/12 Chapter 7 (Block placement, routing)\n12. 12/06/12 Chapter 7 (Special nets)\n13. 12/13/12 Chapter 7 (Misc before TO)\n14. 12/20/12 Chapter 8 (Architecture)\n15. 12/27/12 (QZ2) Chapter 8 (Scheduling)\n16. 01/03/13 Chapter 9 (ASIC Example, Q&amp;A)\n17. 01/10/13 Final Examination\n18. 01/17/13 Exam review, What’s Next?","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%","materials":"Embedded Systems Design: A Unified Hardware / Software Introduction, (c) 2000 Vahid / Givargis \n\nRabaey’s Digital Integrated Circuits, (c) 2002, J. Rabaey et al.]\n\nClass Notes:\nhttp://www.cc.ntut.edu.tw/~dkao/","foreignLanguageTextbooks":false}]
