

================================================================
== Vivado HLS Report for 'GaussianBlur'
================================================================
* Date:           Sat May 20 12:00:31 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyReal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.65|     8.919|        1.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  264705|  264705|  264705|  264705|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  264704|  264704|       517|          -|          -|   512|    no    |
        | + Loop 1.1  |     514|     514|         4|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    556|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     99|    -|
|Register         |        0|      -|     418|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     418|    687|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buf_U  |GaussianBlur_lineeOg  |        2|  0|   0|    0|   512|   40|     1|        20480|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                      |        2|  0|   0|    0|   512|   40|     1|        20480|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln182_10_fu_1098_p2           |     +    |      0|  0|  11|          16|          16|
    |add_ln182_11_fu_682_p2            |     +    |      0|  0|  17|          13|          13|
    |add_ln182_12_fu_1107_p2           |     +    |      0|  0|  19|          14|          14|
    |add_ln182_13_fu_1117_p2           |     +    |      0|  0|  11|          16|          16|
    |add_ln182_14_fu_1139_p2           |     +    |      0|  0|  11|          16|          16|
    |add_ln182_15_fu_688_p2            |     +    |      0|  0|  17|          13|          13|
    |add_ln182_16_fu_698_p2            |     +    |      0|  0|  13|          11|          11|
    |add_ln182_17_fu_708_p2            |     +    |      0|  0|  17|          13|          13|
    |add_ln182_18_fu_718_p2            |     +    |      0|  0|  19|          14|          14|
    |add_ln182_19_fu_724_p2            |     +    |      0|  0|  13|          11|          11|
    |add_ln182_1_fu_450_p2             |     +    |      0|  0|  17|          13|          13|
    |add_ln182_20_fu_734_p2            |     +    |      0|  0|  15|           9|           9|
    |add_ln182_21_fu_744_p2            |     +    |      0|  0|  13|          11|          11|
    |add_ln182_22_fu_754_p2            |     +    |      0|  0|  12|          12|          12|
    |add_ln182_23_fu_1129_p2           |     +    |      0|  0|  21|          15|          15|
    |add_ln182_24_fu_1146_p2           |     +    |      0|  0|  11|          16|          16|
    |add_ln182_2_fu_488_p2             |     +    |      0|  0|  11|          14|          14|
    |add_ln182_3_fu_494_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln182_4_fu_504_p2             |     +    |      0|  0|  11|          14|          14|
    |add_ln182_5_fu_872_p2             |     +    |      0|  0|  21|          15|          15|
    |add_ln182_6_fu_1002_p2            |     +    |      0|  0|  19|          14|          14|
    |add_ln182_7_fu_1076_p2            |     +    |      0|  0|  11|          16|          16|
    |add_ln182_8_fu_1082_p2            |     +    |      0|  0|  21|          15|          15|
    |add_ln182_9_fu_1092_p2            |     +    |      0|  0|  11|          16|          16|
    |add_ln182_fu_406_p2               |     +    |      0|  0|  13|          11|          11|
    |xi_fu_263_p2                      |     +    |      0|  0|  14|          10|           1|
    |yi_fu_251_p2                      |     +    |      0|  0|  14|          10|           1|
    |sub_ln182_1_fu_904_p2             |     -    |      0|  0|  19|          14|          14|
    |sub_ln182_2_fu_938_p2             |     -    |      0|  0|  12|          12|          12|
    |sub_ln182_3_fu_970_p2             |     -    |      0|  0|  19|          14|          14|
    |sub_ln182_4_fu_1034_p2            |     -    |      0|  0|  19|          14|          14|
    |sub_ln182_5_fu_558_p2             |     -    |      0|  0|  12|          12|          12|
    |sub_ln182_6_fu_1066_p2            |     -    |      0|  0|  19|          14|          14|
    |sub_ln182_7_fu_656_p2             |     -    |      0|  0|  12|          12|          12|
    |sub_ln182_fu_440_p2               |     -    |      0|  0|  12|          12|          12|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln150_fu_245_p2              |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln151_fu_257_p2              |   icmp   |      0|  0|  13|          10|          11|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 556|         488|         473|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |fifo1_blk_n              |   9|          2|    1|          2|
    |fifo2_blk_n              |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |xi_0_i_reg_234           |   9|          2|   10|         20|
    |yi_0_i_reg_223           |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         21|   27|         57|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln182_11_reg_1348      |  12|   0|   13|          1|
    |add_ln182_13_reg_1368      |  15|   0|   16|          1|
    |add_ln182_18_reg_1353      |  12|   0|   14|          2|
    |add_ln182_22_reg_1358      |  12|   0|   12|          0|
    |add_ln182_23_reg_1373      |  15|   0|   15|          0|
    |add_ln182_4_reg_1343       |  14|   0|   14|          0|
    |add_ln182_9_reg_1363       |  16|   0|   16|          0|
    |ap_CS_fsm                  |   4|   0|    4|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |icmp_ln151_reg_1292        |   1|   0|    1|          0|
    |line_buf_addr_reg_1301     |   9|   0|    9|          0|
    |start_once_reg             |   1|   0|    1|          0|
    |window_buf_0_1_5_fu_114    |   8|   0|    8|          0|
    |window_buf_0_1_fu_110      |   8|   0|    8|          0|
    |window_buf_0_2_fu_118      |   8|   0|    8|          0|
    |window_buf_0_3_fu_122      |   8|   0|    8|          0|
    |window_buf_1_1_5_fu_130    |   8|   0|    8|          0|
    |window_buf_1_1_6_reg_1307  |   8|   0|    8|          0|
    |window_buf_1_1_fu_126      |   8|   0|    8|          0|
    |window_buf_1_2_1_reg_1312  |   8|   0|    8|          0|
    |window_buf_1_2_fu_134      |   8|   0|    8|          0|
    |window_buf_1_3_fu_138      |   8|   0|    8|          0|
    |window_buf_2_1_5_fu_146    |   8|   0|    8|          0|
    |window_buf_2_1_6_reg_1318  |   8|   0|    8|          0|
    |window_buf_2_1_fu_142      |   8|   0|    8|          0|
    |window_buf_2_2_1_reg_1325  |   8|   0|    8|          0|
    |window_buf_2_2_fu_150      |   8|   0|    8|          0|
    |window_buf_2_3_1_reg_1331  |   8|   0|    8|          0|
    |window_buf_2_3_fu_154      |   8|   0|    8|          0|
    |window_buf_3_1_1_fu_162    |   8|   0|    8|          0|
    |window_buf_3_1_fu_158      |   8|   0|    8|          0|
    |window_buf_3_2_1_reg_1337  |   8|   0|    8|          0|
    |window_buf_3_2_fu_166      |   8|   0|    8|          0|
    |window_buf_3_3_fu_170      |   8|   0|    8|          0|
    |window_buf_4_1_1_fu_178    |   8|   0|    8|          0|
    |window_buf_4_1_fu_174      |   8|   0|    8|          0|
    |window_buf_4_2_fu_182      |   8|   0|    8|          0|
    |window_buf_4_3_fu_186      |   8|   0|    8|          0|
    |xi_0_i_reg_234             |  10|   0|   10|          0|
    |yi_0_i_reg_223             |  10|   0|   10|          0|
    |yi_reg_1287                |  10|   0|   10|          0|
    |icmp_ln151_reg_1292        |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 418|  32|  359|          4|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_start       |  in |    1| ap_ctrl_hs | GaussianBlur | return value |
|start_full_n   |  in |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_done        | out |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_idle        | out |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_ready       | out |    1| ap_ctrl_hs | GaussianBlur | return value |
|start_out      | out |    1| ap_ctrl_hs | GaussianBlur | return value |
|start_write    | out |    1| ap_ctrl_hs | GaussianBlur | return value |
|fifo1_dout     |  in |    8|   ap_fifo  |     fifo1    |    pointer   |
|fifo1_empty_n  |  in |    1|   ap_fifo  |     fifo1    |    pointer   |
|fifo1_read     | out |    1|   ap_fifo  |     fifo1    |    pointer   |
|fifo2_din      | out |    8|   ap_fifo  |     fifo2    |    pointer   |
|fifo2_full_n   |  in |    1|   ap_fifo  |     fifo2    |    pointer   |
|fifo2_write    | out |    1|   ap_fifo  |     fifo2    |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

