Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne17.ecn.purdue.edu, pid 5522
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/raytrace/ns_m_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec raytrace -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/raytrace --router_map_file configs/topologies/paper_solutions/ns_m_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_m_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_m_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa131375630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13137c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1313846a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13138f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1313976a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1313216a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1313296a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1313326a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13133c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1313446a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13134e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1313566a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312e06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312e86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312f26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312fa6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1313056a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13130d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1313156a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13129f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312a76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312b16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312ba6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312c56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312cd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312d66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13125f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312686a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312726a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13127a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312846a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13128c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312966a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13121e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312276a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312306a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13123a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312436a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13124c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312556a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1311de6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1311e86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1311f06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1311fa6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312036a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13120c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1312156a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13119e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1311a76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1311b06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1311b96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1311c26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1311cc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1311d56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13115e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1311676a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1311706a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1311796a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1311826a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13118a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1311946a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13119c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1311256a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa13112e6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131139390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131139dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa13113f860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa13114a2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa13114ad30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1311537b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa13115c240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa13115cc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310e2710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310ef198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310efbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310f5668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310ff0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310ffb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1311055c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131111048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131111a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa13111b518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa13111bf60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310a59e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310ac470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310aceb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310b4940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310bf3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310bfe10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310c6898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310d1320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310d1d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310d77f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131063278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131063cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa13106b748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310761d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131076c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa13107b6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131086128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131086b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310905f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131099080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131099ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131022550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131022f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa13102da20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310354a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131035ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa13103b978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131046400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131046e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa13104d8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131058358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa131058da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa130fe0828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa130fe92b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa130fe9cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa130ff0780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa130ffd208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa130ffdc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310046d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1320bc080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1320bcb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1310145c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa130f9e048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa130f9ea90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa130fa7518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fa130fa7e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa130fae0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa130fae2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa130fae518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa130fae748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa130fae978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa130faeba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa130faedd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa130fbb048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa130fbb278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa130fbb4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa130fbb6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa130fbb908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa130fbbb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa130fbbd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa130fbbf98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fa130f6deb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fa130f76518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_m_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_m_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_m_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 91044470215500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 91089418866500 because a thread reached the max instruction count
