{
  "module_name": "rkvdec-regs.h",
  "hash_id": "72eed1eda3b9e6e4fad88c8b79c22df7ecfbc69bd35cabdd72b30242f92cb6f6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/rkvdec/rkvdec-regs.h",
  "human_readable_source": " \n\n#ifndef RKVDEC_REGS_H_\n#define RKVDEC_REGS_H_\n\n \n#define RKVDEC_REG_INTERRUPT\t\t\t\t0x004\n#define RKVDEC_INTERRUPT_DEC_E\t\t\t\tBIT(0)\n#define RKVDEC_CONFIG_DEC_CLK_GATE_E\t\t\tBIT(1)\n#define RKVDEC_E_STRMD_CLKGATE_DIS\t\t\tBIT(2)\n#define RKVDEC_TIMEOUT_MODE\t\t\t\tBIT(3)\n#define RKVDEC_IRQ_DIS\t\t\t\t\tBIT(4)\n#define RKVDEC_TIMEOUT_E\t\t\t\tBIT(5)\n#define RKVDEC_BUF_EMPTY_E\t\t\t\tBIT(6)\n#define RKVDEC_STRM_E_WAITDECFIFO_EMPTY\t\t\tBIT(7)\n#define RKVDEC_IRQ\t\t\t\t\tBIT(8)\n#define RKVDEC_IRQ_RAW\t\t\t\t\tBIT(9)\n#define RKVDEC_E_REWRITE_VALID\t\t\t\tBIT(10)\n#define RKVDEC_COMMONIRQ_MODE\t\t\t\tBIT(11)\n#define RKVDEC_RDY_STA\t\t\t\t\tBIT(12)\n#define RKVDEC_BUS_STA\t\t\t\t\tBIT(13)\n#define RKVDEC_ERR_STA\t\t\t\t\tBIT(14)\n#define RKVDEC_TIMEOUT_STA\t\t\t\tBIT(15)\n#define RKVDEC_BUF_EMPTY_STA\t\t\t\tBIT(16)\n#define RKVDEC_COLMV_REF_ERR_STA\t\t\tBIT(17)\n#define RKVDEC_CABU_END_STA\t\t\t\tBIT(18)\n#define RKVDEC_H264ORVP9_ERR_MODE\t\t\tBIT(19)\n#define RKVDEC_SOFTRST_EN_P\t\t\t\tBIT(20)\n#define RKVDEC_FORCE_SOFTRESET_VALID\t\t\tBIT(21)\n#define RKVDEC_SOFTRESET_RDY\t\t\t\tBIT(22)\n\n#define RKVDEC_REG_SYSCTRL\t\t\t\t0x008\n#define RKVDEC_IN_ENDIAN\t\t\t\tBIT(0)\n#define RKVDEC_IN_SWAP32_E\t\t\t\tBIT(1)\n#define RKVDEC_IN_SWAP64_E\t\t\t\tBIT(2)\n#define RKVDEC_STR_ENDIAN\t\t\t\tBIT(3)\n#define RKVDEC_STR_SWAP32_E\t\t\t\tBIT(4)\n#define RKVDEC_STR_SWAP64_E\t\t\t\tBIT(5)\n#define RKVDEC_OUT_ENDIAN\t\t\t\tBIT(6)\n#define RKVDEC_OUT_SWAP32_E\t\t\t\tBIT(7)\n#define RKVDEC_OUT_CBCR_SWAP\t\t\t\tBIT(8)\n#define RKVDEC_RLC_MODE_DIRECT_WRITE\t\t\tBIT(10)\n#define RKVDEC_RLC_MODE\t\t\t\t\tBIT(11)\n#define RKVDEC_STRM_START_BIT(x)\t\t\t(((x) & 0x7f) << 12)\n#define RKVDEC_MODE(x)\t\t\t\t\t(((x) & 0x03) << 20)\n#define RKVDEC_MODE_H264\t\t\t\t1\n#define RKVDEC_MODE_VP9\t\t\t\t\t2\n#define RKVDEC_RPS_MODE\t\t\t\t\tBIT(24)\n#define RKVDEC_STRM_MODE\t\t\t\tBIT(25)\n#define RKVDEC_H264_STRM_LASTPKT\t\t\tBIT(26)\n#define RKVDEC_H264_FIRSTSLICE_FLAG\t\t\tBIT(27)\n#define RKVDEC_H264_FRAME_ORSLICE\t\t\tBIT(28)\n#define RKVDEC_BUSPR_SLOT_DIS\t\t\t\tBIT(29)\n\n#define RKVDEC_REG_PICPAR\t\t\t\t0x00C\n#define RKVDEC_Y_HOR_VIRSTRIDE(x)\t\t\t((x) & 0x1ff)\n#define RKVDEC_SLICE_NUM_HIGHBIT\t\t\tBIT(11)\n#define RKVDEC_UV_HOR_VIRSTRIDE(x)\t\t\t(((x) & 0x1ff) << 12)\n#define RKVDEC_SLICE_NUM_LOWBITS(x)\t\t\t(((x) & 0x7ff) << 21)\n\n#define RKVDEC_REG_STRM_RLC_BASE\t\t\t0x010\n\n#define RKVDEC_REG_STRM_LEN\t\t\t\t0x014\n#define RKVDEC_STRM_LEN(x)\t\t\t\t((x) & 0x7ffffff)\n\n#define RKVDEC_REG_CABACTBL_PROB_BASE\t\t\t0x018\n#define RKVDEC_REG_DECOUT_BASE\t\t\t\t0x01C\n\n#define RKVDEC_REG_Y_VIRSTRIDE\t\t\t\t0x020\n#define RKVDEC_Y_VIRSTRIDE(x)\t\t\t\t((x) & 0xfffff)\n\n#define RKVDEC_REG_YUV_VIRSTRIDE\t\t\t0x024\n#define RKVDEC_YUV_VIRSTRIDE(x)\t\t\t\t((x) & 0x1fffff)\n#define RKVDEC_REG_H264_BASE_REFER(i)\t\t\t(((i) * 0x04) + 0x028)\n\n#define RKVDEC_REG_H264_BASE_REFER15\t\t\t0x0C0\n#define RKVDEC_FIELD_REF\t\t\t\tBIT(0)\n#define RKVDEC_TOPFIELD_USED_REF\t\t\tBIT(1)\n#define RKVDEC_BOTFIELD_USED_REF\t\t\tBIT(2)\n#define RKVDEC_COLMV_USED_FLAG_REF\t\t\tBIT(3)\n\n#define RKVDEC_REG_VP9_LAST_FRAME_BASE\t\t\t0x02c\n#define RKVDEC_REG_VP9_GOLDEN_FRAME_BASE\t\t0x030\n#define RKVDEC_REG_VP9_ALTREF_FRAME_BASE\t\t0x034\n\n#define RKVDEC_REG_VP9_CPRHEADER_OFFSET\t\t\t0x028\n#define RKVDEC_VP9_CPRHEADER_OFFSET(x)\t\t\t((x) & 0xffff)\n\n#define RKVDEC_REG_VP9_REFERLAST_BASE\t\t\t0x02C\n#define RKVDEC_REG_VP9_REFERGOLDEN_BASE\t\t\t0x030\n#define RKVDEC_REG_VP9_REFERALFTER_BASE\t\t\t0x034\n\n#define RKVDEC_REG_VP9COUNT_BASE\t\t\t0x038\n#define RKVDEC_VP9COUNT_UPDATE_EN\t\t\tBIT(0)\n\n#define RKVDEC_REG_VP9_SEGIDLAST_BASE\t\t\t0x03C\n#define RKVDEC_REG_VP9_SEGIDCUR_BASE\t\t\t0x040\n#define RKVDEC_REG_VP9_FRAME_SIZE(i)\t\t\t((i) * 0x04 + 0x044)\n#define RKVDEC_VP9_FRAMEWIDTH(x)\t\t\t(((x) & 0xffff) << 0)\n#define RKVDEC_VP9_FRAMEHEIGHT(x)\t\t\t(((x) & 0xffff) << 16)\n\n#define RKVDEC_VP9_SEGID_GRP(i)\t\t\t\t((i) * 0x04 + 0x050)\n#define RKVDEC_SEGID_ABS_DELTA(x)\t\t\t((x) & 0x1)\n#define RKVDEC_SEGID_FRAME_QP_DELTA_EN(x)\t\t(((x) & 0x1) << 1)\n#define RKVDEC_SEGID_FRAME_QP_DELTA(x)\t\t\t(((x) & 0x1ff) << 2)\n#define RKVDEC_SEGID_FRAME_LOOPFILTER_VALUE_EN(x)\t(((x) & 0x1) << 11)\n#define RKVDEC_SEGID_FRAME_LOOPFILTER_VALUE(x)\t\t(((x) & 0x7f) << 12)\n#define RKVDEC_SEGID_REFERINFO_EN(x)\t\t\t(((x) & 0x1) << 19)\n#define RKVDEC_SEGID_REFERINFO(x)\t\t\t(((x) & 0x03) << 20)\n#define RKVDEC_SEGID_FRAME_SKIP_EN(x)\t\t\t(((x) & 0x1) << 22)\n\n#define RKVDEC_VP9_CPRHEADER_CONFIG\t\t\t0x070\n#define RKVDEC_VP9_TX_MODE(x)\t\t\t\t((x) & 0x07)\n#define RKVDEC_VP9_FRAME_REF_MODE(x)\t\t\t(((x) & 0x03) << 3)\n\n#define RKVDEC_VP9_REF_SCALE(i)\t\t\t\t((i) * 0x04 + 0x074)\n#define RKVDEC_VP9_REF_HOR_SCALE(x)\t\t\t((x) & 0xffff)\n#define RKVDEC_VP9_REF_VER_SCALE(x)\t\t\t(((x) & 0xffff) << 16)\n\n#define RKVDEC_VP9_REF_DELTAS_LASTFRAME\t\t\t0x080\n#define RKVDEC_REF_DELTAS_LASTFRAME(pos, val)\t\t(((val) & 0x7f) << ((pos) * 7))\n\n#define RKVDEC_VP9_INFO_LASTFRAME\t\t\t0x084\n#define RKVDEC_MODE_DELTAS_LASTFRAME(pos, val)\t\t(((val) & 0x7f) << ((pos) * 7))\n#define RKVDEC_SEG_EN_LASTFRAME\t\t\t\tBIT(16)\n#define RKVDEC_LAST_SHOW_FRAME\t\t\t\tBIT(17)\n#define RKVDEC_LAST_INTRA_ONLY\t\t\t\tBIT(18)\n#define RKVDEC_LAST_WIDHHEIGHT_EQCUR\t\t\tBIT(19)\n#define RKVDEC_COLOR_SPACE_LASTKEYFRAME(x)\t\t(((x) & 0x07) << 20)\n\n#define RKVDEC_VP9_INTERCMD_BASE\t\t\t0x088\n\n#define RKVDEC_VP9_INTERCMD_NUM\t\t\t\t0x08C\n#define RKVDEC_INTERCMD_NUM(x)\t\t\t\t((x) & 0xffffff)\n\n#define RKVDEC_VP9_LASTTILE_SIZE\t\t\t0x090\n#define RKVDEC_LASTTILE_SIZE(x)\t\t\t\t((x) & 0xffffff)\n\n#define RKVDEC_VP9_HOR_VIRSTRIDE(i)\t\t\t((i) * 0x04 + 0x094)\n#define RKVDEC_HOR_Y_VIRSTRIDE(x)\t\t\t((x) & 0x1ff)\n#define RKVDEC_HOR_UV_VIRSTRIDE(x)\t\t\t(((x) & 0x1ff) << 16)\n\n#define RKVDEC_REG_H264_POC_REFER0(i)\t\t\t(((i) * 0x04) + 0x064)\n#define RKVDEC_REG_H264_POC_REFER1(i)\t\t\t(((i) * 0x04) + 0x0C4)\n#define RKVDEC_REG_H264_POC_REFER2(i)\t\t\t(((i) * 0x04) + 0x120)\n#define RKVDEC_POC_REFER(x)\t\t\t\t((x) & 0xffffffff)\n\n#define RKVDEC_REG_CUR_POC0\t\t\t\t0x0A0\n#define RKVDEC_REG_CUR_POC1\t\t\t\t0x128\n#define RKVDEC_CUR_POC(x)\t\t\t\t((x) & 0xffffffff)\n\n#define RKVDEC_REG_RLCWRITE_BASE\t\t\t0x0A4\n#define RKVDEC_REG_PPS_BASE\t\t\t\t0x0A8\n#define RKVDEC_REG_RPS_BASE\t\t\t\t0x0AC\n\n#define RKVDEC_REG_STRMD_ERR_EN\t\t\t\t0x0B0\n#define RKVDEC_STRMD_ERR_EN(x)\t\t\t\t((x) & 0xffffffff)\n\n#define RKVDEC_REG_STRMD_ERR_STA\t\t\t0x0B4\n#define RKVDEC_STRMD_ERR_STA(x)\t\t\t\t((x) & 0xfffffff)\n#define RKVDEC_COLMV_ERR_REF_PICIDX(x)\t\t\t(((x) & 0x0f) << 28)\n\n#define RKVDEC_REG_STRMD_ERR_CTU\t\t\t0x0B8\n#define RKVDEC_STRMD_ERR_CTU(x)\t\t\t\t((x) & 0xff)\n#define RKVDEC_STRMD_ERR_CTU_YOFFSET(x)\t\t\t(((x) & 0xff) << 8)\n#define RKVDEC_STRMFIFO_SPACE2FULL(x)\t\t\t(((x) & 0x7f) << 16)\n#define RKVDEC_VP9_ERR_EN_CTU0\t\t\t\tBIT(24)\n\n#define RKVDEC_REG_SAO_CTU_POS\t\t\t\t0x0BC\n#define RKVDEC_SAOWR_XOFFSET(x)\t\t\t\t((x) & 0x1ff)\n#define RKVDEC_SAOWR_YOFFSET(x)\t\t\t\t(((x) & 0x3ff) << 16)\n\n#define RKVDEC_VP9_LAST_FRAME_YSTRIDE\t\t\t0x0C0\n#define RKVDEC_VP9_GOLDEN_FRAME_YSTRIDE\t\t\t0x0C4\n#define RKVDEC_VP9_ALTREF_FRAME_YSTRIDE\t\t\t0x0C8\n#define RKVDEC_VP9_REF_YSTRIDE(x)\t\t\t(((x) & 0xfffff) << 0)\n\n#define RKVDEC_VP9_LAST_FRAME_YUVSTRIDE\t\t\t0x0CC\n#define RKVDEC_VP9_REF_YUVSTRIDE(x)\t\t\t(((x) & 0x1fffff) << 0)\n\n#define RKVDEC_VP9_REF_COLMV_BASE\t\t\t0x0D0\n\n#define RKVDEC_REG_PERFORMANCE_CYCLE\t\t\t0x100\n#define RKVDEC_PERFORMANCE_CYCLE(x)\t\t\t((x) & 0xffffffff)\n\n#define RKVDEC_REG_AXI_DDR_RDATA\t\t\t0x104\n#define RKVDEC_AXI_DDR_RDATA(x)\t\t\t\t((x) & 0xffffffff)\n\n#define RKVDEC_REG_AXI_DDR_WDATA\t\t\t0x108\n#define RKVDEC_AXI_DDR_WDATA(x)\t\t\t\t((x) & 0xffffffff)\n\n#define RKVDEC_REG_FPGADEBUG_RESET\t\t\t0x10C\n#define RKVDEC_BUSIFD_RESETN\t\t\t\tBIT(0)\n#define RKVDEC_CABAC_RESETN\t\t\t\tBIT(1)\n#define RKVDEC_DEC_CTRL_RESETN\t\t\t\tBIT(2)\n#define RKVDEC_TRANSD_RESETN\t\t\t\tBIT(3)\n#define RKVDEC_INTRA_RESETN\t\t\t\tBIT(4)\n#define RKVDEC_INTER_RESETN\t\t\t\tBIT(5)\n#define RKVDEC_RECON_RESETN\t\t\t\tBIT(6)\n#define RKVDEC_FILER_RESETN\t\t\t\tBIT(7)\n\n#define RKVDEC_REG_PERFORMANCE_SEL\t\t\t0x110\n#define RKVDEC_PERF_SEL_CNT0(x)\t\t\t\t((x) & 0x3f)\n#define RKVDEC_PERF_SEL_CNT1(x)\t\t\t\t(((x) & 0x3f) << 8)\n#define RKVDEC_PERF_SEL_CNT2(x)\t\t\t\t(((x) & 0x3f) << 16)\n\n#define RKVDEC_REG_PERFORMANCE_CNT(i)\t\t\t((i) * 0x04 + 0x114)\n#define RKVDEC_PERF_CNT(x)\t\t\t\t((x) & 0xffffffff)\n\n#define RKVDEC_REG_H264_ERRINFO_BASE\t\t\t0x12C\n\n#define RKVDEC_REG_H264_ERRINFO_NUM\t\t\t0x130\n#define RKVDEC_SLICEDEC_NUM(x)\t\t\t\t((x) & 0x3fff)\n#define RKVDEC_STRMD_DECT_ERR_FLAG\t\t\tBIT(15)\n#define RKVDEC_ERR_PKT_NUM(x)\t\t\t\t(((x) & 0x3fff) << 16)\n\n#define RKVDEC_REG_H264_ERR_E\t\t\t\t0x134\n#define RKVDEC_H264_ERR_EN_HIGHBITS(x)\t\t\t((x) & 0x3fffffff)\n\n#define RKVDEC_REG_PREF_LUMA_CACHE_COMMAND\t\t0x410\n#define RKVDEC_REG_PREF_CHR_CACHE_COMMAND\t\t0x450\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}