module top
#(parameter param73 = ((((((8'hba) <<< (7'h40)) ? (&(8'ha7)) : ((8'had) ^ (8'ha2))) ? (((8'hb1) ^ (8'h9d)) == (~(8'hae))) : (^~((8'hb2) ? (8'had) : (7'h44)))) ? ({(&(8'hbf))} < (((8'ha5) ? (7'h41) : (8'hbd)) ? (~^(8'ha3)) : ((8'ha0) ? (7'h41) : (8'hb2)))) : ((8'h9d) ^ (((8'hb5) ? (8'hae) : (8'ha7)) - ((8'hb2) >>> (8'hbc))))) < (((((8'hb4) << (8'ha4)) ^ ((8'h9e) ? (7'h41) : (8'hb8))) == {((7'h40) || (8'hbb)), (+(8'ha1))}) ? ((8'h9e) ? (~^{(8'hb7)}) : (((8'ha6) ? (7'h42) : (8'hac)) ? ((8'hb5) > (8'hb2)) : ((8'hb4) ? (8'ha1) : (7'h42)))) : {(^((8'haf) ? (8'hb5) : (8'hab))), (~|((8'ha8) + (8'ha2)))})), 
parameter param74 = ({({(^(8'haf))} >>> ((param73 ^ param73) != (~param73))), (((8'ha4) - (param73 ? param73 : param73)) ? ({(8'hb3), param73} ? (param73 == param73) : (8'haf)) : (((8'hac) ? param73 : param73) ? (8'hb6) : (param73 ? param73 : (8'h9f))))} ? ((param73 && ((param73 ? param73 : param73) == param73)) ? (((param73 - (8'hb5)) >>> (!param73)) ~^ param73) : (param73 <<< (7'h41))) : param73))
(y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h285):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire0;
  input wire signed [(5'h12):(1'h0)] wire1;
  input wire [(4'hf):(1'h0)] wire2;
  input wire signed [(5'h14):(1'h0)] wire3;
  wire [(4'he):(1'h0)] wire72;
  wire signed [(3'h4):(1'h0)] wire71;
  wire [(5'h14):(1'h0)] wire70;
  wire [(4'hc):(1'h0)] wire64;
  wire [(4'hb):(1'h0)] wire63;
  wire signed [(3'h4):(1'h0)] wire58;
  wire [(5'h12):(1'h0)] wire44;
  wire [(3'h7):(1'h0)] wire43;
  wire signed [(5'h14):(1'h0)] wire19;
  wire [(5'h12):(1'h0)] wire18;
  wire [(5'h14):(1'h0)] wire4;
  wire signed [(5'h13):(1'h0)] wire16;
  reg [(5'h10):(1'h0)] reg69 = (1'h0);
  reg [(5'h13):(1'h0)] reg68 = (1'h0);
  reg [(4'h9):(1'h0)] reg67 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg66 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg65 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg62 = (1'h0);
  reg [(4'h9):(1'h0)] reg61 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg60 = (1'h0);
  reg [(3'h5):(1'h0)] reg59 = (1'h0);
  reg [(3'h6):(1'h0)] reg57 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg56 = (1'h0);
  reg [(4'he):(1'h0)] reg55 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg54 = (1'h0);
  reg [(3'h5):(1'h0)] reg53 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg52 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg51 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg50 = (1'h0);
  reg [(2'h2):(1'h0)] reg49 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg48 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg47 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg46 = (1'h0);
  reg [(5'h14):(1'h0)] reg45 = (1'h0);
  reg [(5'h15):(1'h0)] reg42 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg41 = (1'h0);
  reg [(3'h6):(1'h0)] reg40 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg39 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg38 = (1'h0);
  reg [(2'h2):(1'h0)] reg37 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg36 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg35 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg34 = (1'h0);
  reg [(5'h13):(1'h0)] reg33 = (1'h0);
  reg [(4'hd):(1'h0)] reg32 = (1'h0);
  reg [(4'h8):(1'h0)] reg31 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg30 = (1'h0);
  reg [(4'h8):(1'h0)] reg29 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg28 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg27 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg26 = (1'h0);
  reg [(4'h9):(1'h0)] reg25 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg24 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg23 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg22 = (1'h0);
  reg [(4'hc):(1'h0)] reg21 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg20 = (1'h0);
  assign y = {wire72,
                 wire71,
                 wire70,
                 wire64,
                 wire63,
                 wire58,
                 wire44,
                 wire43,
                 wire19,
                 wire18,
                 wire4,
                 wire16,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 (1'h0)};
  assign wire4 = wire1[(4'h8):(1'h0)];
  module5 #() modinst17 (wire16, clk, wire4, wire2, wire1, wire0, wire3);
  assign wire18 = ((~$unsigned($signed(((8'h9f) ? (8'h9e) : wire16)))) ?
                      $signed((-$unsigned(wire4[(5'h14):(5'h11)]))) : wire1[(5'h11):(4'h8)]);
  assign wire19 = $unsigned(wire2);
  always
    @(posedge clk) begin
      reg20 <= $signed(wire1);
      if (((~^(($signed(wire4) & wire1[(4'he):(3'h4)]) ?
          $signed($unsigned(wire16)) : $signed($unsigned((8'hb1))))) <= ((|({wire3} ?
          {reg20,
              wire18} : $unsigned(wire0))) > (+(wire16[(1'h0):(1'h0)] > $signed(reg20))))))
        begin
          reg21 <= (~^reg20);
          reg22 <= $unsigned($signed({((wire2 ? wire4 : wire0) >>> reg20),
              ((wire3 ? wire1 : wire3) ?
                  (wire2 ? wire3 : wire0) : (wire3 ? wire16 : reg21))}));
          if (((reg22[(3'h5):(2'h2)] ^ (~^reg22)) | wire2[(2'h3):(2'h2)]))
            begin
              reg23 <= $signed((wire19[(5'h14):(1'h0)] >>> (8'ha6)));
              reg24 <= reg23;
              reg25 <= wire19[(5'h13):(1'h1)];
              reg26 <= $unsigned($signed((+$unsigned($signed(wire18)))));
            end
          else
            begin
              reg23 <= (((|(~^{reg21, (8'hbb)})) - $signed(reg23)) ?
                  (wire3[(1'h0):(1'h0)] ~^ ((&{wire4,
                      reg20}) > wire2[(3'h6):(3'h6)])) : reg26[(3'h7):(1'h0)]);
              reg24 <= ($signed($unsigned($unsigned($signed(reg26)))) ^ {($signed(((8'hbc) < wire19)) ?
                      ({wire4, wire2} ?
                          $unsigned(wire2) : (reg26 ?
                              wire4 : (8'haf))) : (!(wire18 ~^ wire1)))});
              reg25 <= reg23;
            end
        end
      else
        begin
          if ((8'h9c))
            begin
              reg21 <= (^~reg20[(1'h0):(1'h0)]);
            end
          else
            begin
              reg21 <= $unsigned($signed(wire2));
              reg22 <= $unsigned((($unsigned($unsigned(wire16)) ?
                  (8'hb4) : $unsigned({reg23})) <= wire0));
            end
          if (reg21)
            begin
              reg23 <= $unsigned((($signed(wire19) ?
                      reg20[(2'h2):(1'h1)] : (~{(7'h42)})) ?
                  wire2 : (&$signed($unsigned((8'ha7))))));
            end
          else
            begin
              reg23 <= (&(~|($signed(wire0[(5'h11):(4'hc)]) ?
                  (reg20 ?
                      reg20[(2'h2):(1'h0)] : $unsigned(wire0)) : ($unsigned(wire2) <= (reg22 >= wire3)))));
              reg24 <= $unsigned((+wire4[(1'h0):(1'h0)]));
              reg25 <= (wire0 > $signed(((7'h44) ?
                  (~|$unsigned(wire16)) : ($unsigned((7'h41)) ?
                      wire2 : (^(8'ha2))))));
            end
          if (wire16)
            begin
              reg26 <= reg23[(2'h2):(1'h1)];
              reg27 <= {$signed($signed($unsigned((wire18 + reg21))))};
              reg28 <= (|$unsigned(reg22));
            end
          else
            begin
              reg26 <= wire18[(4'hd):(3'h6)];
              reg27 <= (reg24[(2'h3):(2'h2)] - (reg25[(3'h6):(2'h2)] | $signed(wire3[(2'h2):(2'h2)])));
              reg28 <= $signed(wire18);
              reg29 <= (~^$signed(wire1));
              reg30 <= (~|$unsigned(wire1[(4'hd):(3'h4)]));
            end
        end
      reg31 <= ($signed(wire4) - $unsigned($signed(wire3[(5'h12):(4'hd)])));
      reg32 <= $unsigned(reg28);
      if ($unsigned((-{{reg27[(1'h0):(1'h0)]},
          ({reg31} ? $signed(reg25) : $signed(reg24))})))
        begin
          reg33 <= $signed(($signed((8'h9c)) == $unsigned(($signed(reg20) ?
              (wire4 ^~ wire0) : wire19))));
          reg34 <= wire4[(2'h3):(2'h2)];
          reg35 <= (reg21 ? $unsigned((^~wire1)) : (8'hac));
          if (((((!{wire0, wire18}) == reg31) >= reg27) ?
              {(wire1 ?
                      $unsigned(reg32) : wire0[(5'h12):(5'h11)])} : ($signed(({(8'hb1)} ?
                  (|reg20) : reg30[(3'h6):(3'h4)])) < $unsigned((|(reg24 ?
                  wire0 : reg22))))))
            begin
              reg36 <= (((reg29[(2'h3):(1'h0)] - (wire19 ?
                  (8'haa) : $unsigned((7'h40)))) < (~|wire3[(5'h10):(1'h1)])) ^ wire4[(2'h3):(1'h1)]);
            end
          else
            begin
              reg36 <= reg27[(1'h0):(1'h0)];
              reg37 <= ((^~wire4[(4'hc):(4'h8)]) == reg34[(3'h6):(3'h6)]);
              reg38 <= {$unsigned(reg30[(1'h1):(1'h1)]), wire18};
            end
          if ($unsigned($unsigned((&$signed((!wire4))))))
            begin
              reg39 <= $signed(reg30[(3'h4):(3'h4)]);
            end
          else
            begin
              reg39 <= reg31;
              reg40 <= (((($signed(wire0) + (~&reg20)) <= {reg25[(4'h8):(1'h0)]}) ?
                      ($unsigned((reg28 ? (8'hab) : reg22)) ?
                          (reg22 & reg39) : ($signed(reg29) ?
                              $unsigned(wire16) : wire18)) : (+$unsigned($signed(reg32)))) ?
                  (~&({((8'ha2) ? wire18 : wire19), reg30} + {{reg29},
                      $signed(reg34)})) : (^(!$unsigned($signed(reg28)))));
              reg41 <= reg30[(1'h0):(1'h0)];
              reg42 <= ($unsigned((reg39[(2'h3):(2'h2)] ?
                      (reg33[(4'ha):(3'h5)] & ((8'hb3) << reg22)) : reg36[(4'h9):(1'h0)])) ?
                  reg20[(1'h1):(1'h1)] : reg38);
            end
        end
      else
        begin
          if ($unsigned(wire0))
            begin
              reg33 <= (reg42 < $unsigned($unsigned(reg40)));
              reg34 <= $unsigned($signed($unsigned($signed((8'hbb)))));
            end
          else
            begin
              reg33 <= {(($signed((8'ha1)) <= {wire1}) ?
                      {$unsigned(reg24)} : {$unsigned(reg33),
                          ((reg41 || reg23) >> (reg33 ? reg38 : (8'h9f)))}),
                  $signed($signed($unsigned($signed(wire1))))};
              reg34 <= wire3[(5'h13):(4'h8)];
              reg35 <= $signed({$signed($signed((wire1 ? wire16 : wire16)))});
            end
          if ((reg42 ?
              {(~&(8'hbf)),
                  {$signed(reg31[(3'h4):(2'h2)]),
                      reg42}} : $unsigned($signed($unsigned(reg28[(1'h0):(1'h0)])))))
            begin
              reg36 <= ($unsigned($unsigned($signed((8'ha7)))) << {(-$unsigned((wire3 & wire3)))});
            end
          else
            begin
              reg36 <= reg27;
            end
          reg37 <= reg31;
          reg38 <= reg28[(5'h10):(4'h9)];
        end
    end
  assign wire43 = (~^($signed($unsigned((wire18 ? reg38 : wire4))) ?
                      (((~|reg41) + (reg37 >= reg40)) ?
                          wire19[(3'h4):(1'h1)] : $unsigned((reg31 ?
                              reg24 : reg31))) : reg31));
  assign wire44 = (^~(reg33[(4'hf):(4'hd)] ?
                      ($signed(reg26) == (reg37 >>> (!reg28))) : $signed(((reg32 ?
                              wire4 : reg38) ?
                          $signed(wire18) : (!reg23)))));
  always
    @(posedge clk) begin
      reg45 <= (((^((8'h9f) * (~|wire3))) ? reg31 : reg38) ?
          reg29[(4'h8):(2'h3)] : reg27[(2'h3):(1'h1)]);
      if (($signed(($unsigned((~&reg36)) ?
              (-{reg40, reg34}) : $unsigned((wire16 >= wire1)))) ?
          reg21 : ((~&($unsigned(reg23) < reg39)) ?
              $unsigned(wire43[(3'h7):(3'h4)]) : (!(&$unsigned(reg41))))))
        begin
          reg46 <= reg40[(1'h1):(1'h1)];
          reg47 <= {reg20[(1'h1):(1'h0)], $unsigned($unsigned(reg27))};
          if ((7'h42))
            begin
              reg48 <= wire1[(1'h0):(1'h0)];
              reg49 <= ((~(wire19 >>> $signed($signed((8'ha1))))) ?
                  wire44[(4'ha):(3'h4)] : reg36[(1'h0):(1'h0)]);
            end
          else
            begin
              reg48 <= $unsigned(wire4);
              reg49 <= (reg37[(2'h2):(1'h1)] && (^reg22));
              reg50 <= $signed(($unsigned({((8'hb7) <<< wire19)}) ^~ reg33));
            end
          reg51 <= (&(reg21[(4'ha):(3'h4)] ?
              {$signed($unsigned((8'h9f)))} : (+$signed((+wire16)))));
          if (reg33)
            begin
              reg52 <= (~&reg42[(3'h4):(1'h0)]);
              reg53 <= (((reg29 >= reg20[(1'h1):(1'h1)]) ?
                  ($unsigned(reg51[(3'h5):(1'h0)]) ?
                      ((reg28 << reg31) ?
                          (|(7'h42)) : reg45) : $unsigned($unsigned(reg35))) : ($unsigned(reg23) > (^((8'hbb) ?
                      wire0 : reg48)))) == $signed({$signed(reg40[(1'h1):(1'h0)])}));
              reg54 <= (8'hae);
              reg55 <= ({wire2[(1'h0):(1'h0)],
                  ((reg40[(3'h4):(3'h4)] ?
                          (-(8'hb1)) : (reg22 ? reg53 : reg47)) ?
                      (reg51[(3'h6):(2'h2)] ?
                          {wire4,
                              reg38} : $unsigned((8'ha5))) : $unsigned((reg29 ?
                          reg31 : reg34)))} != $signed(reg25[(4'h9):(4'h9)]));
            end
          else
            begin
              reg52 <= wire1;
              reg53 <= reg49;
              reg54 <= $signed($unsigned($signed(((8'hb7) ?
                  reg30 : (reg54 ^~ reg20)))));
            end
        end
      else
        begin
          reg46 <= {reg33};
          reg47 <= reg27[(3'h5):(3'h5)];
          if ({$signed($signed($unsigned($unsigned(reg25)))),
              ((~reg47) ?
                  ({reg54[(4'hd):(3'h6)], (^reg34)} ?
                      reg55[(4'h9):(2'h3)] : {(8'h9e)}) : $signed(wire44))})
            begin
              reg48 <= wire2;
              reg49 <= reg40[(2'h3):(1'h0)];
              reg50 <= wire2[(4'hf):(3'h7)];
            end
          else
            begin
              reg48 <= (~^(reg24[(2'h2):(1'h1)] >= (((reg51 >= (8'ha2)) + reg28[(4'hf):(4'h9)]) ^~ $unsigned(reg55[(4'h8):(2'h3)]))));
              reg49 <= reg41[(2'h2):(2'h2)];
              reg50 <= ((reg54 ?
                  (reg22 <<< (~{reg53,
                      (8'ha2)})) : (8'hb7)) && ($signed(reg51[(4'hb):(2'h3)]) != (((8'hb7) < $signed(reg45)) ?
                  {(reg33 ? reg53 : reg40),
                      reg52[(1'h1):(1'h1)]} : reg20[(1'h1):(1'h0)])));
              reg51 <= reg30;
              reg52 <= reg25;
            end
          reg53 <= ((~|$unsigned($signed((wire1 ?
              reg26 : reg53)))) >= (&({reg29[(3'h6):(3'h4)]} ?
              $unsigned((wire19 ? reg47 : reg52)) : {reg39})));
          if ($unsigned($signed(reg33)))
            begin
              reg54 <= (~^reg45);
            end
          else
            begin
              reg54 <= $unsigned($unsigned(reg20[(1'h0):(1'h0)]));
              reg55 <= reg47;
              reg56 <= reg24[(3'h4):(2'h3)];
              reg57 <= (reg37 < (^((reg23 ?
                      ((8'ha0) ? reg32 : wire19) : $unsigned((7'h43))) ?
                  $signed($signed((8'ha0))) : reg56)));
            end
        end
    end
  assign wire58 = (reg51 + {($unsigned((^~reg22)) - wire18), reg48});
  always
    @(posedge clk) begin
      reg59 <= (&($signed(reg22[(4'hd):(4'h9)]) ?
          reg36 : (~^reg40[(1'h1):(1'h0)])));
      reg60 <= (((8'hb0) ?
              (^~((~&reg55) ?
                  ((8'hbc) < reg30) : reg27[(3'h5):(1'h0)])) : $unsigned(reg53[(3'h5):(3'h4)])) ?
          wire0 : $signed(((reg26[(4'h8):(1'h1)] < reg46) >> (-(~|reg22)))));
      reg61 <= $unsigned(reg49[(1'h1):(1'h0)]);
      reg62 <= (~&reg51[(4'hb):(4'h8)]);
    end
  assign wire63 = $unsigned((8'ha7));
  assign wire64 = (^~({(~|(reg22 ?
                          reg47 : reg61))} * $unsigned((wire0 > (reg40 ?
                      wire0 : reg40)))));
  always
    @(posedge clk) begin
      if ((wire3 ?
          (({(|reg52)} ?
                  (~^$unsigned(wire3)) : ((8'hac) ? $unsigned(reg36) : reg36)) ?
              reg26[(4'h8):(3'h4)] : $signed({$signed(wire63),
                  {reg27}})) : reg51))
        begin
          reg65 <= (((reg22 != reg39) || wire63[(2'h3):(2'h2)]) ?
              (^~(reg59[(3'h4):(1'h1)] >= ((wire18 != reg25) ^ {wire19}))) : reg27[(2'h2):(2'h2)]);
          reg66 <= ($signed(($unsigned((!reg48)) == reg60)) ~^ (($signed((reg20 ?
                      wire1 : reg57)) ?
                  (~&(reg61 ? reg20 : (8'ha9))) : reg39[(3'h6):(3'h5)]) ?
              $unsigned((reg47 > {reg25,
                  (8'ha7)})) : (reg27 ^ ((^~(8'ha2)) >> $signed(reg46)))));
          if (reg47)
            begin
              reg67 <= ($signed($signed(((reg23 - reg65) ?
                      {reg23} : {reg33}))) ?
                  (reg56[(3'h4):(3'h4)] ?
                      $signed(reg41[(4'h9):(3'h4)]) : (-$unsigned((reg37 != reg28)))) : (~&$signed((reg23 ?
                      wire16 : reg27))));
              reg68 <= $signed((^~$signed($signed($unsigned(reg32)))));
            end
          else
            begin
              reg67 <= (~^reg24);
            end
        end
      else
        begin
          reg65 <= (reg25[(3'h6):(3'h5)] ?
              wire0[(3'h4):(3'h4)] : (reg51 | reg34));
          reg66 <= (((~&(wire2[(4'ha):(4'h9)] - ((8'h9d) ? (8'hb7) : reg46))) ?
              $unsigned($unsigned(reg55[(3'h5):(2'h3)])) : {{(~reg52),
                      (-reg57)}}) <= {$signed(($signed(reg45) != reg52)),
              (+(~|reg46[(1'h1):(1'h1)]))});
        end
      reg69 <= reg45;
    end
  assign wire70 = ((reg38 ?
                          $unsigned(($unsigned(reg23) >>> $signed(wire1))) : $signed(((-reg62) ~^ reg35))) ?
                      reg27[(3'h7):(2'h3)] : (($signed($signed(reg32)) & {reg20}) ?
                          reg22[(1'h1):(1'h0)] : {wire3[(5'h10):(3'h6)],
                              (reg62 | wire58)}));
  assign wire71 = ($signed((reg31 * reg37)) == ($unsigned(((reg39 ?
                              reg22 : reg30) ?
                          ((7'h41) >> reg62) : ((8'ha6) >> (8'hb6)))) ?
                      reg28[(2'h3):(1'h0)] : $signed($signed(reg41[(1'h1):(1'h1)]))));
  assign wire72 = $unsigned(((~|(&(reg32 ? reg37 : wire71))) ?
                      (((+reg57) ? {reg38, wire70} : $signed(reg34)) ?
                          reg61 : ((8'hb4) <= $signed((8'ha4)))) : ((reg25[(1'h0):(1'h0)] + (reg50 | wire70)) ?
                          (reg57[(3'h5):(1'h0)] ?
                              $signed(reg42) : (-reg61)) : $signed((wire19 ?
                              reg67 : reg42)))));
endmodule

module module5
#(parameter param15 = (^(~(^(!((8'haa) || (8'hb5)))))))
(y, clk, wire10, wire9, wire8, wire7, wire6);
  output wire [(32'h3d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h14):(1'h0)] wire10;
  input wire signed [(4'hf):(1'h0)] wire9;
  input wire [(4'he):(1'h0)] wire8;
  input wire signed [(5'h11):(1'h0)] wire7;
  input wire [(5'h10):(1'h0)] wire6;
  wire signed [(4'h8):(1'h0)] wire13;
  wire signed [(4'he):(1'h0)] wire12;
  wire signed [(5'h13):(1'h0)] wire11;
  reg [(5'h13):(1'h0)] reg14 = (1'h0);
  assign y = {wire13, wire12, wire11, reg14, (1'h0)};
  assign wire11 = $unsigned($signed(wire10[(5'h10):(4'h8)]));
  assign wire12 = $signed(($unsigned($signed($unsigned(wire7))) != $signed(($signed(wire11) ^~ $unsigned(wire7)))));
  assign wire13 = {(wire12[(3'h7):(1'h0)] ?
                          wire6[(3'h5):(2'h3)] : ($unsigned($unsigned(wire12)) ?
                              $unsigned((wire7 ?
                                  wire9 : wire11)) : $signed(wire10[(3'h5):(2'h3)])))};
  always
    @(posedge clk) begin
      reg14 <= (~&{$unsigned($signed(wire10[(4'hb):(2'h3)]))});
    end
endmodule
