{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 20:18:27 2012 " "Info: Processing started: Thu Dec 13 20:18:27 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "on-board_oscillator " "Info: Assuming node \"on-board_oscillator\" is an undefined clock" {  } { { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "on-board_oscillator" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock7 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock7\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock5 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock5\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock4 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock4\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock6 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock6\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock3 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock3\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock0 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock0\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock1 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock1\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock2 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock2\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "on-board_oscillator memory lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\] register alu:inst12\|output\[1\] 24.1 MHz 41.5 ns Internal " "Info: Clock \"on-board_oscillator\" has Internal fmax of 24.1 MHz between source memory \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\]\" and destination register \"alu:inst12\|output\[1\]\" (period= 41.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "40.800 ns + Longest memory register " "Info: + Longest memory to register delay is 40.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\] 1 MEM EC4_F 16 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = EC4_F; Fanout = 16; MEM Node = 'lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.400 ns) 9.300 ns alu:inst12\|ShiftLeft0~37 2 COMB LC7_E24 1 " "Info: 2: + IC(6.300 ns) + CELL(2.400 ns) = 9.300 ns; Loc. = LC7_E24; Fanout = 1; COMB Node = 'alu:inst12\|ShiftLeft0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5] alu:inst12|ShiftLeft0~37 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 11.800 ns alu:inst12\|ShiftLeft0~83 3 COMB LC1_E24 1 " "Info: 3: + IC(0.500 ns) + CELL(2.000 ns) = 11.800 ns; Loc. = LC1_E24; Fanout = 1; COMB Node = 'alu:inst12\|ShiftLeft0~83'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst12|ShiftLeft0~37 alu:inst12|ShiftLeft0~83 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 13.800 ns alu:inst12\|ShiftLeft0~45 4 COMB LC2_E24 3 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 13.800 ns; Loc. = LC2_E24; Fanout = 3; COMB Node = 'alu:inst12\|ShiftLeft0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst12|ShiftLeft0~83 alu:inst12|ShiftLeft0~45 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 16.700 ns alu:inst12\|ShiftLeft0~1 5 COMB LC8_E24 9 " "Info: 5: + IC(0.500 ns) + CELL(2.400 ns) = 16.700 ns; Loc. = LC8_E24; Fanout = 9; COMB Node = 'alu:inst12\|ShiftLeft0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|ShiftLeft0~45 alu:inst12|ShiftLeft0~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 22.300 ns alu:inst12\|ShiftLeft0~3 6 COMB LC3_E23 1 " "Info: 6: + IC(3.200 ns) + CELL(2.400 ns) = 22.300 ns; Loc. = LC3_E23; Fanout = 1; COMB Node = 'alu:inst12\|ShiftLeft0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { alu:inst12|ShiftLeft0~1 alu:inst12|ShiftLeft0~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 25.500 ns alu:inst12\|Mux6~1 7 COMB LC6_E23 1 " "Info: 7: + IC(0.500 ns) + CELL(2.700 ns) = 25.500 ns; Loc. = LC6_E23; Fanout = 1; COMB Node = 'alu:inst12\|Mux6~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst12|ShiftLeft0~3 alu:inst12|Mux6~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 30.600 ns alu:inst12\|Mux6~2 8 COMB LC6_E22 1 " "Info: 8: + IC(2.700 ns) + CELL(2.400 ns) = 30.600 ns; Loc. = LC6_E22; Fanout = 1; COMB Node = 'alu:inst12\|Mux6~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { alu:inst12|Mux6~1 alu:inst12|Mux6~2 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 35.700 ns alu:inst12\|Mux6~3 9 COMB LC2_E21 1 " "Info: 9: + IC(2.700 ns) + CELL(2.400 ns) = 35.700 ns; Loc. = LC2_E21; Fanout = 1; COMB Node = 'alu:inst12\|Mux6~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { alu:inst12|Mux6~2 alu:inst12|Mux6~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 38.600 ns alu:inst12\|Mux6~6 10 COMB LC3_E21 1 " "Info: 10: + IC(0.500 ns) + CELL(2.400 ns) = 38.600 ns; Loc. = LC3_E21; Fanout = 1; COMB Node = 'alu:inst12\|Mux6~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux6~3 alu:inst12|Mux6~6 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 40.800 ns alu:inst12\|output\[1\] 11 REG LC5_E21 8 " "Info: 11: + IC(0.500 ns) + CELL(1.700 ns) = 40.800 ns; Loc. = LC5_E21; Fanout = 8; REG Node = 'alu:inst12\|output\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { alu:inst12|Mux6~6 alu:inst12|output[1] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.400 ns ( 57.35 % ) " "Info: Total cell delay = 23.400 ns ( 57.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.400 ns ( 42.65 % ) " "Info: Total interconnect delay = 17.400 ns ( 42.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.800 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5] alu:inst12|ShiftLeft0~37 alu:inst12|ShiftLeft0~83 alu:inst12|ShiftLeft0~45 alu:inst12|ShiftLeft0~1 alu:inst12|ShiftLeft0~3 alu:inst12|Mux6~1 alu:inst12|Mux6~2 alu:inst12|Mux6~3 alu:inst12|Mux6~6 alu:inst12|output[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.800 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5] {} alu:inst12|ShiftLeft0~37 {} alu:inst12|ShiftLeft0~83 {} alu:inst12|ShiftLeft0~45 {} alu:inst12|ShiftLeft0~1 {} alu:inst12|ShiftLeft0~3 {} alu:inst12|Mux6~1 {} alu:inst12|Mux6~2 {} alu:inst12|Mux6~3 {} alu:inst12|Mux6~6 {} alu:inst12|output[1] {} } { 0.000ns 6.300ns 0.500ns 0.000ns 0.500ns 3.200ns 0.500ns 2.700ns 2.700ns 0.500ns 0.500ns } { 0.600ns 2.400ns 2.000ns 2.000ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.500 ns - Smallest " "Info: - Smallest clock skew is 2.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 16.100 ns + Shortest register " "Info: + Shortest clock path from clock \"on-board_oscillator\" to destination register is 16.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock5 2 REG LC3_G43 232 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_G43; Fanout = 232; REG Node = 'Clock1Hz:inst21\|clock5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock5 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.700 ns) + CELL(0.000 ns) 16.100 ns alu:inst12\|output\[1\] 3 REG LC5_E21 8 " "Info: 3: + IC(7.700 ns) + CELL(0.000 ns) = 16.100 ns; Loc. = LC5_E21; Fanout = 8; REG Node = 'alu:inst12\|output\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { Clock1Hz:inst21|clock5 alu:inst12|output[1] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 26.71 % ) " "Info: Total cell delay = 4.300 ns ( 26.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.800 ns ( 73.29 % ) " "Info: Total interconnect delay = 11.800 ns ( 73.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { on-board_oscillator Clock1Hz:inst21|clock5 alu:inst12|output[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock5 {} alu:inst12|output[1] {} } { 0.000ns 0.000ns 4.100ns 7.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 13.600 ns - Longest memory " "Info: - Longest clock path from clock \"on-board_oscillator\" to source memory is 13.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock2 2 REG LC2_G43 16 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC2_G43; Fanout = 16; REG Node = 'Clock1Hz:inst21\|clock2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(0.000 ns) 13.600 ns lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\] 3 MEM EC4_F 16 " "Info: 3: + IC(5.200 ns) + CELL(0.000 ns) = 13.600 ns; Loc. = EC4_F; Fanout = 16; MEM Node = 'lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { Clock1Hz:inst21|clock2 lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 31.62 % ) " "Info: Total cell delay = 4.300 ns ( 31.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.300 ns ( 68.38 % ) " "Info: Total interconnect delay = 9.300 ns ( 68.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.600 ns" { on-board_oscillator Clock1Hz:inst21|clock2 lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.600 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5] {} } { 0.000ns 0.000ns 4.100ns 5.200ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { on-board_oscillator Clock1Hz:inst21|clock5 alu:inst12|output[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock5 {} alu:inst12|output[1] {} } { 0.000ns 0.000ns 4.100ns 7.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.600 ns" { on-board_oscillator Clock1Hz:inst21|clock2 lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.600 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5] {} } { 0.000ns 0.000ns 4.100ns 5.200ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.600 ns + " "Info: + Micro clock to output delay of source is 0.600 ns" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.800 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5] alu:inst12|ShiftLeft0~37 alu:inst12|ShiftLeft0~83 alu:inst12|ShiftLeft0~45 alu:inst12|ShiftLeft0~1 alu:inst12|ShiftLeft0~3 alu:inst12|Mux6~1 alu:inst12|Mux6~2 alu:inst12|Mux6~3 alu:inst12|Mux6~6 alu:inst12|output[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.800 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5] {} alu:inst12|ShiftLeft0~37 {} alu:inst12|ShiftLeft0~83 {} alu:inst12|ShiftLeft0~45 {} alu:inst12|ShiftLeft0~1 {} alu:inst12|ShiftLeft0~3 {} alu:inst12|Mux6~1 {} alu:inst12|Mux6~2 {} alu:inst12|Mux6~3 {} alu:inst12|Mux6~6 {} alu:inst12|output[1] {} } { 0.000ns 6.300ns 0.500ns 0.000ns 0.500ns 3.200ns 0.500ns 2.700ns 2.700ns 0.500ns 0.500ns } { 0.600ns 2.400ns 2.000ns 2.000ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { on-board_oscillator Clock1Hz:inst21|clock5 alu:inst12|output[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock5 {} alu:inst12|output[1] {} } { 0.000ns 0.000ns 4.100ns 7.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.600 ns" { on-board_oscillator Clock1Hz:inst21|clock2 lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.600 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5] {} } { 0.000ns 0.000ns 4.100ns 5.200ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "on-board_oscillator 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"on-board_oscillator\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "alu:inst12\|less_than\[0\] eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\] on-board_oscillator 4.4 ns " "Info: Found hold time violation between source  pin or register \"alu:inst12\|less_than\[0\]\" and destination pin or register \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\]\" for clock \"on-board_oscillator\" (Hold time is 4.4 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.200 ns + Largest " "Info: + Largest clock skew is 5.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 18.400 ns + Longest register " "Info: + Longest clock path from clock \"on-board_oscillator\" to destination register is 18.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock7 2 REG LC1_G43 64 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_G43; Fanout = 64; REG Node = 'Clock1Hz:inst21\|clock7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock7 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.000 ns) + CELL(0.000 ns) 18.400 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\] 3 REG LC5_E47 2 " "Info: 3: + IC(10.000 ns) + CELL(0.000 ns) = 18.400 ns; Loc. = LC5_E47; Fanout = 2; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { Clock1Hz:inst21|clock7 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 23.37 % ) " "Info: Total cell delay = 4.300 ns ( 23.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.100 ns ( 76.63 % ) " "Info: Total interconnect delay = 14.100 ns ( 76.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.400 ns" { on-board_oscillator Clock1Hz:inst21|clock7 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.400 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock7 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] {} } { 0.000ns 0.000ns 4.100ns 10.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 13.200 ns - Shortest register " "Info: - Shortest clock path from clock \"on-board_oscillator\" to source register is 13.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock5 2 REG LC3_G43 232 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_G43; Fanout = 232; REG Node = 'Clock1Hz:inst21\|clock5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock5 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(0.000 ns) 13.200 ns alu:inst12\|less_than\[0\] 3 REG LC6_E47 9 " "Info: 3: + IC(4.800 ns) + CELL(0.000 ns) = 13.200 ns; Loc. = LC6_E47; Fanout = 9; REG Node = 'alu:inst12\|less_than\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { Clock1Hz:inst21|clock5 alu:inst12|less_than[0] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 32.58 % ) " "Info: Total cell delay = 4.300 ns ( 32.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.900 ns ( 67.42 % ) " "Info: Total interconnect delay = 8.900 ns ( 67.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.200 ns" { on-board_oscillator Clock1Hz:inst21|clock5 alu:inst12|less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.200 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock5 {} alu:inst12|less_than[0] {} } { 0.000ns 0.000ns 4.100ns 4.800ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.400 ns" { on-board_oscillator Clock1Hz:inst21|clock7 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.400 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock7 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] {} } { 0.000ns 0.000ns 4.100ns 10.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.200 ns" { on-board_oscillator Clock1Hz:inst21|clock5 alu:inst12|less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.200 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock5 {} alu:inst12|less_than[0] {} } { 0.000ns 0.000ns 4.100ns 4.800ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.500 ns - Shortest register register " "Info: - Shortest register to register delay is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst12\|less_than\[0\] 1 REG LC6_E47 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_E47; Fanout = 9; REG Node = 'alu:inst12\|less_than\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst12|less_than[0] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 2.500 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\] 2 REG LC5_E47 2 " "Info: 2: + IC(0.500 ns) + CELL(2.000 ns) = 2.500 ns; Loc. = LC5_E47; Fanout = 2; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst12|less_than[0] eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 80.00 % ) " "Info: Total cell delay = 2.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 20.00 % ) " "Info: Total interconnect delay = 0.500 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst12|less_than[0] eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { alu:inst12|less_than[0] {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] {} } { 0.000ns 0.500ns } { 0.000ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.400 ns" { on-board_oscillator Clock1Hz:inst21|clock7 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.400 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock7 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] {} } { 0.000ns 0.000ns 4.100ns 10.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.200 ns" { on-board_oscillator Clock1Hz:inst21|clock5 alu:inst12|less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.200 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock5 {} alu:inst12|less_than[0] {} } { 0.000ns 0.000ns 4.100ns 4.800ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst12|less_than[0] eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { alu:inst12|less_than[0] {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] {} } { 0.000ns 0.500ns } { 0.000ns 2.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[1\]\[1\] dip_in\[0\] on-board_oscillator 25.800 ns register " "Info: tsu for register \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[1\]\[1\]\" (data pin = \"dip_in\[0\]\", clock pin = \"on-board_oscillator\") is 25.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "41.600 ns + Longest pin register " "Info: + Longest pin to register delay is 41.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dip_in\[0\] 1 PIN PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_33; Fanout = 1; PIN Node = 'dip_in\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dip_in[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 1024 2824 2992 1040 "dip_in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.500 ns) + CELL(2.700 ns) 22.500 ns read_mux:inst34\|Mux7~0 2 COMB LC7_D37 1 " "Info: 2: + IC(9.500 ns) + CELL(2.700 ns) = 22.500 ns; Loc. = LC7_D37; Fanout = 1; COMB Node = 'read_mux:inst34\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { dip_in[0] read_mux:inst34|Mux7~0 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 25.700 ns read_mux:inst34\|Mux7~1 3 COMB LC6_D37 2 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 25.700 ns; Loc. = LC6_D37; Fanout = 2; COMB Node = 'read_mux:inst34\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(2.400 ns) 32.700 ns mux:inst16\|mux1_out\[0\]~15 4 COMB LC7_E47 10 " "Info: 4: + IC(4.600 ns) + CELL(2.400 ns) = 32.700 ns; Loc. = LC7_E47; Fanout = 10; COMB Node = 'mux:inst16\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.200 ns) + CELL(1.700 ns) 41.600 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[1\]\[1\] 5 REG LC5_A6 2 " "Info: 5: + IC(7.200 ns) + CELL(1.700 ns) = 41.600 ns; Loc. = LC5_A6; Fanout = 2; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[1\]\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { mux:inst16|mux1_out[0]~15 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][1] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.800 ns ( 47.60 % ) " "Info: Total cell delay = 19.800 ns ( 47.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.800 ns ( 52.40 % ) " "Info: Total interconnect delay = 21.800 ns ( 52.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "41.600 ns" { dip_in[0] read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "41.600 ns" { dip_in[0] {} dip_in[0]~out {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~15 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][1] {} } { 0.000ns 0.000ns 9.500ns 0.500ns 4.600ns 7.200ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.400ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 18.400 ns - Shortest register " "Info: - Shortest clock path from clock \"on-board_oscillator\" to destination register is 18.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock7 2 REG LC1_G43 64 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_G43; Fanout = 64; REG Node = 'Clock1Hz:inst21\|clock7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock7 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.000 ns) + CELL(0.000 ns) 18.400 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[1\]\[1\] 3 REG LC5_A6 2 " "Info: 3: + IC(10.000 ns) + CELL(0.000 ns) = 18.400 ns; Loc. = LC5_A6; Fanout = 2; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[1\]\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { Clock1Hz:inst21|clock7 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][1] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 23.37 % ) " "Info: Total cell delay = 4.300 ns ( 23.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.100 ns ( 76.63 % ) " "Info: Total interconnect delay = 14.100 ns ( 76.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.400 ns" { on-board_oscillator Clock1Hz:inst21|clock7 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.400 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock7 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][1] {} } { 0.000ns 0.000ns 4.100ns 10.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "41.600 ns" { dip_in[0] read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "41.600 ns" { dip_in[0] {} dip_in[0]~out {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~15 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][1] {} } { 0.000ns 0.000ns 9.500ns 0.500ns 4.600ns 7.200ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.400ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.400 ns" { on-board_oscillator Clock1Hz:inst21|clock7 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.400 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock7 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][1] {} } { 0.000ns 0.000ns 4.100ns 10.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "on-board_oscillator mux_less_than\[0\] mem_intercept:inst27\|read_switch\[1\] 45.200 ns register " "Info: tco from clock \"on-board_oscillator\" to destination pin \"mux_less_than\[0\]\" through register \"mem_intercept:inst27\|read_switch\[1\]\" is 45.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 16.900 ns + Longest register " "Info: + Longest clock path from clock \"on-board_oscillator\" to source register is 16.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock6 2 REG LC4_G43 28 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_G43; Fanout = 28; REG Node = 'Clock1Hz:inst21\|clock6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock6 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.500 ns) + CELL(0.000 ns) 16.900 ns mem_intercept:inst27\|read_switch\[1\] 3 REG LC2_D20 8 " "Info: 3: + IC(8.500 ns) + CELL(0.000 ns) = 16.900 ns; Loc. = LC2_D20; Fanout = 8; REG Node = 'mem_intercept:inst27\|read_switch\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { Clock1Hz:inst21|clock6 mem_intercept:inst27|read_switch[1] } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mem_intercept.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 25.44 % ) " "Info: Total cell delay = 4.300 ns ( 25.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.600 ns ( 74.56 % ) " "Info: Total interconnect delay = 12.600 ns ( 74.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.900 ns" { on-board_oscillator Clock1Hz:inst21|clock6 mem_intercept:inst27|read_switch[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.900 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock6 {} mem_intercept:inst27|read_switch[1] {} } { 0.000ns 0.000ns 4.100ns 8.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mem_intercept.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.900 ns + Longest register pin " "Info: + Longest register to pin delay is 26.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_intercept:inst27\|read_switch\[1\] 1 REG LC2_D20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_D20; Fanout = 8; REG Node = 'mem_intercept:inst27\|read_switch\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_intercept:inst27|read_switch[1] } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mem_intercept.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.700 ns) 6.300 ns read_mux:inst34\|Mux7~0 2 COMB LC7_D37 1 " "Info: 2: + IC(3.600 ns) + CELL(2.700 ns) = 6.300 ns; Loc. = LC7_D37; Fanout = 1; COMB Node = 'read_mux:inst34\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { mem_intercept:inst27|read_switch[1] read_mux:inst34|Mux7~0 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 9.500 ns read_mux:inst34\|Mux7~1 3 COMB LC6_D37 2 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 9.500 ns; Loc. = LC6_D37; Fanout = 2; COMB Node = 'read_mux:inst34\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(2.400 ns) 16.500 ns mux:inst16\|mux1_out\[0\]~15 4 COMB LC7_E47 10 " "Info: 4: + IC(4.600 ns) + CELL(2.400 ns) = 16.500 ns; Loc. = LC7_E47; Fanout = 10; COMB Node = 'mux:inst16\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 19.700 ns mux:inst17\|mux1_out\[0\]~15 5 COMB LC1_E47 1 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 19.700 ns; Loc. = LC1_E47; Fanout = 1; COMB Node = 'mux:inst17\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { mux:inst16|mux1_out[0]~15 mux:inst17|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(5.000 ns) 26.900 ns mux_less_than\[0\] 6 PIN PIN_236 0 " "Info: 6: + IC(2.200 ns) + CELL(5.000 ns) = 26.900 ns; Loc. = PIN_236; Fanout = 0; PIN Node = 'mux_less_than\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 1200 2136 2312 1216 "mux_less_than\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.500 ns ( 57.62 % ) " "Info: Total cell delay = 15.500 ns ( 57.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.400 ns ( 42.38 % ) " "Info: Total interconnect delay = 11.400 ns ( 42.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.900 ns" { mem_intercept:inst27|read_switch[1] read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.900 ns" { mem_intercept:inst27|read_switch[1] {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~15 {} mux:inst17|mux1_out[0]~15 {} mux_less_than[0] {} } { 0.000ns 3.600ns 0.500ns 4.600ns 0.500ns 2.200ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.900 ns" { on-board_oscillator Clock1Hz:inst21|clock6 mem_intercept:inst27|read_switch[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.900 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock6 {} mem_intercept:inst27|read_switch[1] {} } { 0.000ns 0.000ns 4.100ns 8.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.900 ns" { mem_intercept:inst27|read_switch[1] read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.900 ns" { mem_intercept:inst27|read_switch[1] {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~15 {} mux:inst17|mux1_out[0]~15 {} mux_less_than[0] {} } { 0.000ns 3.600ns 0.500ns 4.600ns 0.500ns 2.200ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "dip_in\[0\] mux_less_than\[0\] 43.100 ns Longest " "Info: Longest tpd from source pin \"dip_in\[0\]\" to destination pin \"mux_less_than\[0\]\" is 43.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dip_in\[0\] 1 PIN PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_33; Fanout = 1; PIN Node = 'dip_in\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dip_in[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 1024 2824 2992 1040 "dip_in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.500 ns) + CELL(2.700 ns) 22.500 ns read_mux:inst34\|Mux7~0 2 COMB LC7_D37 1 " "Info: 2: + IC(9.500 ns) + CELL(2.700 ns) = 22.500 ns; Loc. = LC7_D37; Fanout = 1; COMB Node = 'read_mux:inst34\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { dip_in[0] read_mux:inst34|Mux7~0 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 25.700 ns read_mux:inst34\|Mux7~1 3 COMB LC6_D37 2 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 25.700 ns; Loc. = LC6_D37; Fanout = 2; COMB Node = 'read_mux:inst34\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(2.400 ns) 32.700 ns mux:inst16\|mux1_out\[0\]~15 4 COMB LC7_E47 10 " "Info: 4: + IC(4.600 ns) + CELL(2.400 ns) = 32.700 ns; Loc. = LC7_E47; Fanout = 10; COMB Node = 'mux:inst16\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 35.900 ns mux:inst17\|mux1_out\[0\]~15 5 COMB LC1_E47 1 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 35.900 ns; Loc. = LC1_E47; Fanout = 1; COMB Node = 'mux:inst17\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { mux:inst16|mux1_out[0]~15 mux:inst17|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(5.000 ns) 43.100 ns mux_less_than\[0\] 6 PIN PIN_236 0 " "Info: 6: + IC(2.200 ns) + CELL(5.000 ns) = 43.100 ns; Loc. = PIN_236; Fanout = 0; PIN Node = 'mux_less_than\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 1200 2136 2312 1216 "mux_less_than\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.800 ns ( 59.86 % ) " "Info: Total cell delay = 25.800 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.300 ns ( 40.14 % ) " "Info: Total interconnect delay = 17.300 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.100 ns" { dip_in[0] read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.100 ns" { dip_in[0] {} dip_in[0]~out {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~15 {} mux:inst17|mux1_out[0]~15 {} mux_less_than[0] {} } { 0.000ns 0.000ns 9.500ns 0.500ns 4.600ns 0.500ns 2.200ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\] left_in on-board_oscillator -3.700 ns register " "Info: th for register \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\]\" (data pin = \"left_in\", clock pin = \"on-board_oscillator\") is -3.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 18.400 ns + Longest register " "Info: + Longest clock path from clock \"on-board_oscillator\" to destination register is 18.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock7 2 REG LC1_G43 64 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_G43; Fanout = 64; REG Node = 'Clock1Hz:inst21\|clock7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock7 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.000 ns) + CELL(0.000 ns) 18.400 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\] 3 REG LC5_E47 2 " "Info: 3: + IC(10.000 ns) + CELL(0.000 ns) = 18.400 ns; Loc. = LC5_E47; Fanout = 2; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { Clock1Hz:inst21|clock7 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 23.37 % ) " "Info: Total cell delay = 4.300 ns ( 23.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.100 ns ( 76.63 % ) " "Info: Total interconnect delay = 14.100 ns ( 76.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.400 ns" { on-board_oscillator Clock1Hz:inst21|clock7 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.400 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock7 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] {} } { 0.000ns 0.000ns 4.100ns 10.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.200 ns - Shortest pin register " "Info: - Shortest pin to register delay is 25.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns left_in 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'left_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { left_in } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 1008 2824 2992 1024 "left_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.400 ns) 16.000 ns read_mux:inst34\|Mux7~1 2 COMB LC6_D37 2 " "Info: 2: + IC(3.300 ns) + CELL(2.400 ns) = 16.000 ns; Loc. = LC6_D37; Fanout = 2; COMB Node = 'read_mux:inst34\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { left_in read_mux:inst34|Mux7~1 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(2.400 ns) 23.000 ns mux:inst16\|mux1_out\[0\]~15 3 COMB LC7_E47 10 " "Info: 3: + IC(4.600 ns) + CELL(2.400 ns) = 23.000 ns; Loc. = LC7_E47; Fanout = 10; COMB Node = 'mux:inst16\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 25.200 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\] 4 REG LC5_E47 2 " "Info: 4: + IC(0.500 ns) + CELL(1.700 ns) = 25.200 ns; Loc. = LC5_E47; Fanout = 2; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { mux:inst16|mux1_out[0]~15 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.800 ns ( 66.67 % ) " "Info: Total cell delay = 16.800 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.400 ns ( 33.33 % ) " "Info: Total interconnect delay = 8.400 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.200 ns" { left_in read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.200 ns" { left_in {} left_in~out {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~15 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] {} } { 0.000ns 0.000ns 3.300ns 4.600ns 0.500ns } { 0.000ns 10.300ns 2.400ns 2.400ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.400 ns" { on-board_oscillator Clock1Hz:inst21|clock7 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.400 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock7 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] {} } { 0.000ns 0.000ns 4.100ns 10.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.200 ns" { left_in read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.200 ns" { left_in {} left_in~out {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~15 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] {} } { 0.000ns 0.000ns 3.300ns 4.600ns 0.500ns } { 0.000ns 10.300ns 2.400ns 2.400ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 20:18:28 2012 " "Info: Processing ended: Thu Dec 13 20:18:28 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
