#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon May 23 16:25:03 2022
# Process ID: 13208
# Log file: C:/Users/Phol/Documents/ComHardAssignment/planAhead_run_5/planAhead.log
# Journal file: C:/Users/Phol/Documents/ComHardAssignment/planAhead_run_5/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Phol/Documents/ComHardAssignment/pa.fromNetlist.tcl
# create_project -name AirPurifier -dir "C:/Users/Phol/Documents/ComHardAssignment/planAhead_run_5" -part xc6slx9tqg144-3
create_project: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 408.000 ; gain = 31.250
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Phol/Documents/ComHardAssignment/pwm.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Phol/Documents/ComHardAssignment} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf' to fileset 'constrs_1'
# add_files [list {C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-3
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design pwm.ngc ...
WARNING:NetListWriters:298 - No output is written to pwm.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcount_count_0_lut<8 : 0> on block pwm
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Mmult_n0025_Madd1_lut<7 : 5> on block
   pwm is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file pwm.edif ...
ngc2edif: Total memory usage is 100900 kilobytes

Parsing EDIF File [./planAhead_run_5/AirPurifier.data/cache/pwm_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_5/AirPurifier.data/cache/pwm_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'clk_in' [C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf:1]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'clk_out' [C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf:5]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'user_reset' [C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf:6]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'V_REF' [C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf:7]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'digital_out[9]' [C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf:8]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'digital_out[8]' [C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf:9]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'digital_out[7]' [C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf:10]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'digital_out[6]' [C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf:11]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'digital_out[5]' [C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf:12]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'digital_out[4]' [C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf:13]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'digital_out[3]' [C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf:14]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'digital_out[2]' [C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf:15]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'digital_out[1]' [C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf:16]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'digital_out[0]' [C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf:17]
Finished Parsing UCF File [C:/Users/Phol/Documents/ComHardAssignment/AirPurifier/top.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: d600fac2
link_design: Time (s): elapsed = 00:01:06 . Memory (MB): peak = 514.527 ; gain = 96.586
startgroup
set_property package_pin P123 [get_ports clk]
endgroup
startgroup
set_property package_pin P112 [get_ports ena]
endgroup
startgroup
set_property package_pin P99 [get_ports reset_n]
endgroup
startgroup
set_property package_pin P82 [get_ports {pwm_out[0]}]
endgroup
startgroup
set_property package_pin P81 [get_ports {pwm_n_out[0]}]
endgroup
startgroup
set_property package_pin P55 [get_ports {duty[7]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {duty[6]}]
endgroup
set_property package_pin "" [get_ports [list  {duty[4]}]]
startgroup
set_property package_pin P57 [get_ports {duty[5]}]
endgroup
startgroup
set_property package_pin P58 [get_ports {duty[4]}]
endgroup
startgroup
set_property package_pin P59 [get_ports {duty[3]}]
endgroup
startgroup
set_property package_pin P61 [get_ports {duty[2]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {duty[1]}]
endgroup
startgroup
set_property package_pin P66 [get_ports {duty[0]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/Phol/Documents/ComHardAssignment\planAhead_pid13208.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon May 23 16:55:30 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
