
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2022.1
* DO NOT EDIT.
*
* Copyright (C) 2010-2024 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xgpio.h"

/*
* The configuration table for devices
*/

XGpio_Config XGpio_ConfigTable[XPAR_XGPIO_NUM_INSTANCES] =
{
	{
		XPAR_VCTCXO_TAMER_CTRL_DEVICE_ID,
		XPAR_VCTCXO_TAMER_CTRL_BASEADDR,
		XPAR_VCTCXO_TAMER_CTRL_INTERRUPT_PRESENT,
		XPAR_VCTCXO_TAMER_CTRL_IS_DUAL
	},
	{
		XPAR_ADC_RESET_GPIO_DEVICE_ID,
		XPAR_ADC_RESET_GPIO_BASEADDR,
		XPAR_ADC_RESET_GPIO_INTERRUPT_PRESENT,
		XPAR_ADC_RESET_GPIO_IS_DUAL
	},
	{
		XPAR_PLL_GPIO_PLLCFG_COMMAND_DEVICE_ID,
		XPAR_PLL_GPIO_PLLCFG_COMMAND_BASEADDR,
		XPAR_PLL_GPIO_PLLCFG_COMMAND_INTERRUPT_PRESENT,
		XPAR_PLL_GPIO_PLLCFG_COMMAND_IS_DUAL
	},
	{
		XPAR_PLL_GPIO_PLLCFG_STATUS_DEVICE_ID,
		XPAR_PLL_GPIO_PLLCFG_STATUS_BASEADDR,
		XPAR_PLL_GPIO_PLLCFG_STATUS_INTERRUPT_PRESENT,
		XPAR_PLL_GPIO_PLLCFG_STATUS_IS_DUAL
	},
	{
		XPAR_PLL_GPIO_PLL_RST_DEVICE_ID,
		XPAR_PLL_GPIO_PLL_RST_BASEADDR,
		XPAR_PLL_GPIO_PLL_RST_INTERRUPT_PRESENT,
		XPAR_PLL_GPIO_PLL_RST_IS_DUAL
	},
	{
		XPAR_PLL_GPIO_PLL_SEL_DEVICE_ID,
		XPAR_PLL_GPIO_PLL_SEL_BASEADDR,
		XPAR_PLL_GPIO_PLL_SEL_INTERRUPT_PRESENT,
		XPAR_PLL_GPIO_PLL_SEL_IS_DUAL
	},
	{
		XPAR_SMPL_CMP_GPIO_SMPL_CMP_CMD_DEVICE_ID,
		XPAR_SMPL_CMP_GPIO_SMPL_CMP_CMD_BASEADDR,
		XPAR_SMPL_CMP_GPIO_SMPL_CMP_CMD_INTERRUPT_PRESENT,
		XPAR_SMPL_CMP_GPIO_SMPL_CMP_CMD_IS_DUAL
	},
	{
		XPAR_SMPL_CMP_GPIO_SMPL_CMP_STAT_DEVICE_ID,
		XPAR_SMPL_CMP_GPIO_SMPL_CMP_STAT_BASEADDR,
		XPAR_SMPL_CMP_GPIO_SMPL_CMP_STAT_INTERRUPT_PRESENT,
		XPAR_SMPL_CMP_GPIO_SMPL_CMP_STAT_IS_DUAL
	},
	{
		XPAR_XTRX_CTRL_GPIO_DEVICE_ID,
		XPAR_XTRX_CTRL_GPIO_BASEADDR,
		XPAR_XTRX_CTRL_GPIO_INTERRUPT_PRESENT,
		XPAR_XTRX_CTRL_GPIO_IS_DUAL
	},
	{
		XPAR_PLL_GPIO_PLL_LOCKED_DEVICE_ID,
		XPAR_PLL_GPIO_PLL_LOCKED_BASEADDR,
		XPAR_PLL_GPIO_PLL_LOCKED_INTERRUPT_PRESENT,
		XPAR_PLL_GPIO_PLL_LOCKED_IS_DUAL
	}
};


