Generating HDL for page 15.55.09.1 E CH UNIT SELECT REGISTER at 9/17/2020 10:24:22 AM
Note: DOT Function at 3A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3C has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Found combinatorial loop (need D FF) at output of gate at 4A
Found combinatorial loop (need D FF) at output of gate at 3A
Found combinatorial loop (need D FF) at output of gate at 4C
Found combinatorial loop (need D FF) at output of gate at 3C
Found combinatorial loop (need D FF) at output of gate at 4E
Found combinatorial loop (need D FF) at output of gate at 3E
Removed 4 outputs from Gate at 1A to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 1B to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 1C to ignored block(s) or identical signal names
Removed 5 outputs from Gate at 1D to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 1E to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 1F to ignored block(s) or identical signal names
Generating Statement for block at 4A with *latched* output pin(s) of OUT_4A_NoPin_Latch, OUT_4A_NoPin_Latch
	and inputs of OUT_DOT_3A,MS_E_CH_RESET
	and logic function of NAND
Generating Statement for block at 3A with *latched* output pin(s) of OUT_3A_P_Latch
	and inputs of OUT_4A_NoPin,OUT_5B_R
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_1A_C
	and inputs of OUT_DOT_3A
	and logic function of NOT
Generating Statement for block at 5B with output pin(s) of OUT_5B_R
	and inputs of PS_ASSEMBLY_CH_4_BIT,OUT_4I_B
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_G
	and inputs of MS_1401_PUNCH,MS_TEST_PUNCH_ERROR
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_1B_B
	and inputs of OUT_4A_NoPin
	and logic function of NOT
Generating Statement for block at 4C with *latched* output pin(s) of OUT_4C_NoPin_Latch, OUT_4C_NoPin_Latch
	and inputs of OUT_DOT_3C,MS_E_CH_RESET
	and logic function of NAND
Generating Statement for block at 3C with *latched* output pin(s) of OUT_3C_P_Latch
	and inputs of OUT_4C_NoPin,OUT_5E_D,OUT_5D_C
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_C
	and inputs of OUT_DOT_3C
	and logic function of NOT
Generating Statement for block at 5D with output pin(s) of OUT_5D_C
	and inputs of PS_ASSEMBLY_CH_2_BIT,OUT_4I_B
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_C
	and inputs of MS_1401_PRINT,MS_TEST_PRINT_ERROR
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_1D_B
	and inputs of OUT_4C_NoPin
	and logic function of NOT
Generating Statement for block at 5E with output pin(s) of OUT_5E_D, OUT_5E_D
	and inputs of PS_E_CH_FORMS_CTRL_OP_CODE,PS_I_RING_1_OR_1401_AND_3_TIME,PS_LOGIC_GATE_D_1
	and logic function of NAND
Generating Statement for block at 4E with *latched* output pin(s) of OUT_4E_NoPin_Latch, OUT_4E_NoPin_Latch
	and inputs of OUT_DOT_3E,MS_E_CH_RESET
	and logic function of NAND
Generating Statement for block at 3E with *latched* output pin(s) of OUT_3E_P_Latch
	and inputs of OUT_4E_NoPin,OUT_5G_E,OUT_5F_R
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_C
	and inputs of OUT_DOT_3E
	and logic function of NOT
Generating Statement for block at 5F with output pin(s) of OUT_5F_R
	and inputs of PS_ASSEMBLY_CH_1_BIT,OUT_4I_B
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_K
	and inputs of MS_1401_READ,MS_TEST_READ_E_OR_F
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_B
	and inputs of OUT_4E_NoPin
	and logic function of NOT
Generating Statement for block at 5G with output pin(s) of OUT_5G_E, OUT_5G_E
	and inputs of PS_LOGIC_GATE_D_1,PS_I_RING_1_OR_1401_AND_3_TIME,PS_E_CH_STACKER_SEL_OP_CODE
	and logic function of NAND
Generating Statement for block at 5I with output pin(s) of OUT_5I_E
	and inputs of PS_PERCENT_OR_COML_AT,PS_I_RING_4_TIME,PS_LAST_LOGIC_GATE_1
	and logic function of NAND
Generating Statement for block at 4I with output pin(s) of OUT_4I_B, OUT_4I_B, OUT_4I_B, OUT_4I_B
	and inputs of OUT_5I_E
	and logic function of NOT
Generating Statement for block at 3A with output pin(s) of OUT_DOT_3A, OUT_DOT_3A
	and inputs of OUT_3A_P,OUT_3B_G
	and logic function of OR
Generating Statement for block at 3C with output pin(s) of OUT_DOT_3C, OUT_DOT_3C
	and inputs of OUT_3C_P,OUT_3D_C
	and logic function of OR
Generating Statement for block at 3E with output pin(s) of OUT_DOT_3E, OUT_DOT_3E
	and inputs of OUT_3E_P,OUT_3F_K
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_E_CH_U_SEL_REG_NOT_4_BIT
	from gate output OUT_1A_C
Generating output sheet edge signal assignment to 
	signal PS_E_CH_U_SEL_REG_4_BIT
	from gate output OUT_1B_B
Generating output sheet edge signal assignment to 
	signal PS_E_CH_U_SEL_REG_NOT_2_BIT
	from gate output OUT_1C_C
Generating output sheet edge signal assignment to 
	signal PS_E_CH_U_SEL_REG_2_BIT
	from gate output OUT_1D_B
Generating output sheet edge signal assignment to 
	signal MS_E_CH_FORMS_CTRL_OP_CODE_JRJ
	from gate output OUT_5E_D
Generating output sheet edge signal assignment to 
	signal PS_E_CH_U_SEL_REG_NOT_1_BIT
	from gate output OUT_1E_C
Generating output sheet edge signal assignment to 
	signal PS_E_CH_U_SEL_REG_1_BIT
	from gate output OUT_1F_B
Generating output sheet edge signal assignment to 
	signal MS_E_CH_STACK_SEL_OP_CODE
	from gate output OUT_5G_E
Generating output sheet edge signal assignment to 
	signal PS_SET_E_CH_UNIT_SEL_REG
	from gate output OUT_4I_B
Generating D Flip Flop for block at 4A
Generating D Flip Flop for block at 3A
Generating D Flip Flop for block at 4C
Generating D Flip Flop for block at 3C
Generating D Flip Flop for block at 4E
Generating D Flip Flop for block at 3E
