Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sat Oct 27 13:50:34 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 11 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   RTS_IBUF
   otr_IBUF
   pdb<0>_IBUF
   pdb<1>_IBUF
   pdb<2>_IBUF
   pdb<3>_IBUF
   pdb<4>_IBUF
   pdb<5>_IBUF
   pdb<6>_IBUF
   pdb<7>_IBUF
   pwait_IBUF


