{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 23:40:51 2009 " "Info: Processing started: Sun Mar 08 23:40:51 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off OneCounter -c OneCounter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off OneCounter -c OneCounter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "d\[6\] seg\[5\] 16.715 ns Longest " "Info: Longest tpd from source pin \"d\[6\]\" to destination pin \"seg\[5\]\" is 16.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns d\[6\] 1 PIN PIN_T5 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T5; Fanout = 2; PIN Node = 'd\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } } { "OneCounter.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/OneCounter/OneCounter.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.707 ns) + CELL(0.590 ns) 7.772 ns Add1~81 2 COMB LC_X9_Y3_N5 4 " "Info: 2: + IC(5.707 ns) + CELL(0.590 ns) = 7.772 ns; Loc. = LC_X9_Y3_N5; Fanout = 4; COMB Node = 'Add1~81'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.297 ns" { d[6] Add1~81 } "NODE_NAME" } } { "OneCounter.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/OneCounter/OneCounter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.442 ns) 8.688 ns Add5~78 3 COMB LC_X9_Y3_N4 7 " "Info: 3: + IC(0.474 ns) + CELL(0.442 ns) = 8.688 ns; Loc. = LC_X9_Y3_N4; Fanout = 7; COMB Node = 'Add5~78'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { Add1~81 Add5~78 } "NODE_NAME" } } { "OneCounter.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/OneCounter/OneCounter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.150 ns) + CELL(0.590 ns) 12.428 ns Mux1~4 4 COMB LC_X23_Y11_N8 1 " "Info: 4: + IC(3.150 ns) + CELL(0.590 ns) = 12.428 ns; Loc. = LC_X23_Y11_N8; Fanout = 1; COMB Node = 'Mux1~4'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.740 ns" { Add5~78 Mux1~4 } "NODE_NAME" } } { "OneCounter.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/OneCounter/OneCounter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.179 ns) + CELL(2.108 ns) 16.715 ns seg\[5\] 5 PIN PIN_C15 0 " "Info: 5: + IC(2.179 ns) + CELL(2.108 ns) = 16.715 ns; Loc. = PIN_C15; Fanout = 0; PIN Node = 'seg\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.287 ns" { Mux1~4 seg[5] } "NODE_NAME" } } { "OneCounter.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/OneCounter/OneCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.205 ns ( 31.14 % ) " "Info: Total cell delay = 5.205 ns ( 31.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.510 ns ( 68.86 % ) " "Info: Total interconnect delay = 11.510 ns ( 68.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.715 ns" { d[6] Add1~81 Add5~78 Mux1~4 seg[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "16.715 ns" { d[6] {} d[6]~out0 {} Add1~81 {} Add5~78 {} Mux1~4 {} seg[5] {} } { 0.000ns 0.000ns 5.707ns 0.474ns 3.150ns 2.179ns } { 0.000ns 1.475ns 0.590ns 0.442ns 0.590ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Peak virtual memory: 124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 23:40:53 2009 " "Info: Processing ended: Sun Mar 08 23:40:53 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
