# Manual Commentary (Markdown)

## Revision History

| Revision | Date       | Change Summary  |
| -------- | ---------- | --------------- |
| -        | 2025-09-09 | Initial release |

## Circuit Description

**Stage 1 (Q1) & Stage 2 (Q2):**

- Set each stage **Ic 0.5–2 mA**; **collector loads 2.2–10 kΩ**; **emitter degeneration 47–470 Ω** with optional bypass capacitors (C5/C8) to tune gain-bandwidth.
    

**Interstage coupling (C4/C6/C7) & bias networks (R1–R16):**

- Couplers **1–10 µF** (audio) or smaller for higher-bandwidth designs.
    
- Use **bleeders 100 kΩ** across couplers to set defined DC points.
    

**Trade-offs:** two stages give higher gain but can oscillate—use small **Miller/HF caps 10–100 pF** around each transistor or series base stoppers **100–1 kΩ**.

