# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/tristate.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:48 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 21:23:49 on Mar 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/Mem2IO.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:49 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:23:49 on Mar 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/ISDU.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:49 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:23:49 on Mar 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:49 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/datapath.sv 
# -- Compiling module datapath
# ** Warning: U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/datapath.sv(145): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	datapath
# End time: 21:23:49 on Mar 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/regis_file.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:49 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/regis_file.sv 
# -- Compiling module reg_unit
# 
# Top level modules:
# 	reg_unit
# End time: 21:23:49 on Mar 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/bus.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:49 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/bus.sv 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 21:23:50 on Mar 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/mux_module.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:50 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/mux_module.sv 
# -- Compiling module Mux_2
# 
# Top level modules:
# 	Mux_2
# End time: 21:23:50 on Mar 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/mux_4.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:50 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/mux_4.sv 
# -- Compiling module Mux_4
# 
# Top level modules:
# 	Mux_4
# End time: 21:23:50 on Mar 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/mux_3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:50 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/mux_3.sv 
# -- Compiling module Mux_3
# 
# Top level modules:
# 	Mux_3
# End time: 21:23:50 on Mar 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/hexdriver.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:50 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/hexdriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:23:51 on Mar 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/Real_reg_file.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:51 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/Real_reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 21:23:51 on Mar 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/SEXT_6.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:51 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/SEXT_6.sv 
# -- Compiling module SEXT_6
# 
# Top level modules:
# 	SEXT_6
# End time: 21:23:51 on Mar 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/SEXT_9.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:51 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/SEXT_9.sv 
# -- Compiling module SEXT_9
# 
# Top level modules:
# 	SEXT_9
# End time: 21:23:51 on Mar 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/SEXT.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:51 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/SEXT.sv 
# -- Compiling module SEXT_11
# 
# Top level modules:
# 	SEXT_11
# End time: 21:23:51 on Mar 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/SEXT_5.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:52 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/SEXT_5.sv 
# -- Compiling module SEXT_5
# 
# Top level modules:
# 	SEXT_5
# End time: 21:23:52 on Mar 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/CC.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:52 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/CC.sv 
# -- Compiling module CC
# 
# Top level modules:
# 	CC
# End time: 21:23:52 on Mar 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/ALU_LOGIC.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:52 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/ALU_LOGIC.sv 
# -- Compiling module ALU_LOGIC
# 
# Top level modules:
# 	ALU_LOGIC
# End time: 21:23:52 on Mar 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/slc3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:52 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:23:52 on Mar 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored {U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:23:52 on Mar 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored" U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:23:52 on Mar 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -gui "+altera" -l msim_transcript -do "lab6_run_msim_rtl_verilog.do" 
# Start time: 21:23:53 on Mar 07,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.reg_unit
# Loading work.Mux_2
# Loading work.Mux_3
# Loading work.bus
# Loading work.SEXT_11
# Loading work.SEXT_9
# Loading work.SEXT_6
# Loading work.SEXT_5
# Loading work.Mux_4
# Loading work.ALU_LOGIC
# Loading work.reg_file
# Loading work.CC
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# ** Warning: (vsim-3017) U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/slc3.sv(101): [TFMPC] - Too few port connections. Expected 31, found 29.
# 
#         Region: /testbench/my_slc/d0
# ** Warning: (vsim-3722) U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/slc3.sv(101): [TFMPC] - Missing connection for port 'L_LED'.
# 
# ** Warning: (vsim-3722) U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/slc3.sv(101): [TFMPC] - Missing connection for port 'LED_O'.
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do wave.do
restart -f; run 2000ns
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.reg_unit
# Loading work.Mux_2
# Loading work.Mux_3
# Loading work.bus
# Loading work.SEXT_11
# Loading work.SEXT_9
# Loading work.SEXT_6
# Loading work.SEXT_5
# Loading work.Mux_4
# Loading work.ALU_LOGIC
# Loading work.reg_file
# Loading work.CC
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# ** Warning: (vsim-3017) U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/slc3.sv(101): [TFMPC] - Too few port connections. Expected 31, found 29.
# 
#         Region: /testbench/my_slc/d0
# ** Warning: (vsim-3722) U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/slc3.sv(101): [TFMPC] - Missing connection for port 'L_LED'.
# 
# ** Warning: (vsim-3722) U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/slc3.sv(101): [TFMPC] - Missing connection for port 'LED_O'.
# 
