
---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               1177028907000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80472                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738792                       # Number of bytes of host memory used
host_op_rate                                    80707                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17905.65                       # Real time elapsed on the host
host_tick_rate                               65735061                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440908138                       # Number of instructions simulated
sim_ops                                    1445113150                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.177029                       # Number of seconds simulated
sim_ticks                                1177028907000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.054974                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              170554329                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           193690738                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16579557                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        264765035                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20747283                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21457946                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          710663                       # Number of indirect misses.
system.cpu0.branchPred.lookups              334184165                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2150064                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050461                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10012555                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654249                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31428699                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160647                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       69079552                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250509345                       # Number of instructions committed
system.cpu0.commit.committedOps            1251563106                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2182260452                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.573517                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.302694                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1560543659     71.51%     71.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    368136474     16.87%     88.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     97215974      4.45%     92.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     89000100      4.08%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22074664      1.01%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5589798      0.26%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3580442      0.16%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4690642      0.21%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31428699      1.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2182260452                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112943                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209809351                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697707                       # Number of loads committed
system.cpu0.commit.membars                    2104082                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104088      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699523524     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831882      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389748160     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255567     11.69%    100.00% # Class of committed instruction
=======
final_tick                               1290294176000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105952                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702544                       # Number of bytes of host memory used
host_op_rate                                   106262                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13559.10                       # Real time elapsed on the host
host_tick_rate                               95160746                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436619837                       # Number of instructions simulated
sim_ops                                    1440823586                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.290294                       # Number of seconds simulated
sim_ticks                                1290294176000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.611297                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              183574997                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           209533478                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17092976                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        288578049                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22148336                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23684074                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1535738                       # Number of indirect misses.
system.cpu0.branchPred.lookups              363046785                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2194644                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100264                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10756610                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546213                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35091796                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309713                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      121343655                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316552584                       # Number of instructions committed
system.cpu0.commit.committedOps            1318656151                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2394339943                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.550739                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.299445                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1751550020     73.15%     73.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    376646518     15.73%     88.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     99422233      4.15%     93.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     92622446      3.87%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23271117      0.97%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7370387      0.31%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3930924      0.16%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4434502      0.19%     98.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35091796      1.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2394339943                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143413                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273924270                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171532                       # Number of loads committed
system.cpu0.commit.membars                    4203720                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203726      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742064582     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831782      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271788     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184388     11.47%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total       1251563106                       # Class of committed instruction
system.cpu0.commit.refs                     536003755                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250509345                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251563106                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.876795                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.876795                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            267952048                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6593461                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           168994687                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1349486585                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               977884798                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                937988812                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10025575                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13591350                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3822092                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total       1318656151                       # Class of committed instruction
system.cpu0.commit.refs                     558456204                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316552584                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318656151                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.956641                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.956641                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            420152686                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6405323                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           181018709                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1472893354                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               984421692                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                994814700                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10771226                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15576549                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6595906                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                  334184165                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                248921846                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1228152546                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5283209                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1380547947                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          119                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33185192                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142391                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         952927949                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         191301612                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.588231                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2197673325                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.629826                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.904405                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1223287890     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               725209145     33.00%     88.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               128990726      5.87%     94.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                98335352      4.47%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12369856      0.56%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4619189      0.21%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  653145      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203820      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4202      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2197673325                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      149276005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10079020                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               321417345                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.549202                       # Inst execution rate
system.cpu0.iew.exec_refs                   555927699                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 149381803                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              200089434                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            416626254                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2411208                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5573849                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152794997                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1320588930                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            406545896                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7305855                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1288949720                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                981432                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9983556                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10025575                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12134780                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       179683                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20243149                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        17430                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11852                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4550577                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     27928547                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5488949                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11852                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       700382                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9378638                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                540499566                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1280163586                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.895776                       # average fanout of values written-back
system.cpu0.iew.wb_producers                484166792                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.545459                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1280244555                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1581773322                       # number of integer regfile reads
system.cpu0.int_regfile_writes              819586102                       # number of integer regfile writes
system.cpu0.ipc                              0.532823                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.532823                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106146      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            719867086     55.53%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834086      0.91%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100409      0.16%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           411626795     31.76%     88.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          148721004     11.47%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1296255576                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1893416                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001461                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 353980     18.70%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1263395     66.73%     85.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               276039     14.58%    100.00% # attempts to use FU when none available
=======
system.cpu0.fetch.Branches                  363046785                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                265278103                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1437856885                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4702320                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1516155365                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               34215184                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140933                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         961791679                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         205723333                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.588565                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2416756210                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.630553                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.921751                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1364455822     56.46%     56.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               767801960     31.77%     88.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               147033934      6.08%     94.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               110740443      4.58%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13545103      0.56%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7663128      0.32%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1307790      0.05%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4204203      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3827      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2416756210                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      159264427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10878270                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               341548890                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537276                       # Inst execution rate
system.cpu0.iew.exec_refs                   589283282                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 158609384                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              336137919                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            446454100                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4922046                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3135192                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           166857811                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1439924352                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            430673898                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10137342                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1384032802                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1874098                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14789514                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10771226                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             18883027                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       206527                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21412588                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        31546                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14217                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4754087                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     41282568                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     13573139                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14217                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1377958                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9500312                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                586104983                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1372433107                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.897598                       # average fanout of values written-back
system.cpu0.iew.wb_producers                526086680                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.532773                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1372539307                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1701168174                       # number of integer regfile reads
system.cpu0.int_regfile_writes              882492502                       # number of integer regfile writes
system.cpu0.ipc                              0.511080                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.511080                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205588      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            782265127     56.11%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834250      0.85%     57.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100431      0.15%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           435452745     31.23%     88.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          158311953     11.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1394170145                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3285622                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002357                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 643096     19.57%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2173315     66.15%     85.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               469209     14.28%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu0.iq.int_alu_accesses            1296042794                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4792208091                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1280163536                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1389626313                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1313353366                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1296255576                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7235564                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       69025820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           130301                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4074917                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     41586976                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2197673325                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.589831                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799777                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1242201192     56.52%     56.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          686024249     31.22%     87.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          214536706      9.76%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43710603      1.99%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8296205      0.38%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1352176      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             952763      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             431620      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             167811      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2197673325                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.552315                       # Inst issue rate
=======
system.cpu0.iq.int_alu_accesses            1393250126                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5208618355                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1372433056                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1561205899                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1425163079                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1394170145                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           14761273                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      121268197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           236338                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8451560                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     67709833                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2416756210                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.576877                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.811427                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1401600874     58.00%     58.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          722388436     29.89%     87.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          229891935      9.51%     97.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           46858317      1.94%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11973117      0.50%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1803451      0.07%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1450701      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             506073      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             283306      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2416756210                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.541211                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads         21026327                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2713935                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           416626254                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152794997                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2071                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2346949330                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7109775                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              218000545                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800536365                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5824797                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               992302836                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18373966                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10399                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1634708541                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1335104321                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          863507750                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                926212526                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              26215988                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10025575                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             50971250                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                62971380                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1634708497                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        160593                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6288                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14356816                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6237                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3471448151                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2656717743                       # The number of ROB writes
system.cpu0.timesIdled                       31249236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2038                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.026982                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12398592                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14581950                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1809195                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18245932                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            667081                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         680181                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13100                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21294793                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41856                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050249                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1336908                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16229494                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2231744                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151454                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11792742                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67684335                       # Number of instructions committed
system.cpu1.commit.committedOps              68734794                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    309135431                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.222345                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.942540                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    280682181     90.80%     90.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14158003      4.58%     95.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5335333      1.73%     97.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4097533      1.33%     98.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       908167      0.29%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       433725      0.14%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1062934      0.34%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       225811      0.07%     99.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2231744      0.72%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    309135431                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1075002                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65719464                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16752774                       # Number of loads committed
system.cpu1.commit.membars                    2100544                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100544      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43605335     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17803023     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5225748      7.60%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads         34050694                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4792479                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           446454100                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          166857811                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1895                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2576020637                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4574034                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              366121587                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845198823                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10138147                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               999355273                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              21700126                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19017                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1785244308                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1453828901                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          942554102                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                983858521                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              22546777                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10771226                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56495004                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                97355274                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1785244264                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        154599                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5870                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26047678                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5825                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3799223799                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2902451389                       # The number of ROB writes
system.cpu0.timesIdled                       31075514                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1862                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.378904                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20796443                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            25244865                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2812241                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30706945                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1069317                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1086047                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16730                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35398630                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48292                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1995207                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28119569                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4040653                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300686                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17645903                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120067253                       # Number of instructions committed
system.cpu1.commit.committedOps             122167435                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    471673012                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.259009                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.019974                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    421660155     89.40%     89.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24964129      5.29%     94.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9039276      1.92%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7157709      1.52%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1595760      0.34%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       725944      0.15%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2112059      0.45%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       377327      0.08%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4040653      0.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    471673012                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798027                       # Number of function calls committed.
system.cpu1.commit.int_insts                116604521                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30176195                       # Number of loads committed
system.cpu1.commit.membars                    4200132                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200132      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76668993     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32276197     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9021969      7.38%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         68734794                       # Class of committed instruction
system.cpu1.commit.refs                      23028783                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67684335                       # Number of Instructions Simulated
system.cpu1.committedOps                     68734794                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.618806                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.618806                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            251103587                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               504178                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11802138                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              85064574                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16758405                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39538656                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1338323                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1219853                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2769433                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        122167435                       # Class of committed instruction
system.cpu1.commit.refs                      41298178                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120067253                       # Number of Instructions Simulated
system.cpu1.committedOps                    122167435                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.968266                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.968266                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            375482672                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               867728                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19921675                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146412361                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27111465                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65337271                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1996976                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2066258                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5304487                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   21294793                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14355616                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    293885005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               172238                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      88701176                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3621220                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068117                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15812775                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13065673                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.283734                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         311508404                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.288122                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.718284                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               254639660     81.74%     81.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36011986     11.56%     93.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11570435      3.71%     97.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7238020      2.32%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1418245      0.46%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  572526      0.18%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   54416      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1492      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1624      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           311508404                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1112378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1409702                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17938233                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.245937                       # Inst execution rate
system.cpu1.iew.exec_refs                    26030477                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6608015                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              205203446                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19867278                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051136                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1159084                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6926046                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80498647                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19422462                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1327023                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76884872                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1015767                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7524560                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1338323                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9734512                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        94795                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          683212                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        16617                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2039                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10466                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3114504                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       650037                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2039                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       409257                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1000445                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43467198                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75735148                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.829126                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36039805                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.242259                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75785211                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97681096                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50810402                       # number of integer regfile writes
system.cpu1.ipc                              0.216506                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.216506                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100783      2.69%      2.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49663359     63.50%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  55      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20830738     26.63%     92.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5616860      7.18%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   35398630                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23394910                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    447031044                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               204927                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     151319976                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5628020                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074295                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25387816                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21865760                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.317593                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         475232871                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.322832                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.754885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               378301677     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61405809     12.92%     92.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19339691      4.07%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12565058      2.64%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2531648      0.53%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1023424      0.22%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   62728      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    2700      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           475232871                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1225908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2113413                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30686427                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.282256                       # Inst execution rate
system.cpu1.iew.exec_refs                    46024967                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11517290                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              314232772                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35164235                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100628                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1695535                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11909684                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139759916                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34507677                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1959196                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134483308                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1961560                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9346201                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1996976                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13619820                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       122442                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          997166                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        26929                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2333                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        12768                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4988040                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       787701                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2333                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       533976                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1579437                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77331488                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132872815                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840097                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64965970                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.278876                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132938069                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170449352                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89651845                       # number of integer regfile writes
system.cpu1.ipc                              0.251999                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.251999                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200232      3.08%      3.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85647604     62.77%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37112271     27.20%     93.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9482251      6.95%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              78211895                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             136442504                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    1618613                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020695                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 396052     24.47%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                961842     59.42%     83.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               260717     16.11%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    2956431                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021668                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 705144     23.85%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1818691     61.52%     85.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               432594     14.63%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              77729711                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         469708063                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75735136                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         92263866                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  77346827                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78211895                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151820                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11763852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           157282                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           366                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5125947                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    311508404                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.251075                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.734511                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          264285313     84.84%     84.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29280152      9.40%     94.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11049359      3.55%     97.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3429879      1.10%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2087356      0.67%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             507936      0.16%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             535864      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             221260      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             111285      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      311508404                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.250181                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             135198689                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         751301978                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132872803                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        157354196                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133459067                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136442504                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300849                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17592480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           227694                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           163                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7150196                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    475232871                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.287107                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.780424                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          393012308     82.70%     82.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51242770     10.78%     93.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18684888      3.93%     97.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5950800      1.25%     98.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3901024      0.82%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             990545      0.21%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             909710      0.19%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             364131      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             176695      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      475232871                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.286368                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads          7202380                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          739959                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19867278                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6926046                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    239                       # number of misc regfile reads
system.cpu1.numCycles                       312620782                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2041430999                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              222714402                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45691729                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7307586                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18958420                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2681780                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                19295                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105923151                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83187572                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55761651                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39519655                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              18863730                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1338323                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             28950123                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10069922                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105923139                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27481                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               822                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14762130                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           819                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   387430010                       # The number of ROB reads
system.cpu1.rob.rob_writes                  163435297                       # The number of ROB writes
system.cpu1.timesIdled                          21141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.225946                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11540892                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13231031                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1660564                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17011320                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            620039                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         634298                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           14259                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19794004                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31028                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050207                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1218118                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15101314                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2128806                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151359                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       11187529                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64189354                       # Number of instructions committed
system.cpu2.commit.committedOps              65239758                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    293887751                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.221989                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.945037                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    267124282     90.89%     90.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13163666      4.48%     95.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5067308      1.72%     97.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3870450      1.32%     98.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       855286      0.29%     98.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       405032      0.14%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1057073      0.36%     99.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       215848      0.07%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2128806      0.72%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    293887751                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013568                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62340913                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15861841                       # Number of loads committed
system.cpu2.commit.membars                    2100483                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100483      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41195575     63.14%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912048     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031508      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65239758                       # Class of committed instruction
system.cpu2.commit.refs                      21943568                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64189354                       # Number of Instructions Simulated
system.cpu2.committedOps                     65239758                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.621032                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.621032                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            240137993                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               470142                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10981188                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              80559321                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15447792                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 36540360                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1219472                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1148279                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2752572                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads         13475271                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1350296                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35164235                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11909684                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       476458779                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2104124732                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              343096026                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81690384                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14320230                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30765938                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4413810                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                28469                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182205232                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143689868                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97032663                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65890626                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              14257060                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1996976                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             33453338                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15342279                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182205220                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29967                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               597                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28622817                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           590                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   607445554                       # The number of ROB reads
system.cpu1.rob.rob_writes                  283194873                       # The number of ROB writes
system.cpu1.timesIdled                          22210                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   19794004                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13271888                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    279891544                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               148082                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      83919133                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3323836                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.066732                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14544726                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12160931                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.282917                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         296098189                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.286967                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.718899                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               242437315     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                33940223     11.46%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                10740681      3.63%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7032213      2.37%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1338022      0.45%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  559471      0.19%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   49297      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     845      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     122      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           296098189                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         522862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1286725                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16731530                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.246189                       # Inst execution rate
system.cpu2.iew.exec_refs                    24804504                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6394763                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              194746252                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18779511                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051080                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1057416                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6709688                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           76401047                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18409741                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1227566                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             73024972                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                947604                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              7311580                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1219472                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9424240                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        94426                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          609712                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        16913                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1993                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12322                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2917670                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       627961                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1993                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       364835                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        921890                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41537643                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71937318                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.829679                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34462898                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.242523                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71986219                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92902569                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48405445                       # number of integer regfile writes
system.cpu2.ipc                              0.216402                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.216402                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100717      2.83%      2.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46971442     63.26%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  48      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.09% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19774285     26.63%     92.72% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5405946      7.28%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74252538                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1587541                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.021380                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 391389     24.65%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     24.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                938618     59.12%     83.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               257532     16.22%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73739348                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         446338358                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71937306                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         87563663                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  73249389                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74252538                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151658                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       11161288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           147578                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           299                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4827961                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    296098189                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.250770                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.736753                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          251460869     84.92%     84.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           27622521      9.33%     94.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10384145      3.51%     97.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3246068      1.10%     98.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2055268      0.69%     99.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             492321      0.17%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             518590      0.18%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             217950      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             100457      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      296098189                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.250328                       # Inst issue rate
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads          7031441                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          711750                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18779511                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6709688                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    234                       # number of misc regfile reads
system.cpu2.numCycles                       296621051                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2057430729                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              212029090                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43493199                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7289640                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17519972                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2583585                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                20878                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            100567928                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              78858412                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           53004752                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36607837                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              18677096                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1219472                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             28692037                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 9511553                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       100567916                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         29781                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               846                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 14692693                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           844                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   368184867                       # The number of ROB reads
system.cpu2.rob.rob_writes                  155070900                       # The number of ROB writes
system.cpu2.timesIdled                          15527                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.083550                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               12615640                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            15369267                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2560226                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         20391387                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            518184                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         595083                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           76899                       # Number of indirect misses.
system.cpu3.branchPred.lookups               23008776                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19028                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050190                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1558942                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13565466                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2112293                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151298                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       28300355                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58525104                       # Number of instructions committed
system.cpu3.commit.committedOps              59575492                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    261895951                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.227478                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.971825                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    238009504     90.88%     90.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11749821      4.49%     95.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4368880      1.67%     97.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3355961      1.28%     98.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       763282      0.29%     98.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       349738      0.13%     98.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       985438      0.38%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       201034      0.08%     99.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2112293      0.81%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    261895951                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              864966                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56824587                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14728933                       # Number of loads committed
system.cpu3.commit.membars                    2100474                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100474      3.53%      3.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37235672     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15779123     26.49%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4460079      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59575492                       # Class of committed instruction
system.cpu3.commit.refs                      20239214                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58525104                       # Number of Instructions Simulated
system.cpu3.committedOps                     59575492                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.559588                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.559588                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            200878053                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1032172                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            11336288                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              94826518                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                18448852                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 42727810                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1560014                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1652271                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2886217                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   23008776                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 16416566                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    245678869                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               350002                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     107072165                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5122596                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.086224                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          18260766                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13133824                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.401244                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         266500946                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.413448                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.892585                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               201268807     75.52%     75.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                38712899     14.53%     90.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15080793      5.66%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 7479841      2.81%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1354153      0.51%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 2173746      0.82%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  430205      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     370      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     132      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           266500946                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         349405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1614068                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                16884504                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.260374                       # Inst execution rate
system.cpu3.iew.exec_refs                    22617840                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5712162                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              159074944                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             23203703                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2208369                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1041403                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8166500                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           87853143                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16905678                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           978274                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             69481017                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                809693                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7341301                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1560014                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9353373                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        88624                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          518720                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14532                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1351                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10777                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      8474770                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2656219                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1351                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       336774                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1277294                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 40101719                       # num instructions consuming a value
system.cpu3.iew.wb_count                     68572167                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.821342                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32937234                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.256969                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      68613603                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                88840507                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45470574                       # number of integer regfile writes
system.cpu3.ipc                              0.219318                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.219318                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100691      2.98%      2.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             45465081     64.53%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18193202     25.82%     93.33% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4700167      6.67%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              70459291                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1566666                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.022235                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 386142     24.65%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     24.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                924880     59.03%     83.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               255642     16.32%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              69925252                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         409122315                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     68572155                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        116131733                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  81229376                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 70459291                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6623767                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       28277650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           136147                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3472469                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     19183803                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    266500946                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.264387                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.754806                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          223815375     83.98%     83.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           27103057     10.17%     94.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9232622      3.46%     97.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3026982      1.14%     98.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1998716      0.75%     99.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             522696      0.20%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             498817      0.19%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             212650      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              90031      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      266500946                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.264040                       # Inst issue rate
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads         12844958                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1745079                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            23203703                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8166500                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu3.numCycles                       266850351                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2087201516                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              174463917                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39867983                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5717572                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                21285071                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2566489                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                15687                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            113844668                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              90731397                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           60825225                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 41723737                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              18257830                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1560014                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             27440440                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20957242                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       113844656                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27767                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               826                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 13089255                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           826                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   347658244                       # The number of ROB reads
system.cpu3.rob.rob_writes                  180360685                       # The number of ROB writes
system.cpu3.timesIdled                           9570                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4675156                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               782374                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5916019                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               6531                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1359595                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8107701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16116395                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       861434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       105694                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69190828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5938677                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139198156                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6044371                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4765607                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3776313                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4232291                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              958                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            570                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3339707                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3339670                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4765607                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           917                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24221640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24221640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    760421760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               760421760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1384                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8107759                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8107759    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6434069                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1487616                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8622366                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               5759                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1849439                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9145241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18190426                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       439750                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        94615                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69917069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6432789                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139833653                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6527404                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6041591                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3850070                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5195018                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              329                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            262                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3102891                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3102887                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6041591                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           255                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27334894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27334894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    831651072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               831651072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              541                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9145328                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9145328    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total             8107759                       # Request fanout histogram
system.membus.respLayer1.occupancy        42851162189                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         33087323887                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7971895968.992249                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   50468805858.937523                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 504251475500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   148654327000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1028374580000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13240898                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13240898                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13240898                       # number of overall hits
system.cpu2.icache.overall_hits::total       13240898                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        30990                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         30990                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        30990                       # number of overall misses
system.cpu2.icache.overall_misses::total        30990                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    787692500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    787692500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    787692500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    787692500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13271888                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13271888                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13271888                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13271888                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002335                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002335                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002335                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002335                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 25417.634721                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 25417.634721                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 25417.634721                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 25417.634721                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          206                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    41.200000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        26493                       # number of writebacks
system.cpu2.icache.writebacks::total            26493                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         4465                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4465                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         4465                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4465                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        26525                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        26525                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        26525                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        26525                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    682153500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    682153500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    682153500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    682153500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001999                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001999                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001999                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001999                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 25717.379830                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 25717.379830                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 25717.379830                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 25717.379830                       # average overall mshr miss latency
system.cpu2.icache.replacements                 26493                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13240898                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13240898                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        30990                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        30990                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    787692500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    787692500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13271888                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13271888                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002335                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002335                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 25417.634721                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 25417.634721                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         4465                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4465                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        26525                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        26525                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    682153500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    682153500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001999                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001999                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 25717.379830                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 25717.379830                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990570                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12873889                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            26493                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           485.935492                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        343881000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990570                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999705                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999705                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         26570301                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        26570301                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17196316                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17196316                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17196316                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17196316                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5219088                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5219088                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5219088                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5219088                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 696840402016                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 696840402016                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 696840402016                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 696840402016                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22415404                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22415404                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22415404                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22415404                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.232835                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.232835                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.232835                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.232835                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 133517.657111                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 133517.657111                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 133517.657111                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 133517.657111                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9138717                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       185799                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            98834                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2362                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    92.465316                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    78.661727                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1468798                       # number of writebacks
system.cpu2.dcache.writebacks::total          1468798                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4163907                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4163907                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4163907                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4163907                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1055181                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1055181                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1055181                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1055181                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 123045433151                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 123045433151                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 123045433151                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 123045433151                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.047074                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047074                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.047074                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047074                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 116610.736121                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116610.736121                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 116610.736121                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116610.736121                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1468798                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14381744                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14381744                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3002575                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3002575                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 331058317000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 331058317000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17384319                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17384319                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.172717                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.172717                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 110258.134102                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110258.134102                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2409359                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2409359                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       593216                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       593216                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  63437845000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  63437845000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.034124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 106938.863753                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 106938.863753                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2814572                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2814572                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2216513                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2216513                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 365782085016                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 365782085016                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5031085                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5031085                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.440564                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.440564                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 165025.914586                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 165025.914586                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1754548                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1754548                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       461965                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       461965                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  59607588151                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  59607588151                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091822                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091822                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129030.528614                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129030.528614                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          364                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          364                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          197                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          197                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4613000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4613000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.351159                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.351159                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23416.243655                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23416.243655                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          105                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           92                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           92                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2762000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2762000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.163993                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.163993                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 30021.739130                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30021.739130                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          229                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          229                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          177                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          177                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1030500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1030500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          406                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          406                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.435961                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.435961                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5822.033898                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5822.033898                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          172                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       893500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       893500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.423645                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.423645                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5194.767442                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5194.767442                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       363500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       363500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       328500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       328500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634861                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634861                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415346                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415346                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46756185000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46756185000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050207                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050207                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395490                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395490                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112571.651105                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112571.651105                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415345                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415345                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46340839000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46340839000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395489                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395489                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111571.919729                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111571.919729                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.545741                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19301559                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1470391                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.126821                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        343892500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.545741                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.923304                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.923304                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48403576                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48403576                       # Number of data accesses
system.cpu3.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8693773937.500000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   52290379204.184036                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          116     96.67%     96.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.50% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        58500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 504251943500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   133776034500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1043252872500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     16397165                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16397165                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     16397165                       # number of overall hits
system.cpu3.icache.overall_hits::total       16397165                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        19401                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         19401                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        19401                       # number of overall misses
system.cpu3.icache.overall_misses::total        19401                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    504878999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    504878999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    504878999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    504878999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     16416566                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16416566                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     16416566                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16416566                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001182                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001182                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001182                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001182                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 26023.349260                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 26023.349260                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 26023.349260                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 26023.349260                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          531                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    33.187500                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16171                       # number of writebacks
system.cpu3.icache.writebacks::total            16171                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         3198                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3198                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         3198                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3198                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16203                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16203                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16203                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16203                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    438007999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    438007999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    438007999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    438007999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000987                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000987                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000987                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000987                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 27032.524779                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 27032.524779                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 27032.524779                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 27032.524779                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16171                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     16397165                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16397165                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        19401                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        19401                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    504878999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    504878999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     16416566                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16416566                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001182                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001182                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 26023.349260                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 26023.349260                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         3198                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3198                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16203                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16203                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    438007999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    438007999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000987                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000987                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 27032.524779                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 27032.524779                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990415                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           16087000                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16171                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           994.805516                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        350933000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990415                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999700                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999700                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         32849335                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        32849335                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15392994                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15392994                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15392994                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15392994                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5068192                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5068192                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5068192                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5068192                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 676354814554                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 676354814554                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 676354814554                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 676354814554                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20461186                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20461186                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20461186                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20461186                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.247698                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.247698                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.247698                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.247698                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 133450.906073                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 133450.906073                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 133450.906073                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 133450.906073                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      8793169                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       199055                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            93072                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2348                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    94.477061                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.776405                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1336262                       # number of writebacks
system.cpu3.dcache.writebacks::total          1336262                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4089122                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4089122                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4089122                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4089122                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       979070                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       979070                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       979070                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       979070                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 115892184899                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 115892184899                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 115892184899                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 115892184899                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047850                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047850                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047850                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047850                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 118369.661923                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 118369.661923                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 118369.661923                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 118369.661923                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1336262                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13058572                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13058572                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2942940                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2942940                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 322524868500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 322524868500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     16001512                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     16001512                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.183916                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.183916                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 109592.743481                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 109592.743481                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2382666                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2382666                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       560274                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       560274                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  61262335500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  61262335500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.035014                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.035014                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 109343.527453                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109343.527453                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2334422                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2334422                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2125252                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2125252                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 353829946054                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 353829946054                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4459674                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4459674                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.476549                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.476549                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 166488.466334                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 166488.466334                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1706456                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1706456                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       418796                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       418796                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  54629849399                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  54629849399                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093907                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093907                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 130445.012366                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 130445.012366                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          313                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6475500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6475500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.396917                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.396917                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31434.466019                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31434.466019                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          117                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           89                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           89                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3634000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3634000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.171484                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.171484                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 40831.460674                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40831.460674                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          216                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          170                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          170                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1162500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1162500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.440415                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.440415                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6838.235294                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6838.235294                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          168                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1013500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1013500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.435233                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.435233                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6032.738095                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6032.738095                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       223500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       223500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       204500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       204500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691410                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691410                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358780                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358780                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  38988302000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  38988302000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050190                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050190                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341633                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341633                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 108669.106416                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 108669.106416                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358780                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358780                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  38629522000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  38629522000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341633                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341633                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 107669.106416                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 107669.106416                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.736256                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17421865                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1337657                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.024165                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        350944500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.736256                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.835508                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.835508                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44362246                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44362246                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    187099842.105263                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   349648184.188806                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1171973000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1173474010000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3554897000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    212189448                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       212189448                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    212189448                       # number of overall hits
system.cpu0.icache.overall_hits::total      212189448                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36732398                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36732398                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36732398                       # number of overall misses
system.cpu0.icache.overall_misses::total     36732398                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 481659142999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 481659142999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 481659142999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 481659142999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    248921846                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    248921846                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    248921846                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    248921846                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147566                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147566                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147566                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147566                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13112.651752                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13112.651752                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13112.651752                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13112.651752                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1827                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          202                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.717391                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34639982                       # number of writebacks
system.cpu0.icache.writebacks::total         34639982                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2092382                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2092382                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2092382                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2092382                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34640016                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34640016                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34640016                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34640016                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 426777075500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 426777075500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 426777075500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 426777075500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.139160                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.139160                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.139160                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.139160                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12320.348683                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12320.348683                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12320.348683                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12320.348683                       # average overall mshr miss latency
system.cpu0.icache.replacements              34639982                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    212189448                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      212189448                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36732398                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36732398                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 481659142999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 481659142999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    248921846                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    248921846                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147566                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147566                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13112.651752                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13112.651752                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2092382                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2092382                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34640016                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34640016                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 426777075500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 426777075500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.139160                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.139160                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12320.348683                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12320.348683                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          246829213                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34639982                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.125558                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        532483706                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       532483706                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    480713192                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       480713192                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    480713192                       # number of overall hits
system.cpu0.dcache.overall_hits::total      480713192                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     46612538                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      46612538                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     46612538                       # number of overall misses
system.cpu0.dcache.overall_misses::total     46612538                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1476234961441                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1476234961441                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1476234961441                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1476234961441                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    527325730                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    527325730                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    527325730                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    527325730                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.088394                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.088394                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.088394                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.088394                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31670.340745                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31670.340745                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31670.340745                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31670.340745                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12955054                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       234170                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           201432                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2562                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.314776                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.401249                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30520062                       # number of writebacks
system.cpu0.dcache.writebacks::total         30520062                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16557542                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16557542                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16557542                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16557542                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30054996                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30054996                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30054996                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30054996                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 546923435303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 546923435303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 546923435303                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 546923435303                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056995                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056995                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056995                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056995                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18197.421663                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18197.421663                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18197.421663                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18197.421663                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30520062                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    343551083                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      343551083                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     37523120                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     37523120                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 928144403000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 928144403000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    381074203                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    381074203                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.098467                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.098467                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24735.267297                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24735.267297                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10701710                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10701710                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26821410                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26821410                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 430121179500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 430121179500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070384                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070384                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16036.486505                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16036.486505                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137162109                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137162109                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9089418                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9089418                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 548090558441                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 548090558441                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251527                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251527                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.062149                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.062149                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 60299.851810                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60299.851810                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5855832                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5855832                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3233586                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3233586                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 116802255803                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 116802255803                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022110                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022110                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36121.586314                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36121.586314                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2311                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2311                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1843                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1843                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10691000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10691000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.443669                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.443669                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5800.868150                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5800.868150                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1776                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1776                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           67                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1799000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1799000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 26850.746269                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26850.746269                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3840                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3840                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          217                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          217                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1845000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1845000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4057                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4057                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.053488                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.053488                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8502.304147                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8502.304147                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          216                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          216                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1629000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1629000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.053241                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.053241                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7541.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7541.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584140                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584140                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466321                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466321                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52808566000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52808566000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050461                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050461                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443920                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443920                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113245.095117                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113245.095117                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466321                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466321                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52342245000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52342245000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443920                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443920                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112245.095117                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112245.095117                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.997631                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          511824220                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30521091                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.769526                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.997631                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999926                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999926                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1087289927                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1087289927                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34544385                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28556129                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               22742                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              251581                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               22502                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              241203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               13483                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              234009                       # number of demand (read+write) hits
system.l2.demand_hits::total                 63886034                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34544385                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28556129                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              22742                       # number of overall hits
system.l2.overall_hits::.cpu1.data             251581                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              22502                       # number of overall hits
system.l2.overall_hits::.cpu2.data             241203                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              13483                       # number of overall hits
system.l2.overall_hits::.cpu3.data             234009                       # number of overall hits
system.l2.overall_hits::total                63886034                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95630                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1963119                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8563                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1296992                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4023                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1227464                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2720                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1102080                       # number of demand (read+write) misses
system.l2.demand_misses::total                5700591                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95630                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1963119                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8563                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1296992                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4023                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1227464                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2720                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1102080                       # number of overall misses
system.l2.overall_misses::total               5700591                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8353321991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 235373257467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    865787491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 170902195640                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    387163500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 163435913738                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    259793997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 148931701181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     728509135005                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8353321991                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 235373257467                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    865787491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 170902195640                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    387163500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 163435913738                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    259793997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 148931701181                       # number of overall miss cycles
system.l2.overall_miss_latency::total    728509135005                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34640015                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30519248                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31305                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1548573                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           26525                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1468667                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16203                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1336089                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69586625                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34640015                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30519248                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31305                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1548573                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          26525                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1468667                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16203                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1336089                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69586625                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002761                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.064324                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.273535                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.837540                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.151668                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.835767                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.167870                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.824855                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081921                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002761                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.064324                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.273535                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.837540                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.151668                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.835767                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.167870                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.824855                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081921                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87350.433870                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 119897.600434                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101107.963447                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 131768.118570                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96237.509321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 133149.252229                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95512.498897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 135136.923981                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 127795.369814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87350.433870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 119897.600434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101107.963447                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 131768.118570                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96237.509321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 133149.252229                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95512.498897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 135136.923981                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 127795.369814                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             688102                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     22542                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.525330                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1996356                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3776314                       # number of writebacks
system.l2.writebacks::total                   3776314                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            175                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          62566                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            479                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8712                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            395                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           7663                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            320                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7454                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               87764                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           175                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         62566                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           479                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8712                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           395                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          7663                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           320                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7454                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              87764                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        95455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1900553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1288280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1219801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1094626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5612827                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        95455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1900553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1288280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1219801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1094626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2534281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8147108                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7387612492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 211948496143                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    751551491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 157323464300                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    324811500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 150606031359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    213124498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 137353503335                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 665908595118                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7387612492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 211948496143                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    751551491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 157323464300                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    324811500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 150606031359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    213124498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 137353503335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 237545559151                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 903454154269                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.062274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.258234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.831914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.136777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.830550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.148121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.819276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080660                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.062274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.258234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.831914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.136777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.830550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.148121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.819276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117079                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77393.667089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 111519.382066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92967.774740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 122118.999208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89529.079383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 123467.706092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 88801.874167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 125479.847304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118640.498828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77393.667089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 111519.382066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92967.774740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 122118.999208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89529.079383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 123467.706092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 88801.874167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 125479.847304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93732.920363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110892.620335                       # average overall mshr miss latency
system.l2.replacements                       13988355                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8113498                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8113498                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8113498                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8113498                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61029403                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61029403                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61029403                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61029403                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2534281                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2534281                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 237545559151                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 237545559151                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93732.920363                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93732.920363                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  109                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            63                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                118                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       364500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        66000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       100000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       560000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              227                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.863014                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.340426                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.338710                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.519824                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5785.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1638.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data         4125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4761.904762                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4745.762712                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           63                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           116                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1269500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       374000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       365499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       470500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2479499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.863014                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.319149                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.322581                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.511013                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20150.793651                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20777.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 24366.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        23525                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21374.991379                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 58                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               63                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            121                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.941176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.357143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.230769                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.520661                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           63                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       659000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       245500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       200000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       179500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1284000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.941176                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.357143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.230769                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.520661                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20593.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20458.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19944.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20380.952381                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2610861                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            89714                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            91917                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           100367                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2892859                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1093903                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         840793                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         784057                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         676099                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3394852                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 134877116788                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 109197482545                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102990861084                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  90406933072                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  437472393489                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3704764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       930507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       875974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       776466                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6287711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.295269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.903586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.895069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.870739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.539919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 123298.973298                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129874.395416                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 131356.344097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 133718.483642                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 128863.465473                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        40078                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5590                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         5013                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         5377                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            56058                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1053825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       835203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       779044                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       670722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3338794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 121088060407                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 100354367662                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  94740840672                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  83199003691                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 399382272432                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.284451                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.897578                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.889346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.863814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.531003                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 114903.385673                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 120155.659956                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 121611.668496                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124043.946212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119618.722339                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34544385                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         22742                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         22502                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         13483                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34603112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95630                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8563                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4023                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2720                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           110936                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8353321991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    865787491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    387163500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    259793997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9866066979                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34640015                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        26525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16203                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34714048                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.273535                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.151668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.167870                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003196                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87350.433870                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101107.963447                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96237.509321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95512.498897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88934.763999                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          175                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          479                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          395                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          320                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1369                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        95455                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8084                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3628                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       109567                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7387612492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    751551491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    324811500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    213124498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8677099981                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002756                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.258234                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.136777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.148121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77393.667089                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92967.774740                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89529.079383                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 88801.874167                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79194.465313                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25945268                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       161867                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       149286                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       133642                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26390063                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       869216                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       456199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       443407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       425981                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2194803                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 100496140679                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61704713095                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  60445052654                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  58524768109                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 281170674537                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26814484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       618066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       592693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       559623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28584866                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.032416                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.738107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.748123                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.761193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.076782                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 115616.993565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 135258.326070                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 136319.572433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 137388.212406                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 128107.476861                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22488                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3122                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2650                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         2077                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        30337                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       846728                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       453077                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       440757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       423904                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2164466                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  90860435736                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  56969096638                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  55865190687                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  54154499644                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 257849222705                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.733056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.743651                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.757481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.075721                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107307.701807                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 125738.222505                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 126748.277820                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 127751.801455                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 119128.331286                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           73                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           29                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           33                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               158                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          384                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          214                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          203                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          206                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1007                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3206991                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1106490                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1438487                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1837986                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7589954                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          457                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          243                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          226                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          239                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1165                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.840263                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.880658                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.898230                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.861925                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.864378                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8351.539062                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5170.514019                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  7086.142857                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  8922.262136                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7537.193644                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           36                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           24                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           90                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          348                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          199                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          188                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          182                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          917                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7326939                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4229959                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      4067953                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      3853453                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     19478304                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.761488                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.818930                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.831858                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.761506                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.787124                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21054.422414                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21256.075377                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21638.047872                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21172.818681                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21241.334787                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999918                       # Cycle average of tags in use
system.l2.tags.total_refs                   141134400                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13988603                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.089242                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.933429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.516938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.093879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.022391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.188774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.016987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.073900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.009272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.935877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.208469                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.420835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.086202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.142092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.016780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.014623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.300132                       # Average percentage of cache occupancy
=======
system.membus.snoop_fanout::total             9145328                       # Request fanout histogram
system.membus.respLayer1.occupancy        48205631853                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         35848589077                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       457403900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   726122910.238033                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       195500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1664671000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1288007156500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2287019500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    228571510                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       228571510                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    228571510                       # number of overall hits
system.cpu0.icache.overall_hits::total      228571510                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36706593                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36706593                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36706593                       # number of overall misses
system.cpu0.icache.overall_misses::total     36706593                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 484909773999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 484909773999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 484909773999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 484909773999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    265278103                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    265278103                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    265278103                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    265278103                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138370                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138370                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138370                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138370                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13210.427184                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13210.427184                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13210.427184                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13210.427184                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2238                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          194                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.673469                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           97                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34736106                       # number of writebacks
system.cpu0.icache.writebacks::total         34736106                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1970453                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1970453                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1970453                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1970453                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34736140                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34736140                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34736140                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34736140                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 430915450000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 430915450000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 430915450000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 430915450000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.130942                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.130942                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.130942                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.130942                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12405.392482                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12405.392482                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12405.392482                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12405.392482                       # average overall mshr miss latency
system.cpu0.icache.replacements              34736106                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    228571510                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      228571510                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36706593                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36706593                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 484909773999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 484909773999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    265278103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    265278103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138370                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138370                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13210.427184                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13210.427184                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1970453                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1970453                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34736140                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34736140                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 430915450000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 430915450000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.130942                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.130942                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12405.392482                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12405.392482                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          263307418                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34736106                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.580223                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        565292344                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       565292344                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    499772119                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       499772119                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    499772119                       # number of overall hits
system.cpu0.dcache.overall_hits::total      499772119                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55256513                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55256513                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55256513                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55256513                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1685082212700                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1685082212700                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1685082212700                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1685082212700                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    555028632                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    555028632                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    555028632                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    555028632                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.099556                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.099556                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.099556                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.099556                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30495.630673                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30495.630673                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30495.630673                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30495.630673                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11709549                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       328732                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           236829                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4000                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.443054                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.183000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32193732                       # number of writebacks
system.cpu0.dcache.writebacks::total         32193732                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     23974149                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     23974149                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     23974149                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     23974149                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31282364                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31282364                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31282364                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31282364                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 625368760163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 625368760163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 625368760163                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 625368760163                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056362                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056362                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056362                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056362                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19991.096586                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19991.096586                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19991.096586                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19991.096586                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32193732                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    359661020                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      359661020                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44187065                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44187065                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1121716208000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1121716208000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    403848085                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    403848085                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.109415                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.109415                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25385.623779                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25385.623779                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16686388                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16686388                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27500677                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27500677                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 479107732000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 479107732000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.068097                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.068097                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17421.670456                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17421.670456                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140111099                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140111099                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11069448                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11069448                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 563366004700                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 563366004700                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180547                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180547                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.073220                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.073220                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50893.775796                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50893.775796                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7287761                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7287761                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3781687                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3781687                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 146261028163                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 146261028163                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025014                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025014                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38676.132679                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38676.132679                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1774                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1774                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9918500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9918500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.451399                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.451399                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5591.037204                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5591.037204                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1755                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1755                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1314000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1314000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004835                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004835                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 69157.894737                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69157.894737                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3696                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3696                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          163                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       694500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       694500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3859                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3859                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.042239                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.042239                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4260.736196                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4260.736196                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          163                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       531500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       531500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.042239                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.042239                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3260.736196                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3260.736196                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188055                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188055                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912209                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912209                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92280690500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92280690500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100264                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100264                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434331                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434331                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101161.784745                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101161.784745                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912209                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912209                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91368481500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91368481500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434331                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434331                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100161.784745                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100161.784745                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999436                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533158255                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32194343                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.560619                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999436                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1146467745                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1146467745                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34578636                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28790392                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               21205                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              871095                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64261328                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34578636                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28790392                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              21205                       # number of overall hits
system.l2.overall_hits::.cpu1.data             871095                       # number of overall hits
system.l2.overall_hits::total                64261328                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            157503                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3402653                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2081858                       # number of demand (read+write) misses
system.l2.demand_misses::total                5652702                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           157503                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3402653                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10688                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2081858                       # number of overall misses
system.l2.overall_misses::total               5652702                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  13819294998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 342681154015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1017302500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 223985735064                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     581503486577                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  13819294998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 342681154015                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1017302500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 223985735064                       # number of overall miss cycles
system.l2.overall_miss_latency::total    581503486577                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34736139                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32193045                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2952953                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69914030                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34736139                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32193045                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2952953                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69914030                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004534                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.105695                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.335121                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.705009                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080852                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004534                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.105695                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.335121                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.705009                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080852                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87739.884307                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100709.991296                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95181.745883                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107589.343300                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102871.774698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87739.884307                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100709.991296                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95181.745883                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107589.343300                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102871.774698                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             248997                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4123                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      60.392190                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2634223                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3850070                       # number of writebacks
system.l2.writebacks::total                   3850070                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          86139                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          29668                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              115976                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         86139                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         29668                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             115976                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       157446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3316514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2052190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5536726                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       157446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3316514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2052190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3634990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9171716                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  12241196499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 303199011597                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    905726500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 201032669108                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 517378603704                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  12241196499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 303199011597                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    905726500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 201032669108                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 350008089234                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 867386692938                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.103020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.331609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.694962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079193                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.103020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.331609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.694962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.131186                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77748.539175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91420.995538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85639.797655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97960.066616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93444.863210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77748.539175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91420.995538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85639.797655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97960.066616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96288.597557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94571.909219                       # average overall mshr miss latency
system.l2.replacements                       15542087                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7875731                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7875731                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7875731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7875731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61601520                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61601520                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61601520                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61601520                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3634990                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3634990                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 350008089234                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 350008089234                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96288.597557                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96288.597557                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.848485                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.682540                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3196.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2081.395349                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       558000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       293500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       851500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.848485                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.682540                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19566.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19802.325581                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       145000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       145000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.700000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20714.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20714.285714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2849399                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           358751                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3208150                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1844625                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1334126                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3178751                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 193764108259                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 144251625282                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  338015733541                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4694024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1692877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6386901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.392973                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.788082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.497698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105042.547000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108124.438983                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106336.021142                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        56483                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        20589                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            77072                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1788142                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1313537                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3101679                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 171285227796                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 129353283809                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 300638511605                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.380940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.775920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.485631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95789.499825                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98477.076633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96927.667758                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34578636                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         21205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34599841                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       157503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           168191                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  13819294998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1017302500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14836597498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34736139                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34768032                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.335121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004838                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87739.884307                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95181.745883                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88212.790803                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          112                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           169                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       157446                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10576                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       168022                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  12241196499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    905726500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13146922999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.331609                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77748.539175                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85639.797655                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78245.247640                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25940993                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       512344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26453337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1558028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       747732                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2305760                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 148917045756                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  79734109782                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 228651155538                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27499021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1260076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28759097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.056658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.593402                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95580.468230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106634.609435                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99165.201729                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        29656                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         9079                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        38735                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1528372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       738653                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2267025                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 131913783801                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  71679385299                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 203593169100                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.055579                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.586197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86309.997698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97040.674443                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89806.318457                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           99                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           67                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               166                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          193                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           97                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             290                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1525498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1355995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2881493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          292                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          164                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           456                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.660959                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.591463                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.635965                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7904.134715                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13979.329897                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  9936.182759                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           17                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           35                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          175                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           80                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          255                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3482989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1648490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5131479                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.599315                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.487805                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.559211                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19902.794286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20606.125000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20123.447059                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999927                       # Cycle average of tags in use
system.l2.tags.total_refs                   142883123                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15542288                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.193185                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.973864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.396671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.484317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.034820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.955699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.154556                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.405842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.068698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.179442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.299290                       # Average percentage of cache occupancy
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
<<<<<<< HEAD
system.l2.tags.tag_accesses                1123836987                       # Number of tag accesses
system.l2.tags.data_accesses               1123836987                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6109056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     121674496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        517376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      82458624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        232192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      78072768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        153600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      70063488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    159456128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          518737728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6109056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       517376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       232192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       153600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7012224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241684032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241684032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          95454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1901164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1288416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1219887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1094742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2491502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8105277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3776313                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3776313                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5190234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        103374263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           439561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         70056584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           197270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         66330374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           130498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         59525716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    135473417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             440717917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5190234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       439561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       197270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       130498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5957563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      205333982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            205333982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      205333982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5190234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       103374263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          439561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        70056584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          197270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        66330374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          130498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        59525716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    135473417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            646051899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3727369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     95454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1842166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1285008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1216109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1090851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2491162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004365254250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230381                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230381                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14660163                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3512708                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8105277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3776313                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8105277                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3776313                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  70415                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 48944                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            427536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            430367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            431362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            480826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1271209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            577645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            450497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            443202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            428901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            504534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           435369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           442141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           419643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           427277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           417761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           446592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            236319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            233919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            234873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            247935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           227122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           226339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           229647                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 439544257386                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                40174310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            590197919886                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     54704.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73454.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        32                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4067782                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1620450                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.47                       # Row buffer hit rate for writes
=======
system.l2.tags.tag_accesses                1130676864                       # Number of tag accesses
system.l2.tags.data_accesses               1130676864                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      10076480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     212322880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        676864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     131362368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    230808000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          585246592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     10076480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       676864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10753344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    246404480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       246404480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         157445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3317545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2052537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3606375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9144478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3850070                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3850070                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7809444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        164553854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           524581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        101808076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    178880138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             453576094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7809444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       524581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8334025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190967676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190967676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190967676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7809444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       164553854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          524581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       101808076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    178880138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            644543770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3713350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    157444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3166785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2046163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3606078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005898398250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227475                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227475                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17882442                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3497666                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9144478                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3850070                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9144478                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3850070                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 157432                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                136720                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            465229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            539312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            468705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            520584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1305592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            823258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            501359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            476226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            466326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            566092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           464225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           473927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           463355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           475650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           463505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           513701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            232076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            231226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            227574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            229260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            232238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            246869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           227980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           231381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           231126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           231918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232134                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 355125948033                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44935230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            523633060533                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39515.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58265.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5416148                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1711515                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.09                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6               8105277                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6               9144478                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6              3776313                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1633979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1633385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1203117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  732186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  409417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  344835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  343867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  343939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  314782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  263093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 212615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 228276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 119486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  83500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  64345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  49803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  30569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  17016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2322                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6              3850070                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3269198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1776936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  702241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  547550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  442669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  367347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  314810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  272684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  231247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  198573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 198256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 261420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 126297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  91288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  70886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  53850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  37620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  20366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    787                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                  14094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 134216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 187533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 217447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 227995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 230850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 232256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 236053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 241915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 240574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 239140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 235462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 225623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 220772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 226066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  23883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  19677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  24339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  26634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  27153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  26647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  26172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  25487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  24969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  24705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  24721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  25887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  27201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  33294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  22349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     51                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6073953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.935558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.929801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   184.076050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4649624     76.55%     76.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       940815     15.49%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        96294      1.59%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        67853      1.12%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        59792      0.98%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        47779      0.79%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        34434      0.57%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23691      0.39%     97.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153671      2.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6073953                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.875823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.570132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    323.169524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230376    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230381                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.179012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.166100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.685634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           212898     92.41%     92.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1773      0.77%     93.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10571      4.59%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3441      1.49%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1047      0.45%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              368      0.16%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              159      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               64      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230381                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              514231168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4506560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238549568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               518737728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241684032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       436.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       202.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    440.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1177028812000                       # Total gap between requests
system.mem_ctrls.avgGap                      99063.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6109056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    117898624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       517376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     82240512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       232192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     77830976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       153600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     69814464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    159434368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238549568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5190234.465498985723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 100166294.386515021324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 439560.997120013810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 69871276.322018146515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 197269.581587260036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 66124948.620314560831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 130498.069407228249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 59314145.629560142756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 135454929.825270652771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 202670951.054220795631                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        95454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1901164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1288416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1219887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1094742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2491502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3776313                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3431447446                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 133180785387                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    410312876                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 103456927627                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    171391041                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  99620252222                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    111761264                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  91633208894                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 158181833129                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28500386341804                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35948.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70052.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50756.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     80297.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47241.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     81663.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     46567.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     83703.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63488.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7547146.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21066884160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11197287915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         25148636520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9695142540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     92913284880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     203358506130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     280729832160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       644109574305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.233437                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 726820440632                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  39303420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 410905046368                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22301240220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11853363720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32220278160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9761556600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     92913284880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     346026448650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     160588406880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       675664579110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.042468                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 412956019039                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  39303420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 724769467961                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                291                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          146                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6988918643.835616                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47489794084.811150                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          142     97.26%     97.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.68%     97.95% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.68%     98.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.68%     99.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.68%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         5000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 504251878000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            146                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   156646785000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1020382122000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14319081                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14319081                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14319081                       # number of overall hits
system.cpu1.icache.overall_hits::total       14319081                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        36535                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         36535                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        36535                       # number of overall misses
system.cpu1.icache.overall_misses::total        36535                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1318865499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1318865499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1318865499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1318865499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14355616                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14355616                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14355616                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14355616                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002545                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002545                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002545                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002545                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 36098.686164                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36098.686164                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 36098.686164                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36098.686164                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          139                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    34.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31273                       # number of writebacks
system.cpu1.icache.writebacks::total            31273                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5230                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5230                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5230                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5230                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31305                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31305                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31305                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31305                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1170811999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1170811999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1170811999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1170811999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002181                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002181                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002181                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002181                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 37400.159687                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37400.159687                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 37400.159687                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37400.159687                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31273                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14319081                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14319081                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        36535                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        36535                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1318865499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1318865499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14355616                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14355616                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002545                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002545                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 36098.686164                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36098.686164                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5230                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5230                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31305                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31305                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1170811999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1170811999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002181                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002181                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 37400.159687                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37400.159687                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990626                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13330059                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31273                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           426.248169                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        336481000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990626                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999707                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999707                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28742537                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28742537                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18199986                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18199986                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18199986                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18199986                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5347599                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5347599                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5347599                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5347599                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 707091044554                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 707091044554                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 707091044554                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 707091044554                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23547585                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23547585                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23547585                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23547585                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.227098                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.227098                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.227098                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.227098                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 132225.891387                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 132225.891387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 132225.891387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 132225.891387                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9134843                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       189356                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            99868                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2255                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    91.469169                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.971619                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1548686                       # number of writebacks
system.cpu1.dcache.writebacks::total          1548686                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4243654                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4243654                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4243654                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4243654                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1103945                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1103945                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1103945                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1103945                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 126914266301                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 126914266301                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 126914266301                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 126914266301                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046881                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046881                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046881                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046881                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 114964.301936                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114964.301936                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 114964.301936                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114964.301936                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1548686                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15262301                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15262301                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3059946                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3059946                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 334151673500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 334151673500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18322247                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18322247                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.167007                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.167007                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 109201.820392                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109201.820392                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2441402                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2441402                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       618544                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       618544                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  64896112000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  64896112000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033759                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033759                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104917.535373                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104917.535373                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2937685                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2937685                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2287653                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2287653                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 372939371054                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 372939371054                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5225338                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5225338                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.437800                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.437800                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 163022.701019                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 163022.701019                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1802252                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1802252                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       485401                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       485401                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  62018154301                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  62018154301                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092894                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092894                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127766.844941                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127766.844941                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          234                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          234                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6086000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6086000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.415631                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.415631                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26008.547009                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26008.547009                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          118                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          118                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3527000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3527000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.209591                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.209591                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 29889.830508                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29889.830508                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          210                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          153                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       945500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       945500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.421488                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.421488                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6179.738562                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6179.738562                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       819500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       819500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.413223                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.413223                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5463.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5463.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       275500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       275500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       251500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       251500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603705                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603705                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446544                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446544                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50643081000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50643081000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050249                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050249                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425179                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425179                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113411.177846                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113411.177846                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446544                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446544                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50196537000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50196537000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425179                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425179                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112411.177846                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112411.177846                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.907869                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20354082                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1550343                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.128761                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        336492500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.907869                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.903371                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903371                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50747891                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50747891                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1177028907000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63301474                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11889812                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61474228                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10212041                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4569258                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1067                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           628                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1695                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           78                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           78                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6290925                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6290925                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34714048                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28587430                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1165                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1165                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103920011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91561473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        93883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4648335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        79543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4408571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4010811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208771204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4433919744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3906515776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4004992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    198224576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3393152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    187997760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2071936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    171030464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8907158400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18564816                       # Total snoops (count)
system.tol2bus.snoopTraffic                 242058880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         88158413                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.085296                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.337934                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               81659265     92.63%     92.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5980863      6.78%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  88287      0.10%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 357847      0.41%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  72151      0.08%    100.00% # Request fanout histogram
=======
system.mem_ctrls.wrQLenPdf::15                  22590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 158297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 201931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 218482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 226532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 231254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 235295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 240297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 246421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 242654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 239752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 238198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 233599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 232841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 235871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     21                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5572690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.858073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.623669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.280372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4101769     73.60%     73.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       851815     15.29%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       115339      2.07%     90.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        80240      1.44%     92.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        70405      1.26%     93.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        57174      1.03%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        44949      0.81%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        33174      0.60%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       217825      3.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5572690                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.505396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.592701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    326.666357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227470    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227475                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.324075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.301771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.902523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           195668     86.02%     86.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4655      2.05%     88.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18083      7.95%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5904      2.60%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1904      0.84%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              666      0.29%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              296      0.13%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              145      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               65      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               38      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227475                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              575170944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10075648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               237652416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               585246592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            246404480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       445.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    453.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1290294081000                       # Total gap between requests
system.mem_ctrls.avgGap                      99295.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     10076416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    202674240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       676864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    130954432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    230788992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    237652416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7809394.312882645987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 157075993.808097302914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 524581.147919557872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 101491919.002508163452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 178865406.271507501602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184184676.967804908752                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       157445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3317545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2052537                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3606375                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3850070                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5700208956                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 166768301175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    461372477                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 115599497957                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 235103679968                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31137049922648                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36204.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50268.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43624.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56320.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65191.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8087398.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19166637420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10187290410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         27751616340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9736646760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     101854452960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     285850973520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     254756354400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       709303971810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.722680                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 658730183256                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43085640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 588478352744                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20622454860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10961068140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36415892100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9646878420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     101854452960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     422058089160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     140055625440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       741614461080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.763860                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 359135629488                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43085640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 888072906512                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11817195224.719101                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60169606129.665009                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           85     95.51%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 501498192000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   238563801000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1051730375000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23357873                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23357873                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23357873                       # number of overall hits
system.cpu1.icache.overall_hits::total       23357873                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37037                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37037                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37037                       # number of overall misses
system.cpu1.icache.overall_misses::total        37037                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1481805000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1481805000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1481805000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1481805000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23394910                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23394910                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23394910                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23394910                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001583                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001583                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001583                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001583                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 40008.775009                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40008.775009                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 40008.775009                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40008.775009                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          212                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.400000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31861                       # number of writebacks
system.cpu1.icache.writebacks::total            31861                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5144                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5144                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5144                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5144                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31893                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31893                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31893                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31893                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1301080000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1301080000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1301080000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1301080000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001363                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001363                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001363                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001363                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 40795.158812                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40795.158812                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 40795.158812                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40795.158812                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31861                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23357873                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23357873                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37037                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37037                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1481805000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1481805000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23394910                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23394910                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001583                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001583                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 40008.775009                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40008.775009                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5144                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5144                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31893                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31893                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1301080000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1301080000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001363                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001363                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 40795.158812                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40795.158812                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.216651                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22629641                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31861                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           710.261480                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        334470000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.216651                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975520                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975520                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46821713                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46821713                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31908020                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31908020                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31908020                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31908020                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10139137                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10139137                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10139137                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10139137                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 790159845307                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 790159845307                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 790159845307                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 790159845307                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     42047157                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     42047157                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     42047157                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     42047157                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.241137                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.241137                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.241137                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.241137                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77931.666700                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77931.666700                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77931.666700                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77931.666700                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7815637                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       261343                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           130855                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3502                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.727462                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.626785                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2952868                       # number of writebacks
system.cpu1.dcache.writebacks::total          2952868                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7958490                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7958490                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7958490                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7958490                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2180647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2180647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2180647                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2180647                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 165806457312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 165806457312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 165806457312                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 165806457312                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051862                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051862                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051862                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051862                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 76035.441459                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76035.441459                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 76035.441459                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76035.441459                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2952868                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27136156                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27136156                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5889472                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5889472                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 440179305500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 440179305500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     33025628                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     33025628                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.178330                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.178330                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74740.028563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74740.028563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4629064                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4629064                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1260408                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1260408                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  88291797500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  88291797500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70050.172246                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70050.172246                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4771864                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4771864                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4249665                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4249665                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 349980539807                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 349980539807                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9021529                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9021529                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.471058                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.471058                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82354.853808                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82354.853808                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3329426                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3329426                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       920239                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       920239                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  77514659812                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  77514659812                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.102005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84233.182697                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84233.182697                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          310                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          310                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7428000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7428000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.348739                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.348739                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44746.987952                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44746.987952                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3292000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3292000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096639                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096639                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71565.217391                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71565.217391                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       664500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       664500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.237251                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.237251                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6210.280374                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6210.280374                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       558500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       558500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.237251                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.237251                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5219.626168                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5219.626168                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326723                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326723                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773279                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773279                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  75187117500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  75187117500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368228                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368228                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 97231.552260                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 97231.552260                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773279                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773279                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  74413838500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  74413838500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368228                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368228                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 96231.552260                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 96231.552260                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.141337                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36187571                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2953814                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.251134                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        334481500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.141337                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.910667                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910667                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91250018                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91250018                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63528015                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11725801                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62038836                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11692017                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6581861                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             345                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           269                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            614                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6387780                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6387780                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34768032                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28759984                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          456                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          456                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    104208383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96581861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        95647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8860105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209745996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4446223616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4120753728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4080256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    377972544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8949030144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22126252                       # Total snoops (count)
system.tol2bus.snoopTraffic                 246517568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         92042033                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076739                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.270011                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               85073444     92.43%     92.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6873973      7.47%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  94616      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           88158413                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139194162855                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2207629858                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40026441                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2008359714                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24492539                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45785223441                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51962967585                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2327499941                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          47268300                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           92042033                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139832479316                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48302692992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52152567581                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4432640655                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          47939300                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               1812845242000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 133602                       # Simulator instruction rate (inst/s)
host_mem_usage                                 782824                       # Number of bytes of host memory used
host_op_rate                                   134381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18436.19                       # Real time elapsed on the host
host_tick_rate                               34487406                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463108786                       # Number of instructions simulated
sim_ops                                    2477479961                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.635816                       # Number of seconds simulated
sim_ticks                                635816335000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.221906                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               89957341                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            99706762                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10397766                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123701931                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9052450                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9214034                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          161584                       # Number of indirect misses.
system.cpu0.branchPred.lookups              168222982                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       147380                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24190                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9998612                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67456889                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9334741                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5850732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      273785820                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           275292737                       # Number of instructions committed
system.cpu0.commit.committedOps             278193790                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1216016730                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.228775                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.939786                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1095739435     90.11%     90.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62262293      5.12%     95.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23715714      1.95%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14631399      1.20%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4996986      0.41%     98.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3171703      0.26%     99.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1069728      0.09%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1094731      0.09%     99.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9334741      0.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1216016730                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7533802                       # Number of function calls committed.
system.cpu0.commit.int_insts                264103205                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63887826                       # Number of loads committed
system.cpu0.commit.membars                    4357541                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4358376      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203932450     73.31%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63911544     22.97%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5885172      2.12%    100.00% # Class of committed instruction
=======
final_tick                               2383325724000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147018                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748208                       # Number of bytes of host memory used
host_op_rate                                   147878                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16716.84                       # Real time elapsed on the host
host_tick_rate                               65385075                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457679327                       # Number of instructions simulated
sim_ops                                    2472046404                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.093032                       # Number of seconds simulated
sim_ticks                                1093031548000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.464584                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              171715216                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           189814852                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19655665                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        232486942                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17219856                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17546341                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          326485                       # Number of indirect misses.
system.cpu0.branchPred.lookups              317380019                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       273367                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25027                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18843006                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131791977                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18014724                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11642728                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      499214313                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           534839340                       # Number of instructions committed
system.cpu0.commit.committedOps             540636315                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2097004671                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.257814                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.992086                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1862931225     88.84%     88.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    120563871      5.75%     94.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46968506      2.24%     96.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28615016      1.36%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9768967      0.47%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5915170      0.28%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2069470      0.10%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2157722      0.10%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18014724      0.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2097004671                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14726079                       # Number of function calls committed.
system.cpu0.commit.int_insts                512556201                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124597445                       # Number of loads committed
system.cpu0.commit.membars                    8701800                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8702635      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396994613     73.43%     75.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124622000     23.05%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10211043      1.89%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total        278193790                       # Class of committed instruction
system.cpu0.commit.refs                      69797254                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  275292737                       # Number of Instructions Simulated
system.cpu0.committedOps                    278193790                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.605014                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.605014                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            843545949                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               412027                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75837177                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             594825340                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                98123211                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                297753308                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10000211                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               385388                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9318711                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total        540636315                       # Class of committed instruction
system.cpu0.commit.refs                     134833581                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  534839340                       # Number of Instructions Simulated
system.cpu0.committedOps                    540636315                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.082347                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.082347                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1395187699                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               818295                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           145685859                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1120185580                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               178675979                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                564585592                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18844275                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               648196                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16950922                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                  168222982                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102099082                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1132270222                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1637839                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     690240401                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                9445                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        57604                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               20817550                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132697                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         115995262                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99009791                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.544471                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1258741390                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.555749                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.947808                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               816807567     64.89%     64.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               262456428     20.85%     85.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               142729056     11.34%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17299590      1.37%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5162280      0.41%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9900547      0.79%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1143865      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3220080      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   21977      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1258741390                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2210                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1447                       # number of floating regfile writes
system.cpu0.idleCycles                        8985439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10607214                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               107887516                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.366987                       # Inst execution rate
system.cpu0.iew.exec_refs                   116935094                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7013799                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              150248392                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            125814020                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2988374                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6124482                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9438311                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          551134198                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            109921295                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9486989                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            465238637                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1128924                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             44410294                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10000211                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             46122546                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1015937                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          182154                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          682                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1405                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11356                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61926194                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3528883                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1405                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4845770                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5761444                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                341268199                       # num instructions consuming a value
system.cpu0.iew.wb_count                    450821371                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753149                       # average fanout of values written-back
system.cpu0.iew.wb_producers                257025942                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.355614                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     452123653                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               604023193                       # number of integer regfile reads
system.cpu0.int_regfile_writes              341610123                       # number of integer regfile writes
system.cpu0.ipc                              0.217155                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.217155                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4368595      0.92%      0.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            349958106     73.72%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32657      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82717      0.02%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 93      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                878      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                50      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           113247381     23.86%     98.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7033813      1.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            588      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            69      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             474725625                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2397                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4753                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2337                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2819                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1529159                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003221                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 698229     45.66%     45.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    107      0.01%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     45.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                798400     52.21%     97.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                32318      2.11%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               25      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             471883792                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2210588043                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    450819034                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        824072852                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 540859659                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                474725625                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10274539                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      272940411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           870996                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4423807                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    131065350                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1258741390                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.377143                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.875821                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          986023736     78.33%     78.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          146607970     11.65%     89.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           84535218      6.72%     96.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22423402      1.78%     98.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9488363      0.75%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5739826      0.46%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2758668      0.22%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             741233      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             422974      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1258741390                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.374470                       # Inst issue rate
=======
system.cpu0.fetch.Branches                  317380019                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                192118379                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1943574181                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3081311                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1291475469                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 255                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         6456                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39314304                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.145360                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         211006292                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         188935072                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.591497                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2174244467                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.603269                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.974960                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1347251134     61.96%     61.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               488013822     22.45%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               271432143     12.48%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32154257      1.48%     98.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8373107      0.39%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17512808      0.81%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3316623      0.15%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6167592      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22981      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2174244467                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2157                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1411                       # number of floating regfile writes
system.cpu0.idleCycles                        9155417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            19980885                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               206795518                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.406740                       # Inst execution rate
system.cpu0.iew.exec_refs                   223250983                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12009501                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              224098442                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            238371603                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5835903                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         12015667                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16526380                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1038219877                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            211241482                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17930495                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            888074983                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1772673                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             76339181                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18844275                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             78931295                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2023511                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          167807                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          573                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1207                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11318                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    113774158                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6290244                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1207                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9008290                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10972595                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                649998729                       # num instructions consuming a value
system.cpu0.iew.wb_count                    859982237                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.755622                       # average fanout of values written-back
system.cpu0.iew.wb_producers                491153605                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.393873                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     862468293                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1152106190                       # number of integer regfile reads
system.cpu0.int_regfile_writes              651750331                       # number of integer regfile writes
system.cpu0.ipc                              0.244957                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.244957                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8703251      0.96%      0.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            667713972     73.70%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32624      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82703      0.01%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 89      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                863      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                36      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           217431633     24.00%     98.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12038967      1.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            595      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             906005477                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2430                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4757                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2284                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2665                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2818713                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003111                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1226456     43.51%     43.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     43.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    114      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1563065     55.45%     98.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                28911      1.03%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               87      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             900118509                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3990688759                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    859979953                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1535801820                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1018042892                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                906005477                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20176985                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      497583565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1619381                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8534257                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    230233201                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2174244467                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.416699                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.911118                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1654734320     76.11%     76.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          277225472     12.75%     88.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          163161726      7.50%     96.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42565805      1.96%     98.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18209978      0.84%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11094989      0.51%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5105258      0.23%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1362619      0.06%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             784300      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2174244467                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.414952                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads          6126656                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          987336                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           125814020                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9438311                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3434                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1267726829                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3905914                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              257736077                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205740311                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5766362                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               106248129                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              48949549                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1206652                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            761351727                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             573972733                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          431818390                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                295998348                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7317600                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10000211                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             65506089                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               226078084                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2411                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       761349316                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     523252536                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3138561                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30072975                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3138840                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1758653461                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1146996655                       # The number of ROB writes
system.cpu0.timesIdled                         336115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  705                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.828013                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               82831981                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            91196513                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          8974940                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        110122733                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           8200500                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        8211239                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10739                       # Number of indirect misses.
system.cpu1.branchPred.lookups              151798178                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       130148                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1699                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8817075                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64176413                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9310191                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5802836                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      242938115                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259341064                       # Number of instructions committed
system.cpu1.commit.committedOps             262241229                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1066017816                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.246001                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.982454                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    954512309     89.54%     89.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     56762438      5.32%     94.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22418907      2.10%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13759089      1.29%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4554835      0.43%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2617505      0.25%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1002477      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1080065      0.10%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9310191      0.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1066017816                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7103867                       # Number of function calls committed.
system.cpu1.commit.int_insts                248243325                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60549322                       # Number of loads committed
system.cpu1.commit.membars                    4350562                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4350562      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192878769     73.55%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             60      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60551021     23.09%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4460721      1.70%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads         11597224                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1699449                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           238371603                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16526380                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3070                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2183399884                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2664558                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              394757706                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            400221391                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8825011                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               193947838                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              79664330                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2070334                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1429601701                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1080334678                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          812721905                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                561056857                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9231184                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18844275                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            104822306                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               412500519                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2362                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1429599339                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     900815485                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6227756                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54788291                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6229271                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3118836272                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2157544492                       # The number of ROB writes
system.cpu0.timesIdled                         346116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  393                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.905953                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              154344378                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           169784677                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16658935                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        194904982                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14393098                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14471946                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           78848                       # Number of indirect misses.
system.cpu1.branchPred.lookups              270110190                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       250239                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2373                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15670153                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119492003                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19417528                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8735887                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      409361491                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           486220150                       # Number of instructions committed
system.cpu1.commit.committedOps             490586503                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1552173552                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.316064                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.126918                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1348898737     86.90%     86.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    103695958      6.68%     93.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     39216962      2.53%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     24170302      1.56%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8867377      0.57%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4424201      0.29%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1362431      0.09%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2120056      0.14%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19417528      1.25%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1552173552                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12271372                       # Number of function calls committed.
system.cpu1.commit.int_insts                464742564                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113626204                       # Number of loads committed
system.cpu1.commit.membars                    6550277                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6550277      1.34%      1.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362313158     73.85%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113628577     23.16%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8094315      1.65%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total        262241229                       # Class of committed instruction
system.cpu1.commit.refs                      65011742                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259341064                       # Number of Instructions Simulated
system.cpu1.committedOps                    262241229                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.256869                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.256869                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            735993953                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               159195                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            70901485                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             541797026                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                80218254                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                270112179                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8817627                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               146916                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8400164                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        490586503                       # Class of committed instruction
system.cpu1.commit.refs                     121722892                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  486220150                       # Number of Instructions Simulated
system.cpu1.committedOps                    490586503                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.322881                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.322881                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            927157234                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               995177                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           133550813                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             971659151                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               148940272                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                509688934                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15670553                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               715164                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13757773                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                  151798178                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 92311385                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    997536231                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1454580                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     620904425                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               17950984                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.137501                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          97030442                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          91032481                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.562423                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1103542177                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.570152                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.942561                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               703345865     63.74%     63.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               234680049     21.27%     85.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               135729448     12.30%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14869425      1.35%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3212235      0.29%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 7631197      0.69%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1083954      0.10%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 2989225      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     779      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1103542177                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         438823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9399432                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               101455858                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.393773                       # Inst execution rate
system.cpu1.iew.exec_refs                   108582949                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5220854                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               98806516                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            116069158                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2787828                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          4663433                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7334004                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          504340445                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            103362095                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8552936                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            434717719                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                752713                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             46208720                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8817627                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             47258611                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       963327                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           10725                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     55519836                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2871584                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           239                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4266207                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5133225                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                317942026                       # num instructions consuming a value
system.cpu1.iew.wb_count                    420835144                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.758915                       # average fanout of values written-back
system.cpu1.iew.wb_producers                241290952                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.381198                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     422170896                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               563198528                       # number of integer regfile reads
system.cpu1.int_regfile_writes              319239854                       # number of integer regfile writes
system.cpu1.ipc                              0.234914                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.234914                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4351045      0.98%      0.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            327366281     73.85%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 110      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           106321049     23.99%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5232074      1.18%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                  270110190                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                163456276                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1426010567                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2700948                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1103252878                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               33318670                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.167183                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         172544864                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         168737476                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.682853                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1615214766                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.693427                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.986020                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               896510534     55.50%     55.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               423129096     26.20%     81.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               247756646     15.34%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22336906      1.38%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 4980795      0.31%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                12611646      0.78%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 3829473      0.24%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4054646      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    5024      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1615214766                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         436877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16640554                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               183983303                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.488822                       # Inst execution rate
system.cpu1.iew.exec_refs                   197391088                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9514076                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              134803201                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            207173920                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3994979                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12777135                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12808013                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          898440203                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            187877012                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15308751                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            789765534                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1325494                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             76881453                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15670553                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             78648696                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1893992                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           17149                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          296                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     93547716                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4711325                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           296                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6937460                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9703094                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                567397674                       # num instructions consuming a value
system.cpu1.iew.wb_count                    764158045                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.769642                       # average fanout of values written-back
system.cpu1.iew.wb_producers                436692919                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.472972                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     766372637                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1025170029                       # number of integer regfile reads
system.cpu1.int_regfile_writes              579499637                       # number of integer regfile writes
system.cpu1.ipc                              0.300944                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.300944                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6550593      0.81%      0.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            595775570     74.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 115      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           193212193     24.00%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9535718      1.18%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total             443270655                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             805074285                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    1480254                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003339                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 718220     48.52%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     48.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                762005     51.48%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   29      0.00%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    3224993                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004006                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1708344     52.97%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1516619     47.03%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   30      0.00%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses             440399864                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1992450350                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    420835144                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        746439752                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 494576380                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                443270655                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9764065                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      242099216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           886609                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3961229                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    107573962                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1103542177                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.401680                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.906004                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          851559638     77.17%     77.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          133572138     12.10%     89.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           79157701      7.17%     96.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           20708562      1.88%     98.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8934854      0.81%     99.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5688444      0.52%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2784519      0.25%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             721889      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             414432      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1103542177                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.401520                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             801748685                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3230330143                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    764158045                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1306294001                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 884368190                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                805074285                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           14072013                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      407853700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1741814                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5336126                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    171780656                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1615214766                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.498432                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.981704                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1156558610     71.60%     71.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          241504606     14.95%     86.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          147879504      9.16%     95.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           36544102      2.26%     97.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           15333547      0.95%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10373226      0.64%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4927685      0.31%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1335951      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             757535      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1615214766                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.498297                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads          5806946                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          824703                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           116069158                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7334004                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    483                       # number of misc regfile reads
system.cpu1.numCycles                      1103981000                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   167415420                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              204245913                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194256046                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3682254                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                87250611                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              44887775                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               977979                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            691939909                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             523698488                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          394633620                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                268946905                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6861236                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8817627                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             59037576                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               200377574                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       691939909                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     475243545                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           2969958                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25876942                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       2971499                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1561884278                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1048214408                       # The number of ROB writes
system.cpu1.timesIdled                           4949                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.287086                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               85945152                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            95190969                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10015313                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        105601593                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8834416                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        8982434                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          148018                       # Number of indirect misses.
system.cpu2.branchPred.lookups              147662758                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       128048                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1731                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          8965596                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61351041                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9383983                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4953828                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      218732354                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           248919484                       # Number of instructions committed
system.cpu2.commit.committedOps             251395209                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    940331667                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.267347                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.022935                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    831834465     88.46%     88.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     57349561      6.10%     94.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20941339      2.23%     96.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12535417      1.33%     98.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4473581      0.48%     98.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2283036      0.24%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       536644      0.06%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       993641      0.11%     99.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9383983      1.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    940331667                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6528789                       # Number of function calls committed.
system.cpu2.commit.int_insts                238037111                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58168440                       # Number of loads committed
system.cpu2.commit.membars                    3713902                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3713902      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185264277     73.69%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             54      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58170171     23.14%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4246709      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251395209                       # Class of committed instruction
system.cpu2.commit.refs                      62416880                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  248919484                       # Number of Instructions Simulated
system.cpu2.committedOps                    251395209                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.918387                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.918387                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            599144684                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1053619                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72294772                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             517136891                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                83717905                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                276415331                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               8966099                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               518199                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6627708                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads          9381522                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1567522                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           207173920                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12808013                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    316                       # number of misc regfile reads
system.cpu1.numCycles                      1615651643                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   570179510                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              309093097                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            364769475                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5745104                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               162605030                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              69128472                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1711273                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1235792721                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             936097884                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          705710287                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                505542437                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9178899                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15670553                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             90257684                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               340940812                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1235792721                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     532045965                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4347086                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 45736267                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4350095                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2432702328                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1863336151                       # The number of ROB writes
system.cpu1.timesIdled                           4850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                  147662758                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 91599417                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    867236503                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1417020                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     599828790                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               20031632                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.151393                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          97619408                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          94779568                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.614980                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         974871727                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.625193                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.955503                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               581489030     59.65%     59.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               234624798     24.07%     83.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               132492381     13.59%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12695715      1.30%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2547974      0.26%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 6821242      0.70%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1920523      0.20%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2275190      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    4874      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           974871727                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         491048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9454819                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                96297792                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.421909                       # Inst execution rate
system.cpu2.iew.exec_refs                   102363021                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5024813                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               78671642                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            107988428                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2153560                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11085549                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6700253                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          469295454                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             97338208                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8258711                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            411514166                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                758719                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             47952289                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               8966099                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             48938700                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       952202                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           10853                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          168                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     49819988                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2451813                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           168                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3764849                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5689970                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                292961614                       # num instructions consuming a value
system.cpu2.iew.wb_count                    398122871                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.771487                       # average fanout of values written-back
system.cpu2.iew.wb_producers                226015989                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.408179                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     399133149                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               533669376                       # number of integer regfile reads
system.cpu2.int_regfile_writes              301227637                       # number of integer regfile writes
system.cpu2.ipc                              0.255207                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.255207                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3714351      0.88%      0.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            310934699     74.07%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  96      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           100086485     23.84%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5037150      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             419772877                       # Type of FU issued
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu2.iq.fu_busy_cnt                    1689618                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004025                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 930172     55.05%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     55.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                759428     44.95%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   18      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             417748144                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1817092894                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    398122871                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        687195777                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 461492996                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                419772877                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7802458                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      217900245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           985795                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2848630                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     90418561                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    974871727                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.430593                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.915376                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          731650373     75.05%     75.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          130197020     13.36%     88.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           78486780      8.05%     96.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18711923      1.92%     98.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7430549      0.76%     99.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5135924      0.53%     99.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2156455      0.22%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             695642      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             407061      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      974871727                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.430376                       # Inst issue rate
=======
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads          5089358                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          782978                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           107988428                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6700253                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    449                       # number of misc regfile reads
system.cpu2.numCycles                       975362775                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   296033647                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              192282904                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186586148                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3034485                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                91721274                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              43486150                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               923493                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            650833748                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             493943885                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          370579145                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                272910035                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6982224                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               8966099                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             56619696                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               183992997                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       650833748                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     352371719                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2335625                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23805501                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2337326                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1401073453                       # The number of ROB reads
system.cpu2.rob.rob_writes                  974921372                       # The number of ROB writes
system.cpu2.timesIdled                           5037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.789195                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               78777677                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            85824565                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          8669269                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         98419406                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6958376                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6976596                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           18220                       # Number of indirect misses.
system.cpu3.branchPred.lookups              136449789                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       129909                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1650                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7879635                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58374313                       # Number of branches committed
system.cpu3.commit.bw_lim_events             10485838                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3780950                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      204538885                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           238647363                       # Number of instructions committed
system.cpu3.commit.committedOps             240536583                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    813914612                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.295530                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.113082                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    716377940     88.02%     88.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50291115      6.18%     94.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17794433      2.19%     96.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11157191      1.37%     97.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4235985      0.52%     98.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2078057      0.26%     98.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       494271      0.06%     98.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       999782      0.12%     98.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     10485838      1.29%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    813914612                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5796344                       # Number of function calls committed.
system.cpu3.commit.int_insts                228060232                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55667211                       # Number of loads committed
system.cpu3.commit.membars                    2834148                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2834148      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       178067462     74.03%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             62      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55668861     23.14%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3965954      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240536583                       # Class of committed instruction
system.cpu3.commit.refs                      59634815                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  238647363                       # Number of Instructions Simulated
system.cpu3.committedOps                    240536583                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.546593                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.546593                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            494368845                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               792093                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            67728752                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             485741084                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                76784290                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                260317811                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7880203                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               408867                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              6566642                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                  136449789                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 83000725                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    749192407                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1415881                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     558766561                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               17339674                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.161215                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          88055547                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          85736053                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.660180                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         845917791                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.669312                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.966770                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               482127066     56.99%     56.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               212213910     25.09%     82.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               127930944     15.12%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11073935      1.31%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2974511      0.35%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6321794      0.75%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1555452      0.18%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1716183      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3996      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           845917791                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         467368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             8342816                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                90858463                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.461941                       # Inst execution rate
system.cpu3.iew.exec_refs                    96935714                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4738204                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               78188063                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            101967766                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1651103                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          8953675                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6232510                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          444341872                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             92197510                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7485656                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            390980223                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                958798                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             46872989                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7880203                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             48096985                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       923257                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           10983                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          105                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     46300555                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2264906                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           105                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3285006                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       5057810                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                278472238                       # num instructions consuming a value
system.cpu3.iew.wb_count                    378400618                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.774398                       # average fanout of values written-back
system.cpu3.iew.wb_producers                215648401                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.447079                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     379379785                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               508168701                       # number of integer regfile reads
system.cpu3.int_regfile_writes              287059020                       # number of integer regfile writes
system.cpu3.ipc                              0.281961                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.281961                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2834653      0.71%      0.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            296060504     74.30%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 104      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.01% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            94820268     23.80%     98.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4750254      1.19%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             398465879                       # Type of FU issued
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu3.iq.fu_busy_cnt                    2065580                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005184                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1313151     63.57%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     63.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                752409     36.43%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   20      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             397696806                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1645950209                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    378400618                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        648147248                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 438429937                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                398465879                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5911935                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      203805289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1035080                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2130985                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     84898993                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    845917791                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.471046                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.960122                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          617916100     73.05%     73.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          120770807     14.28%     87.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           73649631      8.71%     96.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           17847100      2.11%     98.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7100556      0.84%     98.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            4909339      0.58%     99.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2565121      0.30%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             758231      0.09%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             400906      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      845917791                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.470786                       # Inst issue rate
=======
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads          4624047                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          829181                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           101967766                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6232510                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    505                       # number of misc regfile reads
system.cpu3.numCycles                       846385159                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   425011280                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              198610795                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179205464                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3212056                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                83939299                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              43236658                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               892755                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            615262361                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             465957598                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          350563394                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                257628182                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               7113695                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7880203                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             56363385                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               171357930                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       615262361                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     241495927                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1801958                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23236519                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1803666                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1248500901                       # The number of ROB reads
system.cpu3.rob.rob_writes                  922250591                       # The number of ROB writes
system.cpu3.timesIdled                           4872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          2515233                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               607275                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4165863                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                644                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                621761                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     29169379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      57528605                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2376481                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       782011                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30188450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     24085426                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62207632                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       24867437                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           28691639                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5158894                       # Transaction distribution
system.membus.trans_dist::CleanEvict         23212946                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            14689                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5177                       # Transaction distribution
system.membus.trans_dist::ReadExReq            445187                       # Transaction distribution
system.membus.trans_dist::ReadExResp           445117                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      28691640                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            71                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     86665360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               86665360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2194921600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2194921600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4570                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          29156764                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                29156764    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11593567                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2944132                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            16856097                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                190                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2744170                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     34251225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      68012910                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1086088                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       462601                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31353292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     21096625                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62708518                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       21559226                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           33799124                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5123457                       # Transaction distribution
system.membus.trans_dist::CleanEvict         28642075                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3800                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1535                       # Transaction distribution
system.membus.trans_dist::ReadExReq            442903                       # Transaction distribution
system.membus.trans_dist::ReadExResp           442871                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      33799125                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    102254905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              102254905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2519388928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2519388928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1804                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          34247378                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                34247378    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total            29156764                       # Request fanout histogram
system.membus.respLayer1.occupancy       157164813800                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         84819214274                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                622                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          312                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    474791998.397436                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1357496976.174416                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          312    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        61000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   5988123000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            312                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   487681231500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 148135103500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     91593192                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        91593192                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     91593192                       # number of overall hits
system.cpu2.icache.overall_hits::total       91593192                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6225                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6225                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6225                       # number of overall misses
system.cpu2.icache.overall_misses::total         6225                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    450819000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    450819000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    450819000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    450819000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     91599417                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     91599417                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     91599417                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     91599417                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000068                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000068                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 72420.722892                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 72420.722892                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 72420.722892                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 72420.722892                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1129                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    66.411765                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5859                       # number of writebacks
system.cpu2.icache.writebacks::total             5859                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          366                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          366                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          366                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          366                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5859                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5859                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5859                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5859                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    423811000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    423811000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    423811000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    423811000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 72335.040109                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 72335.040109                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 72335.040109                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 72335.040109                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5859                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     91593192                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       91593192                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6225                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6225                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    450819000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    450819000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     91599417                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     91599417                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 72420.722892                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 72420.722892                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          366                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          366                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5859                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5859                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    423811000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    423811000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 72335.040109                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 72335.040109                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           91992585                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5891                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15615.784247                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        183204693                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       183204693                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     77139339                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        77139339                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     77139339                       # number of overall hits
system.cpu2.dcache.overall_hits::total       77139339                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     17281241                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      17281241                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     17281241                       # number of overall misses
system.cpu2.dcache.overall_misses::total     17281241                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1543892546604                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1543892546604                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1543892546604                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1543892546604                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     94420580                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94420580                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     94420580                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94420580                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.183024                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.183024                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.183024                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.183024                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89339.217398                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89339.217398                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89339.217398                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89339.217398                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     86246600                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       284071                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1075725                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4043                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.175324                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    70.262429                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6926737                       # number of writebacks
system.cpu2.dcache.writebacks::total          6926737                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     10345450                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10345450                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     10345450                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10345450                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6935791                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6935791                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6935791                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6935791                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 736243925198                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 736243925198                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 736243925198                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 736243925198                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.073456                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.073456                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.073456                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.073456                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106151.400064                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106151.400064                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106151.400064                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106151.400064                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6926737                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     75802712                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       75802712                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15608905                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15608905                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1377297113000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1377297113000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     91411617                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     91411617                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.170754                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.170754                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 88237.907336                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 88237.907336                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8787103                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8787103                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6821802                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6821802                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 721355489000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 721355489000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.074627                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.074627                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105742.659931                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105742.659931                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1336627                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1336627                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1672336                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1672336                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 166595433604                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 166595433604                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3008963                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3008963                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.555785                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.555785                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 99618.398219                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99618.398219                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1558347                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1558347                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       113989                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       113989                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  14888436198                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14888436198                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.037883                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037883                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 130612.920527                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 130612.920527                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1234427                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1234427                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3690                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3690                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     76475000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     76475000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1238117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1238117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.002980                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.002980                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20724.932249                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20724.932249                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          353                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          353                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3337                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3337                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     67355000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     67355000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002695                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002695                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 20184.297273                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20184.297273                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1235995                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1235995                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1691                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1691                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     27606500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     27606500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1237686                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1237686                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001366                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001366                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 16325.547014                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 16325.547014                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1671                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1671                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     26010500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     26010500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001350                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001350                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 15565.828845                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 15565.828845                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       869000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       869000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       794000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       794000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          363                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            363                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1368                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1368                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     80542996                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     80542996                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1731                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1731                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.790295                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.790295                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 58876.459064                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 58876.459064                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1368                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1368                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     79174996                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     79174996                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.790295                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.790295                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 57876.459064                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 57876.459064                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.377551                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           86567689                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6935575                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.481689                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.377551                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.980548                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.980548                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        200731774                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       200731774                       # Number of data accesses
system.cpu3.numPwrStateTransitions                500                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          251                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    847107095.617530                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2114396456.779293                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          251    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   7949203500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            251                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   423192454000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 212623881000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     82994399                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        82994399                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     82994399                       # number of overall hits
system.cpu3.icache.overall_hits::total       82994399                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6326                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6326                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6326                       # number of overall misses
system.cpu3.icache.overall_misses::total         6326                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    445384500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    445384500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    445384500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    445384500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     83000725                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     83000725                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     83000725                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     83000725                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000076                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000076                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 70405.390452                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 70405.390452                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 70405.390452                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 70405.390452                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1215                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           81                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5878                       # number of writebacks
system.cpu3.icache.writebacks::total             5878                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          448                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          448                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          448                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          448                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5878                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5878                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5878                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5878                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    413576000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    413576000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    413576000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    413576000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000071                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000071                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000071                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000071                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 70359.986390                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70359.986390                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 70359.986390                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70359.986390                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5878                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     82994399                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       82994399                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6326                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6326                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    445384500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    445384500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     83000725                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     83000725                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 70405.390452                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 70405.390452                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          448                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          448                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5878                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5878                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    413576000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    413576000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 70359.986390                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70359.986390                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           83326645                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5910                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         14099.263113                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        166007328                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       166007328                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     72406816                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        72406816                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     72406816                       # number of overall hits
system.cpu3.dcache.overall_hits::total       72406816                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     17233109                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      17233109                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     17233109                       # number of overall misses
system.cpu3.dcache.overall_misses::total     17233109                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1532967359542                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1532967359542                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1532967359542                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1532967359542                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     89639925                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     89639925                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     89639925                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     89639925                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.192248                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.192248                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.192248                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.192248                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 88954.776503                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 88954.776503                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 88954.776503                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 88954.776503                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     82937629                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       275890                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1039142                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3890                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    79.813566                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    70.922879                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6197483                       # number of writebacks
system.cpu3.dcache.writebacks::total          6197483                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     11027088                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     11027088                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     11027088                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     11027088                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6206021                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6206021                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6206021                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6206021                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 661426472132                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 661426472132                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 661426472132                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 661426472132                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.069233                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.069233                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.069233                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.069233                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 106578.187881                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 106578.187881                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 106578.187881                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 106578.187881                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6197482                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     71043398                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       71043398                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15575220                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15575220                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1364810444500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1364810444500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     86618618                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     86618618                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.179814                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.179814                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87627.041191                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87627.041191                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      9483140                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      9483140                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6092080                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6092080                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 646389836000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 646389836000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.070332                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.070332                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106103.307245                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106103.307245                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1363418                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1363418                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1657889                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1657889                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 168156915042                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 168156915042                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3021307                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3021307                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.548732                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.548732                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 101428.331476                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 101428.331476                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1543948                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1543948                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       113941                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       113941                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  15036636132                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15036636132                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037712                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037712                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 131968.616495                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 131968.616495                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       941337                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       941337                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3727                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3727                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     79236000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     79236000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       945064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       945064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003944                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003944                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21259.994634                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21259.994634                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          317                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          317                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3410                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3410                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     67081500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     67081500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003608                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 19671.994135                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19671.994135                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       943107                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       943107                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1494                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1494                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     24465500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     24465500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       944601                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       944601                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001582                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001582                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 16375.836680                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 16375.836680                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1476                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1476                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     23041500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     23041500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001563                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001563                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 15610.772358                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 15610.772358                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       554500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       554500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       502500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       502500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          352                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            352                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1298                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1298                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     86773998                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     86773998                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1650                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1650                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.786667                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.786667                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 66852.078582                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 66852.078582                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1298                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1298                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     85475998                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     85475998                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.786667                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.786667                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 65852.078582                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 65852.078582                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.434545                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           80517338                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6206063                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.973980                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.434545                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.982330                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.982330                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        189268516                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       189268516                       # Number of data accesses
system.cpu0.numPwrStateTransitions                158                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    24721474.683544                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   21994549.763098                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           79    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        86000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    155416000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   633863338500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1952996500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    101651349                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       101651349                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    101651349                       # number of overall hits
system.cpu0.icache.overall_hits::total      101651349                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       447732                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        447732                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       447732                       # number of overall misses
system.cpu0.icache.overall_misses::total       447732                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10858946494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10858946494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10858946494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10858946494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102099081                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102099081                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102099081                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102099081                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004385                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004385                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004385                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004385                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24253.228480                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24253.228480                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24253.228480                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24253.228480                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4530                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               84                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.928571                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       403611                       # number of writebacks
system.cpu0.icache.writebacks::total           403611                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44117                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44117                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44117                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44117                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       403615                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       403615                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       403615                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       403615                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9650031496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9650031496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9650031496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9650031496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003953                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003953                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003953                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003953                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23909.001142                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23909.001142                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23909.001142                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23909.001142                       # average overall mshr miss latency
system.cpu0.icache.replacements                403611                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    101651349                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      101651349                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       447732                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       447732                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10858946494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10858946494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102099081                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102099081                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004385                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004385                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24253.228480                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24253.228480                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44117                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44117                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       403615                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       403615                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9650031496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9650031496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003953                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003953                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23909.001142                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23909.001142                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999995                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102055213                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           403647                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           252.832829                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999995                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        204601777                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       204601777                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     88448070                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        88448070                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     88448070                       # number of overall hits
system.cpu0.dcache.overall_hits::total       88448070                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19554507                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19554507                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19554507                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19554507                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1717543656120                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1717543656120                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1717543656120                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1717543656120                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    108002577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    108002577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    108002577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    108002577                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.181056                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.181056                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.181056                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.181056                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87833.646541                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87833.646541                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87833.646541                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87833.646541                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     94164639                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       247525                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1247863                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3606                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    75.460719                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.642540                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9583140                       # number of writebacks
system.cpu0.dcache.writebacks::total          9583140                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9964850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9964850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9964850                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9964850                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9589657                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9589657                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9589657                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9589657                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 954344616929                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 954344616929                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 954344616929                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 954344616929                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088791                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088791                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088791                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088791                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99518.118002                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99518.118002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99518.118002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99518.118002                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9583140                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     85825111                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       85825111                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17759689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17759689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1543447716000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1543447716000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    103584800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    103584800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.171451                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.171451                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86907.361722                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86907.361722                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8339457                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8339457                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9420232                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9420232                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 937373834000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 937373834000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090942                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090942                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99506.448886                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99506.448886                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2622959                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2622959                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1794818                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1794818                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 174095940120                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 174095940120                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4417777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4417777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.406272                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.406272                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 96999.216701                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 96999.216701                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1625393                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1625393                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       169425                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       169425                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  16970782929                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16970782929                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.038351                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038351                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 100166.934803                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 100166.934803                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1476129                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1476129                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         9148                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9148                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    131281000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    131281000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1485277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1485277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006159                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006159                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 14350.787057                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14350.787057                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5647                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5647                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3501                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3501                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     66766500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     66766500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002357                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002357                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19070.694087                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19070.694087                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1465779                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1465779                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1669                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1669                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     30170500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     30170500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1467448                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1467448                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001137                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001137                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 18076.992211                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18076.992211                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1655                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1655                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     28521500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     28521500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001128                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001128                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 17233.534743                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17233.534743                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        74000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        74000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        68000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        68000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21232                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21232                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2958                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2958                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    115886998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    115886998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24190                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24190                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.122282                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.122282                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 39177.484111                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 39177.484111                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2958                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2958                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    112928998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    112928998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.122282                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.122282                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 38177.484111                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 38177.484111                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987562                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          101026987                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9590423                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.534153                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987562                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999611                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999611                       # Average percentage of cache occupancy
=======
system.membus.snoop_fanout::total            34247378                       # Request fanout histogram
system.membus.respLayer1.occupancy       183941968316                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         95844101851                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                130                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           65                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        20497100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15951213.251564                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        38000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     45282500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             65                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1091699236500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1332311500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    191666299                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       191666299                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    191666299                       # number of overall hits
system.cpu0.icache.overall_hits::total      191666299                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       452079                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        452079                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       452079                       # number of overall misses
system.cpu0.icache.overall_misses::total       452079                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10936803494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10936803494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10936803494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10936803494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    192118378                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    192118378                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    192118378                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    192118378                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002353                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002353                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002353                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002353                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24192.239617                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24192.239617                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24192.239617                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24192.239617                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4136                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               81                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.061728                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       407662                       # number of writebacks
system.cpu0.icache.writebacks::total           407662                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44417                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44417                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44417                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44417                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       407662                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       407662                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       407662                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       407662                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9746544494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9746544494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9746544494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9746544494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002122                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002122                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23908.395911                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23908.395911                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23908.395911                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23908.395911                       # average overall mshr miss latency
system.cpu0.icache.replacements                407662                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    191666299                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      191666299                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       452079                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       452079                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10936803494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10936803494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    192118378                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    192118378                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002353                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002353                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24192.239617                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24192.239617                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44417                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44417                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       407662                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       407662                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9746544494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9746544494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002122                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002122                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23908.395911                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23908.395911                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          192074191                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           407694                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           471.123419                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        384644418                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       384644418                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    169601075                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       169601075                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    169601075                       # number of overall hits
system.cpu0.dcache.overall_hits::total      169601075                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     36236172                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36236172                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     36236172                       # number of overall misses
system.cpu0.dcache.overall_misses::total     36236172                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2828057208502                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2828057208502                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2828057208502                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2828057208502                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    205837247                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    205837247                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    205837247                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    205837247                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.176043                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.176043                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.176043                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.176043                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78045.142531                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78045.142531                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78045.142531                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78045.142531                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    161847735                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       310650                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2398103                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5141                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.489901                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.425987                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17797395                       # number of writebacks
system.cpu0.dcache.writebacks::total         17797395                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18439688                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18439688                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18439688                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18439688                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17796484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17796484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17796484                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17796484                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1600071024866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1600071024866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1600071024866                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1600071024866                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086459                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086459                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086459                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086459                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 89909.390241                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89909.390241                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 89909.390241                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89909.390241                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17797395                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    165729246                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      165729246                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32811565                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32811565                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2567969266000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2567969266000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    198540811                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    198540811                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.165264                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.165264                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78264.150643                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78264.150643                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15287631                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15287631                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17523934                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17523934                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1576198176000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1576198176000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088264                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088264                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 89945.452659                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89945.452659                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3871829                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3871829                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3424607                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3424607                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 260087942502                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 260087942502                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7296436                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7296436                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.469353                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.469353                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75946.799882                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75946.799882                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3152057                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3152057                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       272550                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       272550                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  23872848866                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  23872848866                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037354                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037354                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87590.713139                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87590.713139                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2918468                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2918468                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13764                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13764                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    217209500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    217209500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2932232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2932232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004694                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004694                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 15780.986632                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15780.986632                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6665                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6665                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7099                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7099                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    134940000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    134940000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002421                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002421                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19008.311030                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19008.311030                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2913510                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2913510                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1158                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1158                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     16326000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     16326000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2914668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2914668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000397                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000397                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 14098.445596                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 14098.445596                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1120                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1120                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     15210000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     15210000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000384                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000384                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 13580.357143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13580.357143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        62000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        62000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21225                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21225                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3802                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3802                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    173836998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    173836998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25027                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25027                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.151916                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.151916                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 45722.513940                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 45722.513940                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3801                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3801                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    170034998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    170034998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.151876                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.151876                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 44734.279926                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 44734.279926                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995818                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          193275504                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17803348                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.856132                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995818                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999869                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999869                       # Average percentage of cache occupancy
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
<<<<<<< HEAD
system.cpu0.dcache.tags.tag_accesses        231549375                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       231549375                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              346601                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1226255                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2108                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              779468                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1857                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              646804                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1876                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              598129                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3603098                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             346601                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1226255                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2108                       # number of overall hits
system.l2.overall_hits::.cpu1.data             779468                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1857                       # number of overall hits
system.l2.overall_hits::.cpu2.data             646804                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1876                       # number of overall hits
system.l2.overall_hits::.cpu3.data             598129                       # number of overall hits
system.l2.overall_hits::total                 3603098                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             57014                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8352887                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3858                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7163239                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4002                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6277040                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4002                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5596131                       # number of demand (read+write) misses
system.l2.demand_misses::total               27458173                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            57014                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8352887                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3858                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7163239                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4002                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6277040                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4002                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5596131                       # number of overall misses
system.l2.overall_misses::total              27458173                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4861390000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 922482925968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    363851000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 805796073472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    392171000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 715550561979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    381855000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 642699812993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3092528641412                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4861390000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 922482925968                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    363851000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 805796073472                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    392171000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 715550561979                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    381855000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 642699812993                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3092528641412                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          403615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9579142                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5966                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7942707                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5859                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6923844                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6194260                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31061271                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         403615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9579142                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5966                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7942707                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5859                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6923844                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6194260                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31061271                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.141258                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.871987                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.646664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.901864                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.683052                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.906583                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.680844                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.903438                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.884000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.141258                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.871987                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.646664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.901864                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.683052                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.906583                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.680844                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.903438                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.884000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85266.601186                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110438.813068                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94310.782789                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112490.463249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97993.753123                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113994.902371                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95416.041979                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114847.170839                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112626.890413                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85266.601186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110438.813068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94310.782789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112490.463249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97993.753123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113994.902371                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95416.041979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114847.170839                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112626.890413                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              36807                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1035                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.562319                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1443396                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5158893                       # number of writebacks
system.l2.writebacks::total                   5158893                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          16055                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            690                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          12561                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            726                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          10959                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            599                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           9928                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               51587                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         16055                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           690                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         12561                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           726                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         10959                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           599                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          9928                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              51587                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        56945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8336832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7150678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6266081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5586203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          27406586                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        56945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8336832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7150678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6266081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5586203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1733453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         29140039                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4288118001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 838127255072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    280675001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 733480263083                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    307353000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 652168542101                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    303707000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 586182685120                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2815138598378                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4288118001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 838127255072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    280675001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 733480263083                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    307353000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 652168542101                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    303707000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 586182685120                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 163016842825                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2978155441203                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.141087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.870311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.531009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.900282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.559140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.905000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.578938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.901835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.882339                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.141087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.870311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.531009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.900282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.559140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.905000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.578938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.901835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.938147                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75302.800966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100533.062808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88596.906881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102574.925494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 93819.597070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 104079.175182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 89246.841023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104934.010654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102717.594901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75302.800966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100533.062808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88596.906881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102574.925494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 93819.597070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 104079.175182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 89246.841023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104934.010654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94041.686060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102201.491261                       # average overall mshr miss latency
system.l2.replacements                       53176030                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5474473                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5474473                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5474473                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5474473                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24222733                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24222733                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24222733                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24222733                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1733453                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1733453                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 163016842825                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 163016842825                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94041.686060                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94041.686060                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            2114                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3095                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1907                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1821                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8937                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3137                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4450                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          2699                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2417                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              12703                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     75240000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    101449000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     62270000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     53063500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    292022500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7545                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4606                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4238                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21640                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.597410                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.589795                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.585975                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.570316                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.587015                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 23984.698757                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 22797.528090                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 23071.507966                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 21954.282168                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 22988.467291                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           19                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           26                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           23                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              80                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3118                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4424                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         2676                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2405                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         12623                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     63763500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     90085500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     54780000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     49079998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    257708998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.593792                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.586349                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.580981                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.567485                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.583318                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20450.128287                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20362.906872                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20470.852018                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20407.483576                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20415.828092                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           256                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           316                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           292                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           253                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1117                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          729                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          709                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          629                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          568                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2635                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      9809000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     11151500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      8959500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      6925500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     36845500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          985                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1025                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          921                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          821                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3752                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.740102                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.691707                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.682953                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.691839                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.702292                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13455.418381                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 15728.490832                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 14244.038156                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 12192.781690                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13983.111954                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            33                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          723                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          700                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          617                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          562                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2602                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     14702000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     14260500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     12692000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     11255495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     52909995                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.734010                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.682927                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.669924                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.684531                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.693497                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20334.716459                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20372.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20570.502431                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20027.571174                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20334.356264                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            43913                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2306                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2736                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51546                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         122686                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         108370                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         108335                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         108198                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              447589                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  16101466000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  14381223000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  14649815500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  14810123500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   59942628000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       166599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110676                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110934                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            499135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.736415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.979164                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.976642                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.975337                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.896729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 131241.266322                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 132704.835287                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 135226.985739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 136879.826799                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 133923.371665                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         2400                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           21                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data           40                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2461                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       120286                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       108349                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       108335                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       108158                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         445128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  14790991500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  13296566000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  13566465500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  13725447500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  55379470500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.722009                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.978975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.976642                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.974976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891799                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 122965.195451                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 122719.785139                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 125226.985739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 126901.824183                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124412.462258                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        346601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2108                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1857                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1876                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             352442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        57014                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3858                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4002                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4002                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            68876                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4861390000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    363851000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    392171000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    381855000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5999267000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       403615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5859                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         421318                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.141258                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.646664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.683052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.680844                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.163477                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85266.601186                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94310.782789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97993.753123                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95416.041979                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87102.430455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          690                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          726                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          599                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2084                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        56945                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3276                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3403                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        66792                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4288118001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    280675001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    307353000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    303707000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5179853002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.141087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.531009                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.559140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.578938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.158531                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75302.800966                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88596.906881                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 93819.597070                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 89246.841023                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77551.997275                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1182342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       777162                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       644213                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       595393                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3199110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8230201                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7054869                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6168705                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5487933                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26941708                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 906381459968                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 791414850472                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 700900746479                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 627889689493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3026586746412                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9412543                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7832031                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6812918                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6083326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30140818                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.874387                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.900771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.905442                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.902127                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.893861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110128.714957                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112179.949829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 113622.023825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114412.783373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112338.339737                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        13655                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12540                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        10959                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         9888                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        47042                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8216546                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7042329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6157746                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5478045                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26894666                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 823336263572                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 720183697083                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 638602076601                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 572457237620                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2754579274876                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.872936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.899170                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.903834                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.900502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.892300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100204.667943                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102264.988910                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 103707.115656                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104500.280231                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102421.025599                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          385                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               385                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          176                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             176                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3567500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3567500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          561                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           561                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.313725                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.313725                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20269.886364                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20269.886364                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          105                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          105                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           71                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           71                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1381000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1381000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.126560                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.126560                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19450.704225                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19450.704225                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999935                       # Cycle average of tags in use
system.l2.tags.total_refs                    62458356                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  53176584                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.174546                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.490001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.309626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.653176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.397701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.005914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.574292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.006492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.494695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     4.061948                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.429531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.182081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.131214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.102723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.085855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.063468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 539453272                       # Number of tag accesses
system.l2.tags.data_accesses                539453272                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3644416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     533558976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        202752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     457642368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        209664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     401029184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        217792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     357516800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    110730432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1864752384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3644416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       202752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       209664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       217792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4274624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    330169216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       330169216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          56944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8336859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7150662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6266081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5586200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1730163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            29136756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5158894                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5158894                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5731869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        839171545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           318885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        719771328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           329756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        630731175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           342539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        562295714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    174154745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2932847556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5731869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       318885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       329756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       342539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6723048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      519283947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            519283947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      519283947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5731869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       839171545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          318885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       719771328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          329756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       630731175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          342539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       562295714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    174154745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3452131503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5148061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     56945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8289887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7133031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6246441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5568634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1726486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000590680750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       319410                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       319410                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            47206555                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4850946                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    29136757                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5158894                       # Number of write requests accepted
system.mem_ctrls.readBursts                  29136757                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5158894                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 105486                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10833                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1727042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1723052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1673758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1633366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1683865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2190859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2001143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1944764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1967364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2238258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1994552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1904513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1596251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1605866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1562442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1584176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            321953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            320548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            319930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            334472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            338677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            333729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            329958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            337252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           353006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           339578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293567                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1242523799183                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               145156355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1786860130433                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42799.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61549.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7935125                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3192866                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 27.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.02                       # Row buffer hit rate for writes
=======
system.cpu0.dcache.tags.tag_accesses        441221664                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       441221664                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              348723                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2872342                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1621                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1900478                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5123164                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             348723                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2872342                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1621                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1900478                       # number of overall hits
system.l2.overall_hits::total                 5123164                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             58940                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          14922368                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4036                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11229658                       # number of demand (read+write) misses
system.l2.demand_misses::total               26215002                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            58940                       # number of overall misses
system.l2.overall_misses::.cpu0.data         14922368                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4036                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11229658                       # number of overall misses
system.l2.overall_misses::total              26215002                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4915367500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1534229770271                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    362236499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1160879724865                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2700387099135                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4915367500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1534229770271                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    362236499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1160879724865                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2700387099135                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          407663                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17794710                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5657                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13130136                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31338166                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         407663                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17794710                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5657                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13130136                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31338166                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.144580                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.838585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.713452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.855258                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.836520                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.144580                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.838585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.713452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.855258                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.836520                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83396.123176                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102814.095609                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89751.362488                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103376.231481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103009.227279                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83396.123176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102814.095609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89751.362488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103376.231481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103009.227279                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             116532                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3511                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.190544                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6656418                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5123457                       # number of writebacks
system.l2.writebacks::total                   5123457                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          16885                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             89                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9866                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               26892                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         16885                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            89                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9866                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              26892                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        58888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     14905483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11219792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26188110                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        58888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     14905483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11219792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8065785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         34253895                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4322784501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1384222399302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    319690999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1048134189890                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2436999064692                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4322784501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1384222399302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    319690999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1048134189890                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 746170001946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3183169066638                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.144453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.837636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.697720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.854507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.835662                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.144453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.837636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.697720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.854507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.093041                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73406.882574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92866.658484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80995.946035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93418.326284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93057.462516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73406.882574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92866.658484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80995.946035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93418.326284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92510.524635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92928.674728                       # average overall mshr miss latency
system.l2.replacements                       55290496                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5501990                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5501990                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5501990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5501990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24793922                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24793922                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24793922                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24793922                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8065785                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8065785                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 746170001946                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 746170001946                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92510.524635                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92510.524635                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            2528                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3160                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5688                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1105                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1853                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2958                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     30208500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     49564500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     79773000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3633                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5013                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8646                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.304156                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.369639                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.342124                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 27338.009050                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 26748.246087                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 26968.559838                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1105                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1846                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2951                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     22185500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     37184500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     59370000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.304156                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.368243                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.341314                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20077.375566                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20143.282774                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20118.603863                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           324                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           299                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                623                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          302                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          294                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              596                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      5533000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4582000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     10115000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          626                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          593                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1219                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.482428                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.495784                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.488925                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 18321.192053                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 15585.034014                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16971.476510                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          299                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          293                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          592                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5965500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5891000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11856500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.477636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.494098                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.485644                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19951.505017                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20105.802048                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20027.871622                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            43646                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             6640                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50286                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         230051                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         215540                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              445591                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  22982840500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  21899219000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44882059500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       273697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            495877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.840532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.970114                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.898592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99903.241020                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101601.647026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100724.789100                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         2328                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          413                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2741                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       227723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       215127                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         442850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  20605628500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  19729083500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40334712000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.832026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.968255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.893064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90485.495536                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91709.006773                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91079.850965                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        348723                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1621                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             350344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        58940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4036                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            62976                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4915367500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    362236499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5277603999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       407663                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5657                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         413320                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.144580                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.713452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.152366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83396.123176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89751.362488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83803.417159                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           89                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           141                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        58888                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3947                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        62835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4322784501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    319690999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4642475500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.144453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.697720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.152025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73406.882574                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80995.946035                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73883.591947                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2828696                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1893838                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4722534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     14692317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11014118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        25706435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1511246929771                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1138980505865                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2650227435636                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17521013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12907956                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30428969                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.838554                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.853281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.844801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102859.673513                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103410.959086                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103095.876018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        14557                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         9453                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        24010                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     14677760                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11004665                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     25682425                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1363616770802                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1028405106390                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2392021877192                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.837723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.852549                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.844012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92903.601830                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93451.741274                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93138.474159                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          155                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               155                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              81                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2558000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2558000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          236                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           236                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.343220                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.343220                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 31580.246914                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31580.246914                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           66                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           66                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       292500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       292500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.063559                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.063559                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999997                       # Cycle average of tags in use
system.l2.tags.total_refs                    69670654                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  55290781                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.260077                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.291414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.185700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.888184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       12.045855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.583672                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.348303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.279503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.188216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.180995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 548444573                       # Number of tag accesses
system.l2.tags.data_accesses                548444573                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3768832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     953956096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        252608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     718067776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    515442368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2191487680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3768832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       252608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4021440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    327901248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       327901248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          58888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       14905564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11219809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8053787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            34241995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5123457                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5123457                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3448054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        872761722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           231108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        656950641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    471571355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2004962880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3448054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       231108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3679162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      299992483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            299992483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      299992483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3448054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       872761722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          231108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       656950641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    471571355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2304955363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5110844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     58889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  14825617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11179332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8040281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000392736750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       309823                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       309823                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            60631678                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4814268                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    34241996                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5123457                       # Number of write requests accepted
system.mem_ctrls.readBursts                  34241996                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5123457                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 133930                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12613                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1987530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1997950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1963979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1992322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1999995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2599267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2462555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2365105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2153889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2472059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2090078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1995227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2021651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2031207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1993314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1981938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            319643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            312859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            318599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            342928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            312787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            319113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           313169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           303825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           319952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           317658                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1202277689122                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               170540330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1841803926622                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35249.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53999.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14987654                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3468051                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.86                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6              29136757                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6              34241996                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6              5158894                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3647675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4955318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4928153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4308001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3478758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2623548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1849343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1219646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  765063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  463145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 283042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 227693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 103892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  62118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  44351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  33004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  24176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     93                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6              5123457                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8827181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7715212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5365995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3613993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2283241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1485958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1023241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  779798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  619960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  501776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 417184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 520869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 299287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 209566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 166058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 129452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  95142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  51381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    203                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                   9100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 137695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 240790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 290480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 308038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 320548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 337314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 346303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 346617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 356038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 365549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 360265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 346669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 337584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 333120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     23051357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     94.895821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    78.280227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   108.872167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     18575564     80.58%     80.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3465925     15.04%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       451039      1.96%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       172792      0.75%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        98478      0.43%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        63774      0.28%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        43126      0.19%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        30800      0.13%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       149859      0.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     23051357                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       319410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      90.890667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.128119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.187562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         175355     54.90%     54.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        66291     20.75%     75.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        45105     14.12%     89.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        13118      4.11%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         6935      2.17%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         5228      1.64%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         3843      1.20%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         2077      0.65%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          854      0.27%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          347      0.11%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          136      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           59      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           37      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           14      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        319410                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       319410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.117445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.108498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.573393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           303089     94.89%     94.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3911      1.22%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6972      2.18%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3352      1.05%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1326      0.42%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              483      0.15%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              191      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               47      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        319410                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1858001344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6751104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               329476672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1864752448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            330169216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2922.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       518.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2932.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    519.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  635816406500                       # Total gap between requests
system.mem_ctrls.avgGap                      18539.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3644480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    530552768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       202752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    456513984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       209664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    399772224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       217792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    356392576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    110495104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    329476672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5731969.751925294288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 834443437.191653728485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 318884.540769151528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 717996627.123460054398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 329755.604659008968                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 628754251.807638764381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 342539.170529489464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 560527555.492892503738                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 173784626.027263045311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 518194726.783796787262                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        56945                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8336859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7150662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6266081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3403                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5586200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1730163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5158894                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1935059312                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 492579189114                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    147427272                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 436914681488                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    169492018                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 392401629714                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    160761032                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 354626172180                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 107925718303                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15901457883005                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33981.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59084.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46536.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61101.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     51737.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     62623.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     47240.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     63482.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62378.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3082338.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    32.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          81613284480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          43378508415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        103197433080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13229865540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      50190887760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     288154674120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1496904960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       581261558355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        914.197271                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1540699843                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21231340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 613044295157                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          82973368800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          44101391400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        104085834720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13643075520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      50190887760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     287092612500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2391272640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       584478443340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        919.256727                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3866817686                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21231340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 610718177314                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                560                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          281                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    298313080.071174                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   736159000.776272                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          281    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        30000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3015780500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            281                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   551990359500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  83825975500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     92305075                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        92305075                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     92305075                       # number of overall hits
system.cpu1.icache.overall_hits::total       92305075                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6310                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6310                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6310                       # number of overall misses
system.cpu1.icache.overall_misses::total         6310                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    421962999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    421962999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    421962999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    421962999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     92311385                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     92311385                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     92311385                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     92311385                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000068                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000068                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66872.107607                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66872.107607                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66872.107607                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66872.107607                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          818                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    54.533333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5966                       # number of writebacks
system.cpu1.icache.writebacks::total             5966                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          344                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          344                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          344                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          344                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5966                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5966                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5966                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5966                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    398468999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    398468999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    398468999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    398468999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66789.976366                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66789.976366                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66789.976366                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66789.976366                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5966                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     92305075                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       92305075                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6310                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6310                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    421962999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    421962999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     92311385                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     92311385                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66872.107607                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66872.107607                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          344                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          344                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5966                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5966                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    398468999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    398468999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66789.976366                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66789.976366                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           93331368                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5998                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         15560.414805                       # Average number of references to valid blocks.
=======
system.mem_ctrls.wrQLenPdf::15                  49298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  60540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 215771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 275622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 299856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 318324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 329138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 337291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 337629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 330891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 333963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 330741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 318277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 316282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 314000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 312809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 312165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 312166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     20763213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.887390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.754040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   166.698344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     15666557     75.45%     75.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3293658     15.86%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       576312      2.78%     94.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       312389      1.50%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       220631      1.06%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       148964      0.72%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       100060      0.48%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        75700      0.36%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       368942      1.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     20763213                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       309823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.090371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.802177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    109.169712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         150998     48.74%     48.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        66020     21.31%     70.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        41006     13.24%     83.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        17697      5.71%     88.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        12767      4.12%     93.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         9507      3.07%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         6546      2.11%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         3567      1.15%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         1263      0.41%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          305      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           67      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           14      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           10      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        309823                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       309823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.496012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.464696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.062337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           243974     78.75%     78.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10290      3.32%     82.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            33937     10.95%     93.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14461      4.67%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4817      1.55%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1592      0.51%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              514      0.17%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              157      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               55      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        309823                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2182916224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8571520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327094016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2191487744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            327901248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1997.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       299.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2004.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    299.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1093031619500                       # Total gap between requests
system.mem_ctrls.avgGap                      27766.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3768896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    948839488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       252608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    715477248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    514577984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327094016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3448112.734619806521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 868080605.483127474785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 231107.693517369567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 654580601.364307641983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 470780541.459723770618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 299253957.123660266399                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        58889                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     14905564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11219809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8053787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5123457                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1891962700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 766665093475                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    155223299                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 583368168506                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 489723478642                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26780610515773                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32127.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51434.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39326.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51994.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60806.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5227058.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          73179380820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38895774720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        119519051820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13154446980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      86283163200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     492379654920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5088615840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       828500088300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        757.983692                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9082956928                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36498800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1047449791072                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          75069895740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          39900618615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        124012532280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13524158700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      86283163200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     494031090270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3697933440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       836519392245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        765.320446                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5437750639                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36498800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1051094997361                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                378                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          190                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1501083268.421053                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3302813650.344585                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          190    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  11267192500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            190                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   807825727000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 285205821000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    163450212                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       163450212                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    163450212                       # number of overall hits
system.cpu1.icache.overall_hits::total      163450212                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6064                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6064                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6064                       # number of overall misses
system.cpu1.icache.overall_misses::total         6064                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    418112000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    418112000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    418112000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    418112000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    163456276                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    163456276                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    163456276                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    163456276                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68949.868074                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68949.868074                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68949.868074                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68949.868074                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          348                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    26.769231                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5657                       # number of writebacks
system.cpu1.icache.writebacks::total             5657                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          407                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          407                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          407                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          407                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5657                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5657                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5657                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5657                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    389168000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    389168000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    389168000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    389168000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68794.060456                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68794.060456                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68794.060456                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68794.060456                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5657                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    163450212                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      163450212                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6064                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6064                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    418112000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    418112000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    163456276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    163456276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68949.868074                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68949.868074                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          407                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          407                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5657                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5657                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    389168000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    389168000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68794.060456                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68794.060456                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          164215994                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5689                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         28865.528915                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
<<<<<<< HEAD
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        184628736                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       184628736                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     82501967                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        82501967                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     82501967                       # number of overall hits
system.cpu1.dcache.overall_hits::total       82501967                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17734449                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17734449                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17734449                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17734449                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1583461616708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1583461616708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1583461616708                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1583461616708                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    100236416                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    100236416                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    100236416                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    100236416                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.176926                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.176926                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.176926                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.176926                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89287.330929                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89287.330929                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89287.330929                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89287.330929                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     88152974                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       243947                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1111428                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3592                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.315056                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.913976                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7945062                       # number of writebacks
system.cpu1.dcache.writebacks::total          7945062                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9780778                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9780778                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9780778                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9780778                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7953671                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7953671                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7953671                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7953671                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 829941725293                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 829941725293                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 829941725293                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 829941725293                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.079349                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.079349                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.079349                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.079349                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104347.002195                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104347.002195                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104347.002195                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104347.002195                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7945062                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     81150052                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       81150052                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16075735                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16075735                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1419783764000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1419783764000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     97225787                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     97225787                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165344                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165344                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88318.435456                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88318.435456                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8238856                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8238856                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7836879                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7836879                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 815252760500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 815252760500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.080605                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.080605                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104027.733553                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104027.733553                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1351915                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1351915                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1658714                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1658714                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 163677852708                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 163677852708                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010629                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010629                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.550953                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.550953                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 98677.561477                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98677.561477                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1541922                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1541922                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       116792                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       116792                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14688964793                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14688964793                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038793                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038793                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125770.299276                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125770.299276                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1446670                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1446670                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3818                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3818                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     78592000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     78592000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1450488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1450488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002632                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002632                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20584.599267                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20584.599267                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          377                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          377                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3441                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3441                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     67121500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     67121500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002372                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002372                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19506.393490                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19506.393490                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1448318                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1448318                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1723                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1723                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     30319500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     30319500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1450041                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1450041                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001188                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001188                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17596.923970                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17596.923970                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1704                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1704                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     28689500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     28689500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001175                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001175                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 16836.561033                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16836.561033                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       900500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       900500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       826500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       826500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          357                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            357                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1342                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1342                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     81154499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     81154499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1699                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1699                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.789876                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.789876                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 60472.801043                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 60472.801043                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1342                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1342                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     79812499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     79812499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.789876                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.789876                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 59472.801043                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 59472.801043                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.949512                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           93381402                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7950625                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.745165                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.949512                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998422                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998422                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        214227885                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       214227885                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 635816335000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30602757                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10633366                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25599240                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        48017137                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3154583                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23593                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6299                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29892                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          207                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          207                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           500361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          500361                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        421319                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30181442                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          561                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          561                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1210841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28766883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23856541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20798307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18609047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93294728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51662400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1226386496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       763648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1016817024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       749952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    886436800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       752384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    793070848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3976639552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        56377181                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332861504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         87464480                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.338084                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.583830                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               61126634     69.89%     69.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1               24640014     28.17%     98.06% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 515808      0.59%     98.65% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 829349      0.95%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 352675      0.40%    100.00% # Request fanout histogram
=======
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        326918209                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       326918209                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    149941072                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       149941072                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    149941072                       # number of overall hits
system.cpu1.dcache.overall_hits::total      149941072                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     32165805                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      32165805                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     32165805                       # number of overall misses
system.cpu1.dcache.overall_misses::total     32165805                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2454549057624                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2454549057624                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2454549057624                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2454549057624                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    182106877                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    182106877                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    182106877                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    182106877                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.176631                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.176631                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.176631                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.176631                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76309.268729                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76309.268729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76309.268729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76309.268729                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    147604426                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       337898                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2125536                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5282                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.443390                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.971602                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13131845                       # number of writebacks
system.cpu1.dcache.writebacks::total         13131845                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     19031824                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     19031824                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     19031824                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     19031824                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13133981                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13133981                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13133981                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13133981                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1207750499275                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1207750499275                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1207750499275                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1207750499275                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.072122                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.072122                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.072122                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.072122                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91956.163122                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91956.163122                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91956.163122                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91956.163122                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13131843                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    147311430                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      147311430                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     28884053                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     28884053                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2199519218500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2199519218500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    176195483                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    176195483                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.163932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.163932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76149.950926                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76149.950926                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     15974141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     15974141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12909912                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12909912                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1185465822500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1185465822500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.073270                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.073270                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91826.018837                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91826.018837                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2629642                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2629642                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3281752                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3281752                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 255029839124                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 255029839124                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5911394                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5911394                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.555157                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.555157                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 77711.490425                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77711.490425                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3057683                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3057683                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       224069                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       224069                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22284676775                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22284676775                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037905                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037905                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99454.528627                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99454.528627                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2175418                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2175418                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7776                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7776                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    157052500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    157052500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2183194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2183194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003562                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003562                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20197.080761                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20197.080761                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6614                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6614                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    131016500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    131016500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003030                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003030                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19808.965830                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19808.965830                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2181834                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2181834                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1062                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1062                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15524000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15524000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2182896                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2182896                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000487                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000487                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 14617.702448                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 14617.702448                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1047                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1047                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14481000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14481000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000480                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000480                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 13830.945559                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 13830.945559                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        52500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        52500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        48500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        48500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          479                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            479                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1894                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1894                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    143574999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    143574999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2373                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2373                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.798146                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.798146                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 75805.173706                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 75805.173706                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1894                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1894                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    141680999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    141680999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.798146                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.798146                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 74805.173706                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 74805.173706                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.984247                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          167457400                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13137152                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.746857                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.984247                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999508                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999508                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        386087800                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       386087800                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30857260                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10625447                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25840564                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        50167039                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14814664                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9478                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2159                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11637                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           496253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          496253                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        413320                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30443941                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          236                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          236                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1222987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53405125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39411135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              94056218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52180736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2277894720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       724096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1680766656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4011566208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        70122291                       # Total snoops (count)
system.tol2bus.snoopTraffic                 328884224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        101470924                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.227751                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.430114                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               78823447     77.68%     77.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1               22184876     21.86%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 462601      0.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           87464480                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62177671288                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10418614257                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9158096                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9323122815                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9126211                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14401674418                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         605583644                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11943754573                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9299558                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15083                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          101470924                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62697122381                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26717405838                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         611621243                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19718278704                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8534901                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4504                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
