$comment
	File created using the following command:
		vcd file Aula5_1.msim.vcd -direction
$end
$date
	Sun Sep 11 18:25:33 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_1_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [14] $end
$var wire 1 ' LEDR [13] $end
$var wire 1 ( LEDR [12] $end
$var wire 1 ) LEDR [11] $end
$var wire 1 * LEDR [10] $end
$var wire 1 + LEDR [9] $end
$var wire 1 , LEDR [8] $end
$var wire 1 - LEDR [7] $end
$var wire 1 . LEDR [6] $end
$var wire 1 / LEDR [5] $end
$var wire 1 0 LEDR [4] $end
$var wire 1 1 LEDR [3] $end
$var wire 1 2 LEDR [2] $end
$var wire 1 3 LEDR [1] $end
$var wire 1 4 LEDR [0] $end
$var wire 1 5 PC_OUT [8] $end
$var wire 1 6 PC_OUT [7] $end
$var wire 1 7 PC_OUT [6] $end
$var wire 1 8 PC_OUT [5] $end
$var wire 1 9 PC_OUT [4] $end
$var wire 1 : PC_OUT [3] $end
$var wire 1 ; PC_OUT [2] $end
$var wire 1 < PC_OUT [1] $end
$var wire 1 = PC_OUT [0] $end

$scope module i1 $end
$var wire 1 > gnd $end
$var wire 1 ? vcc $end
$var wire 1 @ unknown $end
$var wire 1 A devoe $end
$var wire 1 B devclrn $end
$var wire 1 C devpor $end
$var wire 1 D ww_devoe $end
$var wire 1 E ww_devclrn $end
$var wire 1 F ww_devpor $end
$var wire 1 G ww_CLOCK_50 $end
$var wire 1 H ww_KEY [3] $end
$var wire 1 I ww_KEY [2] $end
$var wire 1 J ww_KEY [1] $end
$var wire 1 K ww_KEY [0] $end
$var wire 1 L ww_PC_OUT [8] $end
$var wire 1 M ww_PC_OUT [7] $end
$var wire 1 N ww_PC_OUT [6] $end
$var wire 1 O ww_PC_OUT [5] $end
$var wire 1 P ww_PC_OUT [4] $end
$var wire 1 Q ww_PC_OUT [3] $end
$var wire 1 R ww_PC_OUT [2] $end
$var wire 1 S ww_PC_OUT [1] $end
$var wire 1 T ww_PC_OUT [0] $end
$var wire 1 U ww_LEDR [14] $end
$var wire 1 V ww_LEDR [13] $end
$var wire 1 W ww_LEDR [12] $end
$var wire 1 X ww_LEDR [11] $end
$var wire 1 Y ww_LEDR [10] $end
$var wire 1 Z ww_LEDR [9] $end
$var wire 1 [ ww_LEDR [8] $end
$var wire 1 \ ww_LEDR [7] $end
$var wire 1 ] ww_LEDR [6] $end
$var wire 1 ^ ww_LEDR [5] $end
$var wire 1 _ ww_LEDR [4] $end
$var wire 1 ` ww_LEDR [3] $end
$var wire 1 a ww_LEDR [2] $end
$var wire 1 b ww_LEDR [1] $end
$var wire 1 c ww_LEDR [0] $end
$var wire 1 d \CLOCK_50~input_o\ $end
$var wire 1 e \KEY[1]~input_o\ $end
$var wire 1 f \KEY[2]~input_o\ $end
$var wire 1 g \KEY[3]~input_o\ $end
$var wire 1 h \PC_OUT[0]~output_o\ $end
$var wire 1 i \PC_OUT[1]~output_o\ $end
$var wire 1 j \PC_OUT[2]~output_o\ $end
$var wire 1 k \PC_OUT[3]~output_o\ $end
$var wire 1 l \PC_OUT[4]~output_o\ $end
$var wire 1 m \PC_OUT[5]~output_o\ $end
$var wire 1 n \PC_OUT[6]~output_o\ $end
$var wire 1 o \PC_OUT[7]~output_o\ $end
$var wire 1 p \PC_OUT[8]~output_o\ $end
$var wire 1 q \LEDR[0]~output_o\ $end
$var wire 1 r \LEDR[1]~output_o\ $end
$var wire 1 s \LEDR[2]~output_o\ $end
$var wire 1 t \LEDR[3]~output_o\ $end
$var wire 1 u \LEDR[4]~output_o\ $end
$var wire 1 v \LEDR[5]~output_o\ $end
$var wire 1 w \LEDR[6]~output_o\ $end
$var wire 1 x \LEDR[7]~output_o\ $end
$var wire 1 y \LEDR[8]~output_o\ $end
$var wire 1 z \LEDR[9]~output_o\ $end
$var wire 1 { \LEDR[10]~output_o\ $end
$var wire 1 | \LEDR[11]~output_o\ $end
$var wire 1 } \LEDR[12]~output_o\ $end
$var wire 1 ~ \LEDR[13]~output_o\ $end
$var wire 1 !! \LEDR[14]~output_o\ $end
$var wire 1 "! \KEY[0]~input_o\ $end
$var wire 1 #! \ROM1|memROM~12_combout\ $end
$var wire 1 $! \ROM1|memROM~13_combout\ $end
$var wire 1 %! \incrementaPC|Add0~2\ $end
$var wire 1 &! \incrementaPC|Add0~6\ $end
$var wire 1 '! \incrementaPC|Add0~10\ $end
$var wire 1 (! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 )! \MUX2|saida_MUX[3]~3_combout\ $end
$var wire 1 *! \incrementaPC|Add0~14\ $end
$var wire 1 +! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 ,! \MUX2|saida_MUX[4]~4_combout\ $end
$var wire 1 -! \incrementaPC|Add0~18\ $end
$var wire 1 .! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 /! \MUX2|saida_MUX[5]~5_combout\ $end
$var wire 1 0! \incrementaPC|Add0~22\ $end
$var wire 1 1! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 2! \MUX2|saida_MUX[6]~6_combout\ $end
$var wire 1 3! \incrementaPC|Add0~26\ $end
$var wire 1 4! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 5! \MUX2|saida_MUX[7]~7_combout\ $end
$var wire 1 6! \ROM1|memROM~1_combout\ $end
$var wire 1 7! \ROM1|memROM~10_combout\ $end
$var wire 1 8! \ROM1|memROM~11_combout\ $end
$var wire 1 9! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 :! \MUX2|saida_MUX[2]~2_combout\ $end
$var wire 1 ;! \ROM1|memROM~6_combout\ $end
$var wire 1 <! \ROM1|memROM~9_combout\ $end
$var wire 1 =! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 >! \MUX2|saida_MUX[1]~1_combout\ $end
$var wire 1 ?! \ROM1|memROM~14_combout\ $end
$var wire 1 @! \incrementaPC|Add0~30\ $end
$var wire 1 A! \incrementaPC|Add0~33_sumout\ $end
$var wire 1 B! \MUX2|saida_MUX[8]~8_combout\ $end
$var wire 1 C! \ROM1|memROM~0_combout\ $end
$var wire 1 D! \ROM1|memROM~5_combout\ $end
$var wire 1 E! \ROM1|memROM~2_combout\ $end
$var wire 1 F! \ROM1|memROM~3_combout\ $end
$var wire 1 G! \ROM1|memROM~4_combout\ $end
$var wire 1 H! \DECODER|saida~4_combout\ $end
$var wire 1 I! \DECODER|saida[6]~3_combout\ $end
$var wire 1 J! \DECODER|saida[4]~1_combout\ $end
$var wire 1 K! \ULA1|saida[4]~4_combout\ $end
$var wire 1 L! \DECODER|saida[5]~2_combout\ $end
$var wire 1 M! \DECODER|Equal3~0_combout\ $end
$var wire 1 N! \ROM1|memROM~7_combout\ $end
$var wire 1 O! \ROM1|memROM~8_combout\ $end
$var wire 1 P! \RAM1|ram~4250_combout\ $end
$var wire 1 Q! \RAM1|ram~2070_q\ $end
$var wire 1 R! \RAM1|ram~4218_combout\ $end
$var wire 1 S! \RAM1|ram~4150_combout\ $end
$var wire 1 T! \RAM1|ram~4222_combout\ $end
$var wire 1 U! \RAM1|ram~4154_combout\ $end
$var wire 1 V! \RAM1|ram~4158_combout\ $end
$var wire 1 W! \ROM1|memROM~15_combout\ $end
$var wire 1 X! \ULA1|Add1~34_cout\ $end
$var wire 1 Y! \ULA1|Add1~1_sumout\ $end
$var wire 1 Z! \ULA1|saida[0]~0_combout\ $end
$var wire 1 [! \RAM1|ram~2066_q\ $end
$var wire 1 \! \RAM1|ram~4186_combout\ $end
$var wire 1 ]! \RAM1|ram~4114_combout\ $end
$var wire 1 ^! \RAM1|ram~4190_combout\ $end
$var wire 1 _! \RAM1|ram~4118_combout\ $end
$var wire 1 `! \RAM1|ram~4122_combout\ $end
$var wire 1 a! \ULA1|Add1~2\ $end
$var wire 1 b! \ULA1|Add1~5_sumout\ $end
$var wire 1 c! \ULA1|saida[1]~1_combout\ $end
$var wire 1 d! \RAM1|ram~2067_q\ $end
$var wire 1 e! \RAM1|ram~4194_combout\ $end
$var wire 1 f! \RAM1|ram~4123_combout\ $end
$var wire 1 g! \RAM1|ram~4198_combout\ $end
$var wire 1 h! \RAM1|ram~4127_combout\ $end
$var wire 1 i! \RAM1|ram~4131_combout\ $end
$var wire 1 j! \ULA1|Add1~6\ $end
$var wire 1 k! \ULA1|Add1~9_sumout\ $end
$var wire 1 l! \ULA1|saida[2]~2_combout\ $end
$var wire 1 m! \RAM1|ram~2068_q\ $end
$var wire 1 n! \RAM1|ram~4202_combout\ $end
$var wire 1 o! \RAM1|ram~4132_combout\ $end
$var wire 1 p! \RAM1|ram~4206_combout\ $end
$var wire 1 q! \RAM1|ram~4136_combout\ $end
$var wire 1 r! \RAM1|ram~4140_combout\ $end
$var wire 1 s! \ULA1|Add1~10\ $end
$var wire 1 t! \ULA1|Add1~13_sumout\ $end
$var wire 1 u! \ULA1|saida[3]~3_combout\ $end
$var wire 1 v! \RAM1|ram~2069_q\ $end
$var wire 1 w! \RAM1|ram~4210_combout\ $end
$var wire 1 x! \RAM1|ram~4141_combout\ $end
$var wire 1 y! \RAM1|ram~4214_combout\ $end
$var wire 1 z! \RAM1|ram~4145_combout\ $end
$var wire 1 {! \RAM1|ram~4149_combout\ $end
$var wire 1 |! \ULA1|Add1~14\ $end
$var wire 1 }! \ULA1|Add1~17_sumout\ $end
$var wire 1 ~! \ULA1|saida[5]~5_combout\ $end
$var wire 1 !" \RAM1|ram~2071_q\ $end
$var wire 1 "" \RAM1|ram~4226_combout\ $end
$var wire 1 #" \RAM1|ram~4159_combout\ $end
$var wire 1 $" \RAM1|ram~4230_combout\ $end
$var wire 1 %" \RAM1|ram~4163_combout\ $end
$var wire 1 &" \RAM1|ram~4167_combout\ $end
$var wire 1 '" \ROM1|memROM~16_combout\ $end
$var wire 1 (" \ULA1|Add1~18\ $end
$var wire 1 )" \ULA1|Add1~21_sumout\ $end
$var wire 1 *" \ULA1|saida[6]~6_combout\ $end
$var wire 1 +" \RAM1|ram~2072_q\ $end
$var wire 1 ," \RAM1|ram~4234_combout\ $end
$var wire 1 -" \RAM1|ram~4168_combout\ $end
$var wire 1 ." \RAM1|ram~4238_combout\ $end
$var wire 1 /" \RAM1|ram~4172_combout\ $end
$var wire 1 0" \RAM1|ram~4176_combout\ $end
$var wire 1 1" \ULA1|Add1~22\ $end
$var wire 1 2" \ULA1|Add1~25_sumout\ $end
$var wire 1 3" \ULA1|saida[7]~7_combout\ $end
$var wire 1 4" \RAM1|ram~2073_q\ $end
$var wire 1 5" \RAM1|ram~4242_combout\ $end
$var wire 1 6" \RAM1|ram~4177_combout\ $end
$var wire 1 7" \RAM1|ram~4246_combout\ $end
$var wire 1 8" \RAM1|ram~4181_combout\ $end
$var wire 1 9" \RAM1|ram~4185_combout\ $end
$var wire 1 :" \ULA1|Add1~26\ $end
$var wire 1 ;" \ULA1|Add1~29_sumout\ $end
$var wire 1 <" \FLAG|DOUT~1_combout\ $end
$var wire 1 =" \FLAG|DOUT~2_combout\ $end
$var wire 1 >" \FLAG|DOUT~0_combout\ $end
$var wire 1 ?" \FLAG|DOUT~q\ $end
$var wire 1 @" \logicaDesvio|saidaDesvio~0_combout\ $end
$var wire 1 A" \incrementaPC|Add0~1_sumout\ $end
$var wire 1 B" \MUX2|saida_MUX[0]~0_combout\ $end
$var wire 1 C" \DECODER|saida[1]~0_combout\ $end
$var wire 1 D" \DECODER|Equal2~0_combout\ $end
$var wire 1 E" \REGA|DOUT\ [7] $end
$var wire 1 F" \REGA|DOUT\ [6] $end
$var wire 1 G" \REGA|DOUT\ [5] $end
$var wire 1 H" \REGA|DOUT\ [4] $end
$var wire 1 I" \REGA|DOUT\ [3] $end
$var wire 1 J" \REGA|DOUT\ [2] $end
$var wire 1 K" \REGA|DOUT\ [1] $end
$var wire 1 L" \REGA|DOUT\ [0] $end
$var wire 1 M" \PC|DOUT\ [8] $end
$var wire 1 N" \PC|DOUT\ [7] $end
$var wire 1 O" \PC|DOUT\ [6] $end
$var wire 1 P" \PC|DOUT\ [5] $end
$var wire 1 Q" \PC|DOUT\ [4] $end
$var wire 1 R" \PC|DOUT\ [3] $end
$var wire 1 S" \PC|DOUT\ [2] $end
$var wire 1 T" \PC|DOUT\ [1] $end
$var wire 1 U" \PC|DOUT\ [0] $end
$var wire 1 V" \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 W" \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 X" \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 Y" \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 Z" \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 [" \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 \" \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 ]" \logicaDesvio|ALT_INV_saidaDesvio~0_combout\ $end
$var wire 1 ^" \FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 _" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 `" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 a" \DECODER|ALT_INV_saida[6]~3_combout\ $end
$var wire 1 b" \DECODER|ALT_INV_saida[4]~1_combout\ $end
$var wire 1 c" \DECODER|ALT_INV_Equal3~0_combout\ $end
$var wire 1 d" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 e" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 f" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 g" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 h" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 i" \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 j" \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 k" \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 l" \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 m" \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 n" \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 o" \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 p" \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 q" \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 r" \RAM1|ALT_INV_ram~4246_combout\ $end
$var wire 1 s" \RAM1|ALT_INV_ram~4242_combout\ $end
$var wire 1 t" \RAM1|ALT_INV_ram~4238_combout\ $end
$var wire 1 u" \RAM1|ALT_INV_ram~4234_combout\ $end
$var wire 1 v" \RAM1|ALT_INV_ram~4230_combout\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~4226_combout\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~4222_combout\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~4218_combout\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~4214_combout\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~4210_combout\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~4206_combout\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~4202_combout\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~4198_combout\ $end
$var wire 1 !# \RAM1|ALT_INV_ram~4194_combout\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~4190_combout\ $end
$var wire 1 ## \RAM1|ALT_INV_ram~4186_combout\ $end
$var wire 1 $# \ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~4181_combout\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~4177_combout\ $end
$var wire 1 '# \ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~4172_combout\ $end
$var wire 1 )# \RAM1|ALT_INV_ram~4168_combout\ $end
$var wire 1 *# \ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 +# \RAM1|ALT_INV_ram~4163_combout\ $end
$var wire 1 ,# \RAM1|ALT_INV_ram~4159_combout\ $end
$var wire 1 -# \ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 .# \RAM1|ALT_INV_ram~4154_combout\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~4150_combout\ $end
$var wire 1 0# \ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 1# \RAM1|ALT_INV_ram~4145_combout\ $end
$var wire 1 2# \RAM1|ALT_INV_ram~4141_combout\ $end
$var wire 1 3# \ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 4# \RAM1|ALT_INV_ram~4136_combout\ $end
$var wire 1 5# \RAM1|ALT_INV_ram~4132_combout\ $end
$var wire 1 6# \ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 7# \RAM1|ALT_INV_ram~4127_combout\ $end
$var wire 1 8# \RAM1|ALT_INV_ram~4123_combout\ $end
$var wire 1 9# \ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 :# \RAM1|ALT_INV_ram~4118_combout\ $end
$var wire 1 ;# \RAM1|ALT_INV_ram~4114_combout\ $end
$var wire 1 <# \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 =# \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 ># \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 ?# \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 @# \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 A# \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 B# \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 C# \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 D# \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 E# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 F# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 G# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 H# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 I# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 J# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 K# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 L# \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 M# \FLAG|ALT_INV_DOUT~2_combout\ $end
$var wire 1 N# \FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 O# \RAM1|ALT_INV_ram~2073_q\ $end
$var wire 1 P# \RAM1|ALT_INV_ram~2072_q\ $end
$var wire 1 Q# \RAM1|ALT_INV_ram~2071_q\ $end
$var wire 1 R# \RAM1|ALT_INV_ram~2070_q\ $end
$var wire 1 S# \RAM1|ALT_INV_ram~2069_q\ $end
$var wire 1 T# \RAM1|ALT_INV_ram~2068_q\ $end
$var wire 1 U# \RAM1|ALT_INV_ram~2067_q\ $end
$var wire 1 V# \RAM1|ALT_INV_ram~2066_q\ $end
$var wire 1 W# \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 X# \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 Y# \DECODER|ALT_INV_saida~4_combout\ $end
$var wire 1 Z# \RAM1|ALT_INV_ram~4185_combout\ $end
$var wire 1 [# \RAM1|ALT_INV_ram~4176_combout\ $end
$var wire 1 \# \RAM1|ALT_INV_ram~4167_combout\ $end
$var wire 1 ]# \RAM1|ALT_INV_ram~4158_combout\ $end
$var wire 1 ^# \RAM1|ALT_INV_ram~4149_combout\ $end
$var wire 1 _# \RAM1|ALT_INV_ram~4140_combout\ $end
$var wire 1 `# \RAM1|ALT_INV_ram~4131_combout\ $end
$var wire 1 a# \RAM1|ALT_INV_ram~4122_combout\ $end
$var wire 1 b# \ROM1|ALT_INV_memROM~14_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0>
1?
x@
1A
1B
1C
1D
1E
1F
xG
xd
xe
xf
xg
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
1!!
1"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
16!
17!
08!
09!
1:!
1;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
1H!
1I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
1a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
1j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
1|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
1("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
11"
02"
03"
04"
05"
06"
07"
08"
09"
1:"
0;"
0<"
0="
0>"
0?"
1@"
1A"
0B"
0C"
1D"
1V"
1W"
1X"
0Y"
1Z"
1["
1\"
0]"
1^"
0_"
1`"
0a"
1b"
1c"
1d"
0e"
1f"
0g"
1h"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
0D#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
0Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
x"
x#
x$
1%
05
06
07
08
09
0:
0;
0<
0=
1&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
xH
xI
xJ
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
$end
#25000
0%
0K
0"!
#50000
1%
1K
1"!
1S"
0o"
19!
0F!
1N!
0\"
1e"
0B#
1j
0H!
0I!
1J!
1L!
0@"
0D"
1O!
1W!
1R
0X#
0["
1]"
0b"
1a"
1Y#
1;
1k!
0s!
1l!
1R!
1T!
1Z!
1\!
1^!
1e!
1g!
1n!
1p!
1w!
1y!
1""
1$"
1,"
1."
15"
17"
1B"
1Y!
0a!
09#
0r"
0s"
0t"
0u"
0v"
0w"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0x"
0y"
03#
0!!
1}
1|
1b!
0j!
1t!
0|!
1~
00#
06#
0U
1W
1X
1}!
0("
0k!
1V
1)
1(
0&
13#
0-#
1'
1)"
01"
0*#
12"
0:"
0'#
1;"
0$#
#75000
0%
0K
0"!
#100000
1%
1K
1"!
1L"
1J"
1U"
0q"
0J#
0L#
0Y!
1a!
1k!
0A"
1%!
07!
1?!
1C!
0N!
1\"
0h"
0b#
1Y"
1D#
03#
19#
1h
1s
1q
1=!
0b!
1j!
0B"
18!
1D!
1I!
0J!
0L!
1M!
1'"
0O!
0W!
16#
0C#
1T
1a
1c
0k!
1s!
1X#
1["
0W#
0c"
1b"
0a"
0`"
0X"
1=
14
12
1>!
13#
1S!
1U!
1]!
1_!
1f!
1h!
1o!
1q!
1x!
1z!
1#"
1%"
1-"
1/"
16"
18"
1k!
1K!
1u!
1~!
1*"
13"
1P!
0R!
0T!
0Z!
0\!
0^!
0e!
0g!
0n!
0p!
0w!
0y!
0""
0$"
0,"
0."
05"
07"
1Y!
0t!
1|!
0l!
10#
09#
1r"
1s"
1t"
1u"
1v"
1w"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1x"
1y"
03#
0%#
0&#
0(#
0)#
0+#
0,#
01#
02#
04#
05#
07#
08#
0:#
0;#
0.#
0/#
1y
0}
0|
0}!
1("
0~
1V!
1`!
1i!
1r!
1{!
1&"
10"
19"
1l!
0S!
0U!
0]!
0_!
0f!
0h!
0o!
0q!
0x!
0z!
0#"
0%"
0-"
0/"
06"
08"
1Z!
0u!
1-#
1[
0W
0X
0)"
11"
1%#
1&#
1(#
1)#
1+#
1,#
11#
12#
14#
15#
17#
18#
1:#
1;#
1.#
1/#
0Z#
0[#
0\#
0^#
0_#
0`#
0a#
0]#
0V
1,
0)
0(
0K!
1*#
0'
1}!
0("
0Y!
1b!
0j!
0k!
1t!
0|!
1)"
01"
0;"
0V!
0`!
0i!
0r!
0{!
0&"
00"
09"
0~!
1Z#
1[#
1\#
1^#
1_#
1`#
1a#
1]#
1$#
0*#
00#
13#
06#
19#
0-#
02"
0}!
1k!
0s!
0)"
1K!
1}!
1Y!
0Z!
0b!
1j!
1c!
0k!
1s!
0l!
0t!
1|!
1u!
1~!
1)"
12"
03"
1;"
1*#
03#
1-#
1'#
1t!
0|!
0$#
0'#
0*#
10#
13#
16#
09#
0-#
0*"
0K!
1l!
0~!
0}!
1("
0t!
1|!
1k!
00#
1K!
1Z!
0c!
0l!
0u!
1~!
1*"
13"
1}!
0("
03#
10#
1-#
1u!
0}!
1("
0)"
11"
0-#
0K!
0u!
1l!
1)"
01"
1*#
1-#
1K!
02"
1:"
0)"
11"
0*#
0K!
0~!
12"
0:"
1*#
1'#
1~!
02"
1:"
0;"
0'#
0*"
0~!
1;"
1$#
1'#
1*"
0;"
0$#
0*"
03"
1$#
13"
03"
#125000
0%
0K
0"!
#150000
1%
1K
1"!
1T"
1[!
1m!
0U"
1q"
0T#
0V#
0p"
0=!
1&!
1\!
1n!
1A"
0%!
0C!
1E!
1G!
0d"
0f"
1h"
0D#
0}"
0##
1C#
0h
1i
1=!
0&!
09!
1'!
0>!
1]!
1o!
1B"
0D!
0'"
1H!
0M!
1<"
1C"
1B#
0C#
0T
1S
1(!
19!
0'!
0N#
1c"
0Y#
1W#
1`"
05#
0;#
0=
1<
1>!
0:!
0B#
0A#
1`!
1r!
0P!
0(!
1)!
1:!
1A#
0_#
0a#
1z
0y
0Y!
0k!
0)!
1Z
0[
13#
19#
0,
1+
0Z!
0l!
1="
0M#
1>"
#175000
0%
0K
0"!
#200000
1%
1K
1"!
1?"
1U"
0q"
0^"
0A"
1%!
0?!
0E!
1F!
0G!
1N!
0\"
1d"
0e"
1f"
1b#
1D#
1h
0=!
1&!
0B"
0`!
0r!
0<"
1@"
0C"
1D"
1O!
1W!
1C#
1T
09!
1'!
0X#
0["
0]"
1N#
1_#
1a#
1=
0>!
1B#
1k!
0:!
0\!
0n!
1B"
1Y!
1(!
0A#
09#
1}"
1##
03#
1!!
0z
1l!
0]!
0o!
1Z!
1U
0Z
15#
1;#
0+
1&
#225000
0%
0K
0"!
#250000
1%
1K
1"!
0S"
0T"
1p"
1o"
19!
0'!
1#!
1=!
0&!
1C!
0h"
0C#
0W"
0B#
0i
0j
09!
0(!
1$!
1D!
1'"
0D"
1A#
1B#
0S
0R
0W#
0`"
0V"
0<
0;
1)!
0!!
0U
0&
#275000
0%
0K
0"!
#300000
1%
1K
1"!
1R"
0n"
0#!
1(!
17!
0C!
0F!
0N!
1\"
1e"
1h"
0Y"
0A#
1W"
1k
0$!
08!
0D!
0'"
0H!
0I!
1J!
1L!
0@"
0O!
0W!
1Q
1X#
1["
1]"
0b"
1a"
1Y#
1W#
1`"
1X"
1V"
1:
0k!
1>!
0Z!
0B"
13#
1}
1|
1~
1W
1X
1V
1)
1(
1'
#325000
0%
0K
0"!
#350000
1%
1K
1"!
1T"
0L"
0U"
1q"
1L#
0p"
0=!
1&!
0Y!
1A"
0%!
07!
1?!
1E!
1G!
0d"
0f"
0b#
1Y"
0D#
19#
1C#
0h
0q
1i
1=!
0&!
19!
0>!
1B"
18!
1H!
1I!
0J!
0L!
1<"
1C"
0B#
0C#
0T
0c
1S
09!
0N#
1b"
0a"
0Y#
0X"
0=
1<
04
1>!
1:!
1B#
1\!
1n!
1k!
0l!
0:!
03#
0}"
0##
1z
0}
0|
0~
1]!
1o!
1l!
0="
1Z
0W
0X
1M#
05#
0;#
0V
1+
0)
0(
0'
1`!
1r!
0>"
0_#
0a#
1Y!
0a!
0k!
13#
09#
1b!
0j!
1Z!
0l!
06#
1k!
0s!
1c!
03#
1t!
0|!
1l!
00#
1}!
0("
1u!
0-#
1)"
01"
1K!
0*#
12"
0:"
1~!
0'#
1;"
1*"
0$#
13"
#375000
0%
0K
0"!
#400000
1%
1K
1"!
0?"
1U"
0q"
1^"
0A"
1%!
1<!
0?!
1C!
0E!
1F!
0G!
1N!
0\"
1d"
0e"
1f"
0h"
1b#
0Z"
1D#
1h
0=!
1&!
0B"
0\!
0n!
0`!
0r!
1D!
1'"
0<"
1@"
0C"
1O!
1W!
1C#
1T
19!
0X#
0["
0]"
1N#
0W#
0`"
1_#
1a#
1}"
1##
1=
0>!
0B#
0]!
0o!
0k!
1s!
0@"
0)!
1>!
1B"
0Y!
1a!
19#
1]"
13#
15#
1;#
0z
0b!
1j!
0t!
1|!
0l!
1)!
1:!
0>!
0B"
0Z!
10#
16#
0Z
0}!
1("
1k!
0+
0c!
0u!
03#
1-#
0)"
11"
0K!
1l!
1*#
02"
1:"
0~!
1'#
0;"
0*"
1$#
03"
#425000
0%
0K
0"!
#450000
1%
1K
1"!
1S"
0T"
0U"
1q"
1p"
0o"
09!
1'!
1=!
0&!
1#!
1A"
0%!
17!
0<!
0C!
0N!
1\"
1h"
1Z"
0Y"
0D#
0W"
0C#
1B#
0h
0i
1j
0=!
19!
0'!
0(!
1*!
0:!
1$!
1B"
08!
1>!
0D!
0'"
1D"
0O!
0W!
1A#
0B#
1C#
0T
0S
1R
1+!
1(!
0*!
1X#
1["
1W#
1`"
1X"
0V"
0=
0<
1;
0>!
1:!
0)!
0A#
0@#
1@"
0+!
1,!
1)!
1@#
0]"
1!!
0B"
0,!
1U
1&
#475000
0%
0K
0"!
#500000
1%
1K
1"!
#525000
0%
0K
0"!
#550000
1%
1K
1"!
#575000
0%
0K
0"!
#600000
1%
1K
1"!
#625000
0%
0K
0"!
#650000
1%
1K
1"!
#675000
0%
0K
0"!
#700000
1%
1K
1"!
#725000
0%
0K
0"!
#750000
1%
1K
1"!
#775000
0%
0K
0"!
#800000
1%
1K
1"!
#825000
0%
0K
0"!
#850000
1%
1K
1"!
#875000
0%
0K
0"!
#900000
1%
1K
1"!
#925000
0%
0K
0"!
#950000
1%
1K
1"!
#975000
0%
0K
0"!
#1000000
