[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IFStage|IFStage>io_out_pc",
    "sources":[
      "~IFStage|IFStage>io_bc_branch_cache_overwrite",
      "~IFStage|IFStage>io_bc_pc",
      "~IFStage|IFStage>io_in_pc"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IFStage|IFStage>io_cache_addr",
    "sources":[
      "~IFStage|IFStage>io_in_pc"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IFStage|IFStage>io_out_inst",
    "sources":[
      "~IFStage|IFStage>io_bc_branch_cache_overwrite",
      "~IFStage|IFStage>io_bc_inst",
      "~IFStage|IFStage>io_cache_dout"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"verilog"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"IFStage"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"verilog"
  }
]