// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [15:0] ap_return_28;
output  [15:0] ap_return_29;
output  [15:0] ap_return_30;
output  [15:0] ap_return_31;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;
reg[15:0] ap_return_8;
reg[15:0] ap_return_9;
reg[15:0] ap_return_10;
reg[15:0] ap_return_11;
reg[15:0] ap_return_12;
reg[15:0] ap_return_13;
reg[15:0] ap_return_14;
reg[15:0] ap_return_15;
reg[15:0] ap_return_16;
reg[15:0] ap_return_17;
reg[15:0] ap_return_18;
reg[15:0] ap_return_19;
reg[15:0] ap_return_20;
reg[15:0] ap_return_21;
reg[15:0] ap_return_22;
reg[15:0] ap_return_23;
reg[15:0] ap_return_24;
reg[15:0] ap_return_25;
reg[15:0] ap_return_26;
reg[15:0] ap_return_27;
reg[15:0] ap_return_28;
reg[15:0] ap_return_29;
reg[15:0] ap_return_30;
reg[15:0] ap_return_31;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln129_fu_4476_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] outidx_address0;
reg    outidx_ce0;
wire   [3:0] outidx_q0;
wire   [7:0] w3_address0;
reg    w3_ce0;
wire   [24:0] w3_q0;
reg   [0:0] do_init_reg_182;
reg   [7:0] w_index73_reg_198;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123_reg_212;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124_reg_226;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125_reg_240;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126_reg_254;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127_reg_268;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128_reg_282;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129_reg_296;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130_reg_310;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131_reg_324;
reg   [31:0] in_index74_reg_338;
reg   [15:0] acc72_reg_352;
reg   [15:0] acc_170_reg_366;
reg   [15:0] acc_268_reg_380;
reg   [15:0] acc_366_reg_394;
reg   [15:0] acc_464_reg_408;
reg   [15:0] acc_562_reg_422;
reg   [15:0] acc_660_reg_436;
reg   [15:0] acc_758_reg_450;
reg   [15:0] acc_856_reg_464;
reg   [15:0] acc_954_reg_478;
reg   [15:0] acc_1052_reg_492;
reg   [15:0] acc_1150_reg_506;
reg   [15:0] acc_1248_reg_520;
reg   [15:0] acc_1346_reg_534;
reg   [15:0] acc_1444_reg_548;
reg   [15:0] acc_1542_reg_562;
reg   [15:0] acc_1640_reg_576;
reg   [15:0] acc_1738_reg_590;
reg   [15:0] acc_1836_reg_604;
reg   [15:0] acc_1934_reg_618;
reg   [15:0] acc_2032_reg_632;
reg   [15:0] acc_2130_reg_646;
reg   [15:0] acc_2228_reg_660;
reg   [15:0] acc_2326_reg_674;
reg   [15:0] acc_2424_reg_688;
reg   [15:0] acc_2522_reg_702;
reg   [15:0] acc_2620_reg_716;
reg   [15:0] acc_2718_reg_730;
reg   [15:0] acc_2816_reg_744;
reg   [15:0] acc_2914_reg_758;
reg   [15:0] acc_3012_reg_772;
reg   [15:0] acc_3110_reg_786;
reg   [0:0] ap_phi_mux_do_init_phi_fu_186_p6;
wire   [7:0] w_index_fu_4470_p2;
reg   [7:0] w_index_reg_5007;
reg   [0:0] icmp_ln129_reg_5012;
wire   [31:0] in_index_fu_4748_p3;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0;
reg   [7:0] ap_phi_mux_w_index73_phi_fu_202_p6;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_phi_fu_804_p4;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_phi_fu_816_p4;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_phi_fu_828_p4;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_phi_fu_840_p4;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_phi_fu_852_p4;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_phi_fu_864_p4;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_876_p4;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_888_p4;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_900_p4;
reg   [15:0] ap_phi_mux_acc_phi_fu_2618_p32;
reg   [15:0] ap_phi_mux_acc_1_phi_fu_2564_p32;
reg   [15:0] ap_phi_mux_acc_2_phi_fu_2510_p32;
reg   [15:0] ap_phi_mux_acc_3_phi_fu_2456_p32;
reg   [15:0] ap_phi_mux_acc_4_phi_fu_2402_p32;
reg   [15:0] ap_phi_mux_acc_5_phi_fu_2348_p32;
reg   [15:0] ap_phi_mux_acc_6_phi_fu_2294_p32;
reg   [15:0] ap_phi_mux_acc_7_phi_fu_2240_p32;
reg   [15:0] ap_phi_mux_acc_8_phi_fu_2186_p32;
reg   [15:0] ap_phi_mux_acc_9_phi_fu_2132_p32;
reg   [15:0] ap_phi_mux_acc_10_phi_fu_2078_p32;
reg   [15:0] ap_phi_mux_acc_11_phi_fu_2024_p32;
reg   [15:0] ap_phi_mux_acc_12_phi_fu_1970_p32;
reg   [15:0] ap_phi_mux_acc_13_phi_fu_1916_p32;
reg   [15:0] ap_phi_mux_acc_14_phi_fu_1862_p32;
reg   [15:0] ap_phi_mux_acc_15_phi_fu_1808_p32;
reg   [15:0] ap_phi_mux_acc_16_phi_fu_4378_p32;
reg   [15:0] ap_phi_mux_acc_17_phi_fu_4324_p32;
reg   [15:0] ap_phi_mux_acc_18_phi_fu_4270_p32;
reg   [15:0] ap_phi_mux_acc_19_phi_fu_4216_p32;
reg   [15:0] ap_phi_mux_acc_20_phi_fu_4162_p32;
reg   [15:0] ap_phi_mux_acc_21_phi_fu_4108_p32;
reg   [15:0] ap_phi_mux_acc_22_phi_fu_4054_p32;
reg   [15:0] ap_phi_mux_acc_23_phi_fu_4000_p32;
reg   [15:0] ap_phi_mux_acc_24_phi_fu_3946_p32;
reg   [15:0] ap_phi_mux_acc_25_phi_fu_3892_p32;
reg   [15:0] ap_phi_mux_acc_26_phi_fu_3838_p32;
reg   [15:0] ap_phi_mux_acc_27_phi_fu_3784_p32;
reg   [15:0] ap_phi_mux_acc_28_phi_fu_3730_p32;
reg   [15:0] ap_phi_mux_acc_29_phi_fu_3676_p32;
reg   [15:0] ap_phi_mux_acc_30_phi_fu_3622_p32;
reg   [15:0] ap_phi_mux_acc_31_phi_fu_3568_p32;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_800;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_800;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_812;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_812;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_824;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_824;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_836;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_836;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_848;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_848;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_860;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_860;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_872;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_872;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_884;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_884;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_896;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_896;
reg   [15:0] ap_phi_mux_acc_47_phi_fu_911_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_47_reg_908;
wire   [0:0] icmp_ln138_fu_4594_p2;
reg   [15:0] ap_phi_mux_acc_46_phi_fu_967_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_46_reg_964;
reg   [15:0] ap_phi_mux_acc_45_phi_fu_1023_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_45_reg_1020;
reg   [15:0] ap_phi_mux_acc_44_phi_fu_1079_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_44_reg_1076;
reg   [15:0] ap_phi_mux_acc_43_phi_fu_1135_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_43_reg_1132;
reg   [15:0] ap_phi_mux_acc_42_phi_fu_1191_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_42_reg_1188;
reg   [15:0] ap_phi_mux_acc_41_phi_fu_1247_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_41_reg_1244;
reg   [15:0] ap_phi_mux_acc_40_phi_fu_1303_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_40_reg_1300;
reg   [15:0] ap_phi_mux_acc_39_phi_fu_1359_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_39_reg_1356;
reg   [15:0] ap_phi_mux_acc_38_phi_fu_1415_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_38_reg_1412;
reg   [15:0] ap_phi_mux_acc_37_phi_fu_1471_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_37_reg_1468;
reg   [15:0] ap_phi_mux_acc_36_phi_fu_1527_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_36_reg_1524;
reg   [15:0] ap_phi_mux_acc_35_phi_fu_1583_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_35_reg_1580;
reg   [15:0] ap_phi_mux_acc_34_phi_fu_1639_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_34_reg_1636;
reg   [15:0] ap_phi_mux_acc_33_phi_fu_1695_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_33_reg_1692;
reg   [15:0] ap_phi_mux_acc_32_phi_fu_1751_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_32_reg_1748;
wire   [15:0] acc_48_fu_4600_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_15_reg_1804;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_14_reg_1858;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_13_reg_1912;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_12_reg_1966;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_11_reg_2020;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_10_reg_2074;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_9_reg_2128;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_8_reg_2182;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_7_reg_2236;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_6_reg_2290;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_5_reg_2344;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_4_reg_2398;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_3_reg_2452;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_2_reg_2506;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_1_reg_2560;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_reg_2614;
reg   [15:0] ap_phi_mux_acc_64_phi_fu_2671_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_64_reg_2668;
wire   [0:0] icmp_ln138_1_fu_4708_p2;
reg   [15:0] ap_phi_mux_acc_63_phi_fu_2727_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_63_reg_2724;
reg   [15:0] ap_phi_mux_acc_62_phi_fu_2783_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_62_reg_2780;
reg   [15:0] ap_phi_mux_acc_61_phi_fu_2839_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_61_reg_2836;
reg   [15:0] ap_phi_mux_acc_60_phi_fu_2895_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_60_reg_2892;
reg   [15:0] ap_phi_mux_acc_59_phi_fu_2951_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_59_reg_2948;
reg   [15:0] ap_phi_mux_acc_58_phi_fu_3007_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_58_reg_3004;
reg   [15:0] ap_phi_mux_acc_57_phi_fu_3063_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_57_reg_3060;
reg   [15:0] ap_phi_mux_acc_56_phi_fu_3119_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_56_reg_3116;
reg   [15:0] ap_phi_mux_acc_55_phi_fu_3175_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_55_reg_3172;
reg   [15:0] ap_phi_mux_acc_54_phi_fu_3231_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_54_reg_3228;
reg   [15:0] ap_phi_mux_acc_53_phi_fu_3287_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_53_reg_3284;
reg   [15:0] ap_phi_mux_acc_52_phi_fu_3343_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_52_reg_3340;
reg   [15:0] ap_phi_mux_acc_51_phi_fu_3399_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_51_reg_3396;
reg   [15:0] ap_phi_mux_acc_50_phi_fu_3455_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_50_reg_3452;
reg   [15:0] ap_phi_mux_acc_49_phi_fu_3511_p34;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_49_reg_3508;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_31_reg_3564;
wire   [15:0] acc_65_fu_4714_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_30_reg_3618;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_29_reg_3672;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_28_reg_3726;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_27_reg_3780;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_26_reg_3834;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_25_reg_3888;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_24_reg_3942;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_23_reg_3996;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_22_reg_4050;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_21_reg_4104;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_20_reg_4158;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_19_reg_4212;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_18_reg_4266;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_17_reg_4320;
wire   [15:0] ap_phi_reg_pp0_iter1_acc_16_reg_4374;
wire   [63:0] zext_ln129_fu_4464_p1;
wire   [3:0] a_fu_4486_p10;
wire  signed [15:0] w_fu_4510_p1;
wire  signed [15:0] a_fu_4486_p11;
wire   [25:0] mul_ln138_fu_4526_p2;
wire  signed [15:0] tmp_i_fu_4542_p18;
wire  signed [15:0] trunc_ln_fu_4532_p4;
wire  signed [16:0] sext_ln138_fu_4580_p1;
wire  signed [16:0] sext_ln138_1_fu_4584_p1;
wire   [16:0] sub_ln138_fu_4588_p2;
wire  signed [8:0] tmp_fu_4622_p4;
wire   [24:0] mul_ln138_1_fu_4636_p2;
wire  signed [14:0] trunc_ln138_1_fu_4642_p4;
wire  signed [15:0] tmp_i_126_fu_4656_p18;
wire  signed [16:0] sext_ln138_2_fu_4694_p1;
wire  signed [16:0] sext_ln138_3_fu_4698_p1;
wire   [16:0] sub_ln138_1_fu_4702_p2;
wire  signed [15:0] sext_ln138_6_fu_4652_p1;
wire   [31:0] in_index_1_fu_4736_p2;
wire   [0:0] icmp_ln148_fu_4742_p2;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [15:0] ap_return_4_preg;
reg   [15:0] ap_return_5_preg;
reg   [15:0] ap_return_6_preg;
reg   [15:0] ap_return_7_preg;
reg   [15:0] ap_return_8_preg;
reg   [15:0] ap_return_9_preg;
reg   [15:0] ap_return_10_preg;
reg   [15:0] ap_return_11_preg;
reg   [15:0] ap_return_12_preg;
reg   [15:0] ap_return_13_preg;
reg   [15:0] ap_return_14_preg;
reg   [15:0] ap_return_15_preg;
reg   [15:0] ap_return_16_preg;
reg   [15:0] ap_return_17_preg;
reg   [15:0] ap_return_18_preg;
reg   [15:0] ap_return_19_preg;
reg   [15:0] ap_return_20_preg;
reg   [15:0] ap_return_21_preg;
reg   [15:0] ap_return_22_preg;
reg   [15:0] ap_return_23_preg;
reg   [15:0] ap_return_24_preg;
reg   [15:0] ap_return_25_preg;
reg   [15:0] ap_return_26_preg;
reg   [15:0] ap_return_27_preg;
reg   [15:0] ap_return_28_preg;
reg   [15:0] ap_return_29_preg;
reg   [15:0] ap_return_30_preg;
reg   [15:0] ap_return_31_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_380;
reg    ap_condition_39;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
#0 ap_return_4_preg = 16'd0;
#0 ap_return_5_preg = 16'd0;
#0 ap_return_6_preg = 16'd0;
#0 ap_return_7_preg = 16'd0;
#0 ap_return_8_preg = 16'd0;
#0 ap_return_9_preg = 16'd0;
#0 ap_return_10_preg = 16'd0;
#0 ap_return_11_preg = 16'd0;
#0 ap_return_12_preg = 16'd0;
#0 ap_return_13_preg = 16'd0;
#0 ap_return_14_preg = 16'd0;
#0 ap_return_15_preg = 16'd0;
#0 ap_return_16_preg = 16'd0;
#0 ap_return_17_preg = 16'd0;
#0 ap_return_18_preg = 16'd0;
#0 ap_return_19_preg = 16'd0;
#0 ap_return_20_preg = 16'd0;
#0 ap_return_21_preg = 16'd0;
#0 ap_return_22_preg = 16'd0;
#0 ap_return_23_preg = 16'd0;
#0 ap_return_24_preg = 16'd0;
#0 ap_return_25_preg = 16'd0;
#0 ap_return_26_preg = 16'd0;
#0 ap_return_27_preg = 16'd0;
#0 ap_return_28_preg = 16'd0;
#0 ap_return_29_preg = 16'd0;
#0 ap_return_30_preg = 16'd0;
#0 ap_return_31_preg = 16'd0;
end

process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_dEe #(
    .DataWidth( 4 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
outidx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_address0),
    .ce0(outidx_ce0),
    .q0(outidx_q0)
);

process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_eOg #(
    .DataWidth( 25 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
w3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w3_address0),
    .ce0(w3_ce0),
    .q0(w3_q0)
);

process_data_mux_9_4_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
mux_9_4_16_1_1_U86(
    .din0(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_900_p4),
    .din1(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_888_p4),
    .din2(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_876_p4),
    .din3(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_phi_fu_864_p4),
    .din4(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_phi_fu_852_p4),
    .din5(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_phi_fu_840_p4),
    .din6(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_phi_fu_828_p4),
    .din7(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_phi_fu_816_p4),
    .din8(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_phi_fu_804_p4),
    .din9(a_fu_4486_p10),
    .dout(a_fu_4486_p11)
);

process_data_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U87(
    .din0(w_fu_4510_p1),
    .din1(a_fu_4486_p11),
    .dout(mul_ln138_fu_4526_p2)
);

process_data_mux_16_4_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
mux_16_4_16_1_1_U88(
    .din0(acc72_reg_352),
    .din1(acc_170_reg_366),
    .din2(acc_268_reg_380),
    .din3(acc_366_reg_394),
    .din4(acc_464_reg_408),
    .din5(acc_562_reg_422),
    .din6(acc_660_reg_436),
    .din7(acc_758_reg_450),
    .din8(acc_856_reg_464),
    .din9(acc_954_reg_478),
    .din10(acc_1052_reg_492),
    .din11(acc_1150_reg_506),
    .din12(acc_1248_reg_520),
    .din13(acc_1346_reg_534),
    .din14(acc_1444_reg_548),
    .din15(acc_1542_reg_562),
    .din16(outidx_q0),
    .dout(tmp_i_fu_4542_p18)
);

process_data_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U89(
    .din0(a_fu_4486_p11),
    .din1(tmp_fu_4622_p4),
    .dout(mul_ln138_1_fu_4636_p2)
);

process_data_mux_16_4_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
mux_16_4_16_1_1_U90(
    .din0(acc_1640_reg_576),
    .din1(acc_1738_reg_590),
    .din2(acc_1836_reg_604),
    .din3(acc_1934_reg_618),
    .din4(acc_2032_reg_632),
    .din5(acc_2130_reg_646),
    .din6(acc_2228_reg_660),
    .din7(acc_2326_reg_674),
    .din8(acc_2424_reg_688),
    .din9(acc_2522_reg_702),
    .din10(acc_2620_reg_716),
    .din11(acc_2718_reg_730),
    .din12(acc_2816_reg_744),
    .din13(acc_2914_reg_758),
    .din14(acc_3012_reg_772),
    .din15(acc_3110_reg_786),
    .din16(outidx_q0),
    .dout(tmp_i_126_fu_4656_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_0_preg <= ap_phi_mux_acc_phi_fu_2618_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_10_preg <= ap_phi_mux_acc_10_phi_fu_2078_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_11_preg <= ap_phi_mux_acc_11_phi_fu_2024_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_12_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_12_preg <= ap_phi_mux_acc_12_phi_fu_1970_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_13_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_13_preg <= ap_phi_mux_acc_13_phi_fu_1916_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_14_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_14_preg <= ap_phi_mux_acc_14_phi_fu_1862_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_15_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_15_preg <= ap_phi_mux_acc_15_phi_fu_1808_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_16_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_16_preg <= ap_phi_mux_acc_16_phi_fu_4378_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_17_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_17_preg <= ap_phi_mux_acc_17_phi_fu_4324_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_18_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_18_preg <= ap_phi_mux_acc_18_phi_fu_4270_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_19_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_19_preg <= ap_phi_mux_acc_19_phi_fu_4216_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_1_preg <= ap_phi_mux_acc_1_phi_fu_2564_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_20_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_20_preg <= ap_phi_mux_acc_20_phi_fu_4162_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_21_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_21_preg <= ap_phi_mux_acc_21_phi_fu_4108_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_22_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_22_preg <= ap_phi_mux_acc_22_phi_fu_4054_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_23_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_23_preg <= ap_phi_mux_acc_23_phi_fu_4000_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_24_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_24_preg <= ap_phi_mux_acc_24_phi_fu_3946_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_25_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_25_preg <= ap_phi_mux_acc_25_phi_fu_3892_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_26_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_26_preg <= ap_phi_mux_acc_26_phi_fu_3838_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_27_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_27_preg <= ap_phi_mux_acc_27_phi_fu_3784_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_28_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_28_preg <= ap_phi_mux_acc_28_phi_fu_3730_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_29_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_29_preg <= ap_phi_mux_acc_29_phi_fu_3676_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_2_preg <= ap_phi_mux_acc_2_phi_fu_2510_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_30_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_30_preg <= ap_phi_mux_acc_30_phi_fu_3622_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_31_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_31_preg <= ap_phi_mux_acc_31_phi_fu_3568_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_3_preg <= ap_phi_mux_acc_3_phi_fu_2456_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_4_preg <= ap_phi_mux_acc_4_phi_fu_2402_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_5_preg <= ap_phi_mux_acc_5_phi_fu_2348_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_6_preg <= ap_phi_mux_acc_6_phi_fu_2294_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_7_preg <= ap_phi_mux_acc_7_phi_fu_2240_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_8_preg <= ap_phi_mux_acc_8_phi_fu_2186_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_9_preg <= ap_phi_mux_acc_9_phi_fu_2132_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc72_reg_352 <= ap_phi_mux_acc_phi_fu_2618_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc72_reg_352 <= 16'd18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_1052_reg_492 <= ap_phi_mux_acc_10_phi_fu_2078_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1052_reg_492 <= 16'd65530;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_1150_reg_506 <= ap_phi_mux_acc_11_phi_fu_2024_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1150_reg_506 <= 16'd11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_1248_reg_520 <= ap_phi_mux_acc_12_phi_fu_1970_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1248_reg_520 <= 16'd15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_1346_reg_534 <= ap_phi_mux_acc_13_phi_fu_1916_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1346_reg_534 <= 16'd65523;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_1444_reg_548 <= ap_phi_mux_acc_14_phi_fu_1862_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1444_reg_548 <= 16'd65515;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_1542_reg_562 <= ap_phi_mux_acc_15_phi_fu_1808_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1542_reg_562 <= 16'd65515;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_1640_reg_576 <= ap_phi_mux_acc_16_phi_fu_4378_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1640_reg_576 <= 16'd22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_170_reg_366 <= ap_phi_mux_acc_1_phi_fu_2564_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_170_reg_366 <= 16'd65519;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_1738_reg_590 <= ap_phi_mux_acc_17_phi_fu_4324_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1738_reg_590 <= 16'd16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_1836_reg_604 <= ap_phi_mux_acc_18_phi_fu_4270_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1836_reg_604 <= 16'd9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_1934_reg_618 <= ap_phi_mux_acc_19_phi_fu_4216_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1934_reg_618 <= 16'd13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_2032_reg_632 <= ap_phi_mux_acc_20_phi_fu_4162_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2032_reg_632 <= 16'd3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_2130_reg_646 <= ap_phi_mux_acc_21_phi_fu_4108_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2130_reg_646 <= 16'd14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_2228_reg_660 <= ap_phi_mux_acc_22_phi_fu_4054_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2228_reg_660 <= 16'd19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_2326_reg_674 <= ap_phi_mux_acc_23_phi_fu_4000_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2326_reg_674 <= 16'd65531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_2424_reg_688 <= ap_phi_mux_acc_24_phi_fu_3946_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2424_reg_688 <= 16'd65534;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_2522_reg_702 <= ap_phi_mux_acc_25_phi_fu_3892_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2522_reg_702 <= 16'd65515;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_2620_reg_716 <= ap_phi_mux_acc_26_phi_fu_3838_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2620_reg_716 <= 16'd65527;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_268_reg_380 <= ap_phi_mux_acc_2_phi_fu_2510_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_268_reg_380 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_2718_reg_730 <= ap_phi_mux_acc_27_phi_fu_3784_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2718_reg_730 <= 16'd65523;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_2816_reg_744 <= ap_phi_mux_acc_28_phi_fu_3730_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2816_reg_744 <= 16'd5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_2914_reg_758 <= ap_phi_mux_acc_29_phi_fu_3676_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2914_reg_758 <= 16'd6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_3012_reg_772 <= ap_phi_mux_acc_30_phi_fu_3622_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_3012_reg_772 <= 16'd65516;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_3110_reg_786 <= ap_phi_mux_acc_31_phi_fu_3568_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_3110_reg_786 <= 16'd65517;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_366_reg_394 <= ap_phi_mux_acc_3_phi_fu_2456_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_366_reg_394 <= 16'd65522;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_464_reg_408 <= ap_phi_mux_acc_4_phi_fu_2402_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_464_reg_408 <= 16'd65522;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_562_reg_422 <= ap_phi_mux_acc_5_phi_fu_2348_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_562_reg_422 <= 16'd9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_660_reg_436 <= ap_phi_mux_acc_6_phi_fu_2294_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_660_reg_436 <= 16'd65515;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_758_reg_450 <= ap_phi_mux_acc_7_phi_fu_2240_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_758_reg_450 <= 16'd65532;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_856_reg_464 <= ap_phi_mux_acc_8_phi_fu_2186_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_856_reg_464 <= 16'd65527;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_954_reg_478 <= ap_phi_mux_acc_9_phi_fu_2132_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_954_reg_478 <= 16'd65515;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_186_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_800 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_800 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_800;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_186_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_812 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_812 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_812;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_186_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_824 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_824 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_824;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_186_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_836 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_836 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_836;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_186_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_848 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_848 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_848;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_186_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_860 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_860 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_860;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_186_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_872 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_872 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_872;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_186_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_884 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_884 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_884;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_186_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_896 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_896 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_896;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_182 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_182 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index74_reg_338 <= in_index_fu_4748_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index74_reg_338 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index73_reg_198 <= w_index_reg_5007;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index73_reg_198 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln129_reg_5012 <= icmp_ln129_fu_4476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123_reg_212 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_phi_fu_804_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124_reg_226 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_phi_fu_816_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125_reg_240 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_phi_fu_828_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126_reg_254 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_phi_fu_840_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127_reg_268 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_phi_fu_852_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128_reg_282 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_phi_fu_864_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129_reg_296 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_876_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130_reg_310 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_888_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131_reg_324 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_900_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_5007 <= w_index_fu_4470_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd10)) begin
        ap_phi_mux_acc_10_phi_fu_2078_p32 = acc_48_fu_4600_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_10_phi_fu_2078_p32 = ap_phi_mux_acc_42_phi_fu_1191_p34;
    end else begin
        ap_phi_mux_acc_10_phi_fu_2078_p32 = ap_phi_reg_pp0_iter1_acc_10_reg_2074;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd11)) begin
        ap_phi_mux_acc_11_phi_fu_2024_p32 = acc_48_fu_4600_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_11_phi_fu_2024_p32 = ap_phi_mux_acc_43_phi_fu_1135_p34;
    end else begin
        ap_phi_mux_acc_11_phi_fu_2024_p32 = ap_phi_reg_pp0_iter1_acc_11_reg_2020;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd12)) begin
        ap_phi_mux_acc_12_phi_fu_1970_p32 = acc_48_fu_4600_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_12_phi_fu_1970_p32 = ap_phi_mux_acc_44_phi_fu_1079_p34;
    end else begin
        ap_phi_mux_acc_12_phi_fu_1970_p32 = ap_phi_reg_pp0_iter1_acc_12_reg_1966;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd13)) begin
        ap_phi_mux_acc_13_phi_fu_1916_p32 = acc_48_fu_4600_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_13_phi_fu_1916_p32 = ap_phi_mux_acc_45_phi_fu_1023_p34;
    end else begin
        ap_phi_mux_acc_13_phi_fu_1916_p32 = ap_phi_reg_pp0_iter1_acc_13_reg_1912;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd14)) begin
        ap_phi_mux_acc_14_phi_fu_1862_p32 = acc_48_fu_4600_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_14_phi_fu_1862_p32 = ap_phi_mux_acc_46_phi_fu_967_p34;
    end else begin
        ap_phi_mux_acc_14_phi_fu_1862_p32 = ap_phi_reg_pp0_iter1_acc_14_reg_1858;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14))) begin
        ap_phi_mux_acc_15_phi_fu_1808_p32 = ap_phi_mux_acc_47_phi_fu_911_p34;
    end else if ((outidx_q0 == 4'd15)) begin
        ap_phi_mux_acc_15_phi_fu_1808_p32 = acc_48_fu_4600_p2;
    end else begin
        ap_phi_mux_acc_15_phi_fu_1808_p32 = ap_phi_reg_pp0_iter1_acc_15_reg_1804;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd0)) begin
        ap_phi_mux_acc_16_phi_fu_4378_p32 = acc_65_fu_4714_p2;
    end else if (((outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_16_phi_fu_4378_p32 = ap_phi_mux_acc_49_phi_fu_3511_p34;
    end else begin
        ap_phi_mux_acc_16_phi_fu_4378_p32 = ap_phi_reg_pp0_iter1_acc_16_reg_4374;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd1)) begin
        ap_phi_mux_acc_17_phi_fu_4324_p32 = acc_65_fu_4714_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_17_phi_fu_4324_p32 = ap_phi_mux_acc_50_phi_fu_3455_p34;
    end else begin
        ap_phi_mux_acc_17_phi_fu_4324_p32 = ap_phi_reg_pp0_iter1_acc_17_reg_4320;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd2)) begin
        ap_phi_mux_acc_18_phi_fu_4270_p32 = acc_65_fu_4714_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_18_phi_fu_4270_p32 = ap_phi_mux_acc_51_phi_fu_3399_p34;
    end else begin
        ap_phi_mux_acc_18_phi_fu_4270_p32 = ap_phi_reg_pp0_iter1_acc_18_reg_4266;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd3)) begin
        ap_phi_mux_acc_19_phi_fu_4216_p32 = acc_65_fu_4714_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_19_phi_fu_4216_p32 = ap_phi_mux_acc_52_phi_fu_3343_p34;
    end else begin
        ap_phi_mux_acc_19_phi_fu_4216_p32 = ap_phi_reg_pp0_iter1_acc_19_reg_4212;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd1)) begin
        ap_phi_mux_acc_1_phi_fu_2564_p32 = acc_48_fu_4600_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_1_phi_fu_2564_p32 = ap_phi_mux_acc_33_phi_fu_1695_p34;
    end else begin
        ap_phi_mux_acc_1_phi_fu_2564_p32 = ap_phi_reg_pp0_iter1_acc_1_reg_2560;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd4)) begin
        ap_phi_mux_acc_20_phi_fu_4162_p32 = acc_65_fu_4714_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_20_phi_fu_4162_p32 = ap_phi_mux_acc_53_phi_fu_3287_p34;
    end else begin
        ap_phi_mux_acc_20_phi_fu_4162_p32 = ap_phi_reg_pp0_iter1_acc_20_reg_4158;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd5)) begin
        ap_phi_mux_acc_21_phi_fu_4108_p32 = acc_65_fu_4714_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_21_phi_fu_4108_p32 = ap_phi_mux_acc_54_phi_fu_3231_p34;
    end else begin
        ap_phi_mux_acc_21_phi_fu_4108_p32 = ap_phi_reg_pp0_iter1_acc_21_reg_4104;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd6)) begin
        ap_phi_mux_acc_22_phi_fu_4054_p32 = acc_65_fu_4714_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_22_phi_fu_4054_p32 = ap_phi_mux_acc_55_phi_fu_3175_p34;
    end else begin
        ap_phi_mux_acc_22_phi_fu_4054_p32 = ap_phi_reg_pp0_iter1_acc_22_reg_4050;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd7)) begin
        ap_phi_mux_acc_23_phi_fu_4000_p32 = acc_65_fu_4714_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_23_phi_fu_4000_p32 = ap_phi_mux_acc_56_phi_fu_3119_p34;
    end else begin
        ap_phi_mux_acc_23_phi_fu_4000_p32 = ap_phi_reg_pp0_iter1_acc_23_reg_3996;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd8)) begin
        ap_phi_mux_acc_24_phi_fu_3946_p32 = acc_65_fu_4714_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_24_phi_fu_3946_p32 = ap_phi_mux_acc_57_phi_fu_3063_p34;
    end else begin
        ap_phi_mux_acc_24_phi_fu_3946_p32 = ap_phi_reg_pp0_iter1_acc_24_reg_3942;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd9)) begin
        ap_phi_mux_acc_25_phi_fu_3892_p32 = acc_65_fu_4714_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_25_phi_fu_3892_p32 = ap_phi_mux_acc_58_phi_fu_3007_p34;
    end else begin
        ap_phi_mux_acc_25_phi_fu_3892_p32 = ap_phi_reg_pp0_iter1_acc_25_reg_3888;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd10)) begin
        ap_phi_mux_acc_26_phi_fu_3838_p32 = acc_65_fu_4714_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_26_phi_fu_3838_p32 = ap_phi_mux_acc_59_phi_fu_2951_p34;
    end else begin
        ap_phi_mux_acc_26_phi_fu_3838_p32 = ap_phi_reg_pp0_iter1_acc_26_reg_3834;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd11)) begin
        ap_phi_mux_acc_27_phi_fu_3784_p32 = acc_65_fu_4714_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_27_phi_fu_3784_p32 = ap_phi_mux_acc_60_phi_fu_2895_p34;
    end else begin
        ap_phi_mux_acc_27_phi_fu_3784_p32 = ap_phi_reg_pp0_iter1_acc_27_reg_3780;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd12)) begin
        ap_phi_mux_acc_28_phi_fu_3730_p32 = acc_65_fu_4714_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_28_phi_fu_3730_p32 = ap_phi_mux_acc_61_phi_fu_2839_p34;
    end else begin
        ap_phi_mux_acc_28_phi_fu_3730_p32 = ap_phi_reg_pp0_iter1_acc_28_reg_3726;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_29_phi_fu_3676_p32 = ap_phi_mux_acc_62_phi_fu_2783_p34;
    end else if ((outidx_q0 == 4'd13)) begin
        ap_phi_mux_acc_29_phi_fu_3676_p32 = acc_65_fu_4714_p2;
    end else begin
        ap_phi_mux_acc_29_phi_fu_3676_p32 = ap_phi_reg_pp0_iter1_acc_29_reg_3672;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd2)) begin
        ap_phi_mux_acc_2_phi_fu_2510_p32 = acc_48_fu_4600_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_2_phi_fu_2510_p32 = ap_phi_mux_acc_34_phi_fu_1639_p34;
    end else begin
        ap_phi_mux_acc_2_phi_fu_2510_p32 = ap_phi_reg_pp0_iter1_acc_2_reg_2506;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd14)) begin
        ap_phi_mux_acc_30_phi_fu_3622_p32 = acc_65_fu_4714_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_30_phi_fu_3622_p32 = ap_phi_mux_acc_63_phi_fu_2727_p34;
    end else begin
        ap_phi_mux_acc_30_phi_fu_3622_p32 = ap_phi_reg_pp0_iter1_acc_30_reg_3618;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd15)) begin
        ap_phi_mux_acc_31_phi_fu_3568_p32 = acc_65_fu_4714_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14))) begin
        ap_phi_mux_acc_31_phi_fu_3568_p32 = ap_phi_mux_acc_64_phi_fu_2671_p34;
    end else begin
        ap_phi_mux_acc_31_phi_fu_3568_p32 = ap_phi_reg_pp0_iter1_acc_31_reg_3564;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd0))) begin
        ap_phi_mux_acc_32_phi_fu_1751_p34 = 16'd0;
    end else if (((icmp_ln138_fu_4594_p2 == 1'd0) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd1)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd2)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd3)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd4)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd5)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd6)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd7)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd8)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd9)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd10)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd11)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd12)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd13)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd14)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd15)))) begin
        ap_phi_mux_acc_32_phi_fu_1751_p34 = acc72_reg_352;
    end else begin
        ap_phi_mux_acc_32_phi_fu_1751_p34 = ap_phi_reg_pp0_iter1_acc_32_reg_1748;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd1))) begin
        ap_phi_mux_acc_33_phi_fu_1695_p34 = 16'd0;
    end else if (((icmp_ln138_fu_4594_p2 == 1'd0) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd0)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd2)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd3)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd4)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd5)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd6)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd7)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd8)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd9)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd10)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd11)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd12)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd13)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd14)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd15)))) begin
        ap_phi_mux_acc_33_phi_fu_1695_p34 = acc_170_reg_366;
    end else begin
        ap_phi_mux_acc_33_phi_fu_1695_p34 = ap_phi_reg_pp0_iter1_acc_33_reg_1692;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd2))) begin
        ap_phi_mux_acc_34_phi_fu_1639_p34 = 16'd0;
    end else if (((icmp_ln138_fu_4594_p2 == 1'd0) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd0)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd1)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd3)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd4)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd5)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd6)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd7)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd8)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd9)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd10)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd11)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd12)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd13)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd14)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd15)))) begin
        ap_phi_mux_acc_34_phi_fu_1639_p34 = acc_268_reg_380;
    end else begin
        ap_phi_mux_acc_34_phi_fu_1639_p34 = ap_phi_reg_pp0_iter1_acc_34_reg_1636;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd3))) begin
        ap_phi_mux_acc_35_phi_fu_1583_p34 = 16'd0;
    end else if (((icmp_ln138_fu_4594_p2 == 1'd0) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd0)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd1)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd2)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd4)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd5)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd6)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd7)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd8)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd9)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd10)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd11)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd12)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd13)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd14)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd15)))) begin
        ap_phi_mux_acc_35_phi_fu_1583_p34 = acc_366_reg_394;
    end else begin
        ap_phi_mux_acc_35_phi_fu_1583_p34 = ap_phi_reg_pp0_iter1_acc_35_reg_1580;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd4))) begin
        ap_phi_mux_acc_36_phi_fu_1527_p34 = 16'd0;
    end else if (((icmp_ln138_fu_4594_p2 == 1'd0) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd0)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd1)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd2)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd3)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd5)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd6)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd7)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd8)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd9)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd10)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd11)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd12)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd13)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd14)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd15)))) begin
        ap_phi_mux_acc_36_phi_fu_1527_p34 = acc_464_reg_408;
    end else begin
        ap_phi_mux_acc_36_phi_fu_1527_p34 = ap_phi_reg_pp0_iter1_acc_36_reg_1524;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd5))) begin
        ap_phi_mux_acc_37_phi_fu_1471_p34 = 16'd0;
    end else if (((icmp_ln138_fu_4594_p2 == 1'd0) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd0)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd1)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd2)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd3)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd4)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd6)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd7)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd8)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd9)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd10)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd11)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd12)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd13)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd14)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd15)))) begin
        ap_phi_mux_acc_37_phi_fu_1471_p34 = acc_562_reg_422;
    end else begin
        ap_phi_mux_acc_37_phi_fu_1471_p34 = ap_phi_reg_pp0_iter1_acc_37_reg_1468;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd6))) begin
        ap_phi_mux_acc_38_phi_fu_1415_p34 = 16'd0;
    end else if (((icmp_ln138_fu_4594_p2 == 1'd0) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd0)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd1)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd2)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd3)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd4)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd5)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd7)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd8)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd9)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd10)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd11)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd12)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd13)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd14)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd15)))) begin
        ap_phi_mux_acc_38_phi_fu_1415_p34 = acc_660_reg_436;
    end else begin
        ap_phi_mux_acc_38_phi_fu_1415_p34 = ap_phi_reg_pp0_iter1_acc_38_reg_1412;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd7))) begin
        ap_phi_mux_acc_39_phi_fu_1359_p34 = 16'd0;
    end else if (((icmp_ln138_fu_4594_p2 == 1'd0) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd0)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd1)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd2)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd3)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd4)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd5)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd6)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd8)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd9)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd10)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd11)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd12)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd13)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd14)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd15)))) begin
        ap_phi_mux_acc_39_phi_fu_1359_p34 = acc_758_reg_450;
    end else begin
        ap_phi_mux_acc_39_phi_fu_1359_p34 = ap_phi_reg_pp0_iter1_acc_39_reg_1356;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd3)) begin
        ap_phi_mux_acc_3_phi_fu_2456_p32 = acc_48_fu_4600_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_3_phi_fu_2456_p32 = ap_phi_mux_acc_35_phi_fu_1583_p34;
    end else begin
        ap_phi_mux_acc_3_phi_fu_2456_p32 = ap_phi_reg_pp0_iter1_acc_3_reg_2452;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd8))) begin
        ap_phi_mux_acc_40_phi_fu_1303_p34 = 16'd0;
    end else if (((icmp_ln138_fu_4594_p2 == 1'd0) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd0)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd1)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd2)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd3)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd4)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd5)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd6)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd7)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd9)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd10)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd11)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd12)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd13)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd14)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd15)))) begin
        ap_phi_mux_acc_40_phi_fu_1303_p34 = acc_856_reg_464;
    end else begin
        ap_phi_mux_acc_40_phi_fu_1303_p34 = ap_phi_reg_pp0_iter1_acc_40_reg_1300;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd9))) begin
        ap_phi_mux_acc_41_phi_fu_1247_p34 = 16'd0;
    end else if (((icmp_ln138_fu_4594_p2 == 1'd0) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd0)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd1)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd2)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd3)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd4)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd5)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd6)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd7)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd8)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd10)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd11)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd12)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd13)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd14)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd15)))) begin
        ap_phi_mux_acc_41_phi_fu_1247_p34 = acc_954_reg_478;
    end else begin
        ap_phi_mux_acc_41_phi_fu_1247_p34 = ap_phi_reg_pp0_iter1_acc_41_reg_1244;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd10))) begin
        ap_phi_mux_acc_42_phi_fu_1191_p34 = 16'd0;
    end else if (((icmp_ln138_fu_4594_p2 == 1'd0) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd0)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd1)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd2)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd3)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd4)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd5)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd6)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd7)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd8)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd9)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd11)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd12)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd13)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd14)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd15)))) begin
        ap_phi_mux_acc_42_phi_fu_1191_p34 = acc_1052_reg_492;
    end else begin
        ap_phi_mux_acc_42_phi_fu_1191_p34 = ap_phi_reg_pp0_iter1_acc_42_reg_1188;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd11))) begin
        ap_phi_mux_acc_43_phi_fu_1135_p34 = 16'd0;
    end else if (((icmp_ln138_fu_4594_p2 == 1'd0) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd0)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd1)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd2)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd3)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd4)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd5)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd6)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd7)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd8)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd9)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd10)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd12)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd13)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd14)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd15)))) begin
        ap_phi_mux_acc_43_phi_fu_1135_p34 = acc_1150_reg_506;
    end else begin
        ap_phi_mux_acc_43_phi_fu_1135_p34 = ap_phi_reg_pp0_iter1_acc_43_reg_1132;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd12))) begin
        ap_phi_mux_acc_44_phi_fu_1079_p34 = 16'd0;
    end else if (((icmp_ln138_fu_4594_p2 == 1'd0) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd0)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd1)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd2)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd3)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd4)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd5)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd6)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd7)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd8)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd9)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd10)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd11)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd13)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd14)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd15)))) begin
        ap_phi_mux_acc_44_phi_fu_1079_p34 = acc_1248_reg_520;
    end else begin
        ap_phi_mux_acc_44_phi_fu_1079_p34 = ap_phi_reg_pp0_iter1_acc_44_reg_1076;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd13))) begin
        ap_phi_mux_acc_45_phi_fu_1023_p34 = 16'd0;
    end else if (((icmp_ln138_fu_4594_p2 == 1'd0) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd0)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd1)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd2)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd3)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd4)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd5)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd6)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd7)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd8)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd9)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd10)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd11)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd12)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd14)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd15)))) begin
        ap_phi_mux_acc_45_phi_fu_1023_p34 = acc_1346_reg_534;
    end else begin
        ap_phi_mux_acc_45_phi_fu_1023_p34 = ap_phi_reg_pp0_iter1_acc_45_reg_1020;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd14))) begin
        ap_phi_mux_acc_46_phi_fu_967_p34 = 16'd0;
    end else if (((icmp_ln138_fu_4594_p2 == 1'd0) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd0)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd1)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd2)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd3)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd4)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd5)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd6)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd7)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd8)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd9)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd10)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd11)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd12)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd13)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd15)))) begin
        ap_phi_mux_acc_46_phi_fu_967_p34 = acc_1444_reg_548;
    end else begin
        ap_phi_mux_acc_46_phi_fu_967_p34 = ap_phi_reg_pp0_iter1_acc_46_reg_964;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_4594_p2 == 1'd0) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd0)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd1)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd2)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd3)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd4)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd5)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd6)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd7)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd8)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd9)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd10)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd11)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd12)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd13)) | ((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd14)))) begin
        ap_phi_mux_acc_47_phi_fu_911_p34 = acc_1542_reg_562;
    end else if (((icmp_ln138_fu_4594_p2 == 1'd1) & (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_47_phi_fu_911_p34 = 16'd0;
    end else begin
        ap_phi_mux_acc_47_phi_fu_911_p34 = ap_phi_reg_pp0_iter1_acc_47_reg_908;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd0) & (icmp_ln138_1_fu_4708_p2 == 1'd1))) begin
        ap_phi_mux_acc_49_phi_fu_3511_p34 = 16'd0;
    end else if (((icmp_ln138_1_fu_4708_p2 == 1'd0) | ((outidx_q0 == 4'd1) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd2) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd3) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd4) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd5) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd6) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd7) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd8) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd9) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd10) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd11) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd12) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd13) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd14) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd15) & (icmp_ln138_1_fu_4708_p2 == 1'd1)))) begin
        ap_phi_mux_acc_49_phi_fu_3511_p34 = acc_1640_reg_576;
    end else begin
        ap_phi_mux_acc_49_phi_fu_3511_p34 = ap_phi_reg_pp0_iter1_acc_49_reg_3508;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd4)) begin
        ap_phi_mux_acc_4_phi_fu_2402_p32 = acc_48_fu_4600_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_4_phi_fu_2402_p32 = ap_phi_mux_acc_36_phi_fu_1527_p34;
    end else begin
        ap_phi_mux_acc_4_phi_fu_2402_p32 = ap_phi_reg_pp0_iter1_acc_4_reg_2398;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd1) & (icmp_ln138_1_fu_4708_p2 == 1'd1))) begin
        ap_phi_mux_acc_50_phi_fu_3455_p34 = 16'd0;
    end else if (((icmp_ln138_1_fu_4708_p2 == 1'd0) | ((outidx_q0 == 4'd0) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd2) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd3) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd4) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd5) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd6) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd7) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd8) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd9) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd10) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd11) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd12) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd13) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd14) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd15) & (icmp_ln138_1_fu_4708_p2 == 1'd1)))) begin
        ap_phi_mux_acc_50_phi_fu_3455_p34 = acc_1738_reg_590;
    end else begin
        ap_phi_mux_acc_50_phi_fu_3455_p34 = ap_phi_reg_pp0_iter1_acc_50_reg_3452;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd2) & (icmp_ln138_1_fu_4708_p2 == 1'd1))) begin
        ap_phi_mux_acc_51_phi_fu_3399_p34 = 16'd0;
    end else if (((icmp_ln138_1_fu_4708_p2 == 1'd0) | ((outidx_q0 == 4'd0) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd1) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd3) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd4) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd5) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd6) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd7) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd8) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd9) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd10) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd11) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd12) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd13) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd14) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd15) & (icmp_ln138_1_fu_4708_p2 == 1'd1)))) begin
        ap_phi_mux_acc_51_phi_fu_3399_p34 = acc_1836_reg_604;
    end else begin
        ap_phi_mux_acc_51_phi_fu_3399_p34 = ap_phi_reg_pp0_iter1_acc_51_reg_3396;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd3) & (icmp_ln138_1_fu_4708_p2 == 1'd1))) begin
        ap_phi_mux_acc_52_phi_fu_3343_p34 = 16'd0;
    end else if (((icmp_ln138_1_fu_4708_p2 == 1'd0) | ((outidx_q0 == 4'd0) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd1) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd2) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd4) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd5) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd6) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd7) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd8) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd9) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd10) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd11) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd12) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd13) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd14) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd15) & (icmp_ln138_1_fu_4708_p2 == 1'd1)))) begin
        ap_phi_mux_acc_52_phi_fu_3343_p34 = acc_1934_reg_618;
    end else begin
        ap_phi_mux_acc_52_phi_fu_3343_p34 = ap_phi_reg_pp0_iter1_acc_52_reg_3340;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd4) & (icmp_ln138_1_fu_4708_p2 == 1'd1))) begin
        ap_phi_mux_acc_53_phi_fu_3287_p34 = 16'd0;
    end else if (((icmp_ln138_1_fu_4708_p2 == 1'd0) | ((outidx_q0 == 4'd0) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd1) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd2) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd3) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd5) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd6) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd7) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd8) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd9) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd10) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd11) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd12) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd13) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd14) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd15) & (icmp_ln138_1_fu_4708_p2 == 1'd1)))) begin
        ap_phi_mux_acc_53_phi_fu_3287_p34 = acc_2032_reg_632;
    end else begin
        ap_phi_mux_acc_53_phi_fu_3287_p34 = ap_phi_reg_pp0_iter1_acc_53_reg_3284;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd5) & (icmp_ln138_1_fu_4708_p2 == 1'd1))) begin
        ap_phi_mux_acc_54_phi_fu_3231_p34 = 16'd0;
    end else if (((icmp_ln138_1_fu_4708_p2 == 1'd0) | ((outidx_q0 == 4'd0) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd1) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd2) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd3) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd4) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd6) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd7) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd8) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd9) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd10) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd11) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd12) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd13) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd14) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd15) & (icmp_ln138_1_fu_4708_p2 == 1'd1)))) begin
        ap_phi_mux_acc_54_phi_fu_3231_p34 = acc_2130_reg_646;
    end else begin
        ap_phi_mux_acc_54_phi_fu_3231_p34 = ap_phi_reg_pp0_iter1_acc_54_reg_3228;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd6) & (icmp_ln138_1_fu_4708_p2 == 1'd1))) begin
        ap_phi_mux_acc_55_phi_fu_3175_p34 = 16'd0;
    end else if (((icmp_ln138_1_fu_4708_p2 == 1'd0) | ((outidx_q0 == 4'd0) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd1) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd2) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd3) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd4) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd5) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd7) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd8) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd9) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd10) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd11) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd12) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd13) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd14) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd15) & (icmp_ln138_1_fu_4708_p2 == 1'd1)))) begin
        ap_phi_mux_acc_55_phi_fu_3175_p34 = acc_2228_reg_660;
    end else begin
        ap_phi_mux_acc_55_phi_fu_3175_p34 = ap_phi_reg_pp0_iter1_acc_55_reg_3172;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd7) & (icmp_ln138_1_fu_4708_p2 == 1'd1))) begin
        ap_phi_mux_acc_56_phi_fu_3119_p34 = 16'd0;
    end else if (((icmp_ln138_1_fu_4708_p2 == 1'd0) | ((outidx_q0 == 4'd0) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd1) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd2) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd3) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd4) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd5) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd6) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd8) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd9) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd10) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd11) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd12) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd13) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd14) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd15) & (icmp_ln138_1_fu_4708_p2 == 1'd1)))) begin
        ap_phi_mux_acc_56_phi_fu_3119_p34 = acc_2326_reg_674;
    end else begin
        ap_phi_mux_acc_56_phi_fu_3119_p34 = ap_phi_reg_pp0_iter1_acc_56_reg_3116;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd8) & (icmp_ln138_1_fu_4708_p2 == 1'd1))) begin
        ap_phi_mux_acc_57_phi_fu_3063_p34 = 16'd0;
    end else if (((icmp_ln138_1_fu_4708_p2 == 1'd0) | ((outidx_q0 == 4'd0) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd1) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd2) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd3) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd4) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd5) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd6) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd7) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd9) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd10) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd11) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd12) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd13) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd14) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd15) & (icmp_ln138_1_fu_4708_p2 == 1'd1)))) begin
        ap_phi_mux_acc_57_phi_fu_3063_p34 = acc_2424_reg_688;
    end else begin
        ap_phi_mux_acc_57_phi_fu_3063_p34 = ap_phi_reg_pp0_iter1_acc_57_reg_3060;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd9) & (icmp_ln138_1_fu_4708_p2 == 1'd1))) begin
        ap_phi_mux_acc_58_phi_fu_3007_p34 = 16'd0;
    end else if (((icmp_ln138_1_fu_4708_p2 == 1'd0) | ((outidx_q0 == 4'd0) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd1) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd2) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd3) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd4) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd5) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd6) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd7) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd8) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd10) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd11) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd12) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd13) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd14) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd15) & (icmp_ln138_1_fu_4708_p2 == 1'd1)))) begin
        ap_phi_mux_acc_58_phi_fu_3007_p34 = acc_2522_reg_702;
    end else begin
        ap_phi_mux_acc_58_phi_fu_3007_p34 = ap_phi_reg_pp0_iter1_acc_58_reg_3004;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd10) & (icmp_ln138_1_fu_4708_p2 == 1'd1))) begin
        ap_phi_mux_acc_59_phi_fu_2951_p34 = 16'd0;
    end else if (((icmp_ln138_1_fu_4708_p2 == 1'd0) | ((outidx_q0 == 4'd0) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd1) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd2) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd3) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd4) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd5) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd6) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd7) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd8) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd9) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd11) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd12) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd13) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd14) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd15) & (icmp_ln138_1_fu_4708_p2 == 1'd1)))) begin
        ap_phi_mux_acc_59_phi_fu_2951_p34 = acc_2620_reg_716;
    end else begin
        ap_phi_mux_acc_59_phi_fu_2951_p34 = ap_phi_reg_pp0_iter1_acc_59_reg_2948;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd5)) begin
        ap_phi_mux_acc_5_phi_fu_2348_p32 = acc_48_fu_4600_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_5_phi_fu_2348_p32 = ap_phi_mux_acc_37_phi_fu_1471_p34;
    end else begin
        ap_phi_mux_acc_5_phi_fu_2348_p32 = ap_phi_reg_pp0_iter1_acc_5_reg_2344;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd11) & (icmp_ln138_1_fu_4708_p2 == 1'd1))) begin
        ap_phi_mux_acc_60_phi_fu_2895_p34 = 16'd0;
    end else if (((icmp_ln138_1_fu_4708_p2 == 1'd0) | ((outidx_q0 == 4'd0) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd1) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd2) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd3) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd4) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd5) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd6) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd7) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd8) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd9) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd10) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd12) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd13) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd14) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd15) & (icmp_ln138_1_fu_4708_p2 == 1'd1)))) begin
        ap_phi_mux_acc_60_phi_fu_2895_p34 = acc_2718_reg_730;
    end else begin
        ap_phi_mux_acc_60_phi_fu_2895_p34 = ap_phi_reg_pp0_iter1_acc_60_reg_2892;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd12) & (icmp_ln138_1_fu_4708_p2 == 1'd1))) begin
        ap_phi_mux_acc_61_phi_fu_2839_p34 = 16'd0;
    end else if (((icmp_ln138_1_fu_4708_p2 == 1'd0) | ((outidx_q0 == 4'd0) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd1) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd2) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd3) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd4) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd5) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd6) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd7) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd8) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd9) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd10) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd11) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd13) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd14) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd15) & (icmp_ln138_1_fu_4708_p2 == 1'd1)))) begin
        ap_phi_mux_acc_61_phi_fu_2839_p34 = acc_2816_reg_744;
    end else begin
        ap_phi_mux_acc_61_phi_fu_2839_p34 = ap_phi_reg_pp0_iter1_acc_61_reg_2836;
    end
end

always @ (*) begin
    if (((icmp_ln138_1_fu_4708_p2 == 1'd0) | ((outidx_q0 == 4'd0) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd1) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd2) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd3) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd4) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd5) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd6) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd7) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd8) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd9) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd10) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd11) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd12) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd14) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd15) & (icmp_ln138_1_fu_4708_p2 == 1'd1)))) begin
        ap_phi_mux_acc_62_phi_fu_2783_p34 = acc_2914_reg_758;
    end else if (((outidx_q0 == 4'd13) & (icmp_ln138_1_fu_4708_p2 == 1'd1))) begin
        ap_phi_mux_acc_62_phi_fu_2783_p34 = 16'd0;
    end else begin
        ap_phi_mux_acc_62_phi_fu_2783_p34 = ap_phi_reg_pp0_iter1_acc_62_reg_2780;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd14) & (icmp_ln138_1_fu_4708_p2 == 1'd1))) begin
        ap_phi_mux_acc_63_phi_fu_2727_p34 = 16'd0;
    end else if (((icmp_ln138_1_fu_4708_p2 == 1'd0) | ((outidx_q0 == 4'd0) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd1) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd2) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd3) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd4) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd5) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd6) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd7) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd8) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd9) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd10) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd11) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd12) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd13) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd15) & (icmp_ln138_1_fu_4708_p2 == 1'd1)))) begin
        ap_phi_mux_acc_63_phi_fu_2727_p34 = acc_3012_reg_772;
    end else begin
        ap_phi_mux_acc_63_phi_fu_2727_p34 = ap_phi_reg_pp0_iter1_acc_63_reg_2724;
    end
end

always @ (*) begin
    if (((outidx_q0 == 4'd15) & (icmp_ln138_1_fu_4708_p2 == 1'd1))) begin
        ap_phi_mux_acc_64_phi_fu_2671_p34 = 16'd0;
    end else if (((icmp_ln138_1_fu_4708_p2 == 1'd0) | ((outidx_q0 == 4'd0) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd1) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd2) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd3) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd4) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd5) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd6) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd7) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd8) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd9) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd10) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd11) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd12) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd13) & (icmp_ln138_1_fu_4708_p2 == 1'd1)) | ((outidx_q0 == 4'd14) & (icmp_ln138_1_fu_4708_p2 == 1'd1)))) begin
        ap_phi_mux_acc_64_phi_fu_2671_p34 = acc_3110_reg_786;
    end else begin
        ap_phi_mux_acc_64_phi_fu_2671_p34 = ap_phi_reg_pp0_iter1_acc_64_reg_2668;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd6)) begin
        ap_phi_mux_acc_6_phi_fu_2294_p32 = acc_48_fu_4600_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_6_phi_fu_2294_p32 = ap_phi_mux_acc_38_phi_fu_1415_p34;
    end else begin
        ap_phi_mux_acc_6_phi_fu_2294_p32 = ap_phi_reg_pp0_iter1_acc_6_reg_2290;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd7)) begin
        ap_phi_mux_acc_7_phi_fu_2240_p32 = acc_48_fu_4600_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_7_phi_fu_2240_p32 = ap_phi_mux_acc_39_phi_fu_1359_p34;
    end else begin
        ap_phi_mux_acc_7_phi_fu_2240_p32 = ap_phi_reg_pp0_iter1_acc_7_reg_2236;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd8)) begin
        ap_phi_mux_acc_8_phi_fu_2186_p32 = acc_48_fu_4600_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_8_phi_fu_2186_p32 = ap_phi_mux_acc_40_phi_fu_1303_p34;
    end else begin
        ap_phi_mux_acc_8_phi_fu_2186_p32 = ap_phi_reg_pp0_iter1_acc_8_reg_2182;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd9)) begin
        ap_phi_mux_acc_9_phi_fu_2132_p32 = acc_48_fu_4600_p2;
    end else if (((outidx_q0 == 4'd0) | (outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_9_phi_fu_2132_p32 = ap_phi_mux_acc_41_phi_fu_1247_p34;
    end else begin
        ap_phi_mux_acc_9_phi_fu_2132_p32 = ap_phi_reg_pp0_iter1_acc_9_reg_2128;
    end
end

always @ (*) begin
    if ((outidx_q0 == 4'd0)) begin
        ap_phi_mux_acc_phi_fu_2618_p32 = acc_48_fu_4600_p2;
    end else if (((outidx_q0 == 4'd1) | (outidx_q0 == 4'd2) | (outidx_q0 == 4'd3) | (outidx_q0 == 4'd4) | (outidx_q0 == 4'd5) | (outidx_q0 == 4'd6) | (outidx_q0 == 4'd7) | (outidx_q0 == 4'd8) | (outidx_q0 == 4'd9) | (outidx_q0 == 4'd10) | (outidx_q0 == 4'd11) | (outidx_q0 == 4'd12) | (outidx_q0 == 4'd13) | (outidx_q0 == 4'd14) | (outidx_q0 == 4'd15))) begin
        ap_phi_mux_acc_phi_fu_2618_p32 = ap_phi_mux_acc_32_phi_fu_1751_p34;
    end else begin
        ap_phi_mux_acc_phi_fu_2618_p32 = ap_phi_reg_pp0_iter1_acc_reg_2614;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_380)) begin
        if ((icmp_ln129_reg_5012 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_186_p6 = 1'd1;
        end else if ((icmp_ln129_reg_5012 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_186_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_186_p6 = do_init_reg_182;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_186_p6 = do_init_reg_182;
    end
end

always @ (*) begin
    if ((do_init_reg_182 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_phi_fu_804_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123_reg_212;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_phi_fu_804_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_800;
    end
end

always @ (*) begin
    if ((do_init_reg_182 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_phi_fu_816_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124_reg_226;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_phi_fu_816_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_812;
    end
end

always @ (*) begin
    if ((do_init_reg_182 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_phi_fu_828_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125_reg_240;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_phi_fu_828_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_824;
    end
end

always @ (*) begin
    if ((do_init_reg_182 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_phi_fu_840_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126_reg_254;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_phi_fu_840_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_836;
    end
end

always @ (*) begin
    if ((do_init_reg_182 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_phi_fu_852_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127_reg_268;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_phi_fu_852_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_848;
    end
end

always @ (*) begin
    if ((do_init_reg_182 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_phi_fu_864_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128_reg_282;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_phi_fu_864_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_860;
    end
end

always @ (*) begin
    if ((do_init_reg_182 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_876_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129_reg_296;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_876_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_872;
    end
end

always @ (*) begin
    if ((do_init_reg_182 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_888_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130_reg_310;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_888_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_884;
    end
end

always @ (*) begin
    if ((do_init_reg_182 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_900_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131_reg_324;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_900_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_896;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_380)) begin
        if ((icmp_ln129_reg_5012 == 1'd1)) begin
            ap_phi_mux_w_index73_phi_fu_202_p6 = 8'd0;
        end else if ((icmp_ln129_reg_5012 == 1'd0)) begin
            ap_phi_mux_w_index73_phi_fu_202_p6 = w_index_reg_5007;
        end else begin
            ap_phi_mux_w_index73_phi_fu_202_p6 = w_index73_reg_198;
        end
    end else begin
        ap_phi_mux_w_index73_phi_fu_202_p6 = w_index73_reg_198;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln129_fu_4476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_0 = ap_phi_mux_acc_phi_fu_2618_p32;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_1 = ap_phi_mux_acc_1_phi_fu_2564_p32;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_10 = ap_phi_mux_acc_10_phi_fu_2078_p32;
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_11 = ap_phi_mux_acc_11_phi_fu_2024_p32;
    end else begin
        ap_return_11 = ap_return_11_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_12 = ap_phi_mux_acc_12_phi_fu_1970_p32;
    end else begin
        ap_return_12 = ap_return_12_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_13 = ap_phi_mux_acc_13_phi_fu_1916_p32;
    end else begin
        ap_return_13 = ap_return_13_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_14 = ap_phi_mux_acc_14_phi_fu_1862_p32;
    end else begin
        ap_return_14 = ap_return_14_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_15 = ap_phi_mux_acc_15_phi_fu_1808_p32;
    end else begin
        ap_return_15 = ap_return_15_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_16 = ap_phi_mux_acc_16_phi_fu_4378_p32;
    end else begin
        ap_return_16 = ap_return_16_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_17 = ap_phi_mux_acc_17_phi_fu_4324_p32;
    end else begin
        ap_return_17 = ap_return_17_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_18 = ap_phi_mux_acc_18_phi_fu_4270_p32;
    end else begin
        ap_return_18 = ap_return_18_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_19 = ap_phi_mux_acc_19_phi_fu_4216_p32;
    end else begin
        ap_return_19 = ap_return_19_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_2 = ap_phi_mux_acc_2_phi_fu_2510_p32;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_20 = ap_phi_mux_acc_20_phi_fu_4162_p32;
    end else begin
        ap_return_20 = ap_return_20_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_21 = ap_phi_mux_acc_21_phi_fu_4108_p32;
    end else begin
        ap_return_21 = ap_return_21_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_22 = ap_phi_mux_acc_22_phi_fu_4054_p32;
    end else begin
        ap_return_22 = ap_return_22_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_23 = ap_phi_mux_acc_23_phi_fu_4000_p32;
    end else begin
        ap_return_23 = ap_return_23_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_24 = ap_phi_mux_acc_24_phi_fu_3946_p32;
    end else begin
        ap_return_24 = ap_return_24_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_25 = ap_phi_mux_acc_25_phi_fu_3892_p32;
    end else begin
        ap_return_25 = ap_return_25_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_26 = ap_phi_mux_acc_26_phi_fu_3838_p32;
    end else begin
        ap_return_26 = ap_return_26_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_27 = ap_phi_mux_acc_27_phi_fu_3784_p32;
    end else begin
        ap_return_27 = ap_return_27_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_28 = ap_phi_mux_acc_28_phi_fu_3730_p32;
    end else begin
        ap_return_28 = ap_return_28_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_29 = ap_phi_mux_acc_29_phi_fu_3676_p32;
    end else begin
        ap_return_29 = ap_return_29_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_3 = ap_phi_mux_acc_3_phi_fu_2456_p32;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_30 = ap_phi_mux_acc_30_phi_fu_3622_p32;
    end else begin
        ap_return_30 = ap_return_30_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_31 = ap_phi_mux_acc_31_phi_fu_3568_p32;
    end else begin
        ap_return_31 = ap_return_31_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_4 = ap_phi_mux_acc_4_phi_fu_2402_p32;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_5 = ap_phi_mux_acc_5_phi_fu_2348_p32;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_6 = ap_phi_mux_acc_6_phi_fu_2294_p32;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_7 = ap_phi_mux_acc_7_phi_fu_2240_p32;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_8 = ap_phi_mux_acc_8_phi_fu_2186_p32;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_5012 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_9 = ap_phi_mux_acc_9_phi_fu_2132_p32;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_ce0 = 1'b1;
    end else begin
        outidx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w3_ce0 = 1'b1;
    end else begin
        w3_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_4486_p10 = in_index74_reg_338[3:0];

assign acc_48_fu_4600_p2 = ($signed(trunc_ln_fu_4532_p4) + $signed(tmp_i_fu_4542_p18));

assign acc_65_fu_4714_p2 = ($signed(sext_ln138_6_fu_4652_p1) + $signed(tmp_i_126_fu_4656_p18));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_380 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_39 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_800 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_812 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_824 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_836 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_848 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_860 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_872 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_884 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_896 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_10_reg_2074 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_11_reg_2020 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_12_reg_1966 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_13_reg_1912 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_14_reg_1858 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_15_reg_1804 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_16_reg_4374 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_17_reg_4320 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_18_reg_4266 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_19_reg_4212 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_1_reg_2560 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_20_reg_4158 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_21_reg_4104 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_22_reg_4050 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_23_reg_3996 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_24_reg_3942 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_25_reg_3888 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_26_reg_3834 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_27_reg_3780 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_28_reg_3726 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_29_reg_3672 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_2_reg_2506 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_30_reg_3618 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_31_reg_3564 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_32_reg_1748 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_33_reg_1692 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_34_reg_1636 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_35_reg_1580 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_36_reg_1524 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_37_reg_1468 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_38_reg_1412 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_39_reg_1356 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_3_reg_2452 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_40_reg_1300 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_41_reg_1244 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_42_reg_1188 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_43_reg_1132 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_44_reg_1076 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_45_reg_1020 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_46_reg_964 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_47_reg_908 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_49_reg_3508 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_4_reg_2398 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_50_reg_3452 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_51_reg_3396 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_52_reg_3340 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_53_reg_3284 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_54_reg_3228 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_55_reg_3172 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_56_reg_3116 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_57_reg_3060 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_58_reg_3004 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_59_reg_2948 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_5_reg_2344 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_60_reg_2892 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_61_reg_2836 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_62_reg_2780 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_63_reg_2724 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_64_reg_2668 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_6_reg_2290 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_7_reg_2236 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_8_reg_2182 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_9_reg_2128 = 'bx;

assign ap_phi_reg_pp0_iter1_acc_reg_2614 = 'bx;

assign icmp_ln129_fu_4476_p2 = ((ap_phi_mux_w_index73_phi_fu_202_p6 == 8'd143) ? 1'b1 : 1'b0);

assign icmp_ln138_1_fu_4708_p2 = ((sext_ln138_3_fu_4698_p1 == sub_ln138_1_fu_4702_p2) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_4594_p2 = ((sext_ln138_1_fu_4584_p1 == sub_ln138_fu_4588_p2) ? 1'b1 : 1'b0);

assign icmp_ln148_fu_4742_p2 = (($signed(in_index_1_fu_4736_p2) > $signed(32'd8)) ? 1'b1 : 1'b0);

assign in_index_1_fu_4736_p2 = (in_index74_reg_338 + 32'd1);

assign in_index_fu_4748_p3 = ((icmp_ln148_fu_4742_p2[0:0] == 1'b1) ? 32'd0 : in_index_1_fu_4736_p2);

assign outidx_address0 = zext_ln129_fu_4464_p1;

assign sext_ln138_1_fu_4584_p1 = trunc_ln_fu_4532_p4;

assign sext_ln138_2_fu_4694_p1 = tmp_i_126_fu_4656_p18;

assign sext_ln138_3_fu_4698_p1 = trunc_ln138_1_fu_4642_p4;

assign sext_ln138_6_fu_4652_p1 = trunc_ln138_1_fu_4642_p4;

assign sext_ln138_fu_4580_p1 = tmp_i_fu_4542_p18;

assign sub_ln138_1_fu_4702_p2 = ($signed(17'd0) - $signed(sext_ln138_2_fu_4694_p1));

assign sub_ln138_fu_4588_p2 = ($signed(17'd0) - $signed(sext_ln138_fu_4580_p1));

assign tmp_fu_4622_p4 = {{w3_q0[24:16]}};

assign trunc_ln138_1_fu_4642_p4 = {{mul_ln138_1_fu_4636_p2[24:10]}};

assign trunc_ln_fu_4532_p4 = {{mul_ln138_fu_4526_p2[25:10]}};

assign w3_address0 = zext_ln129_fu_4464_p1;

assign w_fu_4510_p1 = w3_q0[15:0];

assign w_index_fu_4470_p2 = (ap_phi_mux_w_index73_phi_fu_202_p6 + 8'd1);

assign zext_ln129_fu_4464_p1 = ap_phi_mux_w_index73_phi_fu_202_p6;

endmodule //process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s
