<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p41" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_41{left:83px;bottom:1080px;letter-spacing:0.18px;word-spacing:-0.01px;}
#t2_41{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_41{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t4_41{left:83px;bottom:1014px;letter-spacing:-0.26px;}
#t5_41{left:83px;bottom:911px;letter-spacing:0.17px;}
#t6_41{left:123px;bottom:911px;letter-spacing:0.19px;word-spacing:0.02px;}
#t7_41{left:138px;bottom:869px;letter-spacing:0.1px;word-spacing:0.01px;}
#t8_41{left:138px;bottom:851px;letter-spacing:0.08px;word-spacing:-0.11px;}
#t9_41{left:138px;bottom:832px;letter-spacing:0.1px;word-spacing:-0.52px;}
#ta_41{left:138px;bottom:814px;letter-spacing:0.11px;word-spacing:-0.06px;}
#tb_41{left:138px;bottom:796px;letter-spacing:0.1px;word-spacing:-0.39px;}
#tc_41{left:235px;bottom:796px;letter-spacing:0.16px;}
#td_41{left:302px;bottom:796px;}
#te_41{left:309px;bottom:796px;letter-spacing:0.15px;}
#tf_41{left:348px;bottom:796px;letter-spacing:0.11px;word-spacing:-0.4px;}
#tg_41{left:761px;bottom:796px;letter-spacing:0.17px;}
#th_41{left:800px;bottom:796px;}
#ti_41{left:807px;bottom:796px;letter-spacing:0.01px;}
#tj_41{left:845px;bottom:796px;}
#tk_41{left:138px;bottom:777px;letter-spacing:0.16px;}
#tl_41{left:176px;bottom:777px;}
#tm_41{left:183px;bottom:777px;letter-spacing:0.16px;}
#tn_41{left:221px;bottom:777px;letter-spacing:0.09px;word-spacing:0.03px;}
#to_41{left:271px;bottom:777px;letter-spacing:0.17px;}
#tp_41{left:308px;bottom:777px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tq_41{left:138px;bottom:741px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tr_41{left:138px;bottom:722px;letter-spacing:0.09px;word-spacing:0.01px;}
#ts_41{left:138px;bottom:704px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tt_41{left:138px;bottom:686px;letter-spacing:0.1px;word-spacing:0.03px;}
#tu_41{left:138px;bottom:649px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tv_41{left:138px;bottom:631px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tw_41{left:138px;bottom:612px;letter-spacing:0.1px;}
#tx_41{left:138px;bottom:594px;letter-spacing:0.1px;word-spacing:-0.01px;}
#ty_41{left:138px;bottom:557px;letter-spacing:0.09px;word-spacing:0.01px;}
#tz_41{left:138px;bottom:521px;}
#t10_41{left:165px;bottom:521px;letter-spacing:0.09px;word-spacing:0.02px;}
#t11_41{left:437px;bottom:521px;letter-spacing:0.13px;}
#t12_41{left:486px;bottom:521px;}
#t13_41{left:505px;bottom:521px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t14_41{left:165px;bottom:502px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t15_41{left:165px;bottom:484px;letter-spacing:0.1px;}
#t16_41{left:165px;bottom:466px;letter-spacing:0.1px;word-spacing:0.01px;}
#t17_41{left:165px;bottom:447px;letter-spacing:0.11px;}
#t18_41{left:165px;bottom:429px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t19_41{left:165px;bottom:411px;letter-spacing:0.09px;word-spacing:-0.38px;}
#t1a_41{left:165px;bottom:392px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t1b_41{left:165px;bottom:374px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1c_41{left:110px;bottom:334px;letter-spacing:0.14px;}
#t1d_41{left:160px;bottom:334px;letter-spacing:0.15px;word-spacing:0.02px;}
#t1e_41{left:138px;bottom:295px;}
#t1f_41{left:165px;bottom:295px;letter-spacing:0.11px;}
#t1g_41{left:165px;bottom:276px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1h_41{left:137px;bottom:240px;}
#t1i_41{left:165px;bottom:240px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1j_41{left:165px;bottom:221px;letter-spacing:0.1px;}
#t1k_41{left:137px;bottom:185px;}
#t1l_41{left:165px;bottom:185px;letter-spacing:0.11px;}
#t1m_41{left:165px;bottom:166px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1n_41{left:165px;bottom:148px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1o_41{left:165px;bottom:130px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1p_41{left:203px;bottom:130px;letter-spacing:0.14px;}
#t1q_41{left:260px;bottom:130px;letter-spacing:0.1px;}

.s1_41{font-size:18px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s2_41{font-size:14px;font-family:Helvetica_vg;color:#000;}
.s3_41{font-size:28px;font-family:Helvetica-Bold_ykj;color:#000;}
.s4_41{font-size:21px;font-family:Helvetica-Bold_ykj;color:#000;}
.s5_41{font-size:15px;font-family:sub_Times-Roman_lfr;color:#000;}
.s6_41{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s7_41{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s8_41{font-size:18px;font-family:Helvetica-Bold_ykj;color:#000;}
.s9_41{font-size:15px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.t.v0_41{transform:scaleX(0.895);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts41" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_ykj;
	src: url("fonts/Helvetica-Bold_ykj.woff") format("woff");
}

@font-face {
	font-family: Helvetica_vg;
	src: url("fonts/Helvetica_vg.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_Times-Roman_lfr;
	src: url("fonts/sub_Times-Roman_lfr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg41Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg41" style="-webkit-user-select: none;"><object width="935" height="1210" data="41/41.svg" type="image/svg+xml" id="pdf41" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_41" class="t v0_41 s1_41">Chapter 3 </span>
<span id="t2_41" class="t s2_41">The MIPS64® Instruction Set Reference Manual, Revision 6.06 </span><span id="t3_41" class="t s2_41">47 </span>
<span id="t4_41" class="t s3_41">The MIPS64® Instruction Set </span>
<span id="t5_41" class="t s4_41">3.1 </span><span id="t6_41" class="t s4_41">Compliance and Subsetting </span>
<span id="t7_41" class="t s5_41">To be compliant with the MIPS64 Architecture, designs must implement a set of required features, as described in </span>
<span id="t8_41" class="t s5_41">this document set. To allow implementation flexibility, the MIPS64 Architecture provides subsetting rules. An imple- </span>
<span id="t9_41" class="t s5_41">mentation that follows these rules is compliant with the MIPS64 Architecture as long as it adheres strictly to the rules, </span>
<span id="ta_41" class="t s5_41">and fully implements the remaining instructions. Supersetting of the MIPS64 Architecture is only allowed by adding </span>
<span id="tb_41" class="t s5_41">functions to the </span><span id="tc_41" class="t s6_41">SPECIAL2</span><span id="td_41" class="t s5_41">, </span><span id="te_41" class="t s6_41">COP2</span><span id="tf_41" class="t s5_41">, or both major opcodes, by adding control for co-processors via the </span><span id="tg_41" class="t s6_41">COP2</span><span id="th_41" class="t s5_41">, </span><span id="ti_41" class="t s6_41">LWC2</span><span id="tj_41" class="t s5_41">, </span>
<span id="tk_41" class="t s6_41">SWC2</span><span id="tl_41" class="t s5_41">, </span><span id="tm_41" class="t s6_41">LDC2</span><span id="tn_41" class="t s5_41">, and/or </span><span id="to_41" class="t s6_41">SDC2</span><span id="tp_41" class="t s5_41">, or via the addition of approved Application Specific Extensions. </span>
<span id="tq_41" class="t s5_41">Release 6 removes all instructions under the SPECIAL2 major opcode, either by removing them or moving them to </span>
<span id="tr_41" class="t s5_41">the COP2 major opcode. All coprocessor 2 support instructions (for example, LWC2) have been moved to the COP2 </span>
<span id="ts_41" class="t s5_41">major opcode. Supersetting of the Release 6 architecture is only allowed in the COP2 major opcode, or via the addi- </span>
<span id="tt_41" class="t s5_41">tion of approved Application Specific Extensions. SPECIAL2 is reserved for MIPS. </span>
<span id="tu_41" class="t s5_41">Note: The use of COP3 as a customizable coprocessor has been removed in the Release 2 of the MIPS64 architecture. </span>
<span id="tv_41" class="t s5_41">The COP3 is reserved for the future extension of the architecture. Implementations using Release1 of the MIPS32 </span>
<span id="tw_41" class="t s5_41">architecture are strongly discouraged from using the COP3 opcode for a user-available coprocessor as doing so will </span>
<span id="tx_41" class="t s5_41">limit the potential for an upgrade path to a 64-bit floating point unit. </span>
<span id="ty_41" class="t s5_41">The instruction set subsetting rules are described in the subsections below, and also the following rule: </span>
<span id="tz_41" class="t s5_41">• </span><span id="t10_41" class="t s7_41">Co-dependence of Architecture Features: </span><span id="t11_41" class="t s5_41">MIPSr5</span><span id="t12_41" class="t s7_41">™ </span><span id="t13_41" class="t s5_41">(also called Release 5) and subsequent releases (such as </span>
<span id="t14_41" class="t s5_41">Release 6) include a number of features. Some are optional; some are required. Features provided by a release, </span>
<span id="t15_41" class="t s5_41">such as MIPSr5 or later, whether optional or required, must be consistent. If any feature that is introduced by a </span>
<span id="t16_41" class="t s5_41">particular release is implemented (such as a feature described as part of Release 5 and not any earlier release) </span>
<span id="t17_41" class="t s5_41">then all other features must be implemented in a manner consistent with that release. For example: the VZ and </span>
<span id="t18_41" class="t s5_41">MSA features are introduced by Release 5 but are optional. The FR=1 64-bit FPU register model was optional </span>
<span id="t19_41" class="t s5_41">when introduced earlier, but is now required by Release 5 if any FPU is implemented. If any or all of VZ or MSA </span>
<span id="t1a_41" class="t s5_41">are implemented, then Release 5 is implied, and then if an FPU is implemented, it must implement the FR=1 64- </span>
<span id="t1b_41" class="t s5_41">bit FPU register model. </span>
<span id="t1c_41" class="t s8_41">3.1.1 </span><span id="t1d_41" class="t s8_41">Subsetting of Non-Privileged Architecture </span>
<span id="t1e_41" class="t s5_41">• </span><span id="t1f_41" class="t s5_41">All non-privileged (do not need access to Coprocessor 0) CPU (non-FPU) instructions must be implemented — </span>
<span id="t1g_41" class="t s5_41">no subsetting of these are allowed — per the MIPS Instruction Set Architecture release supported. </span>
<span id="t1h_41" class="t s5_41">• </span><span id="t1i_41" class="t s5_41">If any instruction is subsetted out based on the rules below, an attempt to execute that instruction must cause the </span>
<span id="t1j_41" class="t s5_41">appropriate exception (typically Reserved Instruction or Coprocessor Unusable). </span>
<span id="t1k_41" class="t s5_41">• </span><span id="t1l_41" class="t s5_41">The FPU and related support instructions, such as CPU conditional branches on FPU conditions (pre-Release 6 </span>
<span id="t1m_41" class="t s5_41">BC1T/BC1F, Release 6 BC1NEQZ) and CPU conditional moves on FPU conditions (pre-Release 6 MOVT/ </span>
<span id="t1n_41" class="t s5_41">MOVF), may be omitted. Software may determine if an FPU is implemented by checking the state of the FP bit </span>
<span id="t1o_41" class="t s5_41">in the </span><span id="t1p_41" class="t s9_41">Config1 </span><span id="t1q_41" class="t s5_41">CP0 register. Software may determine which FPU data types are implemented by checking the </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
