# //  ModelSim SE-64 10.1c Jul 27 2012 Linux 2.6.32-431.23.3.el6.x86_64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile test_1P_bee3mem_neweth.mpf 
# Loading project test_1P_bee3mem_neweth
# Compile of glbl.v was successful.
# Compile of libstd.sv was successful.
# Compile of libconf.sv was successful.
# Compile of opcodes.sv was successful.
# Compile of libeth.sv was successful.
# Compile of libtech.sv was successful.
# Compile of libucode.sv was successful.
# Compile of libdebug.sv was successful.
# Compile of libfp.sv was successful.
# Compile of libiu.sv was successful.
# Compile of libmmu.sv was successful.
# Compile of libcache.sv was successful.
# Compile of libxalu.sv was successful.
# Compile of libmemif.sv was successful.
# Compile of libio.sv was successful.
# Compile of libtm.sv was successful.
# Compile of clkgen.sv was successful.
# Compile of clkrst_gen.sv was successful.
# Compile of microcode.sv was successful.
# Compile of ifetch_dma.sv was successful.
# Compile of decode.sv was successful.
# Compile of immu.sv was successful.
# Compile of icache.sv was successful.
# Compile of icacheram.sv was successful.
# Compile of regacc_dma.sv was successful.
# Compile of regfile.sv was successful.
# Compile of alu.sv was successful.
# Compile of alulogic.sv was successful.
# Compile of alumul.sv was successful.
# Compile of aludiv.sv was successful.
# Compile of dramif.sv was successful.
# Compile of dcacheram.sv was successful.
# Compile of dmmu.sv was successful.
# Compile of dram_clkgen.sv was successful.
# Compile of tm_cpu_none.sv was successful.
# Compile of dmabuf.sv was successful.
# Compile of techmap.sv was successful.
# Compile of exception_dma.sv was successful.
# Compile of xalu.sv was successful.
# Compile of memif.sv was successful with warnings.
# Compile of disasm.sv was successful.
# Compile of debugdma.sv was successful.
# Compile of ddr2memctrl.sv was successful.
# Compile of dramctrl_network.sv was successful with warnings.
# Compile of ddr2memctrl_fast.sv was successful.
# Compile of dma_control.sv was successful.
# Compile of mac_fedriver.sv was successful.
# Compile of fp_addsub_dp.v was successful.
# Compile of fp_cmp_dp.v was successful.
# Compile of fp_conv_dp_sp.v was successful.
# Compile of fp_conv_sp_dp.v was successful.
# Compile of fp_mult_dp.v was successful.
# Compile of fpu.sv was successful.
# Compile of fpregfile.sv was successful.
# Compile of AF.v was successful.
# Compile of camx.v was successful.
# Compile of ddrBank.v was successful.
# Compile of ddrController.v was successful.
# Compile of dpbram.v was successful.
# Compile of dpram.v was successful.
# Compile of dq_iob.v was successful.
# Compile of dqs_iob.v was successful.
# Compile of RB.v was successful.
# Compile of rs232rcv.v was successful.
# Compile of TC5.v was successful.
# Compile of WB.v was successful.
# Compile of dramctrl_bee3.sv was successful.
# Compile of ddr2.v was successful with warnings.
# Compile of mt16htf25664hy.sv was successful with warnings.
# Compile of ddr2_module.v was successful with warnings.
# Compile of tm_cpu_simple.sv was successful.
# Compile of libperfctr.sv was successful.
# Compile of perfctr.sv was successful.
# Compile of fp_ftoi.v was successful.
# Compile of fp_itod.v was successful.
# Compile of fp_itos.v was successful.
# Compile of dtlb_2way_split.sv was successful.
# Compile of mmureg.sv was successful.
# Compile of mmuwalk.sv was successful.
# Compile of memory_mmu.sv was successful.
# Compile of udcache_nb_mmu.sv was successful.
# Compile of itlb_2way_split.sv was successful.
# Compile of dtlbram.sv was successful.
# Compile of itlbram.sv was successful.
# Compile of tm_cpu_1ipc.sv was successful.
# Compile of sim_memctrl.sv was successful with warnings.
# Compile of irqmp.sv was successful.
# Compile of timer.sv was successful.
# Compile of libtm_cache.sv was successful.
# Compile of tm_cpu_l1_ring.sv was successful.
# Compile of tm_cpu_l2.sv was successful.
# Compile of tm_cpu_dram.sv was successful.
# Compile of tm_cache.sv was successful.
# Compile of tm_cpu_memsystem.sv was successful with warnings.
# Compile of tm_cpu_dram_gsf.sv was successful.
# Compile of top_1P_bee3_neweth.sv failed with 1 errors.
# Compile of eth_cpu_control.sv was successful.
# Compile of eth_dma_controller.sv was successful.
# Compile of eth_mac_ram.sv was successful.
# Compile of eth_rx.sv was successful.
# Compile of eth_tm_control.sv was successful.
# Compile of eth_tx.sv was successful.
# Compile of mac_gmii.sv was successful.
# Compile of sync_lutram_fifo.sv was successful.
# Compile of xalu_fast.sv was successful.
# Compile of ram_dp_ar_aw.v was successful.
# Compile of syn_fifo.v was successful.
# Compile of speed_tm.sv was successful.
# 108 compiles, 1 failed with 1 error. 
# Compile of glbl.v was successful.
# Compile of libstd.sv was successful.
# Compile of libconf.sv was successful.
# Compile of opcodes.sv was successful.
# Compile of libeth.sv was successful.
# Compile of libtech.sv was successful.
# Compile of libucode.sv was successful.
# Compile of libdebug.sv was successful.
# Compile of libfp.sv was successful.
# Compile of libiu.sv was successful.
# Compile of libmmu.sv was successful.
# Compile of libcache.sv was successful.
# Compile of libxalu.sv was successful.
# Compile of libmemif.sv was successful.
# Compile of libio.sv was successful.
# Compile of libtm.sv was successful.
# Compile of clkgen.sv was successful.
# Compile of clkrst_gen.sv was successful.
# Compile of microcode.sv was successful.
# Compile of ifetch_dma.sv was successful.
# Compile of decode.sv was successful.
# Compile of immu.sv was successful.
# Compile of icache.sv was successful.
# Compile of icacheram.sv was successful.
# Compile of regacc_dma.sv was successful.
# Compile of regfile.sv was successful.
# Compile of alu.sv was successful.
# Compile of alulogic.sv was successful.
# Compile of alumul.sv was successful.
# Compile of aludiv.sv was successful.
# Compile of dramif.sv was successful.
# Compile of dcacheram.sv was successful.
# Compile of dmmu.sv was successful.
# Compile of dram_clkgen.sv was successful.
# Compile of tm_cpu_none.sv was successful.
# Compile of dmabuf.sv was successful.
# Compile of techmap.sv was successful.
# Compile of exception_dma.sv was successful.
# Compile of xalu.sv was successful.
# Compile of memif.sv was successful with warnings.
# Compile of disasm.sv was successful.
# Compile of debugdma.sv was successful.
# Compile of ddr2memctrl.sv was successful.
# Compile of dramctrl_network.sv was successful with warnings.
# Compile of ddr2memctrl_fast.sv was successful.
# Compile of dma_control.sv was successful.
# Compile of mac_fedriver.sv was successful.
# Compile of fp_addsub_dp.v was successful.
# Compile of fp_cmp_dp.v was successful.
# Compile of fp_conv_dp_sp.v was successful.
# Compile of fp_conv_sp_dp.v was successful.
# Compile of fp_mult_dp.v was successful.
# Compile of fpu.sv was successful.
# Compile of fpregfile.sv was successful.
# Compile of AF.v was successful.
# Compile of camx.v was successful.
# Compile of ddrBank.v was successful.
# Compile of ddrController.v was successful.
# Compile of dpbram.v was successful.
# Compile of dpram.v was successful.
# Compile of dq_iob.v was successful.
# Compile of dqs_iob.v was successful.
# Compile of RB.v was successful.
# Compile of rs232rcv.v was successful.
# Compile of TC5.v was successful.
# Compile of WB.v was successful.
# Compile of dramctrl_bee3.sv was successful.
# Compile of ddr2.v was successful with warnings.
# Compile of mt16htf25664hy.sv was successful with warnings.
# Compile of ddr2_module.v was successful with warnings.
# Compile of tm_cpu_simple.sv was successful.
# Compile of libperfctr.sv was successful.
# Compile of perfctr.sv was successful.
# Compile of fp_ftoi.v was successful.
# Compile of fp_itod.v was successful.
# Compile of fp_itos.v was successful.
# Compile of dtlb_2way_split.sv was successful.
# Compile of mmureg.sv was successful.
# Compile of mmuwalk.sv was successful.
# Compile of memory_mmu.sv was successful.
# Compile of udcache_nb_mmu.sv was successful.
# Compile of itlb_2way_split.sv was successful.
# Compile of dtlbram.sv was successful.
# Compile of itlbram.sv was successful.
# Compile of tm_cpu_1ipc.sv was successful.
# Compile of sim_memctrl.sv was successful with warnings.
# Compile of irqmp.sv was successful.
# Compile of timer.sv was successful.
# Compile of libtm_cache.sv was successful.
# Compile of tm_cpu_l1_ring.sv was successful.
# Compile of tm_cpu_l2.sv was successful.
# Compile of tm_cpu_dram.sv was successful.
# Compile of tm_cache.sv was successful.
# Compile of tm_cpu_memsystem.sv was successful with warnings.
# Compile of tm_cpu_dram_gsf.sv was successful.
# Compile of top_1P_bee3_neweth.sv was successful.
# Compile of eth_cpu_control.sv was successful.
# Compile of eth_dma_controller.sv was successful.
# Compile of eth_mac_ram.sv was successful.
# Compile of eth_rx.sv was successful.
# Compile of eth_tm_control.sv was successful.
# Compile of eth_tx.sv was successful.
# Compile of mac_gmii.sv was successful.
# Compile of sync_lutram_fifo.sv was successful.
# Compile of xalu_fast.sv was successful.
# Compile of ram_dp_ar_aw.v was successful.
# Compile of syn_fifo.v was successful.
# Compile of speed_tm.sv was successful.
# Compile of pcie_ctrl.sv failed with 1 errors.
# Compile of pcie_interface.sv was successful.
# Compile of ReadModule.sv was successful.
# Compile of WriteModule2.sv was successful.
# Compile of EP_MEM.v was successful.
# Compile of pci_exp_64b_app.v was successful.
# Compile of PIO.v was successful.
# Compile of PIO_64.v was successful.
# Compile of PIO_64_RX_ENGINE.v was successful.
# Compile of PIO_64_TX_ENGINE.v was successful.
# Compile of PIO_EP.v was successful.
# Compile of PIO_EP_MEM_ACCESS.v was successful.
# Compile of PIO_TO_CTRL.v was successful.
# Compile of xilinx_pci_exp_1_lane_ep_product.v was successful.
# Compile of xilinx_pci_exp_ep.v was successful.
# Compile of bram_common.v was successful.
# Compile of cfg_wr_enable.v was successful.
# Compile of cmm_decoder.v was successful.
# Compile of cmm_errman_cnt_en.v was successful.
# Compile of cmm_errman_cnt_nfl_en.v was successful.
# Compile of cmm_errman_cor.v was successful.
# Compile of cmm_errman_cpl.v was successful.
# Compile of cmm_errman_ftl.v was successful.
# Compile of cmm_errman_nfl.v was successful.
# Compile of cmm_errman_ram4x26.v was successful.
# Compile of cmm_errman_ram8x26.v was successful.
# Compile of cmm_intr.v was successful.
# Compile of endpoint_blk_plus_v1_15.v was successful.
# Compile of extend_clk.v was successful.
# Compile of pcie_blk_cf.v was successful.
# Compile of pcie_blk_cf_arb.v was successful.
# Compile of pcie_blk_cf_err.v was successful.
# Compile of pcie_blk_cf_mgmt.v was successful.
# Compile of pcie_blk_cf_pwr.v was successful.
# Compile of pcie_blk_if.v was successful.
# Compile of pcie_blk_ll.v was successful.
# Compile of pcie_blk_ll_arb.v was successful.
# Compile of pcie_blk_ll_credit.v was successful.
# Compile of pcie_blk_ll_oqbqfifo.v was successful.
# Compile of pcie_blk_ll_tx.v was successful.
# Compile of pcie_blk_ll_tx_arb.v was successful.
# Compile of pcie_blk_plus_ll_rx.v was successful.
# Compile of pcie_blk_plus_ll_tx.v was successful.
# Compile of pcie_clocking.v was successful.
# Compile of pcie_ep.v was successful.
# Compile of pcie_gt_wrapper.v was successful.
# Compile of pcie_gt_wrapper_top.v was successful.
# Compile of pcie_gtx_wrapper.v was successful.
# Compile of pcie_mim_wrapper.v was successful.
# Compile of pcie_reset_logic.v was successful.
# Compile of pcie_soft_int.v was successful.
# Compile of pcie_top.v was successful.
# Compile of prod_fixes.v was successful.
# Compile of sync_fifo.v was successful.
# Compile of tlm_rx_data_snk.v was successful.
# Compile of tlm_rx_data_snk_bar.v was successful.
# Compile of tlm_rx_data_snk_mal.v was successful.
# Compile of tlm_rx_data_snk_pwr_mgmt.v was successful.
# Compile of tx_sync_gtp.v was successful.
# Compile of tx_sync_gtx.v was successful.
# Compile of use_newinterrupt.v was successful.
# 169 compiles, 1 failed with 1 error. 
# Compile of glbl.v was successful.
# Compile of libstd.sv was successful.
# Compile of libconf.sv was successful.
# Compile of opcodes.sv was successful.
# Compile of libeth.sv was successful.
# Compile of libtech.sv was successful.
# Compile of libucode.sv was successful.
# Compile of libdebug.sv was successful.
# Compile of libfp.sv was successful.
# Compile of libiu.sv was successful.
# Compile of libmmu.sv was successful.
# Compile of libcache.sv was successful.
# Compile of libxalu.sv was successful.
# Compile of libmemif.sv was successful.
# Compile of libio.sv was successful.
# Compile of libtm.sv was successful.
# Compile of clkgen.sv was successful.
# Compile of clkrst_gen.sv was successful.
# Compile of microcode.sv was successful.
# Compile of ifetch_dma.sv was successful.
# Compile of decode.sv was successful.
# Compile of immu.sv was successful.
# Compile of icache.sv was successful.
# Compile of icacheram.sv was successful.
# Compile of regacc_dma.sv was successful.
# Compile of regfile.sv was successful.
# Compile of alu.sv was successful.
# Compile of alulogic.sv was successful.
# Compile of alumul.sv was successful.
# Compile of aludiv.sv was successful.
# Compile of dramif.sv was successful.
# Compile of dcacheram.sv was successful.
# Compile of dmmu.sv was successful.
# Compile of dram_clkgen.sv was successful.
# Compile of tm_cpu_none.sv was successful.
# Compile of dmabuf.sv was successful.
# Compile of techmap.sv was successful.
# Compile of exception_dma.sv was successful.
# Compile of xalu.sv was successful.
# Compile of memif.sv was successful with warnings.
# Compile of disasm.sv was successful.
# Compile of debugdma.sv was successful.
# Compile of ddr2memctrl.sv was successful.
# Compile of dramctrl_network.sv was successful with warnings.
# Compile of ddr2memctrl_fast.sv was successful.
# Compile of dma_control.sv was successful.
# Compile of mac_fedriver.sv was successful.
# Compile of fp_addsub_dp.v was successful.
# Compile of fp_cmp_dp.v was successful.
# Compile of fp_conv_dp_sp.v was successful.
# Compile of fp_conv_sp_dp.v was successful.
# Compile of fp_mult_dp.v was successful.
# Compile of fpu.sv was successful.
# Compile of fpregfile.sv was successful.
# Compile of AF.v was successful.
# Compile of camx.v was successful.
# Compile of ddrBank.v was successful.
# Compile of ddrController.v was successful.
# Compile of dpbram.v was successful.
# Compile of dpram.v was successful.
# Compile of dq_iob.v was successful.
# Compile of dqs_iob.v was successful.
# Compile of RB.v was successful.
# Compile of rs232rcv.v was successful.
# Compile of TC5.v was successful.
# Compile of WB.v was successful.
# Compile of dramctrl_bee3.sv was successful.
# Compile of ddr2.v was successful with warnings.
# Compile of mt16htf25664hy.sv was successful with warnings.
# Compile of ddr2_module.v was successful with warnings.
# Compile of tm_cpu_simple.sv was successful.
# Compile of libperfctr.sv was successful.
# Compile of perfctr.sv was successful.
# Compile of fp_ftoi.v was successful.
# Compile of fp_itod.v was successful.
# Compile of fp_itos.v was successful.
# Compile of dtlb_2way_split.sv was successful.
# Compile of mmureg.sv was successful.
# Compile of mmuwalk.sv was successful.
# Compile of memory_mmu.sv was successful.
# Compile of udcache_nb_mmu.sv was successful.
# Compile of itlb_2way_split.sv was successful.
# Compile of dtlbram.sv was successful.
# Compile of itlbram.sv was successful.
# Compile of tm_cpu_1ipc.sv was successful.
# Compile of sim_memctrl.sv was successful with warnings.
# Compile of irqmp.sv was successful.
# Compile of timer.sv was successful.
# Compile of libtm_cache.sv was successful.
# Compile of tm_cpu_l1_ring.sv was successful.
# Compile of tm_cpu_l2.sv was successful.
# Compile of tm_cpu_dram.sv was successful.
# Compile of tm_cache.sv was successful.
# Compile of tm_cpu_memsystem.sv was successful with warnings.
# Compile of tm_cpu_dram_gsf.sv was successful.
# Compile of top_1P_bee3_neweth.sv was successful.
# Compile of eth_cpu_control.sv was successful.
# Compile of eth_dma_controller.sv was successful.
# Compile of eth_mac_ram.sv was successful.
# Compile of eth_rx.sv was successful.
# Compile of eth_tm_control.sv was successful.
# Compile of eth_tx.sv was successful.
# Compile of mac_gmii.sv was successful.
# Compile of sync_lutram_fifo.sv was successful.
# Compile of xalu_fast.sv was successful.
# Compile of ram_dp_ar_aw.v was successful.
# Compile of syn_fifo.v was successful.
# Compile of speed_tm.sv was successful.
# Compile of pcie_interface.sv was successful.
# Compile of ReadModule.sv was successful.
# Compile of WriteModule2.sv was successful.
# Compile of EP_MEM.v was successful.
# Compile of pci_exp_64b_app.v was successful.
# Compile of PIO.v was successful.
# Compile of PIO_64.v was successful.
# Compile of PIO_64_RX_ENGINE.v was successful.
# Compile of PIO_64_TX_ENGINE.v was successful.
# Compile of PIO_EP.v was successful.
# Compile of PIO_EP_MEM_ACCESS.v was successful.
# Compile of PIO_TO_CTRL.v was successful.
# Compile of xilinx_pci_exp_1_lane_ep_product.v was successful.
# Compile of xilinx_pci_exp_ep.v was successful.
# Compile of bram_common.v was successful.
# Compile of cfg_wr_enable.v was successful.
# Compile of cmm_decoder.v was successful.
# Compile of cmm_errman_cnt_en.v was successful.
# Compile of cmm_errman_cnt_nfl_en.v was successful.
# Compile of cmm_errman_cor.v was successful.
# Compile of cmm_errman_cpl.v was successful.
# Compile of cmm_errman_ftl.v was successful.
# Compile of cmm_errman_nfl.v was successful.
# Compile of cmm_errman_ram4x26.v was successful.
# Compile of cmm_errman_ram8x26.v was successful.
# Compile of cmm_intr.v was successful.
# Compile of endpoint_blk_plus_v1_15.v was successful.
# Compile of extend_clk.v was successful.
# Compile of pcie_blk_cf.v was successful.
# Compile of pcie_blk_cf_arb.v was successful.
# Compile of pcie_blk_cf_err.v was successful.
# Compile of pcie_blk_cf_mgmt.v was successful.
# Compile of pcie_blk_cf_pwr.v was successful.
# Compile of pcie_blk_if.v was successful.
# Compile of pcie_blk_ll.v was successful.
# Compile of pcie_blk_ll_arb.v was successful.
# Compile of pcie_blk_ll_credit.v was successful.
# Compile of pcie_blk_ll_oqbqfifo.v was successful.
# Compile of pcie_blk_ll_tx.v was successful.
# Compile of pcie_blk_ll_tx_arb.v was successful.
# Compile of pcie_blk_plus_ll_rx.v was successful.
# Compile of pcie_blk_plus_ll_tx.v was successful.
# Compile of pcie_clocking.v was successful.
# Compile of pcie_ep.v was successful.
# Compile of pcie_gt_wrapper.v was successful.
# Compile of pcie_gt_wrapper_top.v was successful.
# Compile of pcie_gtx_wrapper.v was successful.
# Compile of pcie_mim_wrapper.v was successful.
# Compile of pcie_reset_logic.v was successful.
# Compile of pcie_soft_int.v was successful.
# Compile of pcie_top.v was successful.
# Compile of prod_fixes.v was successful.
# Compile of sync_fifo.v was successful.
# Compile of tlm_rx_data_snk.v was successful.
# Compile of tlm_rx_data_snk_bar.v was successful.
# Compile of tlm_rx_data_snk_mal.v was successful.
# Compile of tlm_rx_data_snk_pwr_mgmt.v was successful.
# Compile of tx_sync_gtp.v was successful.
# Compile of tx_sync_gtx.v was successful.
# Compile of use_newinterrupt.v was successful.
# 168 compiles, 0 failed with no errors. 
vsim -L unisims_ver -L secureip -novopt work.glbl work.sim_top
# vsim -L unisims_ver -L secureip -novopt -sv_lib ../../../lib/sim/disasm/disasm -sv_lib ../../../lib/sim/mac_fedriver/mac_fedriver work.glbl work.sim_top 
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.glbl
# Loading work.glbl
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.sim_top
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.top_1P_bee3_neweth_sv_unit
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libperfctr
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libconf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libstd
# Loading sv_std.std
# Loading work.libstd
# Loading work.libconf
# Loading work.libperfctr
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libeth
# Loading work.libeth
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libtm
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libdebug
# Loading work.libdebug
# Loading work.libtm
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libio
# Loading work.libio
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libmemif
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libcache
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libmmu
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libiu
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libfp
# Loading work.libfp
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libtech
# Loading work.libtech
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libopcodes
# Loading work.libopcodes
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libucode
# Loading work.libucode
# Loading work.libiu
# Loading work.libmmu
# Loading work.libcache
# Loading work.libmemif
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libxalu
# Loading work.libxalu
# Loading work.top_1P_bee3_neweth_sv_unit
# Loading work.sim_top
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mt16htf25664hy
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mt16htf25664hy_sv_unit
# Loading work.mt16htf25664hy_sv_unit
# Loading work.mt16htf25664hy
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.ddr2_module
# Loading work.ddr2_module
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.ddr2
# Loading work.ddr2
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mac_fedriver
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mac_fedriver_sv_unit
# Loading work.mac_fedriver_sv_unit
# Loading work.mac_fedriver
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fpga_top
# Loading work.fpga_top
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mem_controller_interface
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dramif_sv_unit
# Loading work.dramif_sv_unit
# Loading work.mem_controller_interface
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.clk_inb
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.techmap_sv_unit
# Loading work.techmap_sv_unit
# Loading work.clk_inb
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.gated_clkbuf
# Loading work.gated_clkbuf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.clkrst_gen_2
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.clkrst_gen_sv_unit
# Loading work.clkrst_gen_sv_unit
# Loading work.clkrst_gen_2
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cpu_clkgen
# Loading work.cpu_clkgen
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dram_clkgen
# Loading work.dram_clkgen
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.reset_synchronizer
# Loading work.reset_synchronizer
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.high_fanout_buf
# Loading work.high_fanout_buf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cpu_top_dma
# Loading work.cpu_top_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_interface
# Loading work.pcie_interface
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.ReadMod
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.ReadModule_sv_unit
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libtm_cache
# Loading work.libtm_cache
# Loading work.ReadModule_sv_unit
# Loading work.ReadMod
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.WriteMod
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.WriteModule2_sv_unit
# Loading work.WriteModule2_sv_unit
# Loading work.WriteMod
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xilinx_pci_exp_ep
# Loading work.xilinx_pci_exp_ep
# Loading unisims_ver.IBUFDS
# Loading unisims_ver.IBUF
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pci_exp_64b_app
# Loading work.pci_exp_64b_app
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.PIO
# Loading work.PIO
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.PIO_EP
# Loading work.PIO_EP
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.PIO_EP_MEM_ACCESS
# Loading work.PIO_EP_MEM_ACCESS
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.EP_MEM
# Loading work.EP_MEM
# Loading unisims_ver.RAMB36
# Loading unisims_ver.ARAMB36_INTERNAL
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.PIO_64_RX_ENGINE
# Loading work.PIO_64_RX_ENGINE
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.PIO_64_TX_ENGINE
# Loading work.PIO_64_TX_ENGINE
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.PIO_TO_CTRL
# Loading work.PIO_TO_CTRL
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.endpoint_blk_plus_v1_15
# Loading work.endpoint_blk_plus_v1_15
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_ep_top
# Loading work.pcie_ep_top
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_top_wrapper
# Loading work.pcie_top_wrapper
# ** Error: (vsim-3009) [TSCALE] - Module 'pcie_top_wrapper' does not have a timeunit/timeprecision specification in effect, but other modules do.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_clocking
# Loading work.pcie_clocking
# Loading unisims_ver.PLL_ADV
# Loading unisims_ver.BUFG
# Loading unisims_ver.PCIE_EP
# Loading unisims_ver.PCIE_INTERNAL_1_1
# Loading secureip.PCIE_INTERNAL_1_1_SWIFT
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.prod_fixes
# Loading work.prod_fixes
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_mim_wrapper
# Loading work.pcie_mim_wrapper
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.bram_common
# Loading work.bram_common
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_gt_wrapper_top
# Loading work.pcie_gt_wrapper_top
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_if
# Loading work.pcie_blk_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_ll
# Loading work.pcie_blk_ll
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_plus_ll_tx
# Loading work.pcie_blk_plus_ll_tx
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_ll_tx_arb
# Loading work.pcie_blk_ll_tx_arb
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_ll_tx
# Loading work.pcie_blk_ll_tx
# Loading unisims_ver.LUT6
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_plus_ll_rx
# Loading work.pcie_blk_plus_ll_rx
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.tlm_rx_data_snk
# Loading work.tlm_rx_data_snk
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.tlm_rx_data_snk_mal
# Loading work.tlm_rx_data_snk_mal
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.tlm_rx_data_snk_pwr_mgmt
# Loading work.tlm_rx_data_snk_pwr_mgmt
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.tlm_rx_data_snk_bar
# Loading work.tlm_rx_data_snk_bar
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cmm_decoder
# Loading work.cmm_decoder
# ** Error: (vsim-3009) [TSCALE] - Module 'cmm_decoder' does not have a timeunit/timeprecision specification in effect, but other modules do.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_ll_oqbqfifo
# Loading work.pcie_blk_ll_oqbqfifo
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.sync_fifo
# Loading work.sync_fifo
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_ll_arb
# Loading work.pcie_blk_ll_arb
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_ll_credit
# Loading work.pcie_blk_ll_credit
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.my_SRL16E
# Loading work.my_SRL16E
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_cf
# Loading work.pcie_blk_cf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_cf_mgmt
# Loading work.pcie_blk_cf_mgmt
# Loading unisims_ver.LUT5
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_cf_err
# Loading work.pcie_blk_cf_err
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cmm_errman_cor
# Loading work.cmm_errman_cor
# ** Error: (vsim-3009) [TSCALE] - Module 'cmm_errman_cor' does not have a timeunit/timeprecision specification in effect, but other modules do.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cmm_errman_cnt_en
# Loading work.cmm_errman_cnt_en
# ** Error: (vsim-3009) [TSCALE] - Module 'cmm_errman_cnt_en' does not have a timeunit/timeprecision specification in effect, but other modules do.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cmm_errman_ftl
# Loading work.cmm_errman_ftl
# ** Error: (vsim-3009) [TSCALE] - Module 'cmm_errman_ftl' does not have a timeunit/timeprecision specification in effect, but other modules do.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cmm_errman_cpl
# Loading work.cmm_errman_cpl
# ** Error: (vsim-3009) [TSCALE] - Module 'cmm_errman_cpl' does not have a timeunit/timeprecision specification in effect, but other modules do.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cmm_errman_ram4x26
# Loading work.cmm_errman_ram4x26
# ** Error: (vsim-3009) [TSCALE] - Module 'cmm_errman_ram4x26' does not have a timeunit/timeprecision specification in effect, but other modules do.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cmm_errman_ram8x26
# Loading work.cmm_errman_ram8x26
# ** Error: (vsim-3009) [TSCALE] - Module 'cmm_errman_ram8x26' does not have a timeunit/timeprecision specification in effect, but other modules do.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_cf_arb
# Loading work.pcie_blk_cf_arb
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_cf_pwr
# Loading work.pcie_blk_cf_pwr
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_soft_cf_int
# Loading work.pcie_soft_cf_int
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cmm_intr
# Loading work.cmm_intr
# ** Error: (vsim-3009) [TSCALE] - Module 'cmm_intr' does not have a timeunit/timeprecision specification in effect, but other modules do.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.extend_clk
# Loading work.extend_clk
# ** Error: (vsim-3009) [TSCALE] - Module 'extend_clk' does not have a timeunit/timeprecision specification in effect, but other modules do.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/extend_clk
# Loading unisims_ver.FIFO36
# Loading unisims_ver.AFIFO36_INTERNAL
# Loading unisims_ver.FIFO36_72
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.speed_tm
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.speed_tm_sv_unit
# Loading work.speed_tm_sv_unit
# Loading work.speed_tm
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fetch_stage_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.ifetch_dma_sv_unit
# Loading work.ifetch_dma_sv_unit
# Loading work.fetch_stage_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.microcode_rom
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.microcode_sv_unit
# Loading work.microcode_sv_unit
# Loading work.microcode_rom
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.decode_stage
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.decode_sv_unit
# Loading work.decode_sv_unit
# Loading work.decode_stage
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.regacc_stage_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.regacc_dma_sv_unit
# Loading work.regacc_dma_sv_unit
# Loading work.regacc_stage_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.regfile
# Loading work.regfile
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.execution_stage
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.alu_sv_unit
# Loading work.alu_sv_unit
# Loading work.execution_stage
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.alu_adder_logic
# Loading work.alu_adder_logic
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.memory_stage
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.memory_mmu_sv_unit
# Loading work.memory_mmu_sv_unit
# Loading work.memory_stage
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.exception_stage_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.exception_dma_sv_unit
# Loading work.exception_dma_sv_unit
# Loading work.exception_stage_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.immu_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.immu_sv_unit
# Loading work.immu_sv_unit
# Loading work.immu_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dmmu_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dmmu_sv_unit
# Loading work.dmmu_sv_unit
# Loading work.dmmu_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.icache
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.icache_sv_unit
# Loading work.icache_sv_unit
# Loading work.icache
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.icache_ram
# Loading work.icache_ram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dcache_udc
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.udcache_nb_mmu_sv_unit
# Loading work.udcache_nb_mmu_sv_unit
# Loading work.dcache_udc
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dcache_ram
# Loading work.dcache_ram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mshr
# Loading work.mshr
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.imem_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.memif_sv_unit
# Loading work.memif_sv_unit
# Loading work.imem_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.imem_cmd_fifo_sdr
# Loading work.imem_cmd_fifo_sdr
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mem_stat_buf
# Loading work.mem_stat_buf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dmem_if
# Loading work.dmem_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dmem_cmd_fifo_sdr
# Loading work.dmem_cmd_fifo_sdr
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dramctrl_fast
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.ddr2memctrl_fast_sv_unit
# Loading work.ddr2memctrl_fast_sv_unit
# Loading work.dramctrl_fast
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.retinfo_buf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dramctrl_network_sv_unit
# Loading work.dramctrl_network_sv_unit
# Loading work.retinfo_buf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mem_bus_arbiter
# Loading work.mem_bus_arbiter
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mem_bus_mux
# Loading work.mem_bus_mux
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.debug_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.debugdma_sv_unit
# Loading work.debugdma_sv_unit
# Loading work.debug_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dma_ctrl_reg
# Loading work.dma_ctrl_reg
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dma_addr_reg
# Loading work.dma_addr_reg
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.timer
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.timer_sv_unit
# Loading work.timer_sv_unit
# Loading work.timer
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.irqmp
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.irqmp_sv_unit
# Loading work.irqmp_sv_unit
# Loading work.irqmp
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.disassembler
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.disasm_sv_unit
# Loading work.disasm_sv_unit
# Loading work.disassembler
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dramctrl_bee3_ml505
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dramctrl_bee3_sv_unit
# Loading work.dramctrl_bee3_sv_unit
# Loading work.dramctrl_bee3_ml505
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.TC5
# Loading work.TC5
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dpbram36_im
# Loading work.dpbram36_im
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dpbram18_rfa
# Loading work.dpbram18_rfa
# Loading unisims_ver.RAMB18SDP
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dpbram18_rfb
# Loading work.dpbram18_rfb
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.rs232rcv
# Loading work.rs232rcv
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.ddrController
# Loading work.ddrController
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.AF
# Loading work.AF
# Loading unisims_ver.FIFO18_36
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dpram
# Loading work.dpram
# Loading unisims_ver.RAM32X1D
# Loading unisims_ver.OBUF
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.obLogic
# Loading work.obLogic
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.WB
# Loading work.WB
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.RB
# Loading work.RB
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_dma_controller
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_dma_controller_sv_unit
# Loading work.eth_dma_controller_sv_unit
# Loading work.eth_dma_controller
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_dma_rx
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_rx_sv_unit
# Loading work.eth_rx_sv_unit
# Loading work.eth_dma_rx
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_mac_ram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_mac_ram_sv_unit
# Loading work.eth_mac_ram_sv_unit
# Loading work.eth_mac_ram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_dma_tx
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_tx_sv_unit
# Loading work.eth_tx_sv_unit
# Loading work.eth_dma_tx
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mac_gmii
# Loading work.mac_gmii
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_tm_control
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_tm_control_sv_unit
# Loading work.eth_tm_control_sv_unit
# Loading work.eth_tm_control
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_cpu_control
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_cpu_control_sv_unit
# Loading work.eth_cpu_control_sv_unit
# Loading work.eth_cpu_control
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.sync_lutram_fifo
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.sync_lutram_fifo_sv_unit
# Loading work.sync_lutram_fifo_sv_unit
# Loading work.sync_lutram_fifo
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.debug_dma_buf
# Loading work.debug_dma_buf
# Error loading design
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of glbl.v was successful.
# Compile of libstd.sv was successful.
# Compile of libconf.sv was successful.
# Compile of opcodes.sv was successful.
# Compile of libeth.sv was successful.
# Compile of libtech.sv was successful.
# Compile of libucode.sv was successful.
# Compile of libdebug.sv was successful.
# Compile of libfp.sv was successful.
# Compile of libiu.sv was successful.
# Compile of libmmu.sv was successful.
# Compile of libcache.sv was successful.
# Compile of libxalu.sv was successful.
# Compile of libmemif.sv was successful.
# Compile of libio.sv was successful.
# Compile of libtm.sv was successful.
# Compile of clkgen.sv was successful.
# Compile of clkrst_gen.sv was successful.
# Compile of microcode.sv was successful.
# Compile of ifetch_dma.sv was successful.
# Compile of decode.sv was successful.
# Compile of immu.sv was successful.
# Compile of icache.sv was successful.
# Compile of icacheram.sv was successful.
# Compile of regacc_dma.sv was successful.
# Compile of regfile.sv was successful.
# Compile of alu.sv was successful.
# Compile of alulogic.sv was successful.
# Compile of alumul.sv was successful.
# Compile of aludiv.sv was successful.
# Compile of dramif.sv was successful.
# Compile of dcacheram.sv was successful.
# Compile of dmmu.sv was successful.
# Compile of dram_clkgen.sv was successful.
# Compile of tm_cpu_none.sv was successful.
# Compile of dmabuf.sv was successful.
# Compile of techmap.sv was successful.
# Compile of exception_dma.sv was successful.
# Compile of xalu.sv was successful.
# Compile of memif.sv was successful with warnings.
# Compile of disasm.sv was successful.
# Compile of debugdma.sv was successful.
# Compile of ddr2memctrl.sv was successful.
# Compile of dramctrl_network.sv was successful with warnings.
# Compile of ddr2memctrl_fast.sv was successful.
# Compile of dma_control.sv was successful.
# Compile of mac_fedriver.sv was successful.
# Compile of fp_addsub_dp.v was successful.
# Compile of fp_cmp_dp.v was successful.
# Compile of fp_conv_dp_sp.v was successful.
# Compile of fp_conv_sp_dp.v was successful.
# Compile of fp_mult_dp.v was successful.
# Compile of fpu.sv was successful.
# Compile of fpregfile.sv was successful.
# Compile of AF.v was successful.
# Compile of camx.v was successful.
# Compile of ddrBank.v was successful.
# Compile of ddrController.v was successful.
# Compile of dpbram.v was successful.
# Compile of dpram.v was successful.
# Compile of dq_iob.v was successful.
# Compile of dqs_iob.v was successful.
# Compile of RB.v was successful.
# Compile of rs232rcv.v was successful.
# Compile of TC5.v was successful.
# Compile of WB.v was successful.
# Compile of dramctrl_bee3.sv was successful.
# Compile of ddr2.v was successful with warnings.
# Compile of mt16htf25664hy.sv was successful with warnings.
# Compile of ddr2_module.v was successful with warnings.
# Compile of tm_cpu_simple.sv was successful.
# Compile of libperfctr.sv was successful.
# Compile of perfctr.sv was successful.
# Compile of fp_ftoi.v was successful.
# Compile of fp_itod.v was successful.
# Compile of fp_itos.v was successful.
# Compile of dtlb_2way_split.sv was successful.
# Compile of mmureg.sv was successful.
# Compile of mmuwalk.sv was successful.
# Compile of memory_mmu.sv was successful.
# Compile of udcache_nb_mmu.sv was successful.
# Compile of itlb_2way_split.sv was successful.
# Compile of dtlbram.sv was successful.
# Compile of itlbram.sv was successful.
# Compile of tm_cpu_1ipc.sv was successful.
# Compile of sim_memctrl.sv was successful with warnings.
# Compile of irqmp.sv was successful.
# Compile of timer.sv was successful.
# Compile of libtm_cache.sv was successful.
# Compile of tm_cpu_l1_ring.sv was successful.
# Compile of tm_cpu_l2.sv was successful.
# Compile of tm_cpu_dram.sv was successful.
# Compile of tm_cache.sv was successful.
# Compile of tm_cpu_memsystem.sv was successful with warnings.
# Compile of tm_cpu_dram_gsf.sv was successful.
# Compile of top_1P_bee3_neweth.sv was successful.
# Compile of eth_cpu_control.sv was successful.
# Compile of eth_dma_controller.sv was successful.
# Compile of eth_mac_ram.sv was successful.
# Compile of eth_rx.sv was successful.
# Compile of eth_tm_control.sv was successful.
# Compile of eth_tx.sv was successful.
# Compile of mac_gmii.sv was successful.
# Compile of sync_lutram_fifo.sv was successful.
# Compile of xalu_fast.sv was successful.
# Compile of ram_dp_ar_aw.v was successful.
# Compile of syn_fifo.v was successful.
# Compile of speed_tm.sv was successful.
# Compile of pcie_interface.sv was successful.
# Compile of ReadModule.sv was successful.
# Compile of WriteModule2.sv was successful.
# Compile of EP_MEM.v was successful.
# Compile of pci_exp_64b_app.v was successful.
# Compile of PIO.v was successful.
# Compile of PIO_64.v was successful.
# Compile of PIO_64_RX_ENGINE.v was successful.
# Compile of PIO_64_TX_ENGINE.v was successful.
# Compile of PIO_EP.v was successful.
# Compile of PIO_EP_MEM_ACCESS.v was successful.
# Compile of PIO_TO_CTRL.v was successful.
# Compile of xilinx_pci_exp_1_lane_ep_product.v was successful.
# Compile of xilinx_pci_exp_ep.v was successful.
# Compile of bram_common.v was successful.
# Compile of cfg_wr_enable.v was successful.
# Compile of cmm_decoder.v was successful.
# Compile of cmm_errman_cnt_en.v was successful.
# Compile of cmm_errman_cnt_nfl_en.v was successful.
# Compile of cmm_errman_cor.v was successful.
# Compile of cmm_errman_cpl.v was successful.
# Compile of cmm_errman_ftl.v was successful.
# Compile of cmm_errman_nfl.v was successful.
# Compile of cmm_errman_ram4x26.v was successful.
# Compile of cmm_errman_ram8x26.v was successful.
# Compile of cmm_intr.v was successful.
# Compile of endpoint_blk_plus_v1_15.v was successful.
# Compile of extend_clk.v was successful.
# Compile of pcie_blk_cf.v was successful.
# Compile of pcie_blk_cf_arb.v was successful.
# Compile of pcie_blk_cf_err.v was successful.
# Compile of pcie_blk_cf_mgmt.v was successful.
# Compile of pcie_blk_cf_pwr.v was successful.
# Compile of pcie_blk_if.v was successful.
# Compile of pcie_blk_ll.v was successful.
# Compile of pcie_blk_ll_arb.v was successful.
# Compile of pcie_blk_ll_credit.v was successful.
# Compile of pcie_blk_ll_oqbqfifo.v was successful.
# Compile of pcie_blk_ll_tx.v was successful.
# Compile of pcie_blk_ll_tx_arb.v was successful.
# Compile of pcie_blk_plus_ll_rx.v was successful.
# Compile of pcie_blk_plus_ll_tx.v was successful.
# Compile of pcie_clocking.v was successful.
# Compile of pcie_ep.v was successful.
# Compile of pcie_gt_wrapper.v was successful.
# Compile of pcie_gt_wrapper_top.v was successful.
# Compile of pcie_gtx_wrapper.v was successful.
# Compile of pcie_mim_wrapper.v was successful.
# Compile of pcie_reset_logic.v was successful.
# Compile of pcie_soft_int.v was successful.
# Compile of pcie_top.v was successful.
# Compile of prod_fixes.v was successful.
# Compile of sync_fifo.v was successful.
# Compile of tlm_rx_data_snk.v was successful.
# Compile of tlm_rx_data_snk_bar.v was successful.
# Compile of tlm_rx_data_snk_mal.v was successful.
# Compile of tlm_rx_data_snk_pwr_mgmt.v was successful.
# Compile of tx_sync_gtp.v was successful.
# Compile of tx_sync_gtx.v was successful.
# Compile of use_newinterrupt.v was successful.
# 168 compiles, 0 failed with no errors. 
vsim -L unisims_ver -L secureip -novopt work.glbl work.sim_top
# vsim -L unisims_ver -L secureip -novopt -sv_lib ../../../lib/sim/disasm/disasm -sv_lib ../../../lib/sim/mac_fedriver/mac_fedriver work.glbl work.sim_top 
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.glbl
# Loading work.glbl
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.sim_top
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.top_1P_bee3_neweth_sv_unit
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libperfctr
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libconf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libstd
# Loading sv_std.std
# Loading work.libstd
# Loading work.libconf
# Loading work.libperfctr
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libeth
# Loading work.libeth
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libtm
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libdebug
# Loading work.libdebug
# Loading work.libtm
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libio
# Loading work.libio
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libmemif
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libcache
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libmmu
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libiu
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libfp
# Loading work.libfp
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libtech
# Loading work.libtech
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libopcodes
# Loading work.libopcodes
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libucode
# Loading work.libucode
# Loading work.libiu
# Loading work.libmmu
# Loading work.libcache
# Loading work.libmemif
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libxalu
# Loading work.libxalu
# Loading work.top_1P_bee3_neweth_sv_unit
# Loading work.sim_top
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mt16htf25664hy
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mt16htf25664hy_sv_unit
# Loading work.mt16htf25664hy_sv_unit
# Loading work.mt16htf25664hy
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.ddr2_module
# Loading work.ddr2_module
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.ddr2
# Loading work.ddr2
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mac_fedriver
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mac_fedriver_sv_unit
# Loading work.mac_fedriver_sv_unit
# Loading work.mac_fedriver
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fpga_top
# Loading work.fpga_top
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mem_controller_interface
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dramif_sv_unit
# Loading work.dramif_sv_unit
# Loading work.mem_controller_interface
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.clk_inb
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.techmap_sv_unit
# Loading work.techmap_sv_unit
# Loading work.clk_inb
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.gated_clkbuf
# Loading work.gated_clkbuf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.clkrst_gen_2
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.clkrst_gen_sv_unit
# Loading work.clkrst_gen_sv_unit
# Loading work.clkrst_gen_2
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cpu_clkgen
# Loading work.cpu_clkgen
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dram_clkgen
# Loading work.dram_clkgen
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.reset_synchronizer
# Loading work.reset_synchronizer
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.high_fanout_buf
# Loading work.high_fanout_buf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cpu_top_dma
# Loading work.cpu_top_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_interface
# Loading work.pcie_interface
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.ReadMod
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.ReadModule_sv_unit
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.libtm_cache
# Loading work.libtm_cache
# Loading work.ReadModule_sv_unit
# Loading work.ReadMod
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.WriteMod
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.WriteModule2_sv_unit
# Loading work.WriteModule2_sv_unit
# Loading work.WriteMod
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xilinx_pci_exp_ep
# Loading work.xilinx_pci_exp_ep
# Loading unisims_ver.IBUFDS
# Loading unisims_ver.IBUF
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pci_exp_64b_app
# Loading work.pci_exp_64b_app
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.PIO
# Loading work.PIO
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.PIO_EP
# Loading work.PIO_EP
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.PIO_EP_MEM_ACCESS
# Loading work.PIO_EP_MEM_ACCESS
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.EP_MEM
# Loading work.EP_MEM
# Loading unisims_ver.RAMB36
# Loading unisims_ver.ARAMB36_INTERNAL
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.PIO_64_RX_ENGINE
# Loading work.PIO_64_RX_ENGINE
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.PIO_64_TX_ENGINE
# Loading work.PIO_64_TX_ENGINE
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.PIO_TO_CTRL
# Loading work.PIO_TO_CTRL
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.endpoint_blk_plus_v1_15
# Loading work.endpoint_blk_plus_v1_15
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_ep_top
# Loading work.pcie_ep_top
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_top_wrapper
# Loading work.pcie_top_wrapper
# ** Error: (vsim-3009) [TSCALE] - Module 'pcie_top_wrapper' does not have a timeunit/timeprecision specification in effect, but other modules do.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_clocking
# Loading work.pcie_clocking
# Loading unisims_ver.PLL_ADV
# Loading unisims_ver.BUFG
# Loading unisims_ver.PCIE_EP
# Loading unisims_ver.PCIE_INTERNAL_1_1
# Loading secureip.PCIE_INTERNAL_1_1_SWIFT
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.prod_fixes
# Loading work.prod_fixes
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_mim_wrapper
# Loading work.pcie_mim_wrapper
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.bram_common
# Loading work.bram_common
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_gt_wrapper_top
# Loading work.pcie_gt_wrapper_top
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_if
# Loading work.pcie_blk_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_ll
# Loading work.pcie_blk_ll
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_plus_ll_tx
# Loading work.pcie_blk_plus_ll_tx
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_ll_tx_arb
# Loading work.pcie_blk_ll_tx_arb
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_ll_tx
# Loading work.pcie_blk_ll_tx
# Loading unisims_ver.LUT6
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_plus_ll_rx
# Loading work.pcie_blk_plus_ll_rx
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.tlm_rx_data_snk
# Loading work.tlm_rx_data_snk
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.tlm_rx_data_snk_mal
# Loading work.tlm_rx_data_snk_mal
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.tlm_rx_data_snk_pwr_mgmt
# Loading work.tlm_rx_data_snk_pwr_mgmt
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.tlm_rx_data_snk_bar
# Loading work.tlm_rx_data_snk_bar
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cmm_decoder
# Loading work.cmm_decoder
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_ll_oqbqfifo
# Loading work.pcie_blk_ll_oqbqfifo
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.sync_fifo
# Loading work.sync_fifo
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_ll_arb
# Loading work.pcie_blk_ll_arb
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_ll_credit
# Loading work.pcie_blk_ll_credit
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.my_SRL16E
# Loading work.my_SRL16E
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_cf
# Loading work.pcie_blk_cf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_cf_mgmt
# Loading work.pcie_blk_cf_mgmt
# Loading unisims_ver.LUT5
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_cf_err
# Loading work.pcie_blk_cf_err
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cmm_errman_cor
# Loading work.cmm_errman_cor
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cmm_errman_cnt_en
# Loading work.cmm_errman_cnt_en
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cmm_errman_ftl
# Loading work.cmm_errman_ftl
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cmm_errman_cpl
# Loading work.cmm_errman_cpl
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cmm_errman_ram4x26
# Loading work.cmm_errman_ram4x26
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cmm_errman_ram8x26
# Loading work.cmm_errman_ram8x26
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_cf_arb
# Loading work.pcie_blk_cf_arb
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_blk_cf_pwr
# Loading work.pcie_blk_cf_pwr
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_soft_cf_int
# Loading work.pcie_soft_cf_int
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cmm_intr
# Loading work.cmm_intr
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.extend_clk
# Loading work.extend_clk
# Loading unisims_ver.FIFO36
# Loading unisims_ver.AFIFO36_INTERNAL
# Loading unisims_ver.FIFO36_72
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.speed_tm
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.speed_tm_sv_unit
# Loading work.speed_tm_sv_unit
# Loading work.speed_tm
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fetch_stage_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.ifetch_dma_sv_unit
# Loading work.ifetch_dma_sv_unit
# Loading work.fetch_stage_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.microcode_rom
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.microcode_sv_unit
# Loading work.microcode_sv_unit
# Loading work.microcode_rom
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.decode_stage
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.decode_sv_unit
# Loading work.decode_sv_unit
# Loading work.decode_stage
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.regacc_stage_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.regacc_dma_sv_unit
# Loading work.regacc_dma_sv_unit
# Loading work.regacc_stage_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.regfile
# Loading work.regfile
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.execution_stage
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.alu_sv_unit
# Loading work.alu_sv_unit
# Loading work.execution_stage
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.alu_adder_logic
# Loading work.alu_adder_logic
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.memory_stage
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.memory_mmu_sv_unit
# Loading work.memory_mmu_sv_unit
# Loading work.memory_stage
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.exception_stage_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.exception_dma_sv_unit
# Loading work.exception_dma_sv_unit
# Loading work.exception_stage_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.immu_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.immu_sv_unit
# Loading work.immu_sv_unit
# Loading work.immu_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dmmu_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dmmu_sv_unit
# Loading work.dmmu_sv_unit
# Loading work.dmmu_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.icache
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.icache_sv_unit
# Loading work.icache_sv_unit
# Loading work.icache
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.icache_ram
# Loading work.icache_ram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dcache_udc
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.udcache_nb_mmu_sv_unit
# Loading work.udcache_nb_mmu_sv_unit
# Loading work.dcache_udc
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dcache_ram
# Loading work.dcache_ram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mshr
# Loading work.mshr
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.imem_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.memif_sv_unit
# Loading work.memif_sv_unit
# Loading work.imem_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.imem_cmd_fifo_sdr
# Loading work.imem_cmd_fifo_sdr
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mem_stat_buf
# Loading work.mem_stat_buf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dmem_if
# Loading work.dmem_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dmem_cmd_fifo_sdr
# Loading work.dmem_cmd_fifo_sdr
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dramctrl_fast
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.ddr2memctrl_fast_sv_unit
# Loading work.ddr2memctrl_fast_sv_unit
# Loading work.dramctrl_fast
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.retinfo_buf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dramctrl_network_sv_unit
# Loading work.dramctrl_network_sv_unit
# Loading work.retinfo_buf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mem_bus_arbiter
# Loading work.mem_bus_arbiter
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mem_bus_mux
# Loading work.mem_bus_mux
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.debug_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.debugdma_sv_unit
# Loading work.debugdma_sv_unit
# Loading work.debug_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dma_ctrl_reg
# Loading work.dma_ctrl_reg
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dma_addr_reg
# Loading work.dma_addr_reg
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.timer
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.timer_sv_unit
# Loading work.timer_sv_unit
# Loading work.timer
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.irqmp
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.irqmp_sv_unit
# Loading work.irqmp_sv_unit
# Loading work.irqmp
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.disassembler
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.disasm_sv_unit
# Loading work.disasm_sv_unit
# Loading work.disassembler
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dramctrl_bee3_ml505
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dramctrl_bee3_sv_unit
# Loading work.dramctrl_bee3_sv_unit
# Loading work.dramctrl_bee3_ml505
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.TC5
# Loading work.TC5
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dpbram36_im
# Loading work.dpbram36_im
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dpbram18_rfa
# Loading work.dpbram18_rfa
# Loading unisims_ver.RAMB18SDP
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dpbram18_rfb
# Loading work.dpbram18_rfb
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.rs232rcv
# Loading work.rs232rcv
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.ddrController
# Loading work.ddrController
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.AF
# Loading work.AF
# Loading unisims_ver.FIFO18_36
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dpram
# Loading work.dpram
# Loading unisims_ver.RAM32X1D
# Loading unisims_ver.OBUF
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.obLogic
# Loading work.obLogic
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.WB
# Loading work.WB
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.RB
# Loading work.RB
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_dma_controller
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_dma_controller_sv_unit
# Loading work.eth_dma_controller_sv_unit
# Loading work.eth_dma_controller
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_dma_rx
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_rx_sv_unit
# Loading work.eth_rx_sv_unit
# Loading work.eth_dma_rx
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_mac_ram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_mac_ram_sv_unit
# Loading work.eth_mac_ram_sv_unit
# Loading work.eth_mac_ram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_dma_tx
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_tx_sv_unit
# Loading work.eth_tx_sv_unit
# Loading work.eth_dma_tx
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mac_gmii
# Loading work.mac_gmii
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_tm_control
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_tm_control_sv_unit
# Loading work.eth_tm_control_sv_unit
# Loading work.eth_tm_control
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_cpu_control
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.eth_cpu_control_sv_unit
# Loading work.eth_cpu_control_sv_unit
# Loading work.eth_cpu_control
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.sync_lutram_fifo
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.sync_lutram_fifo_sv_unit
# Loading work.sync_lutram_fifo_sv_unit
# Loading work.sync_lutram_fifo
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.debug_dma_buf
# Loading work.debug_dma_buf
# Error loading design
# Compile of extend_clk.v was successful.
vsim -L unisims_ver -L secureip -novopt work.glbl work.sim_top
# vsim -L unisims_ver -L secureip -novopt -sv_lib ../../../lib/sim/disasm/disasm -sv_lib ../../../lib/sim/mac_fedriver/mac_fedriver work.glbl work.sim_top 
# Loading work.glbl
# Loading sv_std.std
# Loading work.libstd
# Loading work.libconf
# Loading work.libperfctr
# Loading work.libeth
# Loading work.libdebug
# Loading work.libtm
# Loading work.libio
# Loading work.libfp
# Loading work.libtech
# Loading work.libopcodes
# Loading work.libucode
# Loading work.libiu
# Loading work.libmmu
# Loading work.libcache
# Loading work.libmemif
# Loading work.libxalu
# Loading work.top_1P_bee3_neweth_sv_unit
# Loading work.sim_top
# Loading work.mt16htf25664hy_sv_unit
# Loading work.mt16htf25664hy
# Loading work.ddr2_module
# Loading work.ddr2
# Loading work.mac_fedriver_sv_unit
# Loading work.mac_fedriver
# Loading work.fpga_top
# Loading work.dramif_sv_unit
# Loading work.mem_controller_interface
# Loading work.techmap_sv_unit
# Loading work.clk_inb
# Loading work.gated_clkbuf
# Loading work.clkrst_gen_sv_unit
# Loading work.clkrst_gen_2
# Loading work.cpu_clkgen
# Loading work.dram_clkgen
# Loading work.reset_synchronizer
# Loading work.high_fanout_buf
# Loading work.cpu_top_dma
# Loading work.pcie_interface
# Loading work.libtm_cache
# Loading work.ReadModule_sv_unit
# Loading work.ReadMod
# Loading work.WriteModule2_sv_unit
# Loading work.WriteMod
# Loading work.xilinx_pci_exp_ep
# Loading unisims_ver.IBUFDS
# Loading unisims_ver.IBUF
# Loading work.pci_exp_64b_app
# Loading work.PIO
# Loading work.PIO_EP
# Loading work.PIO_EP_MEM_ACCESS
# Loading work.EP_MEM
# Loading unisims_ver.RAMB36
# Loading unisims_ver.ARAMB36_INTERNAL
# Loading work.PIO_64_RX_ENGINE
# Loading work.PIO_64_TX_ENGINE
# Loading work.PIO_TO_CTRL
# Loading work.endpoint_blk_plus_v1_15
# Loading work.pcie_ep_top
# Loading work.pcie_top_wrapper
# ** Error: (vsim-3009) [TSCALE] - Module 'pcie_top_wrapper' does not have a timeunit/timeprecision specification in effect, but other modules do.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk
# Loading work.pcie_clocking
# Loading unisims_ver.PLL_ADV
# Loading unisims_ver.BUFG
# Loading unisims_ver.PCIE_EP
# Loading unisims_ver.PCIE_INTERNAL_1_1
# Loading secureip.PCIE_INTERNAL_1_1_SWIFT
# Loading work.prod_fixes
# Loading work.pcie_mim_wrapper
# Loading work.bram_common
# Loading work.pcie_gt_wrapper_top
# Loading work.pcie_blk_if
# Loading work.pcie_blk_ll
# Loading work.pcie_blk_plus_ll_tx
# Loading work.pcie_blk_ll_tx_arb
# Loading work.pcie_blk_ll_tx
# Loading unisims_ver.LUT6
# Loading work.pcie_blk_plus_ll_rx
# Loading work.tlm_rx_data_snk
# Loading work.tlm_rx_data_snk_mal
# Loading work.tlm_rx_data_snk_pwr_mgmt
# Loading work.tlm_rx_data_snk_bar
# Loading work.cmm_decoder
# Loading work.pcie_blk_ll_oqbqfifo
# Loading work.sync_fifo
# Loading work.pcie_blk_ll_arb
# Loading work.pcie_blk_ll_credit
# Loading work.my_SRL16E
# Loading work.pcie_blk_cf
# Loading work.pcie_blk_cf_mgmt
# Loading unisims_ver.LUT5
# Loading work.pcie_blk_cf_err
# Loading work.cmm_errman_cor
# Loading work.cmm_errman_cnt_en
# Loading work.cmm_errman_ftl
# Loading work.cmm_errman_cpl
# Loading work.cmm_errman_ram4x26
# Loading work.cmm_errman_ram8x26
# Loading work.pcie_blk_cf_arb
# Loading work.pcie_blk_cf_pwr
# Loading work.pcie_soft_cf_int
# Loading work.cmm_intr
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.extend_clk
# Loading work.extend_clk
# Loading unisims_ver.FIFO36
# Loading unisims_ver.AFIFO36_INTERNAL
# Loading unisims_ver.FIFO36_72
# Loading work.speed_tm_sv_unit
# Loading work.speed_tm
# Loading work.ifetch_dma_sv_unit
# Loading work.fetch_stage_dma
# Loading work.microcode_sv_unit
# Loading work.microcode_rom
# Loading work.decode_sv_unit
# Loading work.decode_stage
# Loading work.regacc_dma_sv_unit
# Loading work.regacc_stage_dma
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.execution_stage
# Loading work.alu_adder_logic
# Loading work.memory_mmu_sv_unit
# Loading work.memory_stage
# Loading work.exception_dma_sv_unit
# Loading work.exception_stage_dma
# Loading work.immu_sv_unit
# Loading work.immu_if
# Loading work.dmmu_sv_unit
# Loading work.dmmu_if
# Loading work.icache_sv_unit
# Loading work.icache
# Loading work.icache_ram
# Loading work.udcache_nb_mmu_sv_unit
# Loading work.dcache_udc
# Loading work.dcache_ram
# Loading work.mshr
# Loading work.memif_sv_unit
# Loading work.imem_if
# Loading work.imem_cmd_fifo_sdr
# Loading work.mem_stat_buf
# Loading work.dmem_if
# Loading work.dmem_cmd_fifo_sdr
# Loading work.ddr2memctrl_fast_sv_unit
# Loading work.dramctrl_fast
# Loading work.dramctrl_network_sv_unit
# Loading work.retinfo_buf
# Loading work.mem_bus_arbiter
# Loading work.mem_bus_mux
# Loading work.debugdma_sv_unit
# Loading work.debug_dma
# Loading work.dma_ctrl_reg
# Loading work.dma_addr_reg
# Loading work.timer_sv_unit
# Loading work.timer
# Loading work.irqmp_sv_unit
# Loading work.irqmp
# Loading work.disasm_sv_unit
# Loading work.disassembler
# Loading work.dramctrl_bee3_sv_unit
# Loading work.dramctrl_bee3_ml505
# Loading work.TC5
# Loading work.dpbram36_im
# Loading work.dpbram18_rfa
# Loading unisims_ver.RAMB18SDP
# Loading work.dpbram18_rfb
# Loading work.rs232rcv
# Loading work.ddrController
# Loading work.AF
# Loading unisims_ver.FIFO18_36
# Loading work.dpram
# Loading unisims_ver.RAM32X1D
# Loading unisims_ver.OBUF
# Loading work.obLogic
# Loading work.WB
# Loading work.RB
# Loading work.eth_dma_controller_sv_unit
# Loading work.eth_dma_controller
# Loading work.eth_rx_sv_unit
# Loading work.eth_dma_rx
# Loading work.eth_mac_ram_sv_unit
# Loading work.eth_mac_ram
# Loading work.eth_tx_sv_unit
# Loading work.eth_dma_tx
# Loading work.mac_gmii
# Loading work.eth_tm_control_sv_unit
# Loading work.eth_tm_control
# Loading work.eth_cpu_control_sv_unit
# Loading work.eth_cpu_control
# Loading work.sync_lutram_fifo_sv_unit
# Loading work.sync_lutram_fifo
# Loading work.debug_dma_buf
# Error loading design
# Compile of pcie_top.v was successful.
vsim -L unisims_ver -L secureip -novopt work.glbl work.sim_top
# vsim -L unisims_ver -L secureip -novopt -sv_lib ../../../lib/sim/disasm/disasm -sv_lib ../../../lib/sim/mac_fedriver/mac_fedriver work.glbl work.sim_top 
# Loading work.glbl
# Loading sv_std.std
# Loading work.libstd
# Loading work.libconf
# Loading work.libperfctr
# Loading work.libeth
# Loading work.libdebug
# Loading work.libtm
# Loading work.libio
# Loading work.libfp
# Loading work.libtech
# Loading work.libopcodes
# Loading work.libucode
# Loading work.libiu
# Loading work.libmmu
# Loading work.libcache
# Loading work.libmemif
# Loading work.libxalu
# Loading work.top_1P_bee3_neweth_sv_unit
# Loading work.sim_top
# Loading work.mt16htf25664hy_sv_unit
# Loading work.mt16htf25664hy
# Loading work.ddr2_module
# Loading work.ddr2
# Loading work.mac_fedriver_sv_unit
# Loading work.mac_fedriver
# Loading work.fpga_top
# Loading work.dramif_sv_unit
# Loading work.mem_controller_interface
# Loading work.techmap_sv_unit
# Loading work.clk_inb
# Loading work.gated_clkbuf
# Loading work.clkrst_gen_sv_unit
# Loading work.clkrst_gen_2
# Loading work.cpu_clkgen
# Loading work.dram_clkgen
# Loading work.reset_synchronizer
# Loading work.high_fanout_buf
# Loading work.cpu_top_dma
# Loading work.pcie_interface
# Loading work.libtm_cache
# Loading work.ReadModule_sv_unit
# Loading work.ReadMod
# Loading work.WriteModule2_sv_unit
# Loading work.WriteMod
# Loading work.xilinx_pci_exp_ep
# Loading unisims_ver.IBUFDS
# Loading unisims_ver.IBUF
# Loading work.pci_exp_64b_app
# Loading work.PIO
# Loading work.PIO_EP
# Loading work.PIO_EP_MEM_ACCESS
# Loading work.EP_MEM
# Loading unisims_ver.RAMB36
# Loading unisims_ver.ARAMB36_INTERNAL
# Loading work.PIO_64_RX_ENGINE
# Loading work.PIO_64_TX_ENGINE
# Loading work.PIO_TO_CTRL
# Loading work.endpoint_blk_plus_v1_15
# Loading work.pcie_ep_top
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_top_wrapper
# Loading work.pcie_top_wrapper
# Loading work.pcie_clocking
# Loading unisims_ver.PLL_ADV
# Loading unisims_ver.BUFG
# Loading unisims_ver.PCIE_EP
# Loading unisims_ver.PCIE_INTERNAL_1_1
# Loading secureip.PCIE_INTERNAL_1_1_SWIFT
# Loading work.prod_fixes
# Loading work.pcie_mim_wrapper
# Loading work.bram_common
# Loading work.pcie_gt_wrapper_top
# Loading work.pcie_blk_if
# Loading work.pcie_blk_ll
# Loading work.pcie_blk_plus_ll_tx
# Loading work.pcie_blk_ll_tx_arb
# Loading work.pcie_blk_ll_tx
# Loading unisims_ver.LUT6
# Loading work.pcie_blk_plus_ll_rx
# Loading work.tlm_rx_data_snk
# Loading work.tlm_rx_data_snk_mal
# Loading work.tlm_rx_data_snk_pwr_mgmt
# Loading work.tlm_rx_data_snk_bar
# Loading work.cmm_decoder
# Loading work.pcie_blk_ll_oqbqfifo
# Loading work.sync_fifo
# Loading work.pcie_blk_ll_arb
# Loading work.pcie_blk_ll_credit
# Loading work.my_SRL16E
# Loading work.pcie_blk_cf
# Loading work.pcie_blk_cf_mgmt
# Loading unisims_ver.LUT5
# Loading work.pcie_blk_cf_err
# Loading work.cmm_errman_cor
# Loading work.cmm_errman_cnt_en
# Loading work.cmm_errman_ftl
# Loading work.cmm_errman_cpl
# Loading work.cmm_errman_ram4x26
# Loading work.cmm_errman_ram8x26
# Loading work.pcie_blk_cf_arb
# Loading work.pcie_blk_cf_pwr
# Loading work.pcie_soft_cf_int
# Loading work.cmm_intr
# Loading work.extend_clk
# Loading unisims_ver.FIFO36
# Loading unisims_ver.AFIFO36_INTERNAL
# Loading unisims_ver.FIFO36_72
# Loading work.speed_tm_sv_unit
# Loading work.speed_tm
# Loading work.ifetch_dma_sv_unit
# Loading work.fetch_stage_dma
# Loading work.microcode_sv_unit
# Loading work.microcode_rom
# Loading work.decode_sv_unit
# Loading work.decode_stage
# Loading work.regacc_dma_sv_unit
# Loading work.regacc_stage_dma
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.execution_stage
# Loading work.alu_adder_logic
# Loading work.memory_mmu_sv_unit
# Loading work.memory_stage
# Loading work.exception_dma_sv_unit
# Loading work.exception_stage_dma
# Loading work.immu_sv_unit
# Loading work.immu_if
# Loading work.dmmu_sv_unit
# Loading work.dmmu_if
# Loading work.icache_sv_unit
# Loading work.icache
# Loading work.icache_ram
# Loading work.udcache_nb_mmu_sv_unit
# Loading work.dcache_udc
# Loading work.dcache_ram
# Loading work.mshr
# Loading work.memif_sv_unit
# Loading work.imem_if
# Loading work.imem_cmd_fifo_sdr
# Loading work.mem_stat_buf
# Loading work.dmem_if
# Loading work.dmem_cmd_fifo_sdr
# Loading work.ddr2memctrl_fast_sv_unit
# Loading work.dramctrl_fast
# Loading work.dramctrl_network_sv_unit
# Loading work.retinfo_buf
# Loading work.mem_bus_arbiter
# Loading work.mem_bus_mux
# Loading work.debugdma_sv_unit
# Loading work.debug_dma
# Loading work.dma_ctrl_reg
# Loading work.dma_addr_reg
# Loading work.timer_sv_unit
# Loading work.timer
# Loading work.irqmp_sv_unit
# Loading work.irqmp
# Loading work.disasm_sv_unit
# Loading work.disassembler
# Loading work.dramctrl_bee3_sv_unit
# Loading work.dramctrl_bee3_ml505
# Loading work.TC5
# Loading work.dpbram36_im
# Loading work.dpbram18_rfa
# Loading unisims_ver.RAMB18SDP
# Loading work.dpbram18_rfb
# Loading work.rs232rcv
# Loading work.ddrController
# Loading work.AF
# Loading unisims_ver.FIFO18_36
# Loading work.dpram
# Loading unisims_ver.RAM32X1D
# Loading unisims_ver.OBUF
# Loading work.obLogic
# Loading work.WB
# Loading work.RB
# Loading work.eth_dma_controller_sv_unit
# Loading work.eth_dma_controller
# Loading work.eth_rx_sv_unit
# Loading work.eth_dma_rx
# Loading work.eth_mac_ram_sv_unit
# Loading work.eth_mac_ram
# Loading work.eth_tx_sv_unit
# Loading work.eth_dma_tx
# Loading work.mac_gmii
# Loading work.eth_tm_control_sv_unit
# Loading work.eth_tm_control
# Loading work.eth_cpu_control_sv_unit
# Loading work.eth_cpu_control
# Loading work.sync_lutram_fifo_sv_unit
# Loading work.sync_lutram_fifo
# Loading work.debug_dma_buf
# Loading unisims_ver.IBUFG
# Loading unisims_ver.IBUFGDS
# Loading unisims_ver.BUFGCE_1
# Loading unisims_ver.BUFGMUX_1
# Loading unisims_ver.INV
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xcv5_cpu_clkgen
# Loading work.xcv5_cpu_clkgen
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xcv5_dram_clkgen_bee3
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dram_clkgen_sv_unit
# Loading work.dram_clkgen_sv_unit
# Loading work.xcv5_dram_clkgen_bee3
# Loading unisims_ver.PLL_BASE
# Loading unisims_ver.RAMB36SDP
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_gt_wrapper
# Loading work.pcie_gt_wrapper
# ** Error: (vsim-3009) [TSCALE] - Module 'pcie_gt_wrapper' does not have a timeunit/timeprecision specification in effect, but other modules do.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/SIO/genblk1/pcie_gt_wrapper_i
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.TX_SYNC_GTP
# Loading work.TX_SYNC_GTP
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.reset_logic
# Loading work.reset_logic
# Loading unisims_ver.SRL16E
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.spr_ram
# Loading work.spr_ram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xcv5_regfile
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.regfile_sv_unit
# Loading work.regfile_sv_unit
# Loading work.xcv5_regfile
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fpregfile
# Loading work.fpregfile
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xcv5_alu_adder_logic
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.alulogic_sv_unit
# Loading work.alulogic_sv_unit
# Loading work.xcv5_alu_adder_logic
# Loading unisims_ver.DSP48E
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xalu_if_fast
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xalu_fast_sv_unit
# Loading work.xalu_fast_sv_unit
# Loading work.xalu_if_fast
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.div_in_fifo
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xalu_sv_unit
# Loading work.xalu_sv_unit
# Loading work.div_in_fifo
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xalu_div_output_dbuf
# Loading work.xalu_div_output_dbuf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xalu_valid_buf
# Loading work.xalu_valid_buf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.alu_mul_shf_fast
# Loading work.alu_mul_shf_fast
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.alu_div
# Loading work.alu_div
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fpu_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fpu_sv_unit
# Loading work.fpu_sv_unit
# Loading work.fpu_if
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.sh_reg
# Loading work.sh_reg
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fp_conv_sp_dp
# Loading work.fp_conv_sp_dp
# Loading unisims_ver.VCC
# Loading unisims_ver.GND
# Loading unisims_ver.LUT3
# Loading unisims_ver.LUT2
# Loading unisims_ver.FDS
# Loading unisims_ver.LUT4
# Loading unisims_ver.FD
# Loading unisims_ver.FDE
# Loading unisims_ver.MUXCY
# Loading unisims_ver.FDRS
# Loading unisims_ver.FDR
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fp_addsub_dp
# Loading work.fp_addsub_dp
# Loading unisims_ver.SRLC16E
# Loading unisims_ver.LUT1
# Loading unisims_ver.XORCY
# Loading unisims_ver.MUXF7
# Loading unisims_ver.MUXF8
# Loading unisims_ver.FDSE
# Loading unisims_ver.FDRE
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fp_mult_dp
# Loading work.fp_mult_dp
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fp_conv_dp_sp
# Loading work.fp_conv_dp_sp
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fp_cmp_dp
# Loading work.fp_cmp_dp
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fp_dtoi
# Loading work.fp_dtoi
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mux4x1
# Loading work.mux4x1
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fp_itod
# Loading work.fp_itod
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fp_itos
# Loading work.fp_itos
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fp_stoi
# Loading work.fp_stoi
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fpu_fpop_output_dbuf
# Loading work.fpu_fpop_output_dbuf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fpu_fcmp_output_dbuf
# Loading work.fpu_fcmp_output_dbuf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.immutlb
# Loading work.immutlb
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mmu_control_register
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mmureg_sv_unit
# Loading work.mmureg_sv_unit
# Loading work.mmu_control_register
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mmu_context_register
# Loading work.mmu_context_register
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dmmutlb
# Loading work.dmmutlb
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mmuwalk
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mmuwalk_sv_unit
# Loading work.mmuwalk_sv_unit
# Loading work.mmuwalk
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mmu_context_table_pointer_register
# Loading work.mmu_context_table_pointer_register
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mmuwalk_buffer
# Loading work.mmuwalk_buffer
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mmu_fault_status_register
# Loading work.mmu_fault_status_register
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mmu_fault_address_register
# Loading work.mmu_fault_address_register
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xcv5_icache_ram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.icacheram_sv_unit
# Loading work.icacheram_sv_unit
# Loading work.xcv5_icache_ram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xcv5_dcache_ram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dcacheram_sv_unit
# Loading work.dcacheram_sv_unit
# Loading work.xcv5_dcache_ram
# Loading unisims_ver.ODDR
# Loading unisims_ver.OBUFDS
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.ddrBank
# Loading work.ddrBank
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dqs_iob
# Loading work.dqs_iob
# Loading unisims_ver.IOBUFDS
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xcv5_mac_gmii
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.mac_gmii_sv_unit
# Loading work.mac_gmii_sv_unit
# Loading work.xcv5_mac_gmii
# Loading unisims_ver.IDELAY
# Loading unisims_ver.TEMAC
# Loading secureip.TEMAC_SWIFT
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xcv5_debug_dma_buf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dmabuf_sv_unit
# Loading work.dmabuf_sv_unit
# Loading work.xcv5_debug_dma_buf
# Error loading design
# Compile of pcie_gt_wrapper.v was successful.
# Compile of pcie_gtx_wrapper.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -L unisims_ver -L secureip -novopt work.glbl work.sim_top
# vsim -L unisims_ver -L secureip -novopt -sv_lib ../../../lib/sim/disasm/disasm -sv_lib ../../../lib/sim/mac_fedriver/mac_fedriver work.glbl work.sim_top 
# Loading work.glbl
# Loading sv_std.std
# Loading work.libstd
# Loading work.libconf
# Loading work.libperfctr
# Loading work.libeth
# Loading work.libdebug
# Loading work.libtm
# Loading work.libio
# Loading work.libfp
# Loading work.libtech
# Loading work.libopcodes
# Loading work.libucode
# Loading work.libiu
# Loading work.libmmu
# Loading work.libcache
# Loading work.libmemif
# Loading work.libxalu
# Loading work.top_1P_bee3_neweth_sv_unit
# Loading work.sim_top
# Loading work.mt16htf25664hy_sv_unit
# Loading work.mt16htf25664hy
# Loading work.ddr2_module
# Loading work.ddr2
# Loading work.mac_fedriver_sv_unit
# Loading work.mac_fedriver
# Loading work.fpga_top
# Loading work.dramif_sv_unit
# Loading work.mem_controller_interface
# Loading work.techmap_sv_unit
# Loading work.clk_inb
# Loading work.gated_clkbuf
# Loading work.clkrst_gen_sv_unit
# Loading work.clkrst_gen_2
# Loading work.cpu_clkgen
# Loading work.dram_clkgen
# Loading work.reset_synchronizer
# Loading work.high_fanout_buf
# Loading work.cpu_top_dma
# Loading work.pcie_interface
# Loading work.libtm_cache
# Loading work.ReadModule_sv_unit
# Loading work.ReadMod
# Loading work.WriteModule2_sv_unit
# Loading work.WriteMod
# Loading work.xilinx_pci_exp_ep
# Loading unisims_ver.IBUFDS
# Loading unisims_ver.IBUF
# Loading work.pci_exp_64b_app
# Loading work.PIO
# Loading work.PIO_EP
# Loading work.PIO_EP_MEM_ACCESS
# Loading work.EP_MEM
# Loading unisims_ver.RAMB36
# Loading unisims_ver.ARAMB36_INTERNAL
# Loading work.PIO_64_RX_ENGINE
# Loading work.PIO_64_TX_ENGINE
# Loading work.PIO_TO_CTRL
# Loading work.endpoint_blk_plus_v1_15
# Loading work.pcie_ep_top
# Loading work.pcie_top_wrapper
# Loading work.pcie_clocking
# Loading unisims_ver.PLL_ADV
# Loading unisims_ver.BUFG
# Loading unisims_ver.PCIE_EP
# Loading unisims_ver.PCIE_INTERNAL_1_1
# Loading secureip.PCIE_INTERNAL_1_1_SWIFT
# Loading work.prod_fixes
# Loading work.pcie_mim_wrapper
# Loading work.bram_common
# Loading work.pcie_gt_wrapper_top
# Loading work.pcie_blk_if
# Loading work.pcie_blk_ll
# Loading work.pcie_blk_plus_ll_tx
# Loading work.pcie_blk_ll_tx_arb
# Loading work.pcie_blk_ll_tx
# Loading unisims_ver.LUT6
# Loading work.pcie_blk_plus_ll_rx
# Loading work.tlm_rx_data_snk
# Loading work.tlm_rx_data_snk_mal
# Loading work.tlm_rx_data_snk_pwr_mgmt
# Loading work.tlm_rx_data_snk_bar
# Loading work.cmm_decoder
# Loading work.pcie_blk_ll_oqbqfifo
# Loading work.sync_fifo
# Loading work.pcie_blk_ll_arb
# Loading work.pcie_blk_ll_credit
# Loading work.my_SRL16E
# Loading work.pcie_blk_cf
# Loading work.pcie_blk_cf_mgmt
# Loading unisims_ver.LUT5
# Loading work.pcie_blk_cf_err
# Loading work.cmm_errman_cor
# Loading work.cmm_errman_cnt_en
# Loading work.cmm_errman_ftl
# Loading work.cmm_errman_cpl
# Loading work.cmm_errman_ram4x26
# Loading work.cmm_errman_ram8x26
# Loading work.pcie_blk_cf_arb
# Loading work.pcie_blk_cf_pwr
# Loading work.pcie_soft_cf_int
# Loading work.cmm_intr
# Loading work.extend_clk
# Loading unisims_ver.FIFO36
# Loading unisims_ver.AFIFO36_INTERNAL
# Loading unisims_ver.FIFO36_72
# Loading work.speed_tm_sv_unit
# Loading work.speed_tm
# Loading work.ifetch_dma_sv_unit
# Loading work.fetch_stage_dma
# Loading work.microcode_sv_unit
# Loading work.microcode_rom
# Loading work.decode_sv_unit
# Loading work.decode_stage
# Loading work.regacc_dma_sv_unit
# Loading work.regacc_stage_dma
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.execution_stage
# Loading work.alu_adder_logic
# Loading work.memory_mmu_sv_unit
# Loading work.memory_stage
# Loading work.exception_dma_sv_unit
# Loading work.exception_stage_dma
# Loading work.immu_sv_unit
# Loading work.immu_if
# Loading work.dmmu_sv_unit
# Loading work.dmmu_if
# Loading work.icache_sv_unit
# Loading work.icache
# Loading work.icache_ram
# Loading work.udcache_nb_mmu_sv_unit
# Loading work.dcache_udc
# Loading work.dcache_ram
# Loading work.mshr
# Loading work.memif_sv_unit
# Loading work.imem_if
# Loading work.imem_cmd_fifo_sdr
# Loading work.mem_stat_buf
# Loading work.dmem_if
# Loading work.dmem_cmd_fifo_sdr
# Loading work.ddr2memctrl_fast_sv_unit
# Loading work.dramctrl_fast
# Loading work.dramctrl_network_sv_unit
# Loading work.retinfo_buf
# Loading work.mem_bus_arbiter
# Loading work.mem_bus_mux
# Loading work.debugdma_sv_unit
# Loading work.debug_dma
# Loading work.dma_ctrl_reg
# Loading work.dma_addr_reg
# Loading work.timer_sv_unit
# Loading work.timer
# Loading work.irqmp_sv_unit
# Loading work.irqmp
# Loading work.disasm_sv_unit
# Loading work.disassembler
# Loading work.dramctrl_bee3_sv_unit
# Loading work.dramctrl_bee3_ml505
# Loading work.TC5
# Loading work.dpbram36_im
# Loading work.dpbram18_rfa
# Loading unisims_ver.RAMB18SDP
# Loading work.dpbram18_rfb
# Loading work.rs232rcv
# Loading work.ddrController
# Loading work.AF
# Loading unisims_ver.FIFO18_36
# Loading work.dpram
# Loading unisims_ver.RAM32X1D
# Loading unisims_ver.OBUF
# Loading work.obLogic
# Loading work.WB
# Loading work.RB
# Loading work.eth_dma_controller_sv_unit
# Loading work.eth_dma_controller
# Loading work.eth_rx_sv_unit
# Loading work.eth_dma_rx
# Loading work.eth_mac_ram_sv_unit
# Loading work.eth_mac_ram
# Loading work.eth_tx_sv_unit
# Loading work.eth_dma_tx
# Loading work.mac_gmii
# Loading work.eth_tm_control_sv_unit
# Loading work.eth_tm_control
# Loading work.eth_cpu_control_sv_unit
# Loading work.eth_cpu_control
# Loading work.sync_lutram_fifo_sv_unit
# Loading work.sync_lutram_fifo
# Loading work.debug_dma_buf
# Loading unisims_ver.IBUFG
# Loading unisims_ver.IBUFGDS
# Loading unisims_ver.BUFGCE_1
# Loading unisims_ver.BUFGMUX_1
# Loading unisims_ver.INV
# Loading work.xcv5_cpu_clkgen
# Loading work.dram_clkgen_sv_unit
# Loading work.xcv5_dram_clkgen_bee3
# Loading unisims_ver.PLL_BASE
# Loading unisims_ver.RAMB36SDP
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_gt_wrapper
# Loading work.pcie_gt_wrapper
# Loading work.TX_SYNC_GTP
# Loading work.reset_logic
# Loading unisims_ver.SRL16E
# Loading work.spr_ram
# Loading work.regfile_sv_unit
# Loading work.xcv5_regfile
# Loading work.fpregfile
# Loading work.alulogic_sv_unit
# Loading work.xcv5_alu_adder_logic
# Loading unisims_ver.DSP48E
# Loading work.xalu_fast_sv_unit
# Loading work.xalu_if_fast
# Loading work.xalu_sv_unit
# Loading work.div_in_fifo
# Loading work.xalu_div_output_dbuf
# Loading work.xalu_valid_buf
# Loading work.alu_mul_shf_fast
# Loading work.alu_div
# Loading work.fpu_sv_unit
# Loading work.fpu_if
# Loading work.sh_reg
# Loading work.fp_conv_sp_dp
# Loading unisims_ver.VCC
# Loading unisims_ver.GND
# Loading unisims_ver.LUT3
# Loading unisims_ver.LUT2
# Loading unisims_ver.FDS
# Loading unisims_ver.LUT4
# Loading unisims_ver.FD
# Loading unisims_ver.FDE
# Loading unisims_ver.MUXCY
# Loading unisims_ver.FDRS
# Loading unisims_ver.FDR
# Loading work.fp_addsub_dp
# Loading unisims_ver.SRLC16E
# Loading unisims_ver.LUT1
# Loading unisims_ver.XORCY
# Loading unisims_ver.MUXF7
# Loading unisims_ver.MUXF8
# Loading unisims_ver.FDSE
# Loading unisims_ver.FDRE
# Loading work.fp_mult_dp
# Loading work.fp_conv_dp_sp
# Loading work.fp_cmp_dp
# Loading work.fp_dtoi
# Loading work.mux4x1
# Loading work.fp_itod
# Loading work.fp_itos
# Loading work.fp_stoi
# Loading work.fpu_fpop_output_dbuf
# Loading work.fpu_fcmp_output_dbuf
# Loading work.immutlb
# Loading work.mmureg_sv_unit
# Loading work.mmu_control_register
# Loading work.mmu_context_register
# Loading work.dmmutlb
# Loading work.mmuwalk_sv_unit
# Loading work.mmuwalk
# Loading work.mmu_context_table_pointer_register
# Loading work.mmuwalk_buffer
# Loading work.mmu_fault_status_register
# Loading work.mmu_fault_address_register
# Loading work.icacheram_sv_unit
# Loading work.xcv5_icache_ram
# Loading work.dcacheram_sv_unit
# Loading work.xcv5_dcache_ram
# Loading unisims_ver.ODDR
# Loading unisims_ver.OBUFDS
# Loading work.ddrBank
# Loading work.dqs_iob
# Loading unisims_ver.IOBUFDS
# Loading work.mac_gmii_sv_unit
# Loading work.xcv5_mac_gmii
# Loading unisims_ver.IDELAY
# Loading unisims_ver.TEMAC
# Loading secureip.TEMAC_SWIFT
# Loading work.dmabuf_sv_unit
# Loading work.xcv5_debug_dma_buf
# Loading unisims_ver.DCM_BASE
# Loading unisims_ver.DCM_ADV
# Loading unisims_ver.dcm_adv_clock_divide_by_2
# Loading unisims_ver.dcm_adv_maximum_period_check
# Loading unisims_ver.dcm_adv_clock_lost
# Loading unisims_ver.IDELAYCTRL
# Loading unisims_ver.FDCP
# Loading unisims_ver.GTP_DUAL
# Loading secureip.GTP_DUAL_FAST
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xcv5_fpregfile
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fpregfile_sv_unit
# Loading work.fpregfile_sv_unit
# Loading work.xcv5_fpregfile
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xcv5_alu_mul_shf_fast
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.alumul_sv_unit
# Loading work.alumul_sv_unit
# Loading work.xcv5_alu_mul_shf_fast
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xcv5_alu_div
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.aludiv_sv_unit
# Loading work.aludiv_sv_unit
# Loading work.xcv5_alu_div
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.itlbram_2way_split
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.itlb_2way_split_sv_unit
# Loading work.itlb_2way_split_sv_unit
# Loading work.itlbram_2way_split
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.itlbram
# Loading work.itlbram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dtlbram_2way_split
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dtlb_2way_split_sv_unit
# Loading work.dtlb_2way_split_sv_unit
# Loading work.dtlbram_2way_split
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dtlbram
# Loading work.dtlbram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dq_iob
# Loading work.dq_iob
# Loading unisims_ver.IOBUF
# Loading unisims_ver.ISERDES_NODELAY
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xcv5_itlbram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.itlbram_sv_unit
# Loading work.itlbram_sv_unit
# Loading work.xcv5_itlbram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.xcv5_dtlbram
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.dtlbram_sv_unit
# Loading work.dtlbram_sv_unit
# Loading work.xcv5_dtlbram
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Too few port connections. Expected 41, found 33.
#         Region: /sim_top/sim
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_txp'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_txn'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_rxp'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_rxn'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'sys_clk_p'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'sys_clk_n'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'sys_reset_n'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'refclkout'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(246): [TFMPC] - Too few port connections. Expected 33, found 32.
#         Region: /sim_top/sim/gen_cpu
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(246): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'ldst_out'. The port definition is at: /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(591).
#         Region: /sim_top/sim/gen_cpu
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(246): [TFMPC] - Missing connection for port 'mem_out_empty'.
# ** Error: (vsim-3839) /home/kramer/sparcmt_hysim/lib/pcie/ReadModule.sv(48): Variable '/sim_top/sim/gen_cpu/pcie_interface/mem_cnt_eq', driven via a port connection, is multiply driven. See /home/kramer/sparcmt_hysim/lib/pcie/pcie_interface.sv(738).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_rd_ctrl
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/xilinx_pci_exp_ep.v(319): [TFMPC] - Too few port connections. Expected 74, found 73.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/xilinx_pci_exp_ep.v(319): [TFMPC] - Missing connection for port 'cfg_turnoff_ok_n'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [TFMPC] - Too few port connections. Expected 90, found 88.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (7 or 7) does not match connection size (32) for port 'gt_daddr'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(340).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'gt_den'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(341).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'gt_dwen'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(342).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (16 or 16) does not match connection size (32) for port 'gt_di'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(343).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [TFMPC] - Missing connection for port 'trn_rfc_cplh_av'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [TFMPC] - Missing connection for port 'trn_rfc_cpld_av'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Too few port connections. Expected 28, found 10.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/clocking_i/use_pll/pll_adv_i
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKFBDCM'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUT4'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUT5'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM0'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM1'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM2'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM3'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM4'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM5'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DO'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DRDY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKIN2'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DADDR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DCLK'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DEN'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DI'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DWE'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'REL'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_top.v(2001): [TFMPC] - Too few port connections. Expected 278, found 277.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_ep
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_top.v(2001): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'L0CFGDISABLESCRAMBLE'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/PCIE_EP.v(204).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_ep
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_top.v(2001): [TFMPC] - Missing connection for port 'LLKTXCONFIGREADYN'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/genblk1/generate_tdp2[0]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/genblk1/generate_tdp2[1]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/genblk1/generate_tdp2[0]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/genblk1/generate_tdp2[1]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Too few port connections. Expected 104, found 98.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/ll_bridge
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_nph_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_npd_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_ph_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_pd_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_cplh_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_cpld_cl'.
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_plus_ll_rx.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'td_ecrc_trim_i'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/tlm_rx_data_snk.v(212).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Too few port connections. Expected 14, found 11.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Missing connection for port 'mark_addr'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Missing connection for port 'clear_addr'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Missing connection for port 'rewind'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Too few port connections. Expected 17, found 11.
#         Region: /sim_top/sim/gen_cpu/mem_in_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [PCDPC] - Port size (4 or 4) does not match connection size (8) for port 'DIP'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(24).
#         Region: /sim_top/sim/gen_cpu/mem_in_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [PCDPC] - Port size (13 or 13) does not match connection size (16) for port 'WRCOUNT'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(23).
#         Region: /sim_top/sim/gen_cpu/mem_in_queue
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'WRERR'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Too few port connections. Expected 17, found 10.
#         Region: /sim_top/sim/gen_cpu/replay_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [PCDPC] - Port size (32 or 32) does not match connection size (31) for port 'DI'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(24).
#         Region: /sim_top/sim/gen_cpu/replay_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [PCDPC] - Port size (4 or 4) does not match connection size (8) for port 'DIP'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(24).
#         Region: /sim_top/sim/gen_cpu/replay_queue
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'WRCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'WRERR'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Too few port connections. Expected 20, found 11.
#         Region: /sim_top/sim/gen_cpu/mem_out_queue1
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [PCDPC] - Port size (64 or 64) does not match connection size (63) for port 'DI'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36_72.v(24).
#         Region: /sim_top/sim/gen_cpu/mem_out_queue1
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'WRCOUNT'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36_72.v(23).
#         Region: /sim_top/sim/gen_cpu/mem_out_queue1
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'DBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'ECCPARITY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'SBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'WRERR'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Too few port connections. Expected 20, found 8.
#         Region: /sim_top/sim/gen_cpu/mem_out_queue2
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'DBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'ECCPARITY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'EMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'FULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'SBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'WRCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'WRERR'.
# Error loading design
# Error opening /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/(vsim-3839) /home/kramer/sparcmt_hysim/lib/pcie/ReadModule.sv
# Path name '/home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/(vsim-3839) /home/kramer/sparcmt_hysim/lib/pcie/ReadModule.sv' doesn't exist.
# A time value could not be extracted from the current line
# Error opening /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/(vsim-3839) /home/kramer/sparcmt_hysim/lib/pcie/ReadModule.sv
# Path name '/home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/(vsim-3839) /home/kramer/sparcmt_hysim/lib/pcie/ReadModule.sv' doesn't exist.
# A time value could not be extracted from the current line
# Error opening /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/(vsim-3839) /home/kramer/sparcmt_hysim/lib/pcie/ReadModule.sv
# Path name '/home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/(vsim-3839) /home/kramer/sparcmt_hysim/lib/pcie/ReadModule.sv' doesn't exist.
# A time value could not be extracted from the current line
# Error opening /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/(vsim-3839) /home/kramer/sparcmt_hysim/lib/pcie/ReadModule.sv
# Path name '/home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/(vsim-3839) /home/kramer/sparcmt_hysim/lib/pcie/ReadModule.sv' doesn't exist.
# A time value could not be extracted from the current line
# Compile of pcie_interface.sv was successful.
vsim -L unisims_ver -L secureip -novopt work.glbl work.sim_top
# vsim -L unisims_ver -L secureip -novopt -sv_lib ../../../lib/sim/disasm/disasm -sv_lib ../../../lib/sim/mac_fedriver/mac_fedriver work.glbl work.sim_top 
# Loading work.glbl
# Loading sv_std.std
# Loading work.libstd
# Loading work.libconf
# Loading work.libperfctr
# Loading work.libeth
# Loading work.libdebug
# Loading work.libtm
# Loading work.libio
# Loading work.libfp
# Loading work.libtech
# Loading work.libopcodes
# Loading work.libucode
# Loading work.libiu
# Loading work.libmmu
# Loading work.libcache
# Loading work.libmemif
# Loading work.libxalu
# Loading work.top_1P_bee3_neweth_sv_unit
# Loading work.sim_top
# Loading work.mt16htf25664hy_sv_unit
# Loading work.mt16htf25664hy
# Loading work.ddr2_module
# Loading work.ddr2
# Loading work.mac_fedriver_sv_unit
# Loading work.mac_fedriver
# Loading work.fpga_top
# Loading work.dramif_sv_unit
# Loading work.mem_controller_interface
# Loading work.techmap_sv_unit
# Loading work.clk_inb
# Loading work.gated_clkbuf
# Loading work.clkrst_gen_sv_unit
# Loading work.clkrst_gen_2
# Loading work.cpu_clkgen
# Loading work.dram_clkgen
# Loading work.reset_synchronizer
# Loading work.high_fanout_buf
# Loading work.cpu_top_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_interface
# Loading work.pcie_interface
# Loading work.libtm_cache
# Loading work.ReadModule_sv_unit
# Loading work.ReadMod
# Loading work.WriteModule2_sv_unit
# Loading work.WriteMod
# Loading work.xilinx_pci_exp_ep
# Loading unisims_ver.IBUFDS
# Loading unisims_ver.IBUF
# Loading work.pci_exp_64b_app
# Loading work.PIO
# Loading work.PIO_EP
# Loading work.PIO_EP_MEM_ACCESS
# Loading work.EP_MEM
# Loading unisims_ver.RAMB36
# Loading unisims_ver.ARAMB36_INTERNAL
# Loading work.PIO_64_RX_ENGINE
# Loading work.PIO_64_TX_ENGINE
# Loading work.PIO_TO_CTRL
# Loading work.endpoint_blk_plus_v1_15
# Loading work.pcie_ep_top
# Loading work.pcie_top_wrapper
# Loading work.pcie_clocking
# Loading unisims_ver.PLL_ADV
# Loading unisims_ver.BUFG
# Loading unisims_ver.PCIE_EP
# Loading unisims_ver.PCIE_INTERNAL_1_1
# Loading secureip.PCIE_INTERNAL_1_1_SWIFT
# Loading work.prod_fixes
# Loading work.pcie_mim_wrapper
# Loading work.bram_common
# Loading work.pcie_gt_wrapper_top
# Loading work.pcie_blk_if
# Loading work.pcie_blk_ll
# Loading work.pcie_blk_plus_ll_tx
# Loading work.pcie_blk_ll_tx_arb
# Loading work.pcie_blk_ll_tx
# Loading unisims_ver.LUT6
# Loading work.pcie_blk_plus_ll_rx
# Loading work.tlm_rx_data_snk
# Loading work.tlm_rx_data_snk_mal
# Loading work.tlm_rx_data_snk_pwr_mgmt
# Loading work.tlm_rx_data_snk_bar
# Loading work.cmm_decoder
# Loading work.pcie_blk_ll_oqbqfifo
# Loading work.sync_fifo
# Loading work.pcie_blk_ll_arb
# Loading work.pcie_blk_ll_credit
# Loading work.my_SRL16E
# Loading work.pcie_blk_cf
# Loading work.pcie_blk_cf_mgmt
# Loading unisims_ver.LUT5
# Loading work.pcie_blk_cf_err
# Loading work.cmm_errman_cor
# Loading work.cmm_errman_cnt_en
# Loading work.cmm_errman_ftl
# Loading work.cmm_errman_cpl
# Loading work.cmm_errman_ram4x26
# Loading work.cmm_errman_ram8x26
# Loading work.pcie_blk_cf_arb
# Loading work.pcie_blk_cf_pwr
# Loading work.pcie_soft_cf_int
# Loading work.cmm_intr
# Loading work.extend_clk
# Loading unisims_ver.FIFO36
# Loading unisims_ver.AFIFO36_INTERNAL
# Loading unisims_ver.FIFO36_72
# Loading work.speed_tm_sv_unit
# Loading work.speed_tm
# Loading work.ifetch_dma_sv_unit
# Loading work.fetch_stage_dma
# Loading work.microcode_sv_unit
# Loading work.microcode_rom
# Loading work.decode_sv_unit
# Loading work.decode_stage
# Loading work.regacc_dma_sv_unit
# Loading work.regacc_stage_dma
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.execution_stage
# Loading work.alu_adder_logic
# Loading work.memory_mmu_sv_unit
# Loading work.memory_stage
# Loading work.exception_dma_sv_unit
# Loading work.exception_stage_dma
# Loading work.immu_sv_unit
# Loading work.immu_if
# Loading work.dmmu_sv_unit
# Loading work.dmmu_if
# Loading work.icache_sv_unit
# Loading work.icache
# Loading work.icache_ram
# Loading work.udcache_nb_mmu_sv_unit
# Loading work.dcache_udc
# Loading work.dcache_ram
# Loading work.mshr
# Loading work.memif_sv_unit
# Loading work.imem_if
# Loading work.imem_cmd_fifo_sdr
# Loading work.mem_stat_buf
# Loading work.dmem_if
# Loading work.dmem_cmd_fifo_sdr
# Loading work.ddr2memctrl_fast_sv_unit
# Loading work.dramctrl_fast
# Loading work.dramctrl_network_sv_unit
# Loading work.retinfo_buf
# Loading work.mem_bus_arbiter
# Loading work.mem_bus_mux
# Loading work.debugdma_sv_unit
# Loading work.debug_dma
# Loading work.dma_ctrl_reg
# Loading work.dma_addr_reg
# Loading work.timer_sv_unit
# Loading work.timer
# Loading work.irqmp_sv_unit
# Loading work.irqmp
# Loading work.disasm_sv_unit
# Loading work.disassembler
# Loading work.dramctrl_bee3_sv_unit
# Loading work.dramctrl_bee3_ml505
# Loading work.TC5
# Loading work.dpbram36_im
# Loading work.dpbram18_rfa
# Loading unisims_ver.RAMB18SDP
# Loading work.dpbram18_rfb
# Loading work.rs232rcv
# Loading work.ddrController
# Loading work.AF
# Loading unisims_ver.FIFO18_36
# Loading work.dpram
# Loading unisims_ver.RAM32X1D
# Loading unisims_ver.OBUF
# Loading work.obLogic
# Loading work.WB
# Loading work.RB
# Loading work.eth_dma_controller_sv_unit
# Loading work.eth_dma_controller
# Loading work.eth_rx_sv_unit
# Loading work.eth_dma_rx
# Loading work.eth_mac_ram_sv_unit
# Loading work.eth_mac_ram
# Loading work.eth_tx_sv_unit
# Loading work.eth_dma_tx
# Loading work.mac_gmii
# Loading work.eth_tm_control_sv_unit
# Loading work.eth_tm_control
# Loading work.eth_cpu_control_sv_unit
# Loading work.eth_cpu_control
# Loading work.sync_lutram_fifo_sv_unit
# Loading work.sync_lutram_fifo
# Loading work.debug_dma_buf
# Loading unisims_ver.IBUFG
# Loading unisims_ver.IBUFGDS
# Loading unisims_ver.BUFGCE_1
# Loading unisims_ver.BUFGMUX_1
# Loading unisims_ver.INV
# Loading work.xcv5_cpu_clkgen
# Loading work.dram_clkgen_sv_unit
# Loading work.xcv5_dram_clkgen_bee3
# Loading unisims_ver.PLL_BASE
# Loading unisims_ver.RAMB36SDP
# Loading work.pcie_gt_wrapper
# Loading work.TX_SYNC_GTP
# Loading work.reset_logic
# Loading unisims_ver.SRL16E
# Loading work.spr_ram
# Loading work.regfile_sv_unit
# Loading work.xcv5_regfile
# Loading work.fpregfile
# Loading work.alulogic_sv_unit
# Loading work.xcv5_alu_adder_logic
# Loading unisims_ver.DSP48E
# Loading work.xalu_fast_sv_unit
# Loading work.xalu_if_fast
# Loading work.xalu_sv_unit
# Loading work.div_in_fifo
# Loading work.xalu_div_output_dbuf
# Loading work.xalu_valid_buf
# Loading work.alu_mul_shf_fast
# Loading work.alu_div
# Loading work.fpu_sv_unit
# Loading work.fpu_if
# Loading work.sh_reg
# Loading work.fp_conv_sp_dp
# Loading unisims_ver.VCC
# Loading unisims_ver.GND
# Loading unisims_ver.LUT3
# Loading unisims_ver.LUT2
# Loading unisims_ver.FDS
# Loading unisims_ver.LUT4
# Loading unisims_ver.FD
# Loading unisims_ver.FDE
# Loading unisims_ver.MUXCY
# Loading unisims_ver.FDRS
# Loading unisims_ver.FDR
# Loading work.fp_addsub_dp
# Loading unisims_ver.SRLC16E
# Loading unisims_ver.LUT1
# Loading unisims_ver.XORCY
# Loading unisims_ver.MUXF7
# Loading unisims_ver.MUXF8
# Loading unisims_ver.FDSE
# Loading unisims_ver.FDRE
# Loading work.fp_mult_dp
# Loading work.fp_conv_dp_sp
# Loading work.fp_cmp_dp
# Loading work.fp_dtoi
# Loading work.mux4x1
# Loading work.fp_itod
# Loading work.fp_itos
# Loading work.fp_stoi
# Loading work.fpu_fpop_output_dbuf
# Loading work.fpu_fcmp_output_dbuf
# Loading work.immutlb
# Loading work.mmureg_sv_unit
# Loading work.mmu_control_register
# Loading work.mmu_context_register
# Loading work.dmmutlb
# Loading work.mmuwalk_sv_unit
# Loading work.mmuwalk
# Loading work.mmu_context_table_pointer_register
# Loading work.mmuwalk_buffer
# Loading work.mmu_fault_status_register
# Loading work.mmu_fault_address_register
# Loading work.icacheram_sv_unit
# Loading work.xcv5_icache_ram
# Loading work.dcacheram_sv_unit
# Loading work.xcv5_dcache_ram
# Loading unisims_ver.ODDR
# Loading unisims_ver.OBUFDS
# Loading work.ddrBank
# Loading work.dqs_iob
# Loading unisims_ver.IOBUFDS
# Loading work.mac_gmii_sv_unit
# Loading work.xcv5_mac_gmii
# Loading unisims_ver.IDELAY
# Loading unisims_ver.TEMAC
# Loading secureip.TEMAC_SWIFT
# Loading work.dmabuf_sv_unit
# Loading work.xcv5_debug_dma_buf
# Loading unisims_ver.DCM_BASE
# Loading unisims_ver.DCM_ADV
# Loading unisims_ver.dcm_adv_clock_divide_by_2
# Loading unisims_ver.dcm_adv_maximum_period_check
# Loading unisims_ver.dcm_adv_clock_lost
# Loading unisims_ver.IDELAYCTRL
# Loading unisims_ver.FDCP
# Loading unisims_ver.GTP_DUAL
# Loading secureip.GTP_DUAL_FAST
# Loading work.fpregfile_sv_unit
# Loading work.xcv5_fpregfile
# Loading work.alumul_sv_unit
# Loading work.xcv5_alu_mul_shf_fast
# Loading work.aludiv_sv_unit
# Loading work.xcv5_alu_div
# Loading work.itlb_2way_split_sv_unit
# Loading work.itlbram_2way_split
# Loading work.itlbram
# Loading work.dtlb_2way_split_sv_unit
# Loading work.dtlbram_2way_split
# Loading work.dtlbram
# Loading work.dq_iob
# Loading unisims_ver.IOBUF
# Loading unisims_ver.ISERDES_NODELAY
# Loading work.itlbram_sv_unit
# Loading work.xcv5_itlbram
# Loading work.dtlbram_sv_unit
# Loading work.xcv5_dtlbram
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Too few port connections. Expected 41, found 33.
#         Region: /sim_top/sim
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_txp'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_txn'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_rxp'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_rxn'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'sys_clk_p'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'sys_clk_n'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'sys_reset_n'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'refclkout'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(246): [TFMPC] - Too few port connections. Expected 33, found 32.
#         Region: /sim_top/sim/gen_cpu
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(246): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'ldst_out'. The port definition is at: /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(591).
#         Region: /sim_top/sim/gen_cpu
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(246): [TFMPC] - Missing connection for port 'mem_out_empty'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/xilinx_pci_exp_ep.v(319): [TFMPC] - Too few port connections. Expected 74, found 73.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/xilinx_pci_exp_ep.v(319): [TFMPC] - Missing connection for port 'cfg_turnoff_ok_n'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [TFMPC] - Too few port connections. Expected 90, found 88.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (7 or 7) does not match connection size (32) for port 'gt_daddr'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(340).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'gt_den'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(341).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'gt_dwen'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(342).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (16 or 16) does not match connection size (32) for port 'gt_di'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(343).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [TFMPC] - Missing connection for port 'trn_rfc_cplh_av'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [TFMPC] - Missing connection for port 'trn_rfc_cpld_av'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Too few port connections. Expected 28, found 10.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/clocking_i/use_pll/pll_adv_i
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKFBDCM'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUT4'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUT5'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM0'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM1'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM2'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM3'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM4'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM5'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DO'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DRDY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKIN2'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DADDR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DCLK'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DEN'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DI'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DWE'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'REL'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_top.v(2001): [TFMPC] - Too few port connections. Expected 278, found 277.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_ep
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_top.v(2001): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'L0CFGDISABLESCRAMBLE'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/PCIE_EP.v(204).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_ep
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_top.v(2001): [TFMPC] - Missing connection for port 'LLKTXCONFIGREADYN'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/genblk1/generate_tdp2[0]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/genblk1/generate_tdp2[1]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/genblk1/generate_tdp2[0]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/genblk1/generate_tdp2[1]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Too few port connections. Expected 104, found 98.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/ll_bridge
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_nph_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_npd_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_ph_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_pd_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_cplh_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_cpld_cl'.
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_plus_ll_rx.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'td_ecrc_trim_i'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/tlm_rx_data_snk.v(212).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Too few port connections. Expected 14, found 11.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Missing connection for port 'mark_addr'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Missing connection for port 'clear_addr'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Missing connection for port 'rewind'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Too few port connections. Expected 17, found 11.
#         Region: /sim_top/sim/gen_cpu/mem_in_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [PCDPC] - Port size (4 or 4) does not match connection size (8) for port 'DIP'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(24).
#         Region: /sim_top/sim/gen_cpu/mem_in_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [PCDPC] - Port size (13 or 13) does not match connection size (16) for port 'WRCOUNT'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(23).
#         Region: /sim_top/sim/gen_cpu/mem_in_queue
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'WRERR'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Too few port connections. Expected 17, found 10.
#         Region: /sim_top/sim/gen_cpu/replay_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [PCDPC] - Port size (32 or 32) does not match connection size (31) for port 'DI'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(24).
#         Region: /sim_top/sim/gen_cpu/replay_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [PCDPC] - Port size (4 or 4) does not match connection size (8) for port 'DIP'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(24).
#         Region: /sim_top/sim/gen_cpu/replay_queue
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'WRCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'WRERR'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Too few port connections. Expected 20, found 11.
#         Region: /sim_top/sim/gen_cpu/mem_out_queue1
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [PCDPC] - Port size (64 or 64) does not match connection size (63) for port 'DI'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36_72.v(24).
#         Region: /sim_top/sim/gen_cpu/mem_out_queue1
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'WRCOUNT'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36_72.v(23).
#         Region: /sim_top/sim/gen_cpu/mem_out_queue1
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'DBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'ECCPARITY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'SBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'WRERR'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Too few port connections. Expected 20, found 8.
#         Region: /sim_top/sim/gen_cpu/mem_out_queue2
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'DBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'ECCPARITY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'EMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'FULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'SBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'WRCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'WRERR'.
# Loading ./../../../lib/sim/disasm/disasm.so
# Loading ./../../../lib/sim/mac_fedriver/mac_fedriver.so
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pci_exp_txp
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pci_exp_txn
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pci_exp_rxp
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pci_exp_rxn
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/sys_clk_p
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/sys_clk_n
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/sys_reset_n
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/clk
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_data_in
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_data_in_valid
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_data_out
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/mem_cnt_eq
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/mem_out_empty
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/rd_addr_fpga
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/rd_be_fpga
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/rd_data_fpga
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/wr_addr_fpga
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/wr_addr_fpga2
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/wr_be_fpga
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/wr_be_fpga2
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/wr_data_fpga
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/wr_data_fpga2
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/wr_en_fpga
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/wr_en_fpga2
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/wr_busy_fpga
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/ready
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/refclkout
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/clk
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/rst_n
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/rd_addr_i
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/rd_be_i
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/rd_data_o
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/wr_addr_i
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/wr_be_i
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/wr_data_i
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/wr_en_i
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/wr_busy_o
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/rd_data_raw_o
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/rd_data0_o
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/rd_data1_o
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/rd_data2_o
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/rd_data3_o
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/write_en
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/post_wr_data
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/w_pre_wr_data
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/wr_mem_state
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/pre_wr_data
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/w_pre_wr_data0
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/w_pre_wr_data1
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/w_pre_wr_data2
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/w_pre_wr_data3
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/pre_wr_data0_q
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/pre_wr_data1_q
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/pre_wr_data2_q
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/pre_wr_data3_q
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/DW0
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/DW1
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/DW2
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/w_pre_wr_data_b3
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/w_pre_wr_data_b2
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/w_pre_wr_data_b1
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/w_pre_wr_data_b0
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/w_wr_data_b3
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/w_wr_data_b2
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/w_wr_data_b1
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/w_wr_data_b0
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/rd_data0_en
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/rd_data1_en
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/rd_data2_en
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/rd_data3_en
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_W/state_ascii
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/clk
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/rst_n
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/rd_addr_i
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/rd_be_i
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/rd_data_o
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/wr_addr_i
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/wr_be_i
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/wr_data_i
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/wr_en_i
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/wr_busy_o
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/rd_data_raw_o
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/rd_data0_o
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/rd_data1_o
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/rd_data2_o
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/rd_data3_o
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/write_en
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/post_wr_data
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/w_pre_wr_data
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/wr_mem_state
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/pre_wr_data
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/w_pre_wr_data0
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/w_pre_wr_data1
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/w_pre_wr_data2
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/w_pre_wr_data3
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/pre_wr_data0_q
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/pre_wr_data1_q
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/pre_wr_data2_q
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/pre_wr_data3_q
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/DW0
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/DW1
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/DW2
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/w_pre_wr_data_b3
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/w_pre_wr_data_b2
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/w_pre_wr_data_b1
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/w_pre_wr_data_b0
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/w_wr_data_b3
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/w_wr_data_b2
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/w_wr_data_b1
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/w_wr_data_b0
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/rd_data0_en
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/rd_data1_en
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/rd_data2_en
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/rd_data3_en
add wave -position end  sim:/sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app/PIO/PIO_EP/EP_MEM_R/state_ascii
run 100000ms
# ===== Number of BRAMS for RETRYRAM =           1  =====
# ===== Number of BRAMS for TL_TXRAM =           2  =====
# ===== Number of BRAMS for TL_RXRAM =           2  =====
# Attribute CLK_FEEDBACK is set to value NONE.
# In this mode, the output ports CLK0, CLK180, CLK270, CLK2X, CLK2X180, CLK90 and  CLKDV can have any random phase relation w.r.t. input port CLKIN
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/pcie.do
quit -sim
# Compile of pcie_interface.sv was successful.
vsim -L unisims_ver -L secureip -novopt work.glbl work.sim_top
# vsim -L unisims_ver -L secureip -novopt -sv_lib ../../../lib/sim/disasm/disasm -sv_lib ../../../lib/sim/mac_fedriver/mac_fedriver work.glbl work.sim_top 
# Loading work.glbl
# Loading sv_std.std
# Loading work.libstd
# Loading work.libconf
# Loading work.libperfctr
# Loading work.libeth
# Loading work.libdebug
# Loading work.libtm
# Loading work.libio
# Loading work.libfp
# Loading work.libtech
# Loading work.libopcodes
# Loading work.libucode
# Loading work.libiu
# Loading work.libmmu
# Loading work.libcache
# Loading work.libmemif
# Loading work.libxalu
# Loading work.top_1P_bee3_neweth_sv_unit
# Loading work.sim_top
# Loading work.mt16htf25664hy_sv_unit
# Loading work.mt16htf25664hy
# Loading work.ddr2_module
# Loading work.ddr2
# Loading work.mac_fedriver_sv_unit
# Loading work.mac_fedriver
# Loading work.fpga_top
# Loading work.dramif_sv_unit
# Loading work.mem_controller_interface
# Loading work.techmap_sv_unit
# Loading work.clk_inb
# Loading work.gated_clkbuf
# Loading work.clkrst_gen_sv_unit
# Loading work.clkrst_gen_2
# Loading work.cpu_clkgen
# Loading work.dram_clkgen
# Loading work.reset_synchronizer
# Loading work.high_fanout_buf
# Loading work.cpu_top_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_interface
# Loading work.pcie_interface
# Loading work.libtm_cache
# Loading work.ReadModule_sv_unit
# Loading work.ReadMod
# Loading work.WriteModule2_sv_unit
# Loading work.WriteMod
# Loading work.xilinx_pci_exp_ep
# Loading unisims_ver.IBUFDS
# Loading unisims_ver.IBUF
# Loading work.pci_exp_64b_app
# Loading work.PIO
# Loading work.PIO_EP
# Loading work.PIO_EP_MEM_ACCESS
# Loading work.EP_MEM
# Loading unisims_ver.RAMB36
# Loading unisims_ver.ARAMB36_INTERNAL
# Loading work.PIO_64_RX_ENGINE
# Loading work.PIO_64_TX_ENGINE
# Loading work.PIO_TO_CTRL
# Loading work.endpoint_blk_plus_v1_15
# Loading work.pcie_ep_top
# Loading work.pcie_top_wrapper
# Loading work.pcie_clocking
# Loading unisims_ver.PLL_ADV
# Loading unisims_ver.BUFG
# Loading unisims_ver.PCIE_EP
# Loading unisims_ver.PCIE_INTERNAL_1_1
# Loading secureip.PCIE_INTERNAL_1_1_SWIFT
# Loading work.prod_fixes
# Loading work.pcie_mim_wrapper
# Loading work.bram_common
# Loading work.pcie_gt_wrapper_top
# Loading work.pcie_blk_if
# Loading work.pcie_blk_ll
# Loading work.pcie_blk_plus_ll_tx
# Loading work.pcie_blk_ll_tx_arb
# Loading work.pcie_blk_ll_tx
# Loading unisims_ver.LUT6
# Loading work.pcie_blk_plus_ll_rx
# Loading work.tlm_rx_data_snk
# Loading work.tlm_rx_data_snk_mal
# Loading work.tlm_rx_data_snk_pwr_mgmt
# Loading work.tlm_rx_data_snk_bar
# Loading work.cmm_decoder
# Loading work.pcie_blk_ll_oqbqfifo
# Loading work.sync_fifo
# Loading work.pcie_blk_ll_arb
# Loading work.pcie_blk_ll_credit
# Loading work.my_SRL16E
# Loading work.pcie_blk_cf
# Loading work.pcie_blk_cf_mgmt
# Loading unisims_ver.LUT5
# Loading work.pcie_blk_cf_err
# Loading work.cmm_errman_cor
# Loading work.cmm_errman_cnt_en
# Loading work.cmm_errman_ftl
# Loading work.cmm_errman_cpl
# Loading work.cmm_errman_ram4x26
# Loading work.cmm_errman_ram8x26
# Loading work.pcie_blk_cf_arb
# Loading work.pcie_blk_cf_pwr
# Loading work.pcie_soft_cf_int
# Loading work.cmm_intr
# Loading work.extend_clk
# Loading unisims_ver.FIFO36
# Loading unisims_ver.AFIFO36_INTERNAL
# Loading unisims_ver.FIFO36_72
# Loading work.speed_tm_sv_unit
# Loading work.speed_tm
# Loading work.ifetch_dma_sv_unit
# Loading work.fetch_stage_dma
# Loading work.microcode_sv_unit
# Loading work.microcode_rom
# Loading work.decode_sv_unit
# Loading work.decode_stage
# Loading work.regacc_dma_sv_unit
# Loading work.regacc_stage_dma
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.execution_stage
# Loading work.alu_adder_logic
# Loading work.memory_mmu_sv_unit
# Loading work.memory_stage
# Loading work.exception_dma_sv_unit
# Loading work.exception_stage_dma
# Loading work.immu_sv_unit
# Loading work.immu_if
# Loading work.dmmu_sv_unit
# Loading work.dmmu_if
# Loading work.icache_sv_unit
# Loading work.icache
# Loading work.icache_ram
# Loading work.udcache_nb_mmu_sv_unit
# Loading work.dcache_udc
# Loading work.dcache_ram
# Loading work.mshr
# Loading work.memif_sv_unit
# Loading work.imem_if
# Loading work.imem_cmd_fifo_sdr
# Loading work.mem_stat_buf
# Loading work.dmem_if
# Loading work.dmem_cmd_fifo_sdr
# Loading work.ddr2memctrl_fast_sv_unit
# Loading work.dramctrl_fast
# Loading work.dramctrl_network_sv_unit
# Loading work.retinfo_buf
# Loading work.mem_bus_arbiter
# Loading work.mem_bus_mux
# Loading work.debugdma_sv_unit
# Loading work.debug_dma
# Loading work.dma_ctrl_reg
# Loading work.dma_addr_reg
# Loading work.timer_sv_unit
# Loading work.timer
# Loading work.irqmp_sv_unit
# Loading work.irqmp
# Loading work.disasm_sv_unit
# Loading work.disassembler
# Loading work.dramctrl_bee3_sv_unit
# Loading work.dramctrl_bee3_ml505
# Loading work.TC5
# Loading work.dpbram36_im
# Loading work.dpbram18_rfa
# Loading unisims_ver.RAMB18SDP
# Loading work.dpbram18_rfb
# Loading work.rs232rcv
# Loading work.ddrController
# Loading work.AF
# Loading unisims_ver.FIFO18_36
# Loading work.dpram
# Loading unisims_ver.RAM32X1D
# Loading unisims_ver.OBUF
# Loading work.obLogic
# Loading work.WB
# Loading work.RB
# Loading work.eth_dma_controller_sv_unit
# Loading work.eth_dma_controller
# Loading work.eth_rx_sv_unit
# Loading work.eth_dma_rx
# Loading work.eth_mac_ram_sv_unit
# Loading work.eth_mac_ram
# Loading work.eth_tx_sv_unit
# Loading work.eth_dma_tx
# Loading work.mac_gmii
# Loading work.eth_tm_control_sv_unit
# Loading work.eth_tm_control
# Loading work.eth_cpu_control_sv_unit
# Loading work.eth_cpu_control
# Loading work.sync_lutram_fifo_sv_unit
# Loading work.sync_lutram_fifo
# Loading work.debug_dma_buf
# Loading unisims_ver.IBUFG
# Loading unisims_ver.IBUFGDS
# Loading unisims_ver.BUFGCE_1
# Loading unisims_ver.BUFGMUX_1
# Loading unisims_ver.INV
# Loading work.xcv5_cpu_clkgen
# Loading work.dram_clkgen_sv_unit
# Loading work.xcv5_dram_clkgen_bee3
# Loading unisims_ver.PLL_BASE
# Loading unisims_ver.RAMB36SDP
# Loading work.pcie_gt_wrapper
# Loading work.TX_SYNC_GTP
# Loading work.reset_logic
# Loading unisims_ver.SRL16E
# Loading work.spr_ram
# Loading work.regfile_sv_unit
# Loading work.xcv5_regfile
# Loading work.fpregfile
# Loading work.alulogic_sv_unit
# Loading work.xcv5_alu_adder_logic
# Loading unisims_ver.DSP48E
# Loading work.xalu_fast_sv_unit
# Loading work.xalu_if_fast
# Loading work.xalu_sv_unit
# Loading work.div_in_fifo
# Loading work.xalu_div_output_dbuf
# Loading work.xalu_valid_buf
# Loading work.alu_mul_shf_fast
# Loading work.alu_div
# Loading work.fpu_sv_unit
# Loading work.fpu_if
# Loading work.sh_reg
# Loading work.fp_conv_sp_dp
# Loading unisims_ver.VCC
# Loading unisims_ver.GND
# Loading unisims_ver.LUT3
# Loading unisims_ver.LUT2
# Loading unisims_ver.FDS
# Loading unisims_ver.LUT4
# Loading unisims_ver.FD
# Loading unisims_ver.FDE
# Loading unisims_ver.MUXCY
# Loading unisims_ver.FDRS
# Loading unisims_ver.FDR
# Loading work.fp_addsub_dp
# Loading unisims_ver.SRLC16E
# Loading unisims_ver.LUT1
# Loading unisims_ver.XORCY
# Loading unisims_ver.MUXF7
# Loading unisims_ver.MUXF8
# Loading unisims_ver.FDSE
# Loading unisims_ver.FDRE
# Loading work.fp_mult_dp
# Loading work.fp_conv_dp_sp
# Loading work.fp_cmp_dp
# Loading work.fp_dtoi
# Loading work.mux4x1
# Loading work.fp_itod
# Loading work.fp_itos
# Loading work.fp_stoi
# Loading work.fpu_fpop_output_dbuf
# Loading work.fpu_fcmp_output_dbuf
# Loading work.immutlb
# Loading work.mmureg_sv_unit
# Loading work.mmu_control_register
# Loading work.mmu_context_register
# Loading work.dmmutlb
# Loading work.mmuwalk_sv_unit
# Loading work.mmuwalk
# Loading work.mmu_context_table_pointer_register
# Loading work.mmuwalk_buffer
# Loading work.mmu_fault_status_register
# Loading work.mmu_fault_address_register
# Loading work.icacheram_sv_unit
# Loading work.xcv5_icache_ram
# Loading work.dcacheram_sv_unit
# Loading work.xcv5_dcache_ram
# Loading unisims_ver.ODDR
# Loading unisims_ver.OBUFDS
# Loading work.ddrBank
# Loading work.dqs_iob
# Loading unisims_ver.IOBUFDS
# Loading work.mac_gmii_sv_unit
# Loading work.xcv5_mac_gmii
# Loading unisims_ver.IDELAY
# Loading unisims_ver.TEMAC
# Loading secureip.TEMAC_SWIFT
# Loading work.dmabuf_sv_unit
# Loading work.xcv5_debug_dma_buf
# Loading unisims_ver.DCM_BASE
# Loading unisims_ver.DCM_ADV
# Loading unisims_ver.dcm_adv_clock_divide_by_2
# Loading unisims_ver.dcm_adv_maximum_period_check
# Loading unisims_ver.dcm_adv_clock_lost
# Loading unisims_ver.IDELAYCTRL
# Loading unisims_ver.FDCP
# Loading unisims_ver.GTP_DUAL
# Loading secureip.GTP_DUAL_FAST
# Loading work.fpregfile_sv_unit
# Loading work.xcv5_fpregfile
# Loading work.alumul_sv_unit
# Loading work.xcv5_alu_mul_shf_fast
# Loading work.aludiv_sv_unit
# Loading work.xcv5_alu_div
# Loading work.itlb_2way_split_sv_unit
# Loading work.itlbram_2way_split
# Loading work.itlbram
# Loading work.dtlb_2way_split_sv_unit
# Loading work.dtlbram_2way_split
# Loading work.dtlbram
# Loading work.dq_iob
# Loading unisims_ver.IOBUF
# Loading unisims_ver.ISERDES_NODELAY
# Loading work.itlbram_sv_unit
# Loading work.xcv5_itlbram
# Loading work.dtlbram_sv_unit
# Loading work.xcv5_dtlbram
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Too few port connections. Expected 41, found 33.
#         Region: /sim_top/sim
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_txp'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_txn'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_rxp'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_rxn'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'sys_clk_p'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'sys_clk_n'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'sys_reset_n'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'refclkout'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(246): [TFMPC] - Too few port connections. Expected 33, found 32.
#         Region: /sim_top/sim/gen_cpu
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(246): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'ldst_out'. The port definition is at: /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(591).
#         Region: /sim_top/sim/gen_cpu
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(246): [TFMPC] - Missing connection for port 'mem_out_empty'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/xilinx_pci_exp_ep.v(319): [TFMPC] - Too few port connections. Expected 74, found 73.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/xilinx_pci_exp_ep.v(319): [TFMPC] - Missing connection for port 'cfg_turnoff_ok_n'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [TFMPC] - Too few port connections. Expected 90, found 88.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (7 or 7) does not match connection size (32) for port 'gt_daddr'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(340).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'gt_den'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(341).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'gt_dwen'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(342).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (16 or 16) does not match connection size (32) for port 'gt_di'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(343).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [TFMPC] - Missing connection for port 'trn_rfc_cplh_av'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [TFMPC] - Missing connection for port 'trn_rfc_cpld_av'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Too few port connections. Expected 28, found 10.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/clocking_i/use_pll/pll_adv_i
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKFBDCM'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUT4'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUT5'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM0'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM1'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM2'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM3'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM4'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM5'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DO'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DRDY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKIN2'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DADDR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DCLK'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DEN'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DI'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DWE'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'REL'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_top.v(2001): [TFMPC] - Too few port connections. Expected 278, found 277.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_ep
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_top.v(2001): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'L0CFGDISABLESCRAMBLE'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/PCIE_EP.v(204).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_ep
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_top.v(2001): [TFMPC] - Missing connection for port 'LLKTXCONFIGREADYN'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/genblk1/generate_tdp2[0]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/genblk1/generate_tdp2[1]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/genblk1/generate_tdp2[0]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/genblk1/generate_tdp2[1]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Too few port connections. Expected 104, found 98.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/ll_bridge
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_nph_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_npd_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_ph_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_pd_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_cplh_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_cpld_cl'.
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_plus_ll_rx.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'td_ecrc_trim_i'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/tlm_rx_data_snk.v(212).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Too few port connections. Expected 14, found 11.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Missing connection for port 'mark_addr'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Missing connection for port 'clear_addr'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Missing connection for port 'rewind'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Too few port connections. Expected 17, found 11.
#         Region: /sim_top/sim/gen_cpu/mem_in_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [PCDPC] - Port size (4 or 4) does not match connection size (8) for port 'DIP'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(24).
#         Region: /sim_top/sim/gen_cpu/mem_in_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [PCDPC] - Port size (13 or 13) does not match connection size (16) for port 'WRCOUNT'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(23).
#         Region: /sim_top/sim/gen_cpu/mem_in_queue
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'WRERR'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Too few port connections. Expected 17, found 10.
#         Region: /sim_top/sim/gen_cpu/replay_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [PCDPC] - Port size (32 or 32) does not match connection size (31) for port 'DI'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(24).
#         Region: /sim_top/sim/gen_cpu/replay_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [PCDPC] - Port size (4 or 4) does not match connection size (8) for port 'DIP'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(24).
#         Region: /sim_top/sim/gen_cpu/replay_queue
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'WRCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'WRERR'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Too few port connections. Expected 20, found 11.
#         Region: /sim_top/sim/gen_cpu/mem_out_queue1
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [PCDPC] - Port size (64 or 64) does not match connection size (63) for port 'DI'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36_72.v(24).
#         Region: /sim_top/sim/gen_cpu/mem_out_queue1
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'WRCOUNT'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36_72.v(23).
#         Region: /sim_top/sim/gen_cpu/mem_out_queue1
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'DBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'ECCPARITY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'SBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'WRERR'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Too few port connections. Expected 20, found 8.
#         Region: /sim_top/sim/gen_cpu/mem_out_queue2
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'DBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'ECCPARITY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'EMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'FULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'SBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'WRCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'WRERR'.
# Loading ./../../../lib/sim/disasm/disasm.so
# Loading ./../../../lib/sim/mac_fedriver/mac_fedriver.so
do pcie.do
run 1000ms
# ===== Number of BRAMS for RETRYRAM =           1  =====
# ===== Number of BRAMS for TL_TXRAM =           2  =====
# ===== Number of BRAMS for TL_RXRAM =           2  =====
# Attribute CLK_FEEDBACK is set to value NONE.
# In this mode, the output ports CLK0, CLK180, CLK270, CLK2X, CLK2X180, CLK90 and  CLKDV can have any random phase relation w.r.t. input port CLKIN
# ** Error: (vsim-3601) Iteration limit reached at time 0 ps.
run 1000ms
# ** Error: (vsim-3601) Iteration limit reached at time 0 ps.
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.wave.interior.cs.body.pw.wf.tree sim
# ****        positioncursor: invalid expanded time value: 4294967295
# positioncursor: invalid expanded time value: 4294967295
#     while executing
# "Wave::PositionCursor $winname 0 $Now $vsimPriv(Iteration)"
#     (procedure "Wave::UpdateEndOfTimeCursor" line 6)
#     invoked from within
# "Wave::UpdateEndOfTimeCursor $winname"
#     (procedure "Wave::WinUpdate" line 11)
#     invoked from within
# "Wave::WinUpdate .main_pane.wave.interior.cs.body.pw.wf.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
run
# ** Error: (vsim-3601) Iteration limit reached at time 0 ps.
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.wave.interior.cs.body.pw.wf.tree sim
# ****        positioncursor: invalid expanded time value: 4294967294
# positioncursor: invalid expanded time value: 4294967294
#     while executing
# "Wave::PositionCursor $winname 0 $Now $vsimPriv(Iteration)"
#     (procedure "Wave::UpdateEndOfTimeCursor" line 6)
#     invoked from within
# "Wave::UpdateEndOfTimeCursor $winname"
#     (procedure "Wave::WinUpdate" line 11)
#     invoked from within
# "Wave::WinUpdate .main_pane.wave.interior.cs.body.pw.wf.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
quit -sim
# Compile of pcie_interface.sv was successful.
vsim -L unisims_ver -L secureip -novopt work.glbl work.sim_top
# vsim -L unisims_ver -L secureip -novopt -sv_lib ../../../lib/sim/disasm/disasm -sv_lib ../../../lib/sim/mac_fedriver/mac_fedriver work.glbl work.sim_top 
# Loading work.glbl
# Loading sv_std.std
# Loading work.libstd
# Loading work.libconf
# Loading work.libperfctr
# Loading work.libeth
# Loading work.libdebug
# Loading work.libtm
# Loading work.libio
# Loading work.libfp
# Loading work.libtech
# Loading work.libopcodes
# Loading work.libucode
# Loading work.libiu
# Loading work.libmmu
# Loading work.libcache
# Loading work.libmemif
# Loading work.libxalu
# Loading work.top_1P_bee3_neweth_sv_unit
# Loading work.sim_top
# Loading work.mt16htf25664hy_sv_unit
# Loading work.mt16htf25664hy
# Loading work.ddr2_module
# Loading work.ddr2
# Loading work.mac_fedriver_sv_unit
# Loading work.mac_fedriver
# Loading work.fpga_top
# Loading work.dramif_sv_unit
# Loading work.mem_controller_interface
# Loading work.techmap_sv_unit
# Loading work.clk_inb
# Loading work.gated_clkbuf
# Loading work.clkrst_gen_sv_unit
# Loading work.clkrst_gen_2
# Loading work.cpu_clkgen
# Loading work.dram_clkgen
# Loading work.reset_synchronizer
# Loading work.high_fanout_buf
# Loading work.cpu_top_dma
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.pcie_interface
# Loading work.pcie_interface
# Loading work.libtm_cache
# Loading work.ReadModule_sv_unit
# Loading work.ReadMod
# Loading work.WriteModule2_sv_unit
# Loading work.WriteMod
# Loading work.xilinx_pci_exp_ep
# Loading unisims_ver.IBUFDS
# Loading unisims_ver.IBUF
# Loading work.pci_exp_64b_app
# Loading work.PIO
# Loading work.PIO_EP
# Loading work.PIO_EP_MEM_ACCESS
# Loading work.EP_MEM
# Loading unisims_ver.RAMB36
# Loading unisims_ver.ARAMB36_INTERNAL
# Loading work.PIO_64_RX_ENGINE
# Loading work.PIO_64_TX_ENGINE
# Loading work.PIO_TO_CTRL
# Loading work.endpoint_blk_plus_v1_15
# Loading work.pcie_ep_top
# Loading work.pcie_top_wrapper
# Loading work.pcie_clocking
# Loading unisims_ver.PLL_ADV
# Loading unisims_ver.BUFG
# Loading unisims_ver.PCIE_EP
# Loading unisims_ver.PCIE_INTERNAL_1_1
# Loading secureip.PCIE_INTERNAL_1_1_SWIFT
# Loading work.prod_fixes
# Loading work.pcie_mim_wrapper
# Loading work.bram_common
# Loading work.pcie_gt_wrapper_top
# Loading work.pcie_blk_if
# Loading work.pcie_blk_ll
# Loading work.pcie_blk_plus_ll_tx
# Loading work.pcie_blk_ll_tx_arb
# Loading work.pcie_blk_ll_tx
# Loading unisims_ver.LUT6
# Loading work.pcie_blk_plus_ll_rx
# Loading work.tlm_rx_data_snk
# Loading work.tlm_rx_data_snk_mal
# Loading work.tlm_rx_data_snk_pwr_mgmt
# Loading work.tlm_rx_data_snk_bar
# Loading work.cmm_decoder
# Loading work.pcie_blk_ll_oqbqfifo
# Loading work.sync_fifo
# Loading work.pcie_blk_ll_arb
# Loading work.pcie_blk_ll_credit
# Loading work.my_SRL16E
# Loading work.pcie_blk_cf
# Loading work.pcie_blk_cf_mgmt
# Loading unisims_ver.LUT5
# Loading work.pcie_blk_cf_err
# Loading work.cmm_errman_cor
# Loading work.cmm_errman_cnt_en
# Loading work.cmm_errman_ftl
# Loading work.cmm_errman_cpl
# Loading work.cmm_errman_ram4x26
# Loading work.cmm_errman_ram8x26
# Loading work.pcie_blk_cf_arb
# Loading work.pcie_blk_cf_pwr
# Loading work.pcie_soft_cf_int
# Loading work.cmm_intr
# Loading work.extend_clk
# Loading unisims_ver.FIFO36
# Loading unisims_ver.AFIFO36_INTERNAL
# Loading unisims_ver.FIFO36_72
# Loading work.speed_tm_sv_unit
# Loading work.speed_tm
# Loading work.ifetch_dma_sv_unit
# Loading work.fetch_stage_dma
# Loading work.microcode_sv_unit
# Loading work.microcode_rom
# Loading work.decode_sv_unit
# Loading work.decode_stage
# Loading work.regacc_dma_sv_unit
# Loading work.regacc_stage_dma
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.execution_stage
# Loading work.alu_adder_logic
# Loading work.memory_mmu_sv_unit
# Loading work.memory_stage
# Loading work.exception_dma_sv_unit
# Loading work.exception_stage_dma
# Loading work.immu_sv_unit
# Loading work.immu_if
# Loading work.dmmu_sv_unit
# Loading work.dmmu_if
# Loading work.icache_sv_unit
# Loading work.icache
# Loading work.icache_ram
# Loading work.udcache_nb_mmu_sv_unit
# Loading work.dcache_udc
# Loading work.dcache_ram
# Loading work.mshr
# Loading work.memif_sv_unit
# Loading work.imem_if
# Loading work.imem_cmd_fifo_sdr
# Loading work.mem_stat_buf
# Loading work.dmem_if
# Loading work.dmem_cmd_fifo_sdr
# Loading work.ddr2memctrl_fast_sv_unit
# Loading work.dramctrl_fast
# Loading work.dramctrl_network_sv_unit
# Loading work.retinfo_buf
# Loading work.mem_bus_arbiter
# Loading work.mem_bus_mux
# Loading work.debugdma_sv_unit
# Loading work.debug_dma
# Loading work.dma_ctrl_reg
# Loading work.dma_addr_reg
# Loading work.timer_sv_unit
# Loading work.timer
# Loading work.irqmp_sv_unit
# Loading work.irqmp
# Loading work.disasm_sv_unit
# Loading work.disassembler
# Loading work.dramctrl_bee3_sv_unit
# Loading work.dramctrl_bee3_ml505
# Loading work.TC5
# Loading work.dpbram36_im
# Loading work.dpbram18_rfa
# Loading unisims_ver.RAMB18SDP
# Loading work.dpbram18_rfb
# Loading work.rs232rcv
# Loading work.ddrController
# Loading work.AF
# Loading unisims_ver.FIFO18_36
# Loading work.dpram
# Loading unisims_ver.RAM32X1D
# Loading unisims_ver.OBUF
# Loading work.obLogic
# Loading work.WB
# Loading work.RB
# Loading work.eth_dma_controller_sv_unit
# Loading work.eth_dma_controller
# Loading work.eth_rx_sv_unit
# Loading work.eth_dma_rx
# Loading work.eth_mac_ram_sv_unit
# Loading work.eth_mac_ram
# Loading work.eth_tx_sv_unit
# Loading work.eth_dma_tx
# Loading work.mac_gmii
# Loading work.eth_tm_control_sv_unit
# Loading work.eth_tm_control
# Loading work.eth_cpu_control_sv_unit
# Loading work.eth_cpu_control
# Loading work.sync_lutram_fifo_sv_unit
# Loading work.sync_lutram_fifo
# Loading work.debug_dma_buf
# Loading unisims_ver.IBUFG
# Loading unisims_ver.IBUFGDS
# Loading unisims_ver.BUFGCE_1
# Loading unisims_ver.BUFGMUX_1
# Loading unisims_ver.INV
# Loading work.xcv5_cpu_clkgen
# Loading work.dram_clkgen_sv_unit
# Loading work.xcv5_dram_clkgen_bee3
# Loading unisims_ver.PLL_BASE
# Loading unisims_ver.RAMB36SDP
# Loading work.pcie_gt_wrapper
# Loading work.TX_SYNC_GTP
# Loading work.reset_logic
# Loading unisims_ver.SRL16E
# Loading work.spr_ram
# Loading work.regfile_sv_unit
# Loading work.xcv5_regfile
# Loading work.fpregfile
# Loading work.alulogic_sv_unit
# Loading work.xcv5_alu_adder_logic
# Loading unisims_ver.DSP48E
# Loading work.xalu_fast_sv_unit
# Loading work.xalu_if_fast
# Loading work.xalu_sv_unit
# Loading work.div_in_fifo
# Loading work.xalu_div_output_dbuf
# Loading work.xalu_valid_buf
# Loading work.alu_mul_shf_fast
# Loading work.alu_div
# Loading work.fpu_sv_unit
# Loading work.fpu_if
# Loading work.sh_reg
# Loading work.fp_conv_sp_dp
# Loading unisims_ver.VCC
# Loading unisims_ver.GND
# Loading unisims_ver.LUT3
# Loading unisims_ver.LUT2
# Loading unisims_ver.FDS
# Loading unisims_ver.LUT4
# Loading unisims_ver.FD
# Loading unisims_ver.FDE
# Loading unisims_ver.MUXCY
# Loading unisims_ver.FDRS
# Loading unisims_ver.FDR
# Loading work.fp_addsub_dp
# Loading unisims_ver.SRLC16E
# Loading unisims_ver.LUT1
# Loading unisims_ver.XORCY
# Loading unisims_ver.MUXF7
# Loading unisims_ver.MUXF8
# Loading unisims_ver.FDSE
# Loading unisims_ver.FDRE
# Loading work.fp_mult_dp
# Loading work.fp_conv_dp_sp
# Loading work.fp_cmp_dp
# Loading work.fp_dtoi
# Loading work.mux4x1
# Loading work.fp_itod
# Loading work.fp_itos
# Loading work.fp_stoi
# Loading work.fpu_fpop_output_dbuf
# Loading work.fpu_fcmp_output_dbuf
# Loading work.immutlb
# Loading work.mmureg_sv_unit
# Loading work.mmu_control_register
# Loading work.mmu_context_register
# Loading work.dmmutlb
# Loading work.mmuwalk_sv_unit
# Loading work.mmuwalk
# Loading work.mmu_context_table_pointer_register
# Loading work.mmuwalk_buffer
# Loading work.mmu_fault_status_register
# Loading work.mmu_fault_address_register
# Loading work.icacheram_sv_unit
# Loading work.xcv5_icache_ram
# Loading work.dcacheram_sv_unit
# Loading work.xcv5_dcache_ram
# Loading unisims_ver.ODDR
# Loading unisims_ver.OBUFDS
# Loading work.ddrBank
# Loading work.dqs_iob
# Loading unisims_ver.IOBUFDS
# Loading work.mac_gmii_sv_unit
# Loading work.xcv5_mac_gmii
# Loading unisims_ver.IDELAY
# Loading unisims_ver.TEMAC
# Loading secureip.TEMAC_SWIFT
# Loading work.dmabuf_sv_unit
# Loading work.xcv5_debug_dma_buf
# Loading unisims_ver.DCM_BASE
# Loading unisims_ver.DCM_ADV
# Loading unisims_ver.dcm_adv_clock_divide_by_2
# Loading unisims_ver.dcm_adv_maximum_period_check
# Loading unisims_ver.dcm_adv_clock_lost
# Loading unisims_ver.IDELAYCTRL
# Loading unisims_ver.FDCP
# Loading unisims_ver.GTP_DUAL
# Loading secureip.GTP_DUAL_FAST
# Loading work.fpregfile_sv_unit
# Loading work.xcv5_fpregfile
# Loading work.alumul_sv_unit
# Loading work.xcv5_alu_mul_shf_fast
# Loading work.aludiv_sv_unit
# Loading work.xcv5_alu_div
# Loading work.itlb_2way_split_sv_unit
# Loading work.itlbram_2way_split
# Loading work.itlbram
# Loading work.dtlb_2way_split_sv_unit
# Loading work.dtlbram_2way_split
# Loading work.dtlbram
# Loading work.dq_iob
# Loading unisims_ver.IOBUF
# Loading unisims_ver.ISERDES_NODELAY
# Loading work.itlbram_sv_unit
# Loading work.xcv5_itlbram
# Loading work.dtlbram_sv_unit
# Loading work.xcv5_dtlbram
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Too few port connections. Expected 41, found 33.
#         Region: /sim_top/sim
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_txp'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_txn'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_rxp'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_rxn'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'sys_clk_p'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'sys_clk_n'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'sys_reset_n'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'refclkout'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(246): [TFMPC] - Too few port connections. Expected 33, found 32.
#         Region: /sim_top/sim/gen_cpu
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(246): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'ldst_out'. The port definition is at: /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(591).
#         Region: /sim_top/sim/gen_cpu
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(246): [TFMPC] - Missing connection for port 'mem_out_empty'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/xilinx_pci_exp_ep.v(319): [TFMPC] - Too few port connections. Expected 74, found 73.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/xilinx_pci_exp_ep.v(319): [TFMPC] - Missing connection for port 'cfg_turnoff_ok_n'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [TFMPC] - Too few port connections. Expected 90, found 88.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (7 or 7) does not match connection size (32) for port 'gt_daddr'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(340).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'gt_den'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(341).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'gt_dwen'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(342).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (16 or 16) does not match connection size (32) for port 'gt_di'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(343).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [TFMPC] - Missing connection for port 'trn_rfc_cplh_av'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [TFMPC] - Missing connection for port 'trn_rfc_cpld_av'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Too few port connections. Expected 28, found 10.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/clocking_i/use_pll/pll_adv_i
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKFBDCM'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUT4'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUT5'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM0'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM1'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM2'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM3'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM4'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM5'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DO'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DRDY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKIN2'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DADDR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DCLK'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DEN'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DI'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DWE'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'REL'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_top.v(2001): [TFMPC] - Too few port connections. Expected 278, found 277.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_ep
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_top.v(2001): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'L0CFGDISABLESCRAMBLE'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/PCIE_EP.v(204).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_ep
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_top.v(2001): [TFMPC] - Missing connection for port 'LLKTXCONFIGREADYN'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/genblk1/generate_tdp2[0]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/genblk1/generate_tdp2[1]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/genblk1/generate_tdp2[0]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/genblk1/generate_tdp2[1]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Too few port connections. Expected 104, found 98.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/ll_bridge
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_nph_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_npd_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_ph_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_pd_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_cplh_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_cpld_cl'.
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_plus_ll_rx.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'td_ecrc_trim_i'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/tlm_rx_data_snk.v(212).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Too few port connections. Expected 14, found 11.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Missing connection for port 'mark_addr'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Missing connection for port 'clear_addr'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Missing connection for port 'rewind'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Too few port connections. Expected 17, found 11.
#         Region: /sim_top/sim/gen_cpu/mem_in_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [PCDPC] - Port size (4 or 4) does not match connection size (8) for port 'DIP'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(24).
#         Region: /sim_top/sim/gen_cpu/mem_in_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [PCDPC] - Port size (13 or 13) does not match connection size (16) for port 'WRCOUNT'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(23).
#         Region: /sim_top/sim/gen_cpu/mem_in_queue
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'WRERR'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Too few port connections. Expected 17, found 10.
#         Region: /sim_top/sim/gen_cpu/replay_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [PCDPC] - Port size (32 or 32) does not match connection size (31) for port 'DI'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(24).
#         Region: /sim_top/sim/gen_cpu/replay_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [PCDPC] - Port size (4 or 4) does not match connection size (8) for port 'DIP'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(24).
#         Region: /sim_top/sim/gen_cpu/replay_queue
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'WRCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'WRERR'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Too few port connections. Expected 20, found 11.
#         Region: /sim_top/sim/gen_cpu/mem_out_queue1
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [PCDPC] - Port size (64 or 64) does not match connection size (63) for port 'DI'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36_72.v(24).
#         Region: /sim_top/sim/gen_cpu/mem_out_queue1
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'WRCOUNT'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36_72.v(23).
#         Region: /sim_top/sim/gen_cpu/mem_out_queue1
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'DBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'ECCPARITY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'SBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'WRERR'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Too few port connections. Expected 20, found 8.
#         Region: /sim_top/sim/gen_cpu/mem_out_queue2
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'DBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'ECCPARITY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'EMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'FULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'SBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'WRCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'WRERR'.
# Loading ./../../../lib/sim/disasm/disasm.so
# Loading ./../../../lib/sim/mac_fedriver/mac_fedriver.so
do pcie.do
run 1000ms
# ===== Number of BRAMS for RETRYRAM =           1  =====
# ===== Number of BRAMS for TL_TXRAM =           2  =====
# ===== Number of BRAMS for TL_RXRAM =           2  =====
# Attribute CLK_FEEDBACK is set to value NONE.
# In this mode, the output ports CLK0, CLK180, CLK270, CLK2X, CLK2X180, CLK90 and  CLKDV can have any random phase relation w.r.t. input port CLKIN
quit -sim
# Compile of top_1P_bee3_neweth.sv was successful.
vsim -L unisims_ver -L secureip -novopt work.glbl work.sim_top
# vsim -L unisims_ver -L secureip -novopt -sv_lib ../../../lib/sim/disasm/disasm -sv_lib ../../../lib/sim/mac_fedriver/mac_fedriver work.glbl work.sim_top 
# Loading work.glbl
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.sim_top
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.top_1P_bee3_neweth_sv_unit
# Loading sv_std.std
# Loading work.libstd
# Loading work.libconf
# Loading work.libperfctr
# Loading work.libeth
# Loading work.libdebug
# Loading work.libtm
# Loading work.libio
# Loading work.libfp
# Loading work.libtech
# Loading work.libopcodes
# Loading work.libucode
# Loading work.libiu
# Loading work.libmmu
# Loading work.libcache
# Loading work.libmemif
# Loading work.libxalu
# Loading work.top_1P_bee3_neweth_sv_unit
# Loading work.sim_top
# Loading work.mt16htf25664hy_sv_unit
# Loading work.mt16htf25664hy
# Loading work.ddr2_module
# Loading work.ddr2
# Loading work.mac_fedriver_sv_unit
# Loading work.mac_fedriver
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.fpga_top
# Loading work.fpga_top
# Loading work.dramif_sv_unit
# Loading work.mem_controller_interface
# Loading work.techmap_sv_unit
# Loading work.clk_inb
# Loading work.gated_clkbuf
# Loading work.clkrst_gen_sv_unit
# Loading work.clkrst_gen_2
# Loading work.cpu_clkgen
# Loading work.dram_clkgen
# Loading work.reset_synchronizer
# Loading work.high_fanout_buf
# Refreshing /home/kramer/sparcmt_hysim/project_files/simulation/test_1P_bee3mem_neweth/work.cpu_top_dma
# Loading work.cpu_top_dma
# Loading work.pcie_interface
# Loading work.libtm_cache
# Loading work.ReadModule_sv_unit
# Loading work.ReadMod
# Loading work.WriteModule2_sv_unit
# Loading work.WriteMod
# Loading work.xilinx_pci_exp_ep
# Loading unisims_ver.IBUFDS
# Loading unisims_ver.IBUF
# Loading work.pci_exp_64b_app
# Loading work.PIO
# Loading work.PIO_EP
# Loading work.PIO_EP_MEM_ACCESS
# Loading work.EP_MEM
# Loading unisims_ver.RAMB36
# Loading unisims_ver.ARAMB36_INTERNAL
# Loading work.PIO_64_RX_ENGINE
# Loading work.PIO_64_TX_ENGINE
# Loading work.PIO_TO_CTRL
# Loading work.endpoint_blk_plus_v1_15
# Loading work.pcie_ep_top
# Loading work.pcie_top_wrapper
# Loading work.pcie_clocking
# Loading unisims_ver.PLL_ADV
# Loading unisims_ver.BUFG
# Loading unisims_ver.PCIE_EP
# Loading unisims_ver.PCIE_INTERNAL_1_1
# Loading secureip.PCIE_INTERNAL_1_1_SWIFT
# Loading work.prod_fixes
# Loading work.pcie_mim_wrapper
# Loading work.bram_common
# Loading work.pcie_gt_wrapper_top
# Loading work.pcie_blk_if
# Loading work.pcie_blk_ll
# Loading work.pcie_blk_plus_ll_tx
# Loading work.pcie_blk_ll_tx_arb
# Loading work.pcie_blk_ll_tx
# Loading unisims_ver.LUT6
# Loading work.pcie_blk_plus_ll_rx
# Loading work.tlm_rx_data_snk
# Loading work.tlm_rx_data_snk_mal
# Loading work.tlm_rx_data_snk_pwr_mgmt
# Loading work.tlm_rx_data_snk_bar
# Loading work.cmm_decoder
# Loading work.pcie_blk_ll_oqbqfifo
# Loading work.sync_fifo
# Loading work.pcie_blk_ll_arb
# Loading work.pcie_blk_ll_credit
# Loading work.my_SRL16E
# Loading work.pcie_blk_cf
# Loading work.pcie_blk_cf_mgmt
# Loading unisims_ver.LUT5
# Loading work.pcie_blk_cf_err
# Loading work.cmm_errman_cor
# Loading work.cmm_errman_cnt_en
# Loading work.cmm_errman_ftl
# Loading work.cmm_errman_cpl
# Loading work.cmm_errman_ram4x26
# Loading work.cmm_errman_ram8x26
# Loading work.pcie_blk_cf_arb
# Loading work.pcie_blk_cf_pwr
# Loading work.pcie_soft_cf_int
# Loading work.cmm_intr
# Loading work.extend_clk
# Loading unisims_ver.FIFO36
# Loading unisims_ver.AFIFO36_INTERNAL
# Loading unisims_ver.FIFO36_72
# Loading work.speed_tm_sv_unit
# Loading work.speed_tm
# Loading work.ifetch_dma_sv_unit
# Loading work.fetch_stage_dma
# Loading work.microcode_sv_unit
# Loading work.microcode_rom
# Loading work.decode_sv_unit
# Loading work.decode_stage
# Loading work.regacc_dma_sv_unit
# Loading work.regacc_stage_dma
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.execution_stage
# Loading work.alu_adder_logic
# Loading work.memory_mmu_sv_unit
# Loading work.memory_stage
# Loading work.exception_dma_sv_unit
# Loading work.exception_stage_dma
# Loading work.immu_sv_unit
# Loading work.immu_if
# Loading work.dmmu_sv_unit
# Loading work.dmmu_if
# Loading work.icache_sv_unit
# Loading work.icache
# Loading work.icache_ram
# Loading work.udcache_nb_mmu_sv_unit
# Loading work.dcache_udc
# Loading work.dcache_ram
# Loading work.mshr
# Loading work.memif_sv_unit
# Loading work.imem_if
# Loading work.imem_cmd_fifo_sdr
# Loading work.mem_stat_buf
# Loading work.dmem_if
# Loading work.dmem_cmd_fifo_sdr
# Loading work.ddr2memctrl_fast_sv_unit
# Loading work.dramctrl_fast
# Loading work.dramctrl_network_sv_unit
# Loading work.retinfo_buf
# Loading work.mem_bus_arbiter
# Loading work.mem_bus_mux
# Loading work.debugdma_sv_unit
# Loading work.debug_dma
# Loading work.dma_ctrl_reg
# Loading work.dma_addr_reg
# Loading work.timer_sv_unit
# Loading work.timer
# Loading work.irqmp_sv_unit
# Loading work.irqmp
# Loading work.disasm_sv_unit
# Loading work.disassembler
# Loading work.dramctrl_bee3_sv_unit
# Loading work.dramctrl_bee3_ml505
# Loading work.TC5
# Loading work.dpbram36_im
# Loading work.dpbram18_rfa
# Loading unisims_ver.RAMB18SDP
# Loading work.dpbram18_rfb
# Loading work.rs232rcv
# Loading work.ddrController
# Loading work.AF
# Loading unisims_ver.FIFO18_36
# Loading work.dpram
# Loading unisims_ver.RAM32X1D
# Loading unisims_ver.OBUF
# Loading work.obLogic
# Loading work.WB
# Loading work.RB
# Loading work.eth_dma_controller_sv_unit
# Loading work.eth_dma_controller
# Loading work.eth_rx_sv_unit
# Loading work.eth_dma_rx
# Loading work.eth_mac_ram_sv_unit
# Loading work.eth_mac_ram
# Loading work.eth_tx_sv_unit
# Loading work.eth_dma_tx
# Loading work.mac_gmii
# Loading work.eth_tm_control_sv_unit
# Loading work.eth_tm_control
# Loading work.eth_cpu_control_sv_unit
# Loading work.eth_cpu_control
# Loading work.sync_lutram_fifo_sv_unit
# Loading work.sync_lutram_fifo
# Loading work.debug_dma_buf
# Loading unisims_ver.IBUFG
# Loading unisims_ver.IBUFGDS
# Loading unisims_ver.BUFGCE_1
# Loading unisims_ver.BUFGMUX_1
# Loading unisims_ver.INV
# Loading work.xcv5_cpu_clkgen
# Loading work.dram_clkgen_sv_unit
# Loading work.xcv5_dram_clkgen_bee3
# Loading unisims_ver.PLL_BASE
# Loading unisims_ver.RAMB36SDP
# Loading work.pcie_gt_wrapper
# Loading work.TX_SYNC_GTP
# Loading work.reset_logic
# Loading unisims_ver.SRL16E
# Loading work.spr_ram
# Loading work.regfile_sv_unit
# Loading work.xcv5_regfile
# Loading work.fpregfile
# Loading work.alulogic_sv_unit
# Loading work.xcv5_alu_adder_logic
# Loading unisims_ver.DSP48E
# Loading work.xalu_fast_sv_unit
# Loading work.xalu_if_fast
# Loading work.xalu_sv_unit
# Loading work.div_in_fifo
# Loading work.xalu_div_output_dbuf
# Loading work.xalu_valid_buf
# Loading work.alu_mul_shf_fast
# Loading work.alu_div
# Loading work.fpu_sv_unit
# Loading work.fpu_if
# Loading work.sh_reg
# Loading work.fp_conv_sp_dp
# Loading unisims_ver.VCC
# Loading unisims_ver.GND
# Loading unisims_ver.LUT3
# Loading unisims_ver.LUT2
# Loading unisims_ver.FDS
# Loading unisims_ver.LUT4
# Loading unisims_ver.FD
# Loading unisims_ver.FDE
# Loading unisims_ver.MUXCY
# Loading unisims_ver.FDRS
# Loading unisims_ver.FDR
# Loading work.fp_addsub_dp
# Loading unisims_ver.SRLC16E
# Loading unisims_ver.LUT1
# Loading unisims_ver.XORCY
# Loading unisims_ver.MUXF7
# Loading unisims_ver.MUXF8
# Loading unisims_ver.FDSE
# Loading unisims_ver.FDRE
# Loading work.fp_mult_dp
# Loading work.fp_conv_dp_sp
# Loading work.fp_cmp_dp
# Loading work.fp_dtoi
# Loading work.mux4x1
# Loading work.fp_itod
# Loading work.fp_itos
# Loading work.fp_stoi
# Loading work.fpu_fpop_output_dbuf
# Loading work.fpu_fcmp_output_dbuf
# Loading work.immutlb
# Loading work.mmureg_sv_unit
# Loading work.mmu_control_register
# Loading work.mmu_context_register
# Loading work.dmmutlb
# Loading work.mmuwalk_sv_unit
# Loading work.mmuwalk
# Loading work.mmu_context_table_pointer_register
# Loading work.mmuwalk_buffer
# Loading work.mmu_fault_status_register
# Loading work.mmu_fault_address_register
# Loading work.icacheram_sv_unit
# Loading work.xcv5_icache_ram
# Loading work.dcacheram_sv_unit
# Loading work.xcv5_dcache_ram
# Loading unisims_ver.ODDR
# Loading unisims_ver.OBUFDS
# Loading work.ddrBank
# Loading work.dqs_iob
# Loading unisims_ver.IOBUFDS
# Loading work.mac_gmii_sv_unit
# Loading work.xcv5_mac_gmii
# Loading unisims_ver.IDELAY
# Loading unisims_ver.TEMAC
# Loading secureip.TEMAC_SWIFT
# Loading work.dmabuf_sv_unit
# Loading work.xcv5_debug_dma_buf
# Loading unisims_ver.DCM_BASE
# Loading unisims_ver.DCM_ADV
# Loading unisims_ver.dcm_adv_clock_divide_by_2
# Loading unisims_ver.dcm_adv_maximum_period_check
# Loading unisims_ver.dcm_adv_clock_lost
# Loading unisims_ver.IDELAYCTRL
# Loading unisims_ver.FDCP
# Loading unisims_ver.GTP_DUAL
# Loading secureip.GTP_DUAL_FAST
# Loading work.fpregfile_sv_unit
# Loading work.xcv5_fpregfile
# Loading work.alumul_sv_unit
# Loading work.xcv5_alu_mul_shf_fast
# Loading work.aludiv_sv_unit
# Loading work.xcv5_alu_div
# Loading work.itlb_2way_split_sv_unit
# Loading work.itlbram_2way_split
# Loading work.itlbram
# Loading work.dtlb_2way_split_sv_unit
# Loading work.dtlbram_2way_split
# Loading work.dtlbram
# Loading work.dq_iob
# Loading unisims_ver.IOBUF
# Loading unisims_ver.ISERDES_NODELAY
# Loading work.itlbram_sv_unit
# Loading work.xcv5_itlbram
# Loading work.dtlbram_sv_unit
# Loading work.xcv5_dtlbram
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Too few port connections. Expected 41, found 33.
#         Region: /sim_top/sim
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_txp'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_txn'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_rxp'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'pci_exp_rxn'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'sys_clk_p'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'sys_clk_n'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'sys_reset_n'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(1456): [TFMPC] - Missing connection for port 'refclkout'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(246): [TFMPC] - Too few port connections. Expected 33, found 32.
#         Region: /sim_top/sim/gen_cpu
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(246): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'ldst_out'. The port definition is at: /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(591).
#         Region: /sim_top/sim/gen_cpu
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(246): [TFMPC] - Missing connection for port 'mem_out_empty'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/xilinx_pci_exp_ep.v(319): [TFMPC] - Too few port connections. Expected 74, found 73.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/app
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/xilinx_pci_exp_ep.v(319): [TFMPC] - Missing connection for port 'cfg_turnoff_ok_n'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [TFMPC] - Too few port connections. Expected 90, found 88.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (7 or 7) does not match connection size (32) for port 'gt_daddr'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(340).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'gt_den'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(341).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'gt_dwen'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(342).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [PCDPC] - Port size (16 or 16) does not match connection size (32) for port 'gt_di'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v(343).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [TFMPC] - Missing connection for port 'trn_rfc_cplh_av'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v(480): [TFMPC] - Missing connection for port 'trn_rfc_cpld_av'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Too few port connections. Expected 28, found 10.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/clocking_i/use_pll/pll_adv_i
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKFBDCM'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUT4'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUT5'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM0'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM1'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM2'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM3'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM4'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKOUTDCM5'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DO'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DRDY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'CLKIN2'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DADDR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DCLK'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DEN'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DI'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'DWE'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v(160): [TFMPC] - Missing connection for port 'REL'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_top.v(2001): [TFMPC] - Too few port connections. Expected 278, found 277.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_ep
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_top.v(2001): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'L0CFGDISABLESCRAMBLE'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/PCIE_EP.v(204).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_ep
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_top.v(2001): [TFMPC] - Missing connection for port 'LLKTXCONFIGREADYN'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/genblk1/generate_tdp2[0]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/genblk1/generate_tdp2[1]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/genblk1/generate_tdp2[0]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Too few port connections. Expected 28, found 16.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/genblk1/generate_tdp2[1]/ram_tdp2_inst
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEOUTREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DOPB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINLATB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'CASCADEINREGB'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPA'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v(170): [TFMPC] - Missing connection for port 'DIPB'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Too few port connections. Expected 104, found 98.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/ll_bridge
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_nph_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_npd_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_ph_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_pd_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_cplh_cl'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v(482): [TFMPC] - Missing connection for port 'trn_pfc_cpld_cl'.
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_plus_ll_rx.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'td_ecrc_trim_i'. The port definition is at: /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/tlm_rx_data_snk.v(212).
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Too few port connections. Expected 14, found 11.
#         Region: /sim_top/sim/gen_cpu/pcie_interface/pcie_hw/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Missing connection for port 'mark_addr'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Missing connection for port 'clear_addr'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v(266): [TFMPC] - Missing connection for port 'rewind'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Too few port connections. Expected 17, found 11.
#         Region: /sim_top/sim/gen_cpu/mem_in_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [PCDPC] - Port size (4 or 4) does not match connection size (8) for port 'DIP'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(24).
#         Region: /sim_top/sim/gen_cpu/mem_in_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [PCDPC] - Port size (13 or 13) does not match connection size (16) for port 'WRCOUNT'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(23).
#         Region: /sim_top/sim/gen_cpu/mem_in_queue
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(758): [TFMPC] - Missing connection for port 'WRERR'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Too few port connections. Expected 17, found 10.
#         Region: /sim_top/sim/gen_cpu/replay_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [PCDPC] - Port size (32 or 32) does not match connection size (31) for port 'DI'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(24).
#         Region: /sim_top/sim/gen_cpu/replay_queue
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [PCDPC] - Port size (4 or 4) does not match connection size (8) for port 'DIP'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36.v(24).
#         Region: /sim_top/sim/gen_cpu/replay_queue
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'WRCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(775): [TFMPC] - Missing connection for port 'WRERR'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Too few port connections. Expected 20, found 11.
#         Region: /sim_top/sim/gen_cpu/mem_out_queue1
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [PCDPC] - Port size (64 or 64) does not match connection size (63) for port 'DI'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36_72.v(24).
#         Region: /sim_top/sim/gen_cpu/mem_out_queue1
# ** Warning: (vsim-3015) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'WRCOUNT'. The port definition is at: /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/FIFO36_72.v(23).
#         Region: /sim_top/sim/gen_cpu/mem_out_queue1
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'DBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'ECCPARITY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'SBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(795): [TFMPC] - Missing connection for port 'WRERR'.
# ** Warning: (vsim-3017) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Too few port connections. Expected 20, found 8.
#         Region: /sim_top/sim/gen_cpu/mem_out_queue2
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'ALMOSTEMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'ALMOSTFULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'DBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'DOP'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'ECCPARITY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'EMPTY'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'FULL'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'RDCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'RDERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'SBITERR'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'WRCOUNT'.
# ** Warning: (vsim-3722) /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv(810): [TFMPC] - Missing connection for port 'WRERR'.
# Loading ./../../../lib/sim/disasm/disasm.so
# Loading ./../../../lib/sim/mac_fedriver/mac_fedriver.so
do pcie.do
run 1000ms
# ===== Number of BRAMS for RETRYRAM =           1  =====
# ===== Number of BRAMS for TL_TXRAM =           2  =====
# ===== Number of BRAMS for TL_RXRAM =           2  =====
# Attribute CLK_FEEDBACK is set to value NONE.
# In this mode, the output ports CLK0, CLK180, CLK270, CLK2X, CLK2X180, CLK90 and  CLKDV can have any random phase relation w.r.t. input port CLKIN
