Cycle 1
lw:IF
Cycle 2
lw:ID
beq:IF
Cycle 3
lw:EX RegDst=0 ALUSrc=1 Branch=0 MemRead=1 MemWrite=0 RegWrite=1 MemtoReg=1
beq:ID
sub:IF
Cycle 4
lw:MEM Branch=0 MemRead=1 MemWrite=0 RegWrite=1 MemtoReg=1
beq:EX RegDst=X ALUSrc=0 Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemtoReg=X
sub:ID
sw:IF
Cycle 0
lw:WB
sub:EX
sw:ID
Cycle 0
beq:MEM
sub:MEM
sw:EX
Cycle 0
beq:WB
sw:MEM
Cycle 0
sub:WB
Cycle 0
sw:WB
