#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Oct  4 15:32:06 2024
# Process ID: 6224
# Current directory: C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5776 C:\Users\jasnoorsandhu\XILINX_Projects\OTFS\ip_repo\edit_PRN_Data_Gen_IP_v1_0.xpr
# Log file: C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/vivado.log
# Journal file: C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/edit_PRN_Data_Gen_IP_v1_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0/hdl/PRN_Data_Gen_IP_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0/hdl/PRN_Data_Gen_IP_v1_0.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx19/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 961.961 ; gain = 263.996
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0/hdl/PRN_Data_Gen_IP_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0/hdl/PRN_Data_Gen_IP_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0/hdl/PRN_Data_Gen_IP_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0/hdl/PRN_Data_Gen_IP_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::open_ipxact_file: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1041.141 ; gain = 0.000
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jasnoorsandhu\XILINX_Projects\OTFS\ip_repo\PRN_Data_Gen_IP_1.0\hdl\PRN_Data_Gen_IP_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jasnoorsandhu\XILINX_Projects\OTFS\ip_repo\PRN_Data_Gen_IP_1.0\hdl\PRN_Data_Gen_IP_v1_0.v:]
set_property core_revision 5 [ipx::current_core]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0'
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0'
open_project C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx19/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_PRN_Data_Gen_IP_0_2

open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1294.699 ; gain = 29.352
open_bd_design {C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:PRN_Data_Gen_IP:1.0 - PRN_Data_Gen_IP_0
Successfully read diagram <design_1> from BD file <C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1766.930 ; gain = 129.508
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
export_ip_user_files -of_objects  [get_files C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_1/design_1.bd
Wrote  : <C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
remove_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.859 ; gain = 0.000
create_bd_design "design_prn"
Wrote  : <C:\Users\jasnoorsandhu\XILINX_Projects\OTFS\PRN_Data_Gen\PRN_Data_Gen.srcs\sources_1\bd\design_prn\design_prn.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1816.680 ; gain = 38.820
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PRN_Data_Gen_IP:1.0 PRN_Data_Gen_IP_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/PRN_Data_Gen_IP_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins PRN_Data_Gen_IP_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment </PRN_Data_Gen_IP_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1908.156 ; gain = 0.000
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_prn/design_prn.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\jasnoorsandhu\XILINX_Projects\OTFS\PRN_Data_Gen\PRN_Data_Gen.srcs\sources_1\bd\design_prn\design_prn.bd> 
Wrote  : <C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_prn/ui/bd_5b6be78b.ui> 
VHDL Output written to : C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_prn/synth/design_prn.v
VHDL Output written to : C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_prn/sim/design_prn.v
VHDL Output written to : C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_prn/hdl/design_prn_wrapper.v
make_wrapper: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2073.855 ; gain = 163.426
add_files -norecurse C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_prn/hdl/design_prn_wrapper.v
current_project edit_PRN_Data_Gen_IP_v1_0
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_prn.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\jasnoorsandhu\XILINX_Projects\OTFS\PRN_Data_Gen\PRN_Data_Gen.srcs\sources_1\bd\design_prn\design_prn.bd> 
Wrote  : <C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_prn/ui/bd_5b6be78b.ui> 
VHDL Output written to : C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_prn/synth/design_prn.v
VHDL Output written to : C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_prn/sim/design_prn.v
VHDL Output written to : C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_prn/hdl/design_prn_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PRN_Data_Gen_IP_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_prn/ip/design_prn_auto_pc_0/design_prn_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_prn/hw_handoff/design_prn.hwh
Generated Block Design Tcl file C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_prn/hw_handoff/design_prn_bd.tcl
Generated Hardware Definition File C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_prn/synth/design_prn.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_prn_auto_pc_0, cache-ID = 9c6fd2f60aa25bc1; cache size = 2.605 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_prn_processing_system7_0_0, cache-ID = 3acf7586a9e631d6; cache size = 2.605 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_prn_rst_ps7_0_50M_0, cache-ID = 91c8b8e2bed7d0e9; cache size = 2.605 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
config_ip_cache: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2073.855 ; gain = 0.000
[Fri Oct  4 15:48:03 2024] Launched design_prn_PRN_Data_Gen_IP_0_0_synth_1, synth_1...
Run output will be captured here:
design_prn_PRN_Data_Gen_IP_0_0_synth_1: C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.runs/design_prn_PRN_Data_Gen_IP_0_0_synth_1/runme.log
synth_1: C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.runs/synth_1/runme.log
[Fri Oct  4 15:48:04 2024] Launched impl_1...
Run output will be captured here: C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:52 ; elapsed = 00:01:44 . Memory (MB): peak = 2073.855 ; gain = 0.000
