./sim_define.v

../../src/rtl/refCPU/rev02_protect/ASYNC_RAM_DP_WBE.v
../../src/rtl/refCPU/rev02_protect/reg_file_async.v
../../src/rtl/refCPU/rev02_protect/rv32i_cpu_protected.vp


../../src/rtl/refCPU/rev02_protect/10peripheral_tbman/Addr_Decoder.vp
../../src/rtl/refCPU/rev02_protect/10peripheral_tbman/data_mux.vp

../../src/rtl/refCPU/rev02_protect/10peripheral_tbman/01.tbman/tbman_apbs.v
../../src/rtl/refCPU/rev02_protect/10peripheral_tbman/01.tbman/tbman_regs.v
../../src/rtl/refCPU/rev02_protect/10peripheral_tbman/01.tbman/tbman_wrap.v

../../src/rtl/refCPU/rev02_protect/RV32I_System.vp

../../testbench/c_tests_tb.v
