Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun  6 13:18:47 2024
| Host         : Ilie running 64-bit major release  (build 9200)
| Command      : report_methodology -file Project2_methodology_drc_routed.rpt -pb Project2_methodology_drc_routed.pb -rpx Project2_methodology_drc_routed.rpx
| Design       : Project2
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 121
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 46         |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 10         |
| TIMING-20 | Warning          | Non-clocked latch              | 64         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin L5/LED_activating_counter_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin L5/LED_activating_counter_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin L5/LED_activating_counter_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin L5/LED_activating_counter_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin L5/LED_activating_counter_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin L5/LED_activating_counter_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin L5/LED_activating_counter_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin L5/LED_activating_counter_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin L5/refresh_counter2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin L5/refresh_counter2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin L5/refresh_counter2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin L5/refresh_counter2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin L5/refresh_counter3_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin L5/refresh_counter3_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin L5/refresh_counter3_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin L5/refresh_counter3_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin L5/refresh_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin L5/refresh_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin L5/refresh_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin L5/refresh_counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin count_digit1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin count_digit1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin count_digit2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin count_digit2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin num1_dec_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin num1_dec_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin num1_dec_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin num1_dec_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin num1_dec_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin num1_dec_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin num1_dec_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin num1_dec_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin num1_dec_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin num1_dec_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin num1_dec_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin num2_dec_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin num2_dec_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin num2_dec_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin num2_dec_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin num2_dec_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin num2_dec_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin num2_dec_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin num2_dec_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin num2_dec_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin num2_dec_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin num2_dec_reg[9]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell L5/LED_activating_counter_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L5/LED_activating_counter_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell L5/LED_activating_counter_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L5/LED_activating_counter_reg[0]_C/CLR
L5/LED_activating_counter_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell L5/LED_activating_counter_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L5/LED_activating_counter_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell L5/LED_activating_counter_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L5/LED_activating_counter_reg[1]_C/CLR
L5/LED_activating_counter_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell L5/LED_activating_counter_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L5/LED_activating_counter_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell L5/LED_activating_counter_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L5/LED_activating_counter_reg[2]_C/CLR
L5/LED_activating_counter_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell L5/LED_activating_counter_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L5/LED_activating_counter_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell L5/LED_activating_counter_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L5/LED_activating_counter_reg[3]_C/CLR
L5/LED_activating_counter_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell num1_dec[10]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) num1_dec_reg[0]/PRE, num1_dec_reg[10]/CLR, num1_dec_reg[1]/PRE,
num1_dec_reg[2]/PRE, num1_dec_reg[3]/PRE, num1_dec_reg[4]/PRE,
num1_dec_reg[5]/PRE, num1_dec_reg[6]/PRE, num1_dec_reg[7]/PRE,
num1_dec_reg[8]/CLR, num1_dec_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell num2_dec[10]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) num2_dec_reg[0]/PRE, num2_dec_reg[10]/CLR, num2_dec_reg[1]/PRE,
num2_dec_reg[2]/PRE, num2_dec_reg[3]/PRE, num2_dec_reg[4]/PRE,
num2_dec_reg[5]/PRE, num2_dec_reg[6]/PRE, num2_dec_reg[7]/PRE,
num2_dec_reg[8]/CLR, num2_dec_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch L5/Anode_Activate_reg[0] cannot be properly analyzed as its control pin L5/Anode_Activate_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch L5/Anode_Activate_reg[1] cannot be properly analyzed as its control pin L5/Anode_Activate_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch L5/Anode_Activate_reg[2] cannot be properly analyzed as its control pin L5/Anode_Activate_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch L5/Anode_Activate_reg[3] cannot be properly analyzed as its control pin L5/Anode_Activate_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch L5/Anode_Activate_reg[4] cannot be properly analyzed as its control pin L5/Anode_Activate_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch L5/Anode_Activate_reg[5] cannot be properly analyzed as its control pin L5/Anode_Activate_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch L5/Anode_Activate_reg[6] cannot be properly analyzed as its control pin L5/Anode_Activate_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch L5/Anode_Activate_reg[7] cannot be properly analyzed as its control pin L5/Anode_Activate_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch L5/LED_BCD_reg[0] cannot be properly analyzed as its control pin L5/LED_BCD_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch L5/LED_BCD_reg[1] cannot be properly analyzed as its control pin L5/LED_BCD_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch L5/LED_BCD_reg[2] cannot be properly analyzed as its control pin L5/LED_BCD_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch L5/LED_BCD_reg[3] cannot be properly analyzed as its control pin L5/LED_BCD_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch L5/LED_activating_counter_reg[0]_LDC cannot be properly analyzed as its control pin L5/LED_activating_counter_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch L5/LED_activating_counter_reg[1]_LDC cannot be properly analyzed as its control pin L5/LED_activating_counter_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch L5/LED_activating_counter_reg[2]_LDC cannot be properly analyzed as its control pin L5/LED_activating_counter_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch L5/LED_activating_counter_reg[3]_LDC cannot be properly analyzed as its control pin L5/LED_activating_counter_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Register1_reg[0] cannot be properly analyzed as its control pin Register1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Register1_reg[1] cannot be properly analyzed as its control pin Register1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch Register1_reg[2] cannot be properly analyzed as its control pin Register1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch Register1_reg[3] cannot be properly analyzed as its control pin Register1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch Register2_reg[0] cannot be properly analyzed as its control pin Register2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch Register2_reg[1] cannot be properly analyzed as its control pin Register2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch Register2_reg[2] cannot be properly analyzed as its control pin Register2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch Register2_reg[3] cannot be properly analyzed as its control pin Register2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch Register3_reg[0] cannot be properly analyzed as its control pin Register3_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch Register3_reg[1] cannot be properly analyzed as its control pin Register3_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch Register3_reg[2] cannot be properly analyzed as its control pin Register3_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch Register3_reg[3] cannot be properly analyzed as its control pin Register3_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch Register4_reg[0] cannot be properly analyzed as its control pin Register4_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch Register4_reg[1] cannot be properly analyzed as its control pin Register4_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch Register4_reg[2] cannot be properly analyzed as its control pin Register4_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch Register4_reg[3] cannot be properly analyzed as its control pin Register4_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch Register5_reg[0] cannot be properly analyzed as its control pin Register5_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch Register5_reg[1] cannot be properly analyzed as its control pin Register5_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch Register5_reg[2] cannot be properly analyzed as its control pin Register5_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch Register5_reg[3] cannot be properly analyzed as its control pin Register5_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch Register6_reg[0] cannot be properly analyzed as its control pin Register6_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch Register6_reg[1] cannot be properly analyzed as its control pin Register6_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch Register6_reg[2] cannot be properly analyzed as its control pin Register6_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch Register6_reg[3] cannot be properly analyzed as its control pin Register6_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch hundreds_digit2_reg[0] cannot be properly analyzed as its control pin hundreds_digit2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch hundreds_digit2_reg[1] cannot be properly analyzed as its control pin hundreds_digit2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch hundreds_digit_reg[0] cannot be properly analyzed as its control pin hundreds_digit_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch hundreds_digit_reg[1] cannot be properly analyzed as its control pin hundreds_digit_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch hundreds_digit_reg[2] cannot be properly analyzed as its control pin hundreds_digit_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch hundreds_digit_reg[3] cannot be properly analyzed as its control pin hundreds_digit_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch tens_digit2_reg[0] cannot be properly analyzed as its control pin tens_digit2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch tens_digit2_reg[1] cannot be properly analyzed as its control pin tens_digit2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch tens_digit2_reg[2] cannot be properly analyzed as its control pin tens_digit2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch tens_digit2_reg[3] cannot be properly analyzed as its control pin tens_digit2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch tens_digit_reg[0] cannot be properly analyzed as its control pin tens_digit_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch tens_digit_reg[1] cannot be properly analyzed as its control pin tens_digit_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch tens_digit_reg[2] cannot be properly analyzed as its control pin tens_digit_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch tens_digit_reg[3] cannot be properly analyzed as its control pin tens_digit_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch thousend_digit_reg[0] cannot be properly analyzed as its control pin thousend_digit_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch thousend_digit_reg[1] cannot be properly analyzed as its control pin thousend_digit_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch thousend_digit_reg[2] cannot be properly analyzed as its control pin thousend_digit_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch thousend_digit_reg[3] cannot be properly analyzed as its control pin thousend_digit_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch units_digit2_reg[0] cannot be properly analyzed as its control pin units_digit2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch units_digit2_reg[1] cannot be properly analyzed as its control pin units_digit2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch units_digit2_reg[2] cannot be properly analyzed as its control pin units_digit2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch units_digit2_reg[3] cannot be properly analyzed as its control pin units_digit2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch zecidemii_digit_reg[0] cannot be properly analyzed as its control pin zecidemii_digit_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch zecidemii_digit_reg[1] cannot be properly analyzed as its control pin zecidemii_digit_reg[1]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 64 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


