
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.91

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.71 source latency registers[16][6]$_SDFFCE_PN0P_/CLK ^
  -0.72 target latency read_data2[6]$_SDFFCE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: read_addr2[4] (input port clocked by core_clock)
Endpoint: read_data2[4]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ read_addr2[4] (in)
                                         read_addr2[4] (net)
                  0.00    0.00    0.20 ^ input6/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.16    0.31    0.24    0.44 ^ input6/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net6 (net)
                  0.31    0.00    0.44 ^ _5921_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     5    0.12    0.19    0.14    0.58 v _5921_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _2471_ (net)
                  0.19    0.00    0.58 v _6635_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.23    0.17    0.76 ^ _6635_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _3159_ (net)
                  0.23    0.00    0.76 ^ _6646_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.06    0.06    0.81 v _6646_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0387_ (net)
                  0.06    0.00    0.81 v read_data2[4]$_SDFFCE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.32    0.17    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.00    0.18 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    11    0.78    0.38    0.33    0.51 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.38    0.00    0.51 ^ clkbuf_leaf_36_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.23    0.11    0.21    0.72 ^ clkbuf_leaf_36_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_36_clk (net)
                  0.11    0.00    0.72 ^ read_data2[4]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.72   clock reconvergence pessimism
                          0.09    0.81   library hold time
                                  0.81   data required time
-----------------------------------------------------------------------------
                                  0.81   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: read_data1[3]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.32    0.17    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.00    0.18 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    11    0.78    0.38    0.33    0.51 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.38    0.00    0.51 ^ clkbuf_leaf_37_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    27    0.22    0.11    0.21    0.72 ^ clkbuf_leaf_37_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_37_clk (net)
                  0.11    0.00    0.72 ^ read_data1[3]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.06    0.15    0.45    1.17 v read_data1[3]$_SDFFCE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         net73 (net)
                  0.15    0.00    1.17 v output73/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.72    1.89 v output73/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         read_data1[3] (net)
                  0.15    0.00    1.89 v read_data1[3] (out)
                                  1.89   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                  7.91   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: read_data1[3]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.32    0.17    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.00    0.18 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    11    0.78    0.38    0.33    0.51 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.38    0.00    0.51 ^ clkbuf_leaf_37_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    27    0.22    0.11    0.21    0.72 ^ clkbuf_leaf_37_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_37_clk (net)
                  0.11    0.00    0.72 ^ read_data1[3]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.06    0.15    0.45    1.17 v read_data1[3]$_SDFFCE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         net73 (net)
                  0.15    0.00    1.17 v output73/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.72    1.89 v output73/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         read_data1[3] (net)
                  0.15    0.00    1.89 v read_data1[3] (out)
                                  1.89   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                  7.91   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.807235836982727

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6454

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.3216267228126526

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.3450999855995178

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9320

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: registers[5][6]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[6]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.33    0.51 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.21    0.72 ^ clkbuf_leaf_36_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.72 ^ registers[5][6]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.41    1.12 v registers[5][6]$_SDFFCE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.22    1.34 v _5803_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.39    1.73 v _5805_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.26    1.99 ^ _5806_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.08    2.07 v _5808_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    2.07 v read_data1[6]$_SDFFCE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.07   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.33   10.50 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.20   10.71 ^ clkbuf_leaf_34_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.71 ^ read_data1[6]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.71   clock reconvergence pessimism
  -0.09   10.61   library setup time
          10.61   data required time
---------------------------------------------------------
          10.61   data required time
          -2.07   data arrival time
---------------------------------------------------------
           8.54   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: read_data1[28]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[28]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.33    0.51 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.20    0.71 ^ clkbuf_leaf_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.71 ^ read_data1[28]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.40    1.11 v read_data1[28]$_SDFFCE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.08    1.19 ^ _5611_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.06    1.25 v _5612_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    1.25 v read_data1[28]$_SDFFCE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.25   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.33    0.51 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.20    0.71 ^ clkbuf_leaf_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.71 ^ read_data1[28]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.71   clock reconvergence pessimism
   0.09    0.80   library hold time
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.25   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.7099

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.7171

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.8913

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.9087

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
418.162111

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.39e-02   8.14e-04   6.46e-07   9.47e-02  43.6%
Combinational          1.68e-02   1.64e-02   1.23e-06   3.31e-02  15.2%
Clock                  5.14e-02   3.81e-02   1.16e-07   8.95e-02  41.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.62e-01   5.53e-02   2.00e-06   2.17e-01 100.0%
                          74.6%      25.4%       0.0%
