#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Oct  6 13:45:52 2023
# Process ID: 27948
# Current directory: C:/Users/Miles/Desktop/Interface Technology Lab/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23988 C:\Users\Miles\Desktop\Interface Technology Lab\project_2\project_2.xpr
# Log file: C:/Users/Miles/Desktop/Interface Technology Lab/project_2/vivado.log
# Journal file: C:/Users/Miles/Desktop/Interface Technology Lab/project_2\vivado.jou
# Running On: Chenxuan-RazerBlade, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16540 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Miles/Desktop/Interface Technology Lab/project_2/project_2.xpr}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Miles/Desktop/Interface Technology Lab/project_2/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
connect_bd_net [get_bd_pins swerv_wrapper_verilog_0/clk] [get_bd_pins axi2wb_intcon_wrapper_0/clk_i_wrapper]
connect_bd_net [get_bd_pins swerv_wrapper_verilog_0/rst] [get_bd_pins axi2wb_intcon_wrapper_0/rst_ni_wrapper]
connect_bd_net [get_bd_pins wb_gpio_wrapper_0/wb_inta_o] [get_bd_pins syscon_wrapper_0/gpio_irq]
delete_bd_objs [get_bd_nets Net1]
undo
delete_bd_objs [get_bd_nets Net1]
delete_bd_objs [get_bd_nets Net]
startgroup
make_bd_pins_external  [get_bd_cells swerv_wrapper_verilog_0]
make_bd_intf_pins_external  [get_bd_cells swerv_wrapper_verilog_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi2wb_intcon_wrapper_0/o_ram_axi4]
endgroup
set_property location {-544 -340} [get_bd_ports clk_0]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins syscon_wrapper_0/i_clk]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins bootrom_wrapper_0/i_clk]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins wb_gpio_wrapper_0/wb_clk_i]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins syscon_wrapper_0/i_rst]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins bootrom_wrapper_0/i_rst]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins wb_gpio_wrapper_0/wb_rst_i]
delete_bd_objs [get_bd_nets rst_0_1]
undo
delete_bd_objs [get_bd_intf_nets axi2wb_intcon_wrapper_0_o_ram_axi4] [get_bd_intf_ports o_ram_axi4_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi2wb_intcon_wrapper_0/o_ram_axi4]
endgroup
set_property name ram [get_bd_intf_ports o_ram_axi4_0]
startgroup
make_bd_pins_external  [get_bd_pins syscon_wrapper_0/AN] [get_bd_pins syscon_wrapper_0/Digits_Bits]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wb_gpio_wrapper_0/bidir]
endgroup
set_property name bidir [get_bd_ports bidir_0]
save_bd_design
assign_bd_address -target_address_space /swerv_wrapper_verilog_0/sb_axi [get_bd_addr_segs axi2wb_intcon_wrapper_0/i_sb_axi4/reg0] -force
set_property range 128M [get_bd_addr_segs {swerv_wrapper_verilog_0/sb_axi/SEG_axi2wb_intcon_wrapper_0_reg0}]
assign_bd_address -target_address_space /swerv_wrapper_verilog_0/lsu_axi [get_bd_addr_segs axi2wb_intcon_wrapper_0/i_lsu_axi4/reg0] -force
assign_bd_address -target_address_space /swerv_wrapper_verilog_0/ifu_axi [get_bd_addr_segs axi2wb_intcon_wrapper_0/i_ifu_axi4/reg0] -force
assign_bd_address -target_address_space /axi2wb_intcon_wrapper_0/o_ram_axi4 [get_bd_addr_segs ram/Reg] -force
set_property range 4G [get_bd_addr_segs {swerv_wrapper_verilog_0/sb_axi/SEG_axi2wb_intcon_wrapper_0_reg0}]
set_property range 128K [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_ram_axi4/SEG_ram_Reg}]
delete_bd_objs [get_bd_addr_segs axi2wb_intcon_wrapper_0/o_ram_axi4/SEG_ram_Reg]
assign_bd_address -target_address_space /axi2wb_intcon_wrapper_0/o_ram_axi4 [get_bd_addr_segs ram/Reg] -force
set_property range 128K [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_ram_axi4/SEG_ram_Reg}]
set_property range 128M [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_ram_axi4/SEG_ram_Reg}]
set_property offset 0 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_ram_axi4/SEG_ram_Reg}]
save_bd_design
make_wrapper -files [get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/project_2/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}] -top
make_wrapper -files [get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/project_2/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}] -top
set_property location {-813 -346} [get_bd_ports clk_0]
undo
undo
delete_bd_objs [get_bd_ports clk_0]
undo
set_property location {-811 -341} [get_bd_ports clk_0]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi2wb_intcon_wrapper_0/clk_i_wrapper]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi2wb_intcon_wrapper_0/rst_ni_wrapper]
delete_bd_objs [get_bd_nets bootrom_wrapper_0_o_wb_rdt]
delete_bd_objs [get_bd_nets bootrom_wrapper_0_o_wb_ack]
startgroup
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i] [get_bd_pins bootrom_wrapper_0/o_wb_rdt]
endgroup
undo
delete_bd_objs [get_bd_nets syscon_wrapper_0_o_wb_rdt]
delete_bd_objs [get_bd_nets syscon_wrapper_0_o_wb_ack]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_sys_dat_i] [get_bd_pins bootrom_wrapper_0/o_wb_rdt]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_sys_ack_i] [get_bd_pins bootrom_wrapper_0/o_wb_ack]
undo
undo
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_rom_dat_i] [get_bd_pins bootrom_wrapper_0/o_wb_rdt]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_rom_ack_i] [get_bd_pins bootrom_wrapper_0/o_wb_ack]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_sys_dat_i] [get_bd_pins syscon_wrapper_0/o_wb_rdt]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_sys_ack_i] [get_bd_pins syscon_wrapper_0/o_wb_ack]
save_bd_design
make_wrapper -files [get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/project_2/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}] -top
add_files -norecurse {{c:/Users/Miles/Desktop/Interface Technology Lab/project_2/project_2.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v}}
update_compile_order -fileset sources_1
set_property offset 0 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_ram_axi4/SEG_ram_Reg}]
save_bd_design
open_bd_design {C:/Users/Miles/Desktop/Interface Technology Lab/project_2/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
make_wrapper -files [get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/project_2/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}] -top
add_files -fileset utils_1 -norecurse {{C:/Users/Miles/Desktop/Interface Technology Lab/lab_src/script.tcl}}
set_property STEPS.WRITE_BITSTREAM.TCL.PRE [ get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/lab_src/script.tcl}} -of [get_fileset utils_1] ] [get_runs impl_1]
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Users/Miles/Desktop/Interface Technology Lab/project_2/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
