/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_1z;
  reg [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[52] ? in_data[14] : in_data[18];
  assign celloutsig_1_3z = ~(celloutsig_1_1z[2] | celloutsig_1_0z);
  assign celloutsig_1_0z = in_data[108] ^ in_data[185];
  assign celloutsig_1_13z = in_data[161:159] & celloutsig_1_4z;
  assign celloutsig_0_6z = { in_data[83], celloutsig_0_2z, celloutsig_0_2z } === { celloutsig_0_1z[5:0], celloutsig_0_3z };
  assign celloutsig_0_3z = { in_data[91:87], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } >= in_data[52:29];
  assign celloutsig_1_11z = in_data[128:126] >= in_data[182:180];
  assign celloutsig_0_7z = { in_data[35:33], celloutsig_0_5z, celloutsig_0_3z } < { celloutsig_0_2z[0], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_17z = { celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_11z } * { celloutsig_1_1z[0], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_1_18z = celloutsig_1_2z ? { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_17z } : { celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_13z };
  assign celloutsig_1_19z = celloutsig_1_3z ? celloutsig_1_18z[9:0] : { celloutsig_1_4z[0], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_1z = ~ { in_data[54:49], celloutsig_0_0z };
  assign celloutsig_0_5z = & celloutsig_0_1z[5:0];
  assign celloutsig_0_8z = & in_data[20:9];
  assign celloutsig_1_8z = | { celloutsig_1_7z[7:0], celloutsig_1_4z };
  assign celloutsig_1_16z = ~^ { in_data[109:103], celloutsig_1_7z };
  assign celloutsig_1_2z = ^ in_data[140:134];
  assign celloutsig_1_7z = in_data[165:155] >> { in_data[181:179], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[106:104] >>> { in_data[157:156], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[108:107], celloutsig_1_3z } ~^ { in_data[190:189], celloutsig_1_2z };
  always_latch
    if (clkin_data[0]) celloutsig_0_2z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_2z = celloutsig_0_1z[2:0];
  assign { out_data[138:128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
