

================================================================
== Vitis HLS Report for 'fft_exec_Pipeline_All_Loop'
================================================================
* Date:           Fri Oct 21 23:28:46 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_restructured
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- All_Loop  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %Reversal_Loop.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [fft.cpp:93]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.88ns)   --->   "%icmp_ln90 = icmp_eq  i11 %i_1, i11 1024" [fft.cpp:90]   --->   Operation 10 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.63ns)   --->   "%i_2 = add i11 %i_1, i11 1" [fft.cpp:90]   --->   Operation 12 'add' 'i_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %Reversal_Loop.i.split, void %_Z11bit_reversePfS_S_S_.exit.exitStub" [fft.cpp:90]   --->   Operation 13 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i11 %i_1" [fft.cpp:93]   --->   Operation 14 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_1, i32 2, i32 9" [fft.cpp:93]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%or_ln93_8 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %i_1, i32 9, i32 0" [fft.cpp:93]   --->   Operation 16 'partselect' 'or_ln93_8' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i10 %or_ln93_8" [fft.cpp:95]   --->   Operation 17 'zext' 'zext_ln95' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln95" [fft.cpp:95]   --->   Operation 18 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft.cpp:95]   --->   Operation 19 'load' 'X_R_load' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln95" [fft.cpp:96]   --->   Operation 20 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft.cpp:96]   --->   Operation 21 'load' 'X_I_load' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 22 [1/1] (0.95ns)   --->   "%switch_ln95 = switch i2 %trunc_ln93, void %arrayidx15.i359.case.3, i2 0, void %arrayidx15.i359.case.0, i2 1, void %arrayidx15.i359.case.1, i2 2, void %arrayidx15.i359.case.2" [fft.cpp:95]   --->   Operation 22 'switch' 'switch_ln95' <Predicate = (!icmp_ln90)> <Delay = 0.95>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln90 = store i11 %i_2, i11 %i" [fft.cpp:90]   --->   Operation 23 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln90 = br void %Reversal_Loop.i" [fft.cpp:90]   --->   Operation 24 'br' 'br_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [fft.cpp:91]   --->   Operation 25 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft.cpp:95]   --->   Operation 26 'load' 'X_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i8 %lshr_ln" [fft.cpp:95]   --->   Operation 27 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%Stage0_R_addr = getelementptr i32 %Stage0_R, i64 0, i64 %zext_ln95_1" [fft.cpp:95]   --->   Operation 28 'getelementptr' 'Stage0_R_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%Stage0_R_1_addr = getelementptr i32 %Stage0_R_1, i64 0, i64 %zext_ln95_1" [fft.cpp:95]   --->   Operation 29 'getelementptr' 'Stage0_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%Stage0_R_2_addr = getelementptr i32 %Stage0_R_2, i64 0, i64 %zext_ln95_1" [fft.cpp:95]   --->   Operation 30 'getelementptr' 'Stage0_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%Stage0_R_3_addr = getelementptr i32 %Stage0_R_3, i64 0, i64 %zext_ln95_1" [fft.cpp:95]   --->   Operation 31 'getelementptr' 'Stage0_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft.cpp:96]   --->   Operation 32 'load' 'X_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 33 [1/1] (3.25ns)   --->   "%store_ln95 = store i32 %X_R_load, i8 %Stage0_R_2_addr" [fft.cpp:95]   --->   Operation 33 'store' 'store_ln95' <Predicate = (trunc_ln93 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%Stage0_I_2_addr = getelementptr i32 %Stage0_I_2, i64 0, i64 %zext_ln95_1" [fft.cpp:96]   --->   Operation 34 'getelementptr' 'Stage0_I_2_addr' <Predicate = (trunc_ln93 == 2)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (3.25ns)   --->   "%store_ln96 = store i32 %X_I_load, i8 %Stage0_I_2_addr" [fft.cpp:96]   --->   Operation 35 'store' 'store_ln96' <Predicate = (trunc_ln93 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln96 = br void %arrayidx15.i359.exit" [fft.cpp:96]   --->   Operation 36 'br' 'br_ln96' <Predicate = (trunc_ln93 == 2)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln95 = store i32 %X_R_load, i8 %Stage0_R_1_addr" [fft.cpp:95]   --->   Operation 37 'store' 'store_ln95' <Predicate = (trunc_ln93 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%Stage0_I_1_addr = getelementptr i32 %Stage0_I_1, i64 0, i64 %zext_ln95_1" [fft.cpp:96]   --->   Operation 38 'getelementptr' 'Stage0_I_1_addr' <Predicate = (trunc_ln93 == 1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln96 = store i32 %X_I_load, i8 %Stage0_I_1_addr" [fft.cpp:96]   --->   Operation 39 'store' 'store_ln96' <Predicate = (trunc_ln93 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln96 = br void %arrayidx15.i359.exit" [fft.cpp:96]   --->   Operation 40 'br' 'br_ln96' <Predicate = (trunc_ln93 == 1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln95 = store i32 %X_R_load, i8 %Stage0_R_addr" [fft.cpp:95]   --->   Operation 41 'store' 'store_ln95' <Predicate = (trunc_ln93 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%Stage0_I_addr = getelementptr i32 %Stage0_I, i64 0, i64 %zext_ln95_1" [fft.cpp:96]   --->   Operation 42 'getelementptr' 'Stage0_I_addr' <Predicate = (trunc_ln93 == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln96 = store i32 %X_I_load, i8 %Stage0_I_addr" [fft.cpp:96]   --->   Operation 43 'store' 'store_ln96' <Predicate = (trunc_ln93 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln96 = br void %arrayidx15.i359.exit" [fft.cpp:96]   --->   Operation 44 'br' 'br_ln96' <Predicate = (trunc_ln93 == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln95 = store i32 %X_R_load, i8 %Stage0_R_3_addr" [fft.cpp:95]   --->   Operation 45 'store' 'store_ln95' <Predicate = (trunc_ln93 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%Stage0_I_3_addr = getelementptr i32 %Stage0_I_3, i64 0, i64 %zext_ln95_1" [fft.cpp:96]   --->   Operation 46 'getelementptr' 'Stage0_I_3_addr' <Predicate = (trunc_ln93 == 3)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln96 = store i32 %X_I_load, i8 %Stage0_I_3_addr" [fft.cpp:96]   --->   Operation 47 'store' 'store_ln96' <Predicate = (trunc_ln93 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln96 = br void %arrayidx15.i359.exit" [fft.cpp:96]   --->   Operation 48 'br' 'br_ln96' <Predicate = (trunc_ln93 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'load' operation ('i', fft.cpp:93) on local variable 'i' [15]  (0 ns)
	'getelementptr' operation ('X_R_addr', fft.cpp:95) [27]  (0 ns)
	'load' operation ('X_R_load', fft.cpp:95) on array 'X_R' [28]  (3.25 ns)
	blocking operation 0.214 ns on control path)

 <State 2>: 6.51ns
The critical path consists of the following:
	'load' operation ('X_R_load', fft.cpp:95) on array 'X_R' [28]  (3.25 ns)
	'store' operation ('store_ln95', fft.cpp:95) of variable 'X_R_load', fft.cpp:95 on array 'Stage0_R' [48]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
