Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Aug 28 14:59:50 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/kernel_correlation_optimized_timing_synth.rpt
| Design       : kernel_correlation_optimized
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.335ns  (required time - arrival time)
  Source:                 grp_operator_double_mul6_fu_428/agg_result_V_i_i2_reg_1272_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_operator_double_mul6_fu_428/clz_V_reg_1284_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.752ns (19.712%)  route 3.063ns (80.288%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16844, unset)        0.672     0.672    grp_operator_double_mul6_fu_428/ap_clk
                         FDRE                                         r  grp_operator_double_mul6_fu_428/agg_result_V_i_i2_reg_1272_reg[43]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 f  grp_operator_double_mul6_fu_428/agg_result_V_i_i2_reg_1272_reg[43]/Q
                         net (fo=5, unplaced)         0.560     1.513    grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[44]
                         LUT4 (Prop_lut4_I1_O)        0.153     1.666 f  grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_5/O
                         net (fo=3, unplaced)         0.479     2.145    grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_5_n_8
                         LUT6 (Prop_lut6_I1_O)        0.053     2.198 f  grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_3/O
                         net (fo=9, unplaced)         0.381     2.579    grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_3_n_8
                         LUT6 (Prop_lut6_I4_O)        0.053     2.632 r  grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_18/O
                         net (fo=1, unplaced)         0.461     3.093    grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_18_n_8
                         LUT6 (Prop_lut6_I0_O)        0.053     3.146 f  grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_13/O
                         net (fo=2, unplaced)         0.351     3.497    grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_13_n_8
                         LUT6 (Prop_lut6_I3_O)        0.053     3.550 f  grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_7/O
                         net (fo=1, unplaced)         0.521     4.071    grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_7_n_8
                         LUT6 (Prop_lut6_I2_O)        0.053     4.124 r  grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_2/O
                         net (fo=1, unplaced)         0.310     4.434    grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_2_n_8
                         LUT6 (Prop_lut6_I3_O)        0.053     4.487 r  grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_1/O
                         net (fo=1, unplaced)         0.000     4.487    grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_1_n_8
                         FDRE                                         r  grp_operator_double_mul6_fu_428/clz_V_reg_1284_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=16844, unset)        0.638     3.138    grp_operator_double_mul6_fu_428/ap_clk
                         FDRE                                         r  grp_operator_double_mul6_fu_428/clz_V_reg_1284_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
                         FDRE (Setup_fdre_C_D)        0.049     3.152    grp_operator_double_mul6_fu_428/clz_V_reg_1284_reg[1]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 -1.335    




