<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="top_test_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="top_test" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="20,271.666 ns"></ZoomStartTime>
      <ZoomEndTime time="26,071.667 ns"></ZoomEndTime>
      <Cursor1Time time="25,105.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="304"></NameColumnWidth>
      <ValueColumnWidth column_width="305"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="39" />
   <wvobject fp_name="/top_test/SystemClock" type="logic">
      <obj_property name="ElementShortName">SystemClock</obj_property>
      <obj_property name="ObjectShortName">SystemClock</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/i_rst" type="logic">
      <obj_property name="ElementShortName">i_rst</obj_property>
      <obj_property name="ObjectShortName">i_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/test/stage_count" type="array">
      <obj_property name="ElementShortName">stage_count[31:0]</obj_property>
      <obj_property name="ObjectShortName">stage_count[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/o_ibus_adr" type="array">
      <obj_property name="ElementShortName">o_ibus_adr[31:0]</obj_property>
      <obj_property name="ObjectShortName">o_ibus_adr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/o_ibus_cyc" type="logic">
      <obj_property name="ElementShortName">o_ibus_cyc</obj_property>
      <obj_property name="ObjectShortName">o_ibus_cyc</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/i_ibus_ack" type="logic">
      <obj_property name="ElementShortName">i_ibus_ack</obj_property>
      <obj_property name="ObjectShortName">i_ibus_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/test/ibus_dat" type="array">
      <obj_property name="ElementShortName">ibus_dat[31:0]</obj_property>
      <obj_property name="ObjectShortName">ibus_dat[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/test/ibus_adr" type="array">
      <obj_property name="ElementShortName">ibus_adr[31:0]</obj_property>
      <obj_property name="ObjectShortName">ibus_adr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/o_dbus_we" type="logic">
      <obj_property name="ElementShortName">o_dbus_we</obj_property>
      <obj_property name="ObjectShortName">o_dbus_we</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/o_dbus_cyc" type="logic">
      <obj_property name="ElementShortName">o_dbus_cyc</obj_property>
      <obj_property name="ObjectShortName">o_dbus_cyc</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/i_dbus_rdt" type="array">
      <obj_property name="ElementShortName">i_dbus_rdt[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_dbus_rdt[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/i_dbus_ack" type="logic">
      <obj_property name="ElementShortName">i_dbus_ack</obj_property>
      <obj_property name="ObjectShortName">i_dbus_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/test/dbus_adr" type="array">
      <obj_property name="ElementShortName">dbus_adr[31:0]</obj_property>
      <obj_property name="ObjectShortName">dbus_adr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/test/dbus_dat" type="array">
      <obj_property name="ElementShortName">dbus_dat[31:0]</obj_property>
      <obj_property name="ObjectShortName">dbus_dat[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/test/dbus_sel" type="array">
      <obj_property name="ElementShortName">dbus_sel[3:0]</obj_property>
      <obj_property name="ObjectShortName">dbus_sel[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/test/dbus_we" type="logic">
      <obj_property name="ElementShortName">dbus_we</obj_property>
      <obj_property name="ObjectShortName">dbus_we</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/lsb" type="array">
      <obj_property name="ElementShortName">lsb[1:0]</obj_property>
      <obj_property name="ObjectShortName">lsb[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg/i_cnt0" type="logic">
      <obj_property name="ElementShortName">i_cnt0</obj_property>
      <obj_property name="ObjectShortName">i_cnt0</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg/i_clr_lsb" type="logic">
      <obj_property name="ElementShortName">i_clr_lsb</obj_property>
      <obj_property name="ObjectShortName">i_clr_lsb</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg/i_en" type="logic">
      <obj_property name="ElementShortName">i_en</obj_property>
      <obj_property name="ObjectShortName">i_en</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg/i_rs1_en" type="logic">
      <obj_property name="ElementShortName">i_rs1_en</obj_property>
      <obj_property name="ObjectShortName">i_rs1_en</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg/i_imm_en" type="logic">
      <obj_property name="ElementShortName">i_imm_en</obj_property>
      <obj_property name="ObjectShortName">i_imm_en</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg/i_clr_lsb" type="logic">
      <obj_property name="ElementShortName">i_clr_lsb</obj_property>
      <obj_property name="ObjectShortName">i_clr_lsb</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg/i_sh_signed" type="logic">
      <obj_property name="ElementShortName">i_sh_signed</obj_property>
      <obj_property name="ObjectShortName">i_sh_signed</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg/i_rs1" type="array">
      <obj_property name="ElementShortName">i_rs1[0:0]</obj_property>
      <obj_property name="ObjectShortName">i_rs1[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg/i_imm" type="array">
      <obj_property name="ElementShortName">i_imm[0:0]</obj_property>
      <obj_property name="ObjectShortName">i_imm[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg/o_q" type="array">
      <obj_property name="ElementShortName">o_q[0:0]</obj_property>
      <obj_property name="ObjectShortName">o_q[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg/o_dbus_adr" type="array">
      <obj_property name="ElementShortName">o_dbus_adr[31:0]</obj_property>
      <obj_property name="ObjectShortName">o_dbus_adr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg/o_ext_rs1" type="array">
      <obj_property name="ElementShortName">o_ext_rs1[31:0]</obj_property>
      <obj_property name="ObjectShortName">o_ext_rs1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg2/i_en" type="logic">
      <obj_property name="ElementShortName">i_en</obj_property>
      <obj_property name="ObjectShortName">i_en</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg2/i_op_b_sel" type="logic">
      <obj_property name="ElementShortName">i_op_b_sel</obj_property>
      <obj_property name="ObjectShortName">i_op_b_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg2/i_shift_op" type="logic">
      <obj_property name="ElementShortName">i_shift_op</obj_property>
      <obj_property name="ObjectShortName">i_shift_op</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg2/i_rs2" type="logic">
      <obj_property name="ElementShortName">i_rs2</obj_property>
      <obj_property name="ObjectShortName">i_rs2</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg2/i_imm" type="logic">
      <obj_property name="ElementShortName">i_imm</obj_property>
      <obj_property name="ObjectShortName">i_imm</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg2/o_op_b" type="logic">
      <obj_property name="ElementShortName">o_op_b</obj_property>
      <obj_property name="ObjectShortName">o_op_b</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg2/o_q" type="logic">
      <obj_property name="ElementShortName">o_q</obj_property>
      <obj_property name="ObjectShortName">o_q</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg2/o_dat" type="array">
      <obj_property name="ElementShortName">o_dat[31:0]</obj_property>
      <obj_property name="ObjectShortName">o_dat[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg2/i_load" type="logic">
      <obj_property name="ElementShortName">i_load</obj_property>
      <obj_property name="ObjectShortName">i_load</obj_property>
   </wvobject>
   <wvobject fp_name="/top_test/dut/cpu/bufreg2/i_dat" type="array">
      <obj_property name="ElementShortName">i_dat[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_dat[31:0]</obj_property>
   </wvobject>
</wave_config>
