;redcode
;assert 1
	SPL 0, <708
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB -207, <-120
	CMP 1, <-1
	JMN <-127, 700
	JMN <-127, 700
	JMN <-127, 700
	SUB 1, <-1
	SPL -100, <-600
	ADD -1, <-20
	CMP -207, <-120
	SUB 12, @60
	SUB 130, -100
	SPL -7, @-128
	SUB -7, <-128
	SUB -7, <-128
	SUB <300, 90
	SUB @-127, 100
	SUB 12, @10
	SUB 321, 0
	SPL -7, @-128
	JMN 0, <708
	JMP 121, 8
	SUB @124, 106
	SLT 100, @0
	SLT 100, @0
	JMZ -125, -0
	SUB @121, 106
	SUB @121, 106
	SUB 12, @70
	SLT 121, 0
	SUB #0, -70
	SUB @121, 106
	CMP <300, 90
	SLT 321, 0
	CMP @-127, 100
	SUB 905, <-304
	MOV -1, <-20
	MOV -4, <-20
	SUB 905, <-304
	MOV -1, <-20
	SUB 905, <-304
	MOV -1, <-20
	SUB @124, 106
	MOV -1, <-20
	MOV -1, <-20
	CMP 130, -100
	CMP -207, <-120
	SUB #72, @200
	JMP @12, #200
