
	MOV	r0, #&11	;ROM access 187ns
	LDR	r1, =romcr0	;and 93ns bursts
	STR	r0, [r1]	;set ROM access speed

a4c	CP	15
cdummy	CN	0
control	CN	1

;	MOV	r0, #&1000	;switch on cache
;	MCR	a4c, 0, r0, control, cdummy
;
	LDR	r1, =prechg
	LDR	r0, [r1]	;trigger SDRAM precharge
;
	LDR	r1, =sdmode	;set SDRAM mode
	MOV	r0, #&20	;burst=1,sequential,taa=2
	STR	r0, [r1]
;

 [ vram_init :LAND: sdram_init
	MOV	r0, #&3C	;and set to 16us
 |
   [ vram_init
	MOV	r0, #&34
   |
     [ sdram_init
     	MOV	r0, #&2c
     |
   	MOV	r0, #&24
     ]
   ]
 ]
	LDR	r1, =vrefcr	;switch on refresh
	STR	r0, [r1]

	LDR	r1, =sdtmg	;SDRAM timings
	MOV	r0, #&0b
	STR	r0, [r1]

	LDR	r1, =vramtmg	;VRAM timings
	MOV	r0, #&3f
	STR	r0, [r1]

	LDR	r1, =sdramcr	;sdramcr
	MOV	r0, #&0
	STR	r0, [r1]


;SDRAM refresh off		&34
;VRAM refresh off		&2C
;All refresh off		&24


 [ sdram_init
 	LDR	r5,=66	; wait 33us

	LDR	r1, =t0low
	LDR	r2, =t0high
	LDR	r3, =t0go
	MOV	r6, #0
	STRB	r5,[r1]
	STRB	r6,[r2]
	STRB	r6,[r3]

	LDR	r4, =irqsta

init_start_loop
	LDRB	r7,[r4]
	TSTS	r7, #1<<5
	BEQ	init_start_loop
 ]
 
	END
