// Seed: 2786403839
module module_0 (
    input  tri1 id_0,
    input  tri  id_1,
    output tri  id_2,
    output wor  id_3,
    output wor  id_4
    , id_6
);
  wire id_7;
  bit  id_8;
  ;
  always @(posedge -1 - -1) id_8 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd28
) (
    input wand id_0,
    output wor id_1,
    input uwire id_2,
    input tri0 _id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri id_6,
    output tri1 id_7,
    output logic id_8,
    input uwire id_9,
    input wor id_10,
    input supply0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    input wand id_14
);
  always @(id_12) id_8 = 1 < id_0;
  wire [id_3 : 1] id_16;
  assign id_8 = -1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_7,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
