--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/g/r/grosas/6.111/Final_Project/bodydrums/meshed_fp/meshed_fp.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -4.525(F)|    4.797(F)|ac97_bit_clock_BUFGP|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button_down |    2.106(R)|    0.789(R)|clock_65mhz       |   0.000|
button_enter|    1.087(R)|    1.854(R)|clock_65mhz       |   0.000|
button_up   |    2.625(R)|    1.204(R)|clock_65mhz       |   0.000|
switch<0>   |   10.976(R)|   -1.936(R)|clock_65mhz       |   0.000|
switch<1>   |   11.128(R)|   -1.456(R)|clock_65mhz       |   0.000|
switch<4>   |    8.845(R)|   -1.561(R)|clock_27mhz_IBUFG |   0.000|
switch<5>   |   10.129(R)|   -1.951(R)|clock_27mhz_IBUFG |   0.000|
switch<6>   |    7.081(R)|   -1.353(R)|clock_27mhz_IBUFG |   0.000|
switch<7>   |    8.244(R)|   -1.003(R)|clock_27mhz_IBUFG |   0.000|
------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
--------------+------------+--------------------+--------+
              | clk (edge) |                    | Clock  |
Destination   |   to PAD   |Internal Clock(s)   | Phase  |
--------------+------------+--------------------+--------+
ac97_sdata_out|   12.818(R)|ac97_bit_clock_BUFGP|   0.000|
ac97_synch    |   12.354(R)|ac97_bit_clock_BUFGP|   0.000|
--------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
audio_reset_b   |   10.106(R)|clock_27mhz_IBUFG |   0.000|
disp_clock      |    9.801(R)|clock_27mhz_IBUFG |   0.000|
led<0>          |   12.902(R)|clock_27mhz_IBUFG |   0.000|
led<1>          |   12.131(R)|clock_27mhz_IBUFG |   0.000|
led<2>          |   11.756(R)|clock_27mhz_IBUFG |   0.000|
led<3>          |   12.224(R)|clock_27mhz_IBUFG |   0.000|
led<4>          |   11.477(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b |   14.503(R)|clock_65mhz       |   0.000|
vga_out_blue<0> |   14.440(R)|clock_65mhz       |   0.000|
vga_out_blue<1> |   14.139(R)|clock_65mhz       |   0.000|
vga_out_blue<2> |   13.717(R)|clock_65mhz       |   0.000|
vga_out_blue<3> |   13.083(R)|clock_65mhz       |   0.000|
vga_out_blue<4> |   13.225(R)|clock_65mhz       |   0.000|
vga_out_blue<5> |   13.209(R)|clock_65mhz       |   0.000|
vga_out_blue<6> |   11.731(R)|clock_65mhz       |   0.000|
vga_out_blue<7> |   13.344(R)|clock_65mhz       |   0.000|
vga_out_green<0>|   14.212(R)|clock_65mhz       |   0.000|
vga_out_green<1>|   14.843(R)|clock_65mhz       |   0.000|
vga_out_green<2>|   13.553(R)|clock_65mhz       |   0.000|
vga_out_green<3>|   13.907(R)|clock_65mhz       |   0.000|
vga_out_green<4>|   15.523(R)|clock_65mhz       |   0.000|
vga_out_green<5>|   15.434(R)|clock_65mhz       |   0.000|
vga_out_green<6>|   15.624(R)|clock_65mhz       |   0.000|
vga_out_green<7>|   13.401(R)|clock_65mhz       |   0.000|
vga_out_hsync   |   13.209(R)|clock_65mhz       |   0.000|
vga_out_red<0>  |   15.579(R)|clock_65mhz       |   0.000|
vga_out_red<1>  |   14.906(R)|clock_65mhz       |   0.000|
vga_out_red<2>  |   15.853(R)|clock_65mhz       |   0.000|
vga_out_red<3>  |   15.637(R)|clock_65mhz       |   0.000|
vga_out_red<4>  |   16.058(R)|clock_65mhz       |   0.000|
vga_out_red<5>  |   15.257(R)|clock_65mhz       |   0.000|
vga_out_red<6>  |   15.295(R)|clock_65mhz       |   0.000|
vga_out_red<7>  |   13.871(R)|clock_65mhz       |   0.000|
vga_out_vsync   |   13.368(R)|clock_65mhz       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.297|         |    6.818|    3.283|
clock_27mhz    |    3.571|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    4.601|    5.003|         |         |
clock_27mhz    |   18.599|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.447|
---------------+-------------------+---------+


Analysis completed Sat Dec  5 17:10:55 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 689 MB



