// Seed: 1964987396
module module_0 (
    input  tri1  id_0,
    input  uwire id_1,
    output wand  id_2,
    output wire  id_3,
    input  tri0  id_4,
    input  uwire id_5
);
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    output tri id_4,
    input supply1 id_5,
    output tri id_6,
    input uwire id_7,
    input uwire id_8,
    output tri0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    input tri0 id_12,
    output supply1 id_13
);
  assign id_4 = id_8;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_5,
      id_8
  );
  assign id_13 = 1'b0;
endmodule
