Synthesizing design: address_calc.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg50/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { address_calc.sv}
Running PRESTO HDLC
Compiling source file ./source/address_calc.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate address_calc -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'address_calc'.
Information: Building the design 'sdram_address_calc'. (HDL-193)

Inferred memory devices in process
	in routine sdram_address_calc line 29 in file
		'./source/sdram_address_calc.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| finish_address_reg_reg | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
| start_address_reg_reg  | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully.
Information: Building the design 'sram_address_calc'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'sram_address_calc' with
	the parameters "NUM_CNT_BITS=13". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS13 line 26 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
uniquify
Information: Uniquified 2 instances of design 'flex_counter_NUM_CNT_BITS13'. (OPT-1056)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'flex_counter_NUM_CNT_BITS13_0'
  Processing 'sram_address_calc'
  Processing 'sdram_address_calc'
  Processing 'address_calc'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'address_calc' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'sram_address_calc_DW01_add_0'
  Processing 'sram_address_calc_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS13_0_DW01_cmp6_0'
  Processing 'flex_counter_NUM_CNT_BITS13_0_DW01_inc_0'
  Processing 'flex_counter_NUM_CNT_BITS13_1_DW01_cmp6_0'
  Processing 'flex_counter_NUM_CNT_BITS13_1_DW01_inc_0'
  Processing 'sdram_address_calc_DW01_inc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'flex_counter_NUM_CNT_BITS13_0'
  Mapping 'flex_counter_NUM_CNT_BITS13_0'
  Structuring 'flex_counter_NUM_CNT_BITS13_1'
  Mapping 'flex_counter_NUM_CNT_BITS13_1'
  Structuring 'sram_address_calc'
  Mapping 'sram_address_calc'
  Structuring 'sdram_address_calc'
  Mapping 'sdram_address_calc'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  328419.0      0.00       0.0       5.1                          
    0:00:02  328419.0      0.00       0.0       5.1                          
    0:00:02  328419.0      0.00       0.0       5.1                          
    0:00:02  328419.0      0.00       0.0       5.1                          
    0:00:02  328419.0      0.00       0.0       5.1                          
    0:00:02  328419.0      0.00       0.0       5.1                          
    0:00:02  328419.0      0.00       0.0       5.1                          
    0:00:02  328419.0      0.00       0.0       5.1                          
    0:00:02  328419.0      0.00       0.0       5.1                          
    0:00:02  329283.0      0.00       0.0       4.0                          
    0:00:02  329715.0      0.00       0.0       3.1                          
    0:00:02  329715.0      0.00       0.0       3.1                          
    0:00:02  329715.0      0.00       0.0       3.1                          
    0:00:02  329715.0      0.00       0.0       3.1                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  329715.0      0.00       0.0       3.1                          
    0:00:02  329715.0      0.00       0.0       3.1                          
    0:00:02  329715.0      0.00       0.0       3.1                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  329715.0      0.00       0.0       3.1                          
    0:00:02  330003.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  330003.0      0.00       0.0       0.0                          
    0:00:02  330003.0      0.00       0.0       0.0                          
    0:00:02  329427.0      0.00       0.0       0.0                          
    0:00:02  329067.0      0.00       0.0       0.0                          
    0:00:02  329067.0      0.00       0.0       0.0                          
    0:00:02  329067.0      0.00       0.0       0.0                          
    0:00:02  329067.0      0.00       0.0       0.0                          
    0:00:02  329067.0      0.00       0.0       0.0                          
    0:00:02  329067.0      0.00       0.0       0.0                          
    0:00:02  329067.0      0.00       0.0       0.0                          
    0:00:02  329067.0      0.00       0.0       0.0                          
    0:00:02  329067.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/address_calc.rep
report_area >> reports/address_calc.rep
report_power -hier >> reports/address_calc.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/address_calc.v"
Writing verilog file '/home/ecegrid/a/mg50/Documents/ece_337_project/mapped/address_calc.v'.
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Wed Dec 16 19:09:48 2015
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              15
    Connected to power or ground (LINT-32)                         14
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'sram_address_calc_DW01_add_0', port 'A[25]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[24]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[22]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[21]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[20]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[19]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[18]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[17]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[16]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[14]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[25]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[24]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[23]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[22]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[21]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[20]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[19]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[18]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[17]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[16]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[15]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[14]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'sram_address_calc', the same net is connected to more than one pin on submodule 'r307'. (LINT-33)
   Net 'n44' is connected to pins 'A[25]', 'A[24]'', 'A[23]', 'A[22]', 'A[21]', 'A[20]', 'A[19]', 'A[18]', 'A[17]', 'A[16]', 'A[15]', 'A[14]', 'A[13]', 'CI'.
quit

Thank you...
Done


