###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Aug 28 22:48:18 2024
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin rx_div/\counter_reg[0] /CK 
Endpoint:   rx_div/\counter_reg[0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: rx_div/clk_reg_reg/Q       (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.640
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  0.711
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.036 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.024 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |   -0.004 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.167 |   0.199 |    0.163 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A ^ -> Y v  | CLKINVX32M | 0.045 | 0.032 |   0.230 |    0.195 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVX4M     | 0.028 | 0.029 |   0.259 |    0.223 | 
     | rx_div/clk_reg_reg               | CK ^ -> Q ^ | SDFFRX1M   | 0.116 | 0.212 |   0.471 |    0.435 | 
     | rx_div/FE_PHC7_n75               | A ^ -> Y ^  | DLY2X1M    | 0.148 | 0.238 |   0.709 |    0.673 | 
     | rx_div/\counter_reg[0]           | SI ^        | SDFFRQX2M  | 0.148 | 0.002 |   0.711 |    0.675 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.036 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.048 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.067 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.235 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.308 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.360 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.527 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.607 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.627 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.070 | 0.048 |   0.639 |    0.675 | 
     | rx_div/\counter_reg[0]           | CK ^        | SDFFRQX2M  | 0.070 | 0.001 |   0.640 |    0.676 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin data_sync/dut1/\enable_sync_reg_reg[0] /CK 
Endpoint:   data_sync/dut1/\enable_sync_reg_reg[0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: async_fifo/dut5/\q2_reg[4] /Q              (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.667
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.706
  Arrival Time                  0.747
  Slack Time                    0.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.041 | 
     | SCAN_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.029 | 
     | SCAN_CLK__L2_I1                        | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.039 | 
     | SCAN_CLK__L3_I0                        | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.124 | 
     | SCAN_CLK__L4_I0                        | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.192 | 
     | SCAN_CLK__L5_I1                        | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.257 | 
     | SCAN_CLK__L6_I0                        | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.313 | 
     | SCAN_CLK__L7_I0                        | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.354 | 
     | scan_clk_uart_tx_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X2M   | 0.089 | 0.102 |   0.497 |    0.456 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0    | A ^ -> Y ^  | BUFX16M    | 0.087 | 0.079 |   0.575 |    0.534 | 
     | async_fifo/dut5/\q2_reg[4]             | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.172 |   0.747 |    0.706 | 
     | data_sync/dut1/\enable_sync_reg_reg[0] | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.747 |    0.706 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.041 | 
     | SCAN_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.053 | 
     | SCAN_CLK__L2_I1                        | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.122 | 
     | SCAN_CLK__L3_I0                        | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.206 | 
     | SCAN_CLK__L4_I0                        | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.274 | 
     | SCAN_CLK__L5_I0                        | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.323 | 
     | scan_clk_ref_clk_mux/U1                | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.381 |    0.423 | 
     | scan_clk_ref_clk_mux_out__L1_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.483 | 
     | scan_clk_ref_clk_mux_out__L2_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.537 | 
     | scan_clk_ref_clk_mux_out__L3_I0        | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.567 | 
     | scan_clk_ref_clk_mux_out__L4_I0        | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.616 | 
     | data_sync/dut1/\enable_sync_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.198 | 0.093 |   0.667 |    0.709 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[0] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[0] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: q2_reg/Q                                 (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.664
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.703
  Arrival Time                  0.749
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.046 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.034 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.035 | 
     | SCAN_CLK__L3_I0                      | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.119 | 
     | SCAN_CLK__L4_I0                      | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.188 | 
     | SCAN_CLK__L5_I1                      | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.252 | 
     | SCAN_CLK__L6_I0                      | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.309 | 
     | SCAN_CLK__L7_I0                      | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.350 | 
     | scan_clk_uart_tx_clk_mux/U1          | B1 ^ -> Y ^ | AO2B2X2M   | 0.089 | 0.102 |   0.497 |    0.451 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.087 | 0.079 |   0.575 |    0.530 | 
     | q2_reg                               | CK ^ -> Q ^ | SDFFRX1M   | 0.037 | 0.174 |   0.749 |    0.703 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.749 |    0.703 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.046 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.058 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.126 | 
     | SCAN_CLK__L3_I0                      | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.210 | 
     | SCAN_CLK__L4_I0                      | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.279 | 
     | SCAN_CLK__L5_I0                      | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.327 | 
     | scan_clk_ref_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.381 |    0.427 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.487 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.541 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.571 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.620 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.198 | 0.089 |   0.664 |    0.710 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin async_fifo/dut4/\q1_reg[0] /CK 
Endpoint:   async_fifo/dut4/\q1_reg[0] /SI    (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: async_fifo/dut3/\rd_ptr_reg[4] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.668
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.704
  Arrival Time                  0.766
  Slack Time                    0.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.061 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.049 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.019 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.104 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.172 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.237 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.293 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.334 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.089 | 0.102 |   0.497 |    0.436 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.087 | 0.079 |   0.575 |    0.514 | 
     | async_fifo/dut3/\rd_ptr_reg[4]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.089 | 0.190 |   0.765 |    0.704 | 
     | async_fifo/dut4/\q1_reg[0]          | SI ^        | SDFFRQX2M  | 0.089 | 0.000 |   0.766 |    0.704 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.061 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.073 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.142 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.226 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.294 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.343 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.443 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.503 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.557 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.587 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.636 | 
     | async_fifo/dut4/\q1_reg[0]      | CK ^        | SDFFRQX2M  | 0.197 | 0.093 |   0.668 |    0.729 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin tx_div/\counter_reg[0] /CK 
Endpoint:   tx_div/\counter_reg[0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: tx_div/clk_reg_reg/Q       (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.689
  Arrival Time                  0.771
  Slack Time                    0.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.081 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.069 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |   -0.050 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.167 |   0.199 |    0.117 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A ^ -> Y v  | CLKINVX32M | 0.045 | 0.032 |   0.230 |    0.149 | 
     | scan_clk_uart_clk_mux_out__L2_I0 | A v -> Y ^  | CLKINVX4M  | 0.022 | 0.023 |   0.253 |    0.172 | 
     | tx_div/clk_reg_reg               | CK ^ -> Q ^ | SDFFRX1M   | 0.110 | 0.207 |   0.461 |    0.379 | 
     | tx_div/FE_PHC8_n55               | A ^ -> Y ^  | DLY3X1M    | 0.129 | 0.309 |   0.769 |    0.688 | 
     | tx_div/\counter_reg[0]           | SI ^        | SDFFRQX2M  | 0.129 | 0.001 |   0.771 |    0.689 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.081 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.093 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.113 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.281 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.354 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.405 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.573 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.653 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.673 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.095 | 0.061 |   0.653 |    0.734 | 
     | tx_div/\counter_reg[0]           | CK ^        | SDFFRQX2M  | 0.095 | 0.001 |   0.653 |    0.735 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin async_fifo/dut5/\q2_reg[3] /CK 
Endpoint:   async_fifo/dut5/\q2_reg[3] /D (^) checked with  leading edge of 
'UART_TX_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[3] /Q (^) triggered by  leading edge of 
'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.685
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.733
  Arrival Time                  0.818
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.086 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |   -0.064 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |   -0.046 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.107 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.139 | 
     | scan_clk_uart_clk_mux_out__L2_I2    | A v -> Y v   | CLKBUFX40M     | 0.021 | 0.054 |   0.279 |    0.193 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A v -> Y v   | CLKBUFX40M     | 0.028 | 0.054 |   0.333 |    0.247 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX40M     | 0.020 | 0.027 |   0.360 |    0.274 | 
     | scan_clk_uart_clk_mux_out__L5_I0    | A ^ -> Y v   | CLKINVX32M     | 0.012 | 0.017 |   0.377 |    0.291 | 
     | scan_clk_uart_clk_mux_out__L6_I0    | A v -> Y ^   | INVX4M         | 0.018 | 0.016 |   0.393 |    0.307 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.090 | 0.090 |   0.482 |    0.396 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.482 |    0.396 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.089 | 0.097 |   0.579 |    0.493 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.087 | 0.079 |   0.657 |    0.572 | 
     | async_fifo/dut5/\q1_reg[3]          | CK ^ -> Q ^  | SDFFRQX2M      | 0.037 | 0.161 |   0.818 |    0.733 | 
     | async_fifo/dut5/\q2_reg[3]          | D ^          | SDFFRQX2M      | 0.037 | 0.000 |   0.818 |    0.733 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.086 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |    0.108 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |    0.126 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.279 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.311 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A v -> Y ^   | CLKINVX4M      | 0.022 | 0.023 |   0.248 |    0.333 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.120 |   0.367 |    0.453 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.090 | 0.135 |   0.502 |    0.588 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.502 |    0.588 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.089 | 0.097 |   0.599 |    0.685 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.087 | 0.079 |   0.678 |    0.763 | 
     | async_fifo/dut5/\q2_reg[3]          | CK ^         | SDFFRQX2M      | 0.087 | 0.007 |   0.685 |    0.771 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin async_fifo/dut5/\q2_reg[1] /CK 
Endpoint:   async_fifo/dut5/\q2_reg[1] /D (^) checked with  leading edge of 
'UART_TX_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[1] /Q (^) triggered by  leading edge of 
'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.686
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.733
  Arrival Time                  0.821
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.088 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |   -0.066 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |   -0.048 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.105 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.137 | 
     | scan_clk_uart_clk_mux_out__L2_I2    | A v -> Y v   | CLKBUFX40M     | 0.021 | 0.054 |   0.279 |    0.191 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A v -> Y v   | CLKBUFX40M     | 0.028 | 0.054 |   0.333 |    0.245 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX40M     | 0.020 | 0.027 |   0.360 |    0.272 | 
     | scan_clk_uart_clk_mux_out__L5_I0    | A ^ -> Y v   | CLKINVX32M     | 0.012 | 0.017 |   0.377 |    0.289 | 
     | scan_clk_uart_clk_mux_out__L6_I0    | A v -> Y ^   | INVX4M         | 0.018 | 0.016 |   0.393 |    0.305 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.090 | 0.090 |   0.482 |    0.394 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.482 |    0.394 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.089 | 0.097 |   0.579 |    0.491 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.087 | 0.079 |   0.657 |    0.570 | 
     | async_fifo/dut5/\q1_reg[1]          | CK ^ -> Q ^  | SDFFRQX2M      | 0.039 | 0.164 |   0.821 |    0.733 | 
     | async_fifo/dut5/\q2_reg[1]          | D ^          | SDFFRQX2M      | 0.039 | 0.000 |   0.821 |    0.733 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.088 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |    0.110 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |    0.128 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.281 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.313 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A v -> Y ^   | CLKINVX4M      | 0.022 | 0.023 |   0.248 |    0.335 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.120 |   0.367 |    0.455 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.090 | 0.135 |   0.502 |    0.590 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.502 |    0.590 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.089 | 0.097 |   0.599 |    0.687 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.087 | 0.079 |   0.678 |    0.766 | 
     | async_fifo/dut5/\q2_reg[1]          | CK ^         | SDFFRQX2M      | 0.087 | 0.008 |   0.686 |    0.774 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin async_fifo/dut5/\q2_reg[4] /CK 
Endpoint:   async_fifo/dut5/\q2_reg[4] /D (^) checked with  leading edge of 
'UART_TX_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[4] /Q (^) triggered by  leading edge of 
'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.685
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.732
  Arrival Time                  0.821
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.088 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |   -0.067 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |   -0.049 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.104 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.136 | 
     | scan_clk_uart_clk_mux_out__L2_I2    | A v -> Y v   | CLKBUFX40M     | 0.021 | 0.054 |   0.279 |    0.190 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A v -> Y v   | CLKBUFX40M     | 0.028 | 0.054 |   0.333 |    0.244 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX40M     | 0.020 | 0.027 |   0.360 |    0.271 | 
     | scan_clk_uart_clk_mux_out__L5_I0    | A ^ -> Y v   | CLKINVX32M     | 0.012 | 0.017 |   0.377 |    0.288 | 
     | scan_clk_uart_clk_mux_out__L6_I0    | A v -> Y ^   | INVX4M         | 0.018 | 0.016 |   0.393 |    0.304 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.090 | 0.090 |   0.482 |    0.394 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.482 |    0.394 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.089 | 0.097 |   0.579 |    0.491 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.087 | 0.079 |   0.657 |    0.569 | 
     | async_fifo/dut5/\q1_reg[4]          | CK ^ -> Q ^  | SDFFRQX2M      | 0.040 | 0.163 |   0.821 |    0.732 | 
     | async_fifo/dut5/\q2_reg[4]          | D ^          | SDFFRQX2M      | 0.040 | 0.000 |   0.821 |    0.732 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.088 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |    0.110 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |    0.128 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.281 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.313 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A v -> Y ^   | CLKINVX4M      | 0.022 | 0.023 |   0.248 |    0.336 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.120 |   0.367 |    0.456 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.090 | 0.135 |   0.502 |    0.591 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.502 |    0.591 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.089 | 0.097 |   0.599 |    0.688 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.087 | 0.079 |   0.678 |    0.766 | 
     | async_fifo/dut5/\q2_reg[4]          | CK ^         | SDFFRQX2M      | 0.087 | 0.007 |   0.685 |    0.773 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin register_file/\reg_file_reg[10][7] /CK 
Endpoint:   register_file/\reg_file_reg[10][7] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[10][6] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.671
  Arrival Time                  0.759
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.089 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.077 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.008 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.076 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.144 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.193 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.292 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.352 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.406 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.436 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.574 |    0.485 | 
     | register_file/\reg_file_reg[10][6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.069 | 0.185 |   0.759 |    0.670 | 
     | register_file/\reg_file_reg[10][7] | SI ^        | SDFFRQX2M  | 0.069 | 0.000 |   0.759 |    0.671 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.089 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.101 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.169 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.254 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.322 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.371 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.470 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.530 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.585 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.615 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.664 | 
     | register_file/\reg_file_reg[10][7] | CK ^        | SDFFRQX2M  | 0.187 | 0.058 |   0.632 |    0.721 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin async_fifo/dut5/\q2_reg[2] /CK 
Endpoint:   async_fifo/dut5/\q2_reg[2] /D (^) checked with  leading edge of 
'UART_TX_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[2] /Q (^) triggered by  leading edge of 
'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.685
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.732
  Arrival Time                  0.822
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.089 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |   -0.068 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |   -0.050 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.103 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.135 | 
     | scan_clk_uart_clk_mux_out__L2_I2    | A v -> Y v   | CLKBUFX40M     | 0.021 | 0.054 |   0.279 |    0.189 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A v -> Y v   | CLKBUFX40M     | 0.028 | 0.054 |   0.333 |    0.243 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX40M     | 0.020 | 0.027 |   0.360 |    0.270 | 
     | scan_clk_uart_clk_mux_out__L5_I0    | A ^ -> Y v   | CLKINVX32M     | 0.012 | 0.017 |   0.377 |    0.287 | 
     | scan_clk_uart_clk_mux_out__L6_I0    | A v -> Y ^   | INVX4M         | 0.018 | 0.016 |   0.393 |    0.303 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.090 | 0.090 |   0.482 |    0.393 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.482 |    0.393 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.089 | 0.097 |   0.579 |    0.490 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.087 | 0.079 |   0.657 |    0.568 | 
     | async_fifo/dut5/\q1_reg[2]          | CK ^ -> Q ^  | SDFFRQX2M      | 0.039 | 0.164 |   0.822 |    0.732 | 
     | async_fifo/dut5/\q2_reg[2]          | D ^          | SDFFRQX2M      | 0.039 | 0.000 |   0.822 |    0.732 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.089 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |    0.111 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |    0.129 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.282 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.314 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A v -> Y ^   | CLKINVX4M      | 0.022 | 0.023 |   0.248 |    0.337 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.120 |   0.367 |    0.457 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.090 | 0.135 |   0.502 |    0.592 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.502 |    0.592 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.089 | 0.097 |   0.599 |    0.689 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.087 | 0.079 |   0.678 |    0.767 | 
     | async_fifo/dut5/\q2_reg[2]          | CK ^         | SDFFRQX2M      | 0.087 | 0.007 |   0.685 |    0.774 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin async_fifo/dut5/\q2_reg[0] /CK 
Endpoint:   async_fifo/dut5/\q2_reg[0] /D (^) checked with  leading edge of 
'UART_TX_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[0] /Q (^) triggered by  leading edge of 
'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.685
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.732
  Arrival Time                  0.824
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.092 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |   -0.070 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |   -0.052 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.101 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.133 | 
     | scan_clk_uart_clk_mux_out__L2_I2    | A v -> Y v   | CLKBUFX40M     | 0.021 | 0.054 |   0.279 |    0.187 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A v -> Y v   | CLKBUFX40M     | 0.028 | 0.054 |   0.333 |    0.241 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX40M     | 0.020 | 0.027 |   0.360 |    0.268 | 
     | scan_clk_uart_clk_mux_out__L5_I0    | A ^ -> Y v   | CLKINVX32M     | 0.012 | 0.017 |   0.377 |    0.285 | 
     | scan_clk_uart_clk_mux_out__L6_I0    | A v -> Y ^   | INVX4M         | 0.018 | 0.016 |   0.393 |    0.301 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.090 | 0.090 |   0.482 |    0.390 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.482 |    0.390 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.089 | 0.097 |   0.579 |    0.487 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.087 | 0.079 |   0.657 |    0.566 | 
     | async_fifo/dut5/\q1_reg[0]          | CK ^ -> Q ^  | SDFFRQX2M      | 0.043 | 0.167 |   0.824 |    0.732 | 
     | async_fifo/dut5/\q2_reg[0]          | D ^          | SDFFRQX2M      | 0.043 | 0.000 |   0.824 |    0.732 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.092 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |    0.114 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |    0.132 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.285 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.317 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A v -> Y ^   | CLKINVX4M      | 0.022 | 0.023 |   0.248 |    0.339 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.120 |   0.367 |    0.459 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.090 | 0.135 |   0.502 |    0.594 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.502 |    0.594 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.089 | 0.097 |   0.599 |    0.691 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.087 | 0.079 |   0.678 |    0.770 | 
     | async_fifo/dut5/\q2_reg[0]          | CK ^         | SDFFRQX2M      | 0.087 | 0.007 |   0.685 |    0.777 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin q2_reg/CK 
Endpoint:   q2_reg/D (^) checked with  leading edge of 'UART_TX_CLK'
Beginpoint: q1_reg/Q (^) triggered by  leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.724
  Arrival Time                  0.819
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.095 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |   -0.074 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |   -0.056 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.097 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.129 | 
     | scan_clk_uart_clk_mux_out__L2_I2    | A v -> Y v   | CLKBUFX40M     | 0.021 | 0.054 |   0.279 |    0.183 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A v -> Y v   | CLKBUFX40M     | 0.028 | 0.054 |   0.333 |    0.237 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX40M     | 0.020 | 0.027 |   0.360 |    0.264 | 
     | scan_clk_uart_clk_mux_out__L5_I0    | A ^ -> Y v   | CLKINVX32M     | 0.012 | 0.017 |   0.377 |    0.281 | 
     | scan_clk_uart_clk_mux_out__L6_I0    | A v -> Y ^   | INVX4M         | 0.018 | 0.016 |   0.393 |    0.297 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.090 | 0.090 |   0.482 |    0.387 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.482 |    0.387 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.089 | 0.097 |   0.579 |    0.484 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.087 | 0.079 |   0.657 |    0.562 | 
     | q1_reg                              | CK ^ -> Q ^  | SDFFRQX2M      | 0.043 | 0.161 |   0.819 |    0.723 | 
     | q2_reg                              | D ^          | SDFFRX1M       | 0.043 | 0.000 |   0.819 |    0.724 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.095 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |    0.117 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |    0.135 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.288 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.320 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A v -> Y ^   | CLKINVX4M      | 0.022 | 0.023 |   0.248 |    0.343 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.120 |   0.367 |    0.463 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.090 | 0.135 |   0.502 |    0.598 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.502 |    0.598 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.089 | 0.097 |   0.599 |    0.695 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.087 | 0.079 |   0.678 |    0.773 | 
     | q2_reg                              | CK ^         | SDFFRX1M       | 0.088 | 0.003 |   0.680 |    0.776 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin register_file/\reg_file_reg[11][5] /CK 
Endpoint:   register_file/\reg_file_reg[11][5] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[11][4] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.661
  Arrival Time                  0.757
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.096 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.084 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.016 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.069 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.137 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.186 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.284 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.344 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.399 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.429 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.574 |    0.478 | 
     | register_file/\reg_file_reg[11][4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.086 | 0.183 |   0.757 |    0.661 | 
     | register_file/\reg_file_reg[11][5] | SI ^        | SDFFRQX2M  | 0.086 | 0.000 |   0.757 |    0.661 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.096 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.108 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.177 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.261 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.329 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.378 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.478 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.538 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.592 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.622 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.671 | 
     | register_file/\reg_file_reg[11][5] | CK ^        | SDFFRQX2M  | 0.178 | 0.048 |   0.623 |    0.719 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin register_file/\reg_file_reg[1][4] /CK 
Endpoint:   register_file/\reg_file_reg[1][4] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.634
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  0.783
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.098 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.086 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.018 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.066 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.135 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.183 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.282 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.342 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.396 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.426 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.088 | 0.058 |   0.582 |    0.484 | 
     | register_file/\reg_file_reg[1][3] | CK ^ -> Q ^ | SDFFRHQX4M | 0.111 | 0.200 |   0.782 |    0.684 | 
     | register_file/\reg_file_reg[1][4] | SI ^        | SDFFRHQX4M | 0.111 | 0.001 |   0.783 |    0.685 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.098 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.110 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.179 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.263 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.332 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.380 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.480 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.540 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.594 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.624 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.673 | 
     | register_file/\reg_file_reg[1][4] | CK ^        | SDFFRHQX4M | 0.188 | 0.059 |   0.634 |    0.732 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin register_file/\reg_file_reg[15][1] /CK 
Endpoint:   register_file/\reg_file_reg[15][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[15][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.647
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  0.784
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.087 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.019 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.066 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.134 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.183 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.281 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.341 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.396 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.426 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.574 |    0.475 | 
     | register_file/\reg_file_reg[15][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.057 | 0.210 |   0.784 |    0.685 | 
     | register_file/\reg_file_reg[15][1] | SI ^        | SDFFRQX2M  | 0.057 | 0.000 |   0.784 |    0.685 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.099 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.111 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.180 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.264 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.332 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.381 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.481 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.541 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.595 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.625 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.674 | 
     | register_file/\reg_file_reg[15][1] | CK ^        | SDFFRQX2M  | 0.198 | 0.072 |   0.647 |    0.746 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin register_file/\reg_file_reg[11][7] /CK 
Endpoint:   register_file/\reg_file_reg[11][7] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[11][6] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.662
  Arrival Time                  0.761
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.087 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.019 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.066 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.134 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.182 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.281 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.341 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.395 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.425 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.574 |    0.475 | 
     | register_file/\reg_file_reg[11][6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.062 | 0.187 |   0.761 |    0.662 | 
     | register_file/\reg_file_reg[11][7] | SI ^        | SDFFRQX2M  | 0.062 | 0.000 |   0.761 |    0.662 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.099 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.111 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.180 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.264 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.332 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.381 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.481 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.541 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.595 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.625 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.674 | 
     | register_file/\reg_file_reg[11][7] | CK ^        | SDFFRQX2M  | 0.178 | 0.048 |   0.623 |    0.723 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin register_file/\reg_file_reg[14][2] /CK 
Endpoint:   register_file/\reg_file_reg[14][2] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[14][1] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.650
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.688
  Arrival Time                  0.787
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.087 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.019 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.066 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.134 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.182 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.281 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.341 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.395 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.425 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.574 |    0.475 | 
     | register_file/\reg_file_reg[14][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.062 | 0.213 |   0.787 |    0.688 | 
     | register_file/\reg_file_reg[14][2] | SI ^        | SDFFRQX2M  | 0.062 | 0.000 |   0.787 |    0.688 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.099 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.111 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.180 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.264 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.332 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.381 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.381 |    0.481 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.541 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.595 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.625 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.674 | 
     | register_file/\reg_file_reg[14][2] | CK ^        | SDFFRQX2M  | 0.198 | 0.075 |   0.650 |    0.750 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin register_file/\reg_file_reg[8][7] /CK 
Endpoint:   register_file/\reg_file_reg[8][7] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[8][6] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.662
  Arrival Time                  0.763
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.089 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.020 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.064 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.132 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.181 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.280 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.340 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.394 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.424 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.574 |    0.473 | 
     | register_file/\reg_file_reg[8][6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.060 | 0.189 |   0.762 |    0.662 | 
     | register_file/\reg_file_reg[8][7] | SI ^        | SDFFRQX2M  | 0.060 | 0.000 |   0.763 |    0.662 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.101 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.113 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.181 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.266 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.334 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.382 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.381 |    0.482 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.542 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.596 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.626 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.676 | 
     | register_file/\reg_file_reg[8][7] | CK ^        | SDFFRQX2M  | 0.178 | 0.048 |   0.623 |    0.724 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin data_sync/dut3/\sync_bus_reg[7] /CK 
Endpoint:   data_sync/dut3/\sync_bus_reg[7] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: uart_RX/dut3/\p_data_reg[7] /Q     (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.664
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.711
  Arrival Time                  0.815
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.093 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.024 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.060 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.128 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.193 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.250 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.290 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.120 |   0.515 |    0.410 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.588 |    0.484 | 
     | uart_RX/dut3/\p_data_reg[7]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.067 | 0.170 |   0.758 |    0.653 | 
     | data_sync/dut3/U10                  | A0 ^ -> Y ^ | AO22X1M    | 0.030 | 0.057 |   0.815 |    0.711 | 
     | data_sync/dut3/\sync_bus_reg[7]     | D ^         | SDFFRQX2M  | 0.030 | 0.000 |   0.815 |    0.711 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.105 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.117 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.185 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.270 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.338 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.387 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.381 |    0.486 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.546 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.601 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.631 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.680 | 
     | data_sync/dut3/\sync_bus_reg[7] | CK ^        | SDFFRQX2M  | 0.198 | 0.090 |   0.664 |    0.769 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin pulse_gen/q_reg/CK 
Endpoint:   pulse_gen/q_reg/SI  (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: pulse_gen/out_reg/Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.581
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.622
  Arrival Time                  0.727
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.093 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.025 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.060 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.128 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.193 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.249 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.290 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.089 | 0.102 |   0.497 |    0.392 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.087 | 0.079 |   0.575 |    0.470 | 
     | pulse_gen/out_reg                   | CK ^ -> Q ^ | SDFFRQX2M  | 0.030 | 0.152 |   0.727 |    0.622 | 
     | pulse_gen/q_reg                     | SI ^        | SDFFRQX2M  | 0.030 | 0.000 |   0.727 |    0.622 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.105 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.117 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.186 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.270 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.338 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.403 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.459 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.500 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.089 | 0.103 |   0.498 |    0.603 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.087 | 0.079 |   0.576 |    0.681 | 
     | pulse_gen/q_reg                     | CK ^        | SDFFRQX2M  | 0.087 | 0.005 |   0.581 |    0.686 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin alu/\alu_out_reg[2] /CK 
Endpoint:   alu/\alu_out_reg[2] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: alu/\alu_out_reg[1] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.075
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.124
  Arrival Time                  0.229
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.153 |       |   0.000 |   -0.105 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -0.104 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.033 | 0.073 |   0.073 |   -0.032 | 
     | alu/\alu_out_reg[1]    | CK ^ -> Q ^ | SDFFRHQX1M   | 0.092 | 0.155 |   0.229 |    0.123 | 
     | alu/\alu_out_reg[2]    | SI ^        | SDFFRHQX1M   | 0.092 | 0.000 |   0.229 |    0.124 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.153 |       |   0.000 |    0.105 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |    0.107 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.033 | 0.073 |   0.073 |    0.179 | 
     | alu/\alu_out_reg[2]    | CK ^        | SDFFRHQX1M   | 0.033 | 0.001 |   0.075 |    0.180 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin data_sync/dut3/\sync_bus_reg[1] /CK 
Endpoint:   data_sync/dut3/\sync_bus_reg[1] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: uart_RX/dut3/\p_data_reg[1] /Q     (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.712
  Arrival Time                  0.818
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.093 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.025 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.059 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.128 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.192 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.249 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.290 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.120 |   0.515 |    0.409 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.588 |    0.483 | 
     | uart_RX/dut3/\p_data_reg[1]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.074 | 0.171 |   0.760 |    0.654 | 
     | data_sync/dut3/U4                   | A0 ^ -> Y ^ | AO22X1M    | 0.030 | 0.058 |   0.818 |    0.712 | 
     | data_sync/dut3/\sync_bus_reg[1]     | D ^         | SDFFRQX2M  | 0.030 | 0.000 |   0.818 |    0.712 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.106 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.118 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.186 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.270 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.339 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.387 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.487 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.547 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.601 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.631 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.680 | 
     | data_sync/dut3/\sync_bus_reg[1] | CK ^        | SDFFRQX2M  | 0.198 | 0.091 |   0.666 |    0.772 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin data_sync/dut3/\sync_bus_reg[3] /CK 
Endpoint:   data_sync/dut3/\sync_bus_reg[3] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: uart_RX/dut3/\p_data_reg[3] /Q     (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.712
  Arrival Time                  0.819
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.095 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.026 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.058 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.127 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.191 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.248 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.289 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.120 |   0.515 |    0.408 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.588 |    0.482 | 
     | uart_RX/dut3/\p_data_reg[3]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.074 | 0.172 |   0.760 |    0.654 | 
     | data_sync/dut3/U6                   | A0 ^ -> Y ^ | AO22X1M    | 0.031 | 0.058 |   0.819 |    0.712 | 
     | data_sync/dut3/\sync_bus_reg[3]     | D ^         | SDFFRQX2M  | 0.031 | 0.000 |   0.819 |    0.712 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.107 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.119 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.187 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.271 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.340 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.388 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.488 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.548 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.602 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.632 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.681 | 
     | data_sync/dut3/\sync_bus_reg[3] | CK ^        | SDFFRQX2M  | 0.198 | 0.091 |   0.666 |    0.772 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin data_sync/dut3/\sync_bus_reg[5] /CK 
Endpoint:   data_sync/dut3/\sync_bus_reg[5] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: uart_RX/dut3/\p_data_reg[5] /Q     (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.665
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.711
  Arrival Time                  0.818
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.095 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.026 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.058 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.126 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.191 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.247 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.288 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.120 |   0.515 |    0.408 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.588 |    0.481 | 
     | uart_RX/dut3/\p_data_reg[5]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.071 | 0.170 |   0.759 |    0.652 | 
     | data_sync/dut3/U8                   | A0 ^ -> Y ^ | AO22X1M    | 0.033 | 0.059 |   0.818 |    0.711 | 
     | data_sync/dut3/\sync_bus_reg[5]     | D ^         | SDFFRQX2M  | 0.033 | 0.000 |   0.818 |    0.711 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.107 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.119 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.188 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.272 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.340 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.389 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.489 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.549 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.603 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.633 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.682 | 
     | data_sync/dut3/\sync_bus_reg[5] | CK ^        | SDFFRQX2M  | 0.198 | 0.090 |   0.665 |    0.772 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin data_sync/dut3/\sync_bus_reg[0] /CK 
Endpoint:   data_sync/dut3/\sync_bus_reg[0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: uart_RX/dut3/\p_data_reg[0] /Q     (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.713
  Arrival Time                  0.820
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.096 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.027 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.057 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.126 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.190 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.247 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.288 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.120 |   0.515 |    0.407 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.588 |    0.481 | 
     | uart_RX/dut3/\p_data_reg[0]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.077 | 0.173 |   0.761 |    0.654 | 
     | data_sync/dut3/U3                   | A0 ^ -> Y ^ | AO22X1M    | 0.031 | 0.059 |   0.820 |    0.713 | 
     | data_sync/dut3/\sync_bus_reg[0]     | D ^         | SDFFRQX2M  | 0.031 | 0.000 |   0.820 |    0.713 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.108 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.120 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.188 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.273 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.341 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.389 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.489 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.549 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.603 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.633 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.682 | 
     | data_sync/dut3/\sync_bus_reg[0] | CK ^        | SDFFRQX2M  | 0.198 | 0.091 |   0.666 |    0.774 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin data_sync/dut3/\sync_bus_reg[4] /CK 
Endpoint:   data_sync/dut3/\sync_bus_reg[4] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: uart_RX/dut3/\p_data_reg[4] /Q     (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.665
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.711
  Arrival Time                  0.820
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.096 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.028 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.057 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.125 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.190 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.246 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.287 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.120 |   0.515 |    0.406 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.588 |    0.480 | 
     | uart_RX/dut3/\p_data_reg[4]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.078 | 0.173 |   0.761 |    0.653 | 
     | data_sync/dut3/U7                   | A0 ^ -> Y ^ | AO22X1M    | 0.029 | 0.058 |   0.820 |    0.711 | 
     | data_sync/dut3/\sync_bus_reg[4]     | D ^         | SDFFRQX2M  | 0.029 | 0.000 |   0.820 |    0.711 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.108 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.120 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.189 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.273 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.341 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.390 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.381 |    0.490 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.550 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.604 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.634 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.683 | 
     | data_sync/dut3/\sync_bus_reg[4] | CK ^        | SDFFRQX2M  | 0.198 | 0.090 |   0.665 |    0.773 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin async_fifo/dut4/\q1_reg[4] /CK 
Endpoint:   async_fifo/dut4/\q1_reg[4] /D     (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: async_fifo/dut3/\rd_ptr_reg[4] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.667
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.713
  Arrival Time                  0.822
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.097 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.029 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.056 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.124 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.189 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.245 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.286 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.089 | 0.102 |   0.497 |    0.388 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.087 | 0.079 |   0.575 |    0.466 | 
     | async_fifo/dut3/\rd_ptr_reg[4]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.089 | 0.190 |   0.765 |    0.656 | 
     | async_fifo/dut3/rd_ptr_gc/U5        | A ^ -> Y ^  | BUFX2M     | 0.043 | 0.057 |   0.822 |    0.713 | 
     | async_fifo/dut4/\q1_reg[4]          | D ^         | SDFFRQX2M  | 0.043 | 0.000 |   0.822 |    0.713 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.109 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.121 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.190 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.274 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.342 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.391 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.491 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.551 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.605 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.635 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.684 | 
     | async_fifo/dut4/\q1_reg[4]      | CK ^        | SDFFRQX2M  | 0.198 | 0.093 |   0.667 |    0.776 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin uart_clk_rst_sync/\syn_rst_reg_reg[1] /CK 
Endpoint:   uart_clk_rst_sync/\syn_rst_reg_reg[1] /D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: uart_clk_rst_sync/\syn_rst_reg_reg[2] /Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  0.808
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.099 | 
     | SCAN_CLK__L2_I0                       | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |   -0.080 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.167 |   0.199 |    0.088 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.271 |    0.160 | 
     | scan_clk_uart_clk_mux_out__L2_I3      | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.323 |    0.212 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.490 |    0.379 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.570 |    0.459 | 
     | scan_clk_uart_clk_mux_out__L5_I1      | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.590 |    0.479 | 
     | scan_clk_uart_clk_mux_out__L6_I2      | A v -> Y ^  | INVX4M     | 0.095 | 0.061 |   0.651 |    0.540 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.156 |   0.808 |    0.697 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[1] | D ^         | SDFFRQX1M  | 0.039 | 0.000 |   0.808 |    0.697 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.111 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.123 | 
     | SCAN_CLK__L2_I0                       | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.142 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.311 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.384 | 
     | scan_clk_uart_clk_mux_out__L2_I3      | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.435 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.602 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.683 | 
     | scan_clk_uart_clk_mux_out__L5_I1      | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.703 | 
     | scan_clk_uart_clk_mux_out__L6_I2      | A v -> Y ^  | INVX4M     | 0.095 | 0.061 |   0.653 |    0.764 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^        | SDFFRQX1M  | 0.095 | 0.001 |   0.653 |    0.764 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin async_fifo/dut5/\q1_reg[4] /CK 
Endpoint:   async_fifo/dut5/\q1_reg[4] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[3] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.584
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.624
  Arrival Time                  0.736
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.112 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.100 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.032 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.053 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.121 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.186 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.242 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.283 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.089 | 0.102 |   0.497 |    0.385 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.087 | 0.079 |   0.575 |    0.463 | 
     | async_fifo/dut5/\q1_reg[3]          | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.161 |   0.736 |    0.624 | 
     | async_fifo/dut5/\q1_reg[4]          | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.736 |    0.624 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.112 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.124 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.193 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.277 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.345 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.410 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.466 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.507 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.089 | 0.103 |   0.498 |    0.610 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.087 | 0.079 |   0.576 |    0.689 | 
     | async_fifo/dut5/\q1_reg[4]          | CK ^        | SDFFRQX2M  | 0.087 | 0.007 |   0.584 |    0.696 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin register_file/\reg_file_reg[9][7] /CK 
Endpoint:   register_file/\reg_file_reg[9][7] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[9][6] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.772
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.101 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.033 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.052 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.120 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.169 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.267 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.327 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.382 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.412 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.574 |    0.461 | 
     | register_file/\reg_file_reg[9][6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.069 | 0.198 |   0.772 |    0.659 | 
     | register_file/\reg_file_reg[9][7] | SI ^        | SDFFRQX2M  | 0.069 | 0.001 |   0.772 |    0.659 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.113 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.125 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.194 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.278 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.346 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.395 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.381 |    0.495 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.555 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.609 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.639 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.688 | 
     | register_file/\reg_file_reg[9][7] | CK ^        | SDFFRQX2M  | 0.176 | 0.046 |   0.621 |    0.734 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin async_fifo/dut5/\q1_reg[2] /CK 
Endpoint:   async_fifo/dut5/\q1_reg[2] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[1] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.585
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.625
  Arrival Time                  0.739
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.102 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.034 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.051 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.119 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.184 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.240 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.281 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.089 | 0.102 |   0.497 |    0.383 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.087 | 0.079 |   0.575 |    0.461 | 
     | async_fifo/dut5/\q1_reg[1]          | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.164 |   0.739 |    0.625 | 
     | async_fifo/dut5/\q1_reg[2]          | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   0.739 |    0.625 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.114 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.126 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.195 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.279 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.347 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.412 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.468 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.509 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.089 | 0.103 |   0.498 |    0.612 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.087 | 0.079 |   0.576 |    0.691 | 
     | async_fifo/dut5/\q1_reg[2]          | CK ^        | SDFFRQX2M  | 0.088 | 0.008 |   0.585 |    0.699 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin alu/\alu_out_reg[3] /CK 
Endpoint:   alu/\alu_out_reg[3] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: alu/\alu_out_reg[2] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.073
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.111
  Arrival Time                  0.226
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.153 |       |   0.000 |   -0.114 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -0.113 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.033 | 0.073 |   0.073 |   -0.041 | 
     | alu/\alu_out_reg[2]    | CK ^ -> Q ^ | SDFFRHQX1M   | 0.089 | 0.152 |   0.226 |    0.111 | 
     | alu/\alu_out_reg[3]    | SI ^        | SDFFRQX2M    | 0.089 | 0.000 |   0.226 |    0.111 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.153 |       |   0.000 |    0.114 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |    0.116 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.033 | 0.073 |   0.073 |    0.188 | 
     | alu/\alu_out_reg[3]    | CK ^        | SDFFRQX2M    | 0.033 | 0.000 |   0.073 |    0.188 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin data_sync/dut3/\sync_bus_reg[2] /CK 
Endpoint:   data_sync/dut3/\sync_bus_reg[2] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: uart_RX/dut3/\p_data_reg[2] /Q     (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.712
  Arrival Time                  0.826
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.102 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.034 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.050 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.119 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.183 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.240 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.281 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.120 |   0.515 |    0.400 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.588 |    0.474 | 
     | uart_RX/dut3/\p_data_reg[2]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.080 | 0.175 |   0.763 |    0.649 | 
     | data_sync/dut3/U5                   | A0 ^ -> Y ^ | AO22X1M    | 0.036 | 0.063 |   0.826 |    0.712 | 
     | data_sync/dut3/\sync_bus_reg[2]     | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.826 |    0.712 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.114 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.126 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.195 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.279 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.348 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.396 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.381 |    0.496 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.556 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.610 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.640 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.689 | 
     | data_sync/dut3/\sync_bus_reg[2] | CK ^        | SDFFRQX2M  | 0.198 | 0.091 |   0.666 |    0.780 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin async_fifo/dut5/\q2_reg[0] /CK 
Endpoint:   async_fifo/dut5/\q2_reg[0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[4] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.584
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.624
  Arrival Time                  0.739
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.103 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.034 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.050 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.118 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.183 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.240 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.280 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.089 | 0.102 |   0.497 |    0.382 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.087 | 0.079 |   0.575 |    0.461 | 
     | async_fifo/dut5/\q1_reg[4]          | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.163 |   0.739 |    0.624 | 
     | async_fifo/dut5/\q2_reg[0]          | SI ^        | SDFFRQX2M  | 0.040 | 0.000 |   0.739 |    0.624 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.115 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.127 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.195 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.280 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.348 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.413 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.469 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.510 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.089 | 0.103 |   0.498 |    0.613 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.087 | 0.079 |   0.576 |    0.691 | 
     | async_fifo/dut5/\q2_reg[0]          | CK ^        | SDFFRQX2M  | 0.087 | 0.007 |   0.584 |    0.698 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin alu/\alu_out_reg[1] /CK 
Endpoint:   alu/\alu_out_reg[1] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: alu/\alu_out_reg[0] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.075
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.124
  Arrival Time                  0.239
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.153 |       |   0.000 |   -0.115 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -0.114 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.033 | 0.073 |   0.073 |   -0.042 | 
     | alu/\alu_out_reg[0]    | CK ^ -> Q ^ | SDFFRHQX1M   | 0.109 | 0.165 |   0.238 |    0.123 | 
     | alu/\alu_out_reg[1]    | SI ^        | SDFFRHQX1M   | 0.109 | 0.001 |   0.239 |    0.124 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.153 |       |   0.000 |    0.115 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |    0.117 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.033 | 0.073 |   0.073 |    0.189 | 
     | alu/\alu_out_reg[1]    | CK ^        | SDFFRHQX1M   | 0.033 | 0.002 |   0.075 |    0.190 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin data_sync/dut1/\enable_sync_reg_reg[0] /CK 
Endpoint:   data_sync/dut1/\enable_sync_reg_reg[0] /D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: data_sync/dut1/\enable_sync_reg_reg[1] /Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.667
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.713
  Arrival Time                  0.829
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | SCAN_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.103 | 
     | SCAN_CLK__L2_I1                        | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.035 | 
     | SCAN_CLK__L3_I0                        | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.050 | 
     | SCAN_CLK__L4_I0                        | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.118 | 
     | SCAN_CLK__L5_I0                        | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.166 | 
     | scan_clk_ref_clk_mux/U1                | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.265 | 
     | scan_clk_ref_clk_mux_out__L1_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.325 | 
     | scan_clk_ref_clk_mux_out__L2_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.379 | 
     | scan_clk_ref_clk_mux_out__L3_I0        | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.409 | 
     | scan_clk_ref_clk_mux_out__L4_I0        | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.574 |    0.459 | 
     | data_sync/dut1/\enable_sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.255 |   0.828 |    0.713 | 
     | data_sync/dut1/\enable_sync_reg_reg[0] | D ^         | SDFFRQX2M  | 0.038 | 0.000 |   0.829 |    0.713 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.115 | 
     | SCAN_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.127 | 
     | SCAN_CLK__L2_I1                        | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.196 | 
     | SCAN_CLK__L3_I0                        | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.280 | 
     | SCAN_CLK__L4_I0                        | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.348 | 
     | SCAN_CLK__L5_I0                        | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.397 | 
     | scan_clk_ref_clk_mux/U1                | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.497 | 
     | scan_clk_ref_clk_mux_out__L1_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.557 | 
     | scan_clk_ref_clk_mux_out__L2_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.611 | 
     | scan_clk_ref_clk_mux_out__L3_I0        | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.641 | 
     | scan_clk_ref_clk_mux_out__L4_I0        | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.690 | 
     | data_sync/dut1/\enable_sync_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.198 | 0.093 |   0.667 |    0.783 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin async_fifo/dut5/\q1_reg[3] /CK 
Endpoint:   async_fifo/dut5/\q1_reg[3] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[2] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.584
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.624
  Arrival Time                  0.739
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.103 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.035 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.049 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.118 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.182 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.239 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.280 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.089 | 0.102 |   0.497 |    0.381 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.087 | 0.079 |   0.575 |    0.460 | 
     | async_fifo/dut5/\q1_reg[2]          | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.164 |   0.739 |    0.624 | 
     | async_fifo/dut5/\q1_reg[3]          | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   0.739 |    0.624 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.116 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.128 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.196 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.280 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.349 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.413 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.470 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.511 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.089 | 0.103 |   0.498 |    0.613 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.087 | 0.079 |   0.576 |    0.692 | 
     | async_fifo/dut5/\q1_reg[3]          | CK ^        | SDFFRQX2M  | 0.087 | 0.007 |   0.584 |    0.699 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin register_file/\reg_file_reg[1][1] /CK 
Endpoint:   register_file/\reg_file_reg[1][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[1][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.650
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.698
  Arrival Time                  0.814
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.104 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.035 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.049 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.117 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.166 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.265 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.325 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.379 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.409 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.088 | 0.058 |   0.582 |    0.466 | 
     | register_file/\reg_file_reg[1][0] | CK ^ -> Q ^ | SDFFRHQX4M | 0.166 | 0.231 |   0.813 |    0.697 | 
     | register_file/\reg_file_reg[1][1] | SI ^        | SDFFRHQX4M | 0.166 | 0.001 |   0.814 |    0.698 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.116 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.128 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.196 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.281 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.349 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.398 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.497 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.558 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.612 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.642 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.691 | 
     | register_file/\reg_file_reg[1][1] | CK ^        | SDFFRHQX4M | 0.198 | 0.075 |   0.650 |    0.766 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin async_fifo/dut5/\q1_reg[1] /CK 
Endpoint:   async_fifo/dut5/\q1_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.585
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.625
  Arrival Time                  0.742
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.105 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.036 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.048 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.116 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.181 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.237 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.278 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.089 | 0.102 |   0.497 |    0.380 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.087 | 0.079 |   0.575 |    0.458 | 
     | async_fifo/dut5/\q1_reg[0]          | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.167 |   0.742 |    0.625 | 
     | async_fifo/dut5/\q1_reg[1]          | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.742 |    0.625 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.117 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.129 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.197 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.282 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.350 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.415 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.471 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.512 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.089 | 0.103 |   0.498 |    0.615 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.087 | 0.079 |   0.576 |    0.693 | 
     | async_fifo/dut5/\q1_reg[1]          | CK ^        | SDFFRQX2M  | 0.088 | 0.009 |   0.585 |    0.702 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin async_fifo/dut4/\q2_reg[1] /CK 
Endpoint:   async_fifo/dut4/\q2_reg[1] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: async_fifo/dut4/\q1_reg[1] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.668
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.713
  Arrival Time                  0.830
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.105 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.037 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.048 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.116 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.165 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.263 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.324 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.378 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.408 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.574 |    0.457 | 
     | async_fifo/dut4/\q1_reg[1]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.256 |   0.830 |    0.713 | 
     | async_fifo/dut4/\q2_reg[1]      | D ^         | SDFFRQX2M  | 0.040 | 0.000 |   0.830 |    0.713 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.117 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.129 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.198 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.282 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.350 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.399 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.381 |    0.499 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.559 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.613 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.643 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.692 | 
     | async_fifo/dut4/\q2_reg[1]      | CK ^        | SDFFRQX2M  | 0.197 | 0.093 |   0.668 |    0.785 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin async_fifo/dut4/\q2_reg[0] /CK 
Endpoint:   async_fifo/dut4/\q2_reg[0] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: async_fifo/dut4/\q1_reg[0] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.668
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.713
  Arrival Time                  0.831
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.106 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.037 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.047 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.116 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.164 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.263 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.323 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.377 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.407 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.574 |    0.456 | 
     | async_fifo/dut4/\q1_reg[0]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.257 |   0.831 |    0.713 | 
     | async_fifo/dut4/\q2_reg[0]      | D ^         | SDFFRQX2M  | 0.040 | 0.000 |   0.831 |    0.713 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.118 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.130 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.198 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.282 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.351 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.399 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.381 |    0.499 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.559 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.613 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.643 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.692 | 
     | async_fifo/dut4/\q2_reg[0]      | CK ^        | SDFFRQX2M  | 0.197 | 0.093 |   0.668 |    0.785 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin uart_clk_rst_sync/\syn_rst_reg_reg[0] /CK 
Endpoint:   uart_clk_rst_sync/\syn_rst_reg_reg[0] /D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: uart_clk_rst_sync/\syn_rst_reg_reg[1] /Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.700
  Arrival Time                  0.818
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.106 | 
     | SCAN_CLK__L2_I0                       | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |   -0.086 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.167 |   0.199 |    0.081 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.271 |    0.154 | 
     | scan_clk_uart_clk_mux_out__L2_I3      | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.323 |    0.205 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.490 |    0.373 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.570 |    0.453 | 
     | scan_clk_uart_clk_mux_out__L5_I1      | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.590 |    0.473 | 
     | scan_clk_uart_clk_mux_out__L6_I2      | A v -> Y ^  | INVX4M     | 0.095 | 0.061 |   0.651 |    0.534 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX1M  | 0.049 | 0.166 |   0.818 |    0.700 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[0] | D ^         | SDFFRQX2M  | 0.049 | 0.000 |   0.818 |    0.700 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.118 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.130 | 
     | SCAN_CLK__L2_I0                       | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.149 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.317 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.390 | 
     | scan_clk_uart_clk_mux_out__L2_I3      | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.442 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.609 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.689 | 
     | scan_clk_uart_clk_mux_out__L5_I1      | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.709 | 
     | scan_clk_uart_clk_mux_out__L6_I2      | A v -> Y ^  | INVX4M     | 0.095 | 0.061 |   0.653 |    0.770 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.095 | 0.001 |   0.653 |    0.771 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin async_fifo/dut4/\q2_reg[2] /CK 
Endpoint:   async_fifo/dut4/\q2_reg[2] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: async_fifo/dut4/\q1_reg[2] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.668
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.713
  Arrival Time                  0.831
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.106 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.037 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.047 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.115 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.164 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.263 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.323 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.377 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.407 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.574 |    0.456 | 
     | async_fifo/dut4/\q1_reg[2]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.257 |   0.831 |    0.713 | 
     | async_fifo/dut4/\q2_reg[2]      | D ^         | SDFFRQX2M  | 0.041 | 0.000 |   0.831 |    0.713 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.118 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.130 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.198 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.283 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.351 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.399 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.381 |    0.499 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.559 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.613 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.643 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.692 | 
     | async_fifo/dut4/\q2_reg[2]      | CK ^        | SDFFRQX2M  | 0.197 | 0.093 |   0.668 |    0.785 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin register_file/\reg_file_reg[9][6] /CK 
Endpoint:   register_file/\reg_file_reg[9][6] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[9][5] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.594
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.633
  Arrival Time                  0.751
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.106 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.037 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.047 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.115 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.164 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.263 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.323 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.377 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.407 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.574 |    0.456 | 
     | register_file/\reg_file_reg[9][5] | CK ^ -> Q ^ | SDFFRQX2M  | 0.066 | 0.177 |   0.750 |    0.633 | 
     | register_file/\reg_file_reg[9][6] | SI ^        | SDFFRQX2M  | 0.066 | 0.000 |   0.751 |    0.633 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.118 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.130 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.198 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.283 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.351 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.400 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.499 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.559 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.613 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.643 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.693 | 
     | register_file/\reg_file_reg[9][6] | CK ^        | SDFFRQX2M  | 0.136 | 0.019 |   0.594 |    0.712 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin uart_RX/dut1/\edge_counter_reg[0] /CK 
Endpoint:   uart_RX/dut1/\edge_counter_reg[0] /SI    (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: uart_RX/dut1/\data_bit_counter_reg[2] /Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.595
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.634
  Arrival Time                  0.752
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.106 | 
     | SCAN_CLK__L2_I1                       | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.038 | 
     | SCAN_CLK__L3_I0                       | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.047 | 
     | SCAN_CLK__L4_I0                       | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.115 | 
     | SCAN_CLK__L5_I1                       | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.180 | 
     | SCAN_CLK__L6_I0                       | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.236 | 
     | SCAN_CLK__L7_I0                       | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.277 | 
     | scan_clk_uart_rx_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.120 |   0.515 |    0.397 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.588 |    0.470 | 
     | uart_RX/dut1/\data_bit_counter_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.062 | 0.164 |   0.752 |    0.634 | 
     | uart_RX/dut1/\edge_counter_reg[0]     | SI ^        | SDFFRQX2M  | 0.062 | 0.000 |   0.752 |    0.634 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.118 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.130 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.199 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.283 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.351 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.416 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.472 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.513 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.121 |   0.516 |    0.634 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.590 |    0.708 | 
     | uart_RX/dut1/\edge_counter_reg[0]   | CK ^        | SDFFRQX2M  | 0.039 | 0.006 |   0.595 |    0.713 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin async_fifo/dut2/\fifo_reg[5][6] /CK 
Endpoint:   async_fifo/dut2/\fifo_reg[5][6] /SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: async_fifo/dut2/\fifo_reg[5][5] /Q  (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.615
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.654
  Arrival Time                  0.773
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.119 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.107 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.038 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.046 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.114 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.163 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.262 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.322 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.376 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.406 | 
     | scan_clk_ref_clk_mux_out__L4_I1 | A v -> Y ^  | CLKINVX40M | 0.088 | 0.058 |   0.582 |    0.463 | 
     | async_fifo/dut2/\fifo_reg[5][5] | CK ^ -> Q ^ | SDFFRQX2M  | 0.058 | 0.191 |   0.773 |    0.654 | 
     | async_fifo/dut2/\fifo_reg[5][6] | SI ^        | SDFFRQX2M  | 0.058 | 0.000 |   0.773 |    0.654 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.119 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.131 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.199 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.284 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.352 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.401 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.500 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.561 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.615 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.645 | 
     | scan_clk_ref_clk_mux_out__L4_I1 | A v -> Y ^  | CLKINVX40M | 0.088 | 0.058 |   0.583 |    0.702 | 
     | async_fifo/dut2/\fifo_reg[5][6] | CK ^        | SDFFRQX2M  | 0.131 | 0.032 |   0.615 |    0.734 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin register_file/\reg_file_reg[4][7] /CK 
Endpoint:   register_file/\reg_file_reg[4][7] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[4][6] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.614
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.653
  Arrival Time                  0.773
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.119 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.107 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.039 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.046 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.114 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.163 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.261 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.321 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.376 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.406 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.574 |    0.455 | 
     | register_file/\reg_file_reg[4][6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.199 |   0.773 |    0.653 | 
     | register_file/\reg_file_reg[4][7] | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.773 |    0.653 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.119 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.131 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.200 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.284 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.352 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.401 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.501 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.561 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.615 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.645 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.694 | 
     | register_file/\reg_file_reg[4][7] | CK ^        | SDFFRQX2M  | 0.171 | 0.039 |   0.614 |    0.733 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin async_fifo/dut2/\fifo_reg[7][0] /CK 
Endpoint:   async_fifo/dut2/\fifo_reg[7][0] /SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: async_fifo/dut2/\fifo_reg[6][7] /Q  (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  0.777
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.119 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |   -0.107 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |   -0.039 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.046 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.114 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.163 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.099 |   0.380 |    0.261 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.441 |    0.321 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.495 |    0.376 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.525 |    0.406 | 
     | scan_clk_ref_clk_mux_out__L4_I1 | A v -> Y ^  | CLKINVX40M | 0.088 | 0.058 |   0.582 |    0.463 | 
     | async_fifo/dut2/\fifo_reg[6][7] | CK ^ -> Q ^ | SDFFRQX2M  | 0.057 | 0.194 |   0.776 |    0.657 | 
     | async_fifo/dut2/\fifo_reg[7][0] | SI ^        | SDFFRQX2M  | 0.057 | 0.000 |   0.777 |    0.657 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.119 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.131 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.200 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.284 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.352 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.401 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.501 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.561 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.615 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.645 | 
     | scan_clk_ref_clk_mux_out__L4_I1 | A v -> Y ^  | CLKINVX40M | 0.088 | 0.058 |   0.583 |    0.703 | 
     | async_fifo/dut2/\fifo_reg[7][0] | CK ^        | SDFFRQX2M  | 0.132 | 0.034 |   0.618 |    0.737 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin alu/\alu_out_reg[5] /CK 
Endpoint:   alu/\alu_out_reg[5] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: alu/\alu_out_reg[4] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.075
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.115
  Arrival Time                  0.235
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.153 |       |   0.000 |   -0.120 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -0.118 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.033 | 0.073 |   0.073 |   -0.046 | 
     | alu/\alu_out_reg[4]    | CK ^ -> Q ^ | SDFFRQX2M    | 0.056 | 0.161 |   0.234 |    0.115 | 
     | alu/\alu_out_reg[5]    | SI ^        | SDFFRQX2M    | 0.056 | 0.000 |   0.235 |    0.115 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.153 |       |   0.000 |    0.120 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |    0.121 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.033 | 0.073 |   0.073 |    0.193 | 
     | alu/\alu_out_reg[5]    | CK ^        | SDFFRQX2M    | 0.033 | 0.002 |   0.075 |    0.195 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin alu/\alu_out_reg[6] /CK 
Endpoint:   alu/\alu_out_reg[6] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: alu/\alu_out_reg[5] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.076
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.115
  Arrival Time                  0.235
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.153 |       |   0.000 |   -0.120 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -0.119 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.033 | 0.073 |   0.073 |   -0.047 | 
     | alu/\alu_out_reg[5]    | CK ^ -> Q ^ | SDFFRQX2M    | 0.058 | 0.162 |   0.235 |    0.115 | 
     | alu/\alu_out_reg[6]    | SI ^        | SDFFRQX2M    | 0.058 | 0.000 |   0.235 |    0.115 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.153 |       |   0.000 |    0.120 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |    0.122 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.033 | 0.073 |   0.073 |    0.194 | 
     | alu/\alu_out_reg[6]    | CK ^        | SDFFRQX2M    | 0.033 | 0.002 |   0.076 |    0.196 | 
     +------------------------------------------------------------------------------------------+ 

