
---------- Begin Simulation Statistics ----------
final_tick                                36444663500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191076                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425400                       # Number of bytes of host memory used
host_op_rate                                   361454                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    88.33                       # Real time elapsed on the host
host_tick_rate                              412601094                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16877508                       # Number of instructions simulated
sim_ops                                      31926880                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036445                       # Number of seconds simulated
sim_ticks                                 36444663500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               78                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     78                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    6877508                       # Number of instructions committed
system.cpu0.committedOps                     13010500                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             10.598218                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2415927                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1736535                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        23454                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1270120                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          884                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       50407238                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.094355                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2314517                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          192                       # TLB misses on write requests
system.cpu0.numCycles                        72889327                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              27610      0.21%      0.21% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               10192468     78.34%     78.55% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 26104      0.20%     78.75% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.76% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                17393      0.13%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     78.91% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     78.91% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     78.91% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     78.91% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 19542      0.15%     79.06% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                79126      0.61%     79.67% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.67% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.67% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1419609     10.91%     90.59% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1151810      8.85%     99.44% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            45828      0.35%     99.79% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           27054      0.21%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                13010500                       # Class of committed instruction
system.cpu0.tickCycles                       22482089                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.288933                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3502358                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501870                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32869                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828766                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1216                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       40441649                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.137194                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3359119                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          194                       # TLB misses on write requests
system.cpu1.numCycles                        72889327                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32447678                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       332946                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        666916                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3848789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5103                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7697642                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5103                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             255141                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        99874                       # Transaction distribution
system.membus.trans_dist::CleanEvict           233072                       # Transaction distribution
system.membus.trans_dist::ReadExReq             78829                       # Transaction distribution
system.membus.trans_dist::ReadExResp            78829                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        255141                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1000886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1000886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1000886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     27766016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     27766016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27766016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            333970                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  333970    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              333970                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1135011000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1788743250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1179493                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1179493                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1179493                       # number of overall hits
system.cpu0.icache.overall_hits::total        1179493                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1134971                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1134971                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1134971                       # number of overall misses
system.cpu0.icache.overall_misses::total      1134971                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  26017483500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  26017483500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  26017483500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  26017483500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2314464                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2314464                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2314464                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2314464                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.490382                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.490382                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.490382                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.490382                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22923.478662                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22923.478662                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22923.478662                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22923.478662                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1134955                       # number of writebacks
system.cpu0.icache.writebacks::total          1134955                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1134971                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1134971                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1134971                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1134971                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  24882512500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  24882512500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  24882512500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  24882512500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.490382                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.490382                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.490382                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.490382                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21923.478662                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21923.478662                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21923.478662                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21923.478662                       # average overall mshr miss latency
system.cpu0.icache.replacements               1134955                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1179493                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1179493                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1134971                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1134971                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  26017483500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  26017483500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2314464                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2314464                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.490382                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.490382                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22923.478662                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22923.478662                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1134971                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1134971                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  24882512500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  24882512500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.490382                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.490382                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21923.478662                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21923.478662                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999625                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2314464                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1134971                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.039227                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999625                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19650683                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19650683                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      2356411                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2356411                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      2356411                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2356411                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       507950                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        507950                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       507950                       # number of overall misses
system.cpu0.dcache.overall_misses::total       507950                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  13303660500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13303660500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  13303660500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13303660500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2864361                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2864361                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2864361                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2864361                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.177334                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177334                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.177334                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.177334                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26190.885914                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26190.885914                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26190.885914                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26190.885914                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       270372                       # number of writebacks
system.cpu0.dcache.writebacks::total           270372                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        60761                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        60761                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        60761                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        60761                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       447189                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       447189                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       447189                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       447189                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  10898919500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10898919500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  10898919500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10898919500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.156122                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.156122                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.156122                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.156122                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 24372.065279                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24372.065279                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 24372.065279                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24372.065279                       # average overall mshr miss latency
system.cpu0.dcache.replacements                447173                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1358675                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1358675                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       327248                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       327248                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   7500755000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7500755000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1685923                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1685923                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.194106                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.194106                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22920.705398                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22920.705398                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12660                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12660                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       314588                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       314588                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6964116500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6964116500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.186597                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.186597                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22137.260480                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22137.260480                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       997736                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        997736                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       180702                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       180702                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   5802905500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5802905500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1178438                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1178438                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.153340                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.153340                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32113.122710                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32113.122710                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        48101                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        48101                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       132601                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       132601                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3934803000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3934803000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.112523                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.112523                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29674.006983                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29674.006983                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999649                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2803600                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           447189                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.269385                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999649                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         23362077                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        23362077                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1729634                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1729634                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1729634                       # number of overall hits
system.cpu1.icache.overall_hits::total        1729634                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1629432                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1629432                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1629432                       # number of overall misses
system.cpu1.icache.overall_misses::total      1629432                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  24291081500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  24291081500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  24291081500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  24291081500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3359066                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3359066                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3359066                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3359066                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.485085                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.485085                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.485085                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.485085                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 14907.698818                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14907.698818                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 14907.698818                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14907.698818                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1629416                       # number of writebacks
system.cpu1.icache.writebacks::total          1629416                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1629432                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1629432                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1629432                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1629432                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  22661649500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  22661649500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  22661649500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  22661649500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.485085                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.485085                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.485085                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.485085                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 13907.698818                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13907.698818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 13907.698818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13907.698818                       # average overall mshr miss latency
system.cpu1.icache.replacements               1629416                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1729634                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1729634                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1629432                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1629432                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  24291081500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  24291081500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3359066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3359066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.485085                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.485085                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 14907.698818                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14907.698818                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1629432                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1629432                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  22661649500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  22661649500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.485085                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.485085                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 13907.698818                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13907.698818                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999609                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3359066                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1629432                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.061495                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999609                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28501960                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28501960                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3402069                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3402069                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3402069                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3402069                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722619                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722619                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722619                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722619                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  15099851000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15099851000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  15099851000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15099851000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124688                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124688                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124688                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124688                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175194                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175194                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175194                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175194                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 20896.006056                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20896.006056                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 20896.006056                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20896.006056                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       408967                       # number of writebacks
system.cpu1.dcache.writebacks::total           408967                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85358                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85358                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85358                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85358                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637261                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637261                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637261                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637261                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  12002317500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12002317500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  12002317500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12002317500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154499                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154499                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154499                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154499                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 18834.225694                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18834.225694                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 18834.225694                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18834.225694                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637245                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963598                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963598                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466705                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466705                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7662096000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7662096000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2430303                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2430303                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192036                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192036                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 16417.428568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16417.428568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18098                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18098                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448607                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448607                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6929237500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6929237500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184589                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184589                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 15446.119878                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15446.119878                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438471                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438471                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       255914                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       255914                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7437755000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7437755000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151037                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151037                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 29063.493986                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29063.493986                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67260                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67260                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5073080000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5073080000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26890.922005                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26890.922005                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999634                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4039330                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637261                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.338580                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999634                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33634765                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33634765                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              977398                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              362897                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1594275                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              580313                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3514883                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             977398                       # number of overall hits
system.l2.overall_hits::.cpu0.data             362897                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1594275                       # number of overall hits
system.l2.overall_hits::.cpu1.data             580313                       # number of overall hits
system.l2.overall_hits::total                 3514883                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            157573                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             84292                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             35157                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             56948                       # number of demand (read+write) misses
system.l2.demand_misses::total                 333970                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           157573                       # number of overall misses
system.l2.overall_misses::.cpu0.data            84292                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            35157                       # number of overall misses
system.l2.overall_misses::.cpu1.data            56948                       # number of overall misses
system.l2.overall_misses::total                333970                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  12718279000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   6187920500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3276560500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   4627932000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26810692000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  12718279000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   6187920500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3276560500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   4627932000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26810692000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1134971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          447189                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1629432                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637261                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3848853                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1134971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         447189                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1629432                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637261                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3848853                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.138834                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.188493                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.021576                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.089364                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086771                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.138834                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.188493                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.021576                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.089364                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086771                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80713.567680                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 73410.531249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93197.954888                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81265.926810                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80278.743600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80713.567680                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 73410.531249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93197.954888                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81265.926810                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80278.743600                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               99874                       # number of writebacks
system.l2.writebacks::total                     99874                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       157573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        84292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        35157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        56948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            333970                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       157573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        84292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        35157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        56948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           333970                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  11142549000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   5345000500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2924990500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   4058452000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23470992000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  11142549000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   5345000500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2924990500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   4058452000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23470992000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.138834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.188493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.021576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.089364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086771                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.138834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.188493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.021576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.089364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086771                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70713.567680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 63410.531249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83197.954888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71265.926810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70278.743600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70713.567680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 63410.531249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83197.954888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71265.926810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70278.743600                       # average overall mshr miss latency
system.l2.replacements                         337945                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       679339                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           679339                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       679339                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       679339                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2764371                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2764371                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2764371                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2764371                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          104                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           104                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            94356                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           148070                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                242426                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          38245                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          40584                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               78829                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2728669500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3211490000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5940159500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       132601                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            321255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.288422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.215124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.245378                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 71347.091123                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 79131.923911                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75355.002601                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        38245                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        40584                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          78829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2346219500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2805650000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5151869500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.288422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.215124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.245378                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 61347.091123                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 69131.923911                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65355.002601                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        977398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1594275                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2571673                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       157573                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        35157                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           192730                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  12718279000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3276560500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15994839500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1134971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1629432                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2764403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.138834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.021576                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.069718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80713.567680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93197.954888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82990.917346                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       157573                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        35157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       192730                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  11142549000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2924990500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14067539500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.138834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.021576                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.069718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70713.567680                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83197.954888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72990.917346                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       268541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       432243                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            700784                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        46047                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        16364                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           62411                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   3459251000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1416442000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4875693000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       314588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        763195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.146372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.036477                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.081776                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 75124.351206                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86558.420924                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78122.334204                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        46047                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        16364                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        62411                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   2998781000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1252802000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4251583000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.146372                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.036477                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.081776                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 65124.351206                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76558.420924                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68122.334204                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.366750                       # Cycle average of tags in use
system.l2.tags.total_refs                     7697538                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    338969                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.708678                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.140986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      142.579464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      240.241506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      164.801101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      464.603694                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.139238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.234611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.160939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.453715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999382                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  61920105                       # Number of tag accesses
system.l2.tags.data_accesses                 61920105                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst      10084672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       5394688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2250048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       3644672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21374080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     10084672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2250048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12334720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6391936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6391936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         157573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          84292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          35157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          56948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              333970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        99874                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              99874                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        276711898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        148024086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         61738751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        100005643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             586480377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    276711898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     61738751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        338450649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175387434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175387434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175387434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       276711898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       148024086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        61738751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       100005643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            761867811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     81737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    157573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     61765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     35157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     49476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000377080500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4969                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4969                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              705524                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              76821                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      333970                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      99874                       # Number of write requests accepted
system.mem_ctrls.readBursts                    333970                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99874                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  29999                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18137                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             45472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             38478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             46370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             50882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8453                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4341592000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1519855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10041048250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14282.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33032.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   187213                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   61327                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                333970                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99874                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  258637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   40936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       137139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.978795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.614394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   146.074504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        51553     37.59%     37.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        51592     37.62%     75.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17829     13.00%     88.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6194      4.52%     92.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7917      5.77%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1447      1.06%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          291      0.21%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           96      0.07%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          220      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       137139                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.162004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     58.749535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.812647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           3267     65.75%     65.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1655     33.31%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           29      0.58%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           12      0.24%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4969                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.444959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.422105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.892940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3917     78.83%     78.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               73      1.47%     80.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              824     16.58%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              132      2.66%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.44%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4969                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19454144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1919936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5229760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21374080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6391936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       533.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       143.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    586.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   36443298500                       # Total gap between requests
system.mem_ctrls.avgGap                      84000.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     10084672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      3952960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2250048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      3166464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5229760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 276711897.751504838467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 108464713.907977223396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 61738750.859916701913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86884160.694747522473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 143498649.671988308430                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       157573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        84292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        35157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        56948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        99874                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4674859500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   2104883750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1474460000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1786845000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 895677376750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29667.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     24971.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41939.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     31376.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8968073.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            414819720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            220474320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           676579260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          244854540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2876515200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15733330950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        745630080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20912204070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        573.807029                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1801999500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1216800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  33425864000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            564402720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            299968185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1493773680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          181697760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2876515200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16239767400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        319157280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21975282225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        602.976681                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    691864750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1216800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34535998750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           3527598                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       779213                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2764371                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          643150                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           321255                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          321255                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2764403                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       763195                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3404897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1341551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4888280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1911767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11546495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    145275264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     45923904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    208566272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     66958592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              466724032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          337945                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6391936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4186798                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001219                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034890                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4181695     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5103      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4186798                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7292531000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956771225                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2444831629                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             6.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         672430193                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1705302297                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  36444663500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
