#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov  9 23:17:57 2024
# Process ID: 47932
# Current directory: D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1
# Command line: vivado.exe -log finn_design_StreamingMaxPool_hls_3_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_StreamingMaxPool_hls_3_0.tcl
# Log file: D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1/finn_design_StreamingMaxPool_hls_3_0.vds
# Journal file: D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1\vivado.jou
# Running On: fengwuyu, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 42082 MB
#-----------------------------------------------------------
source finn_design_StreamingMaxPool_hls_3_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.059 ; gain = 118.012
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1/media/clr/XIlinx/finn/finn-rtllib/memstream'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_wlfxl4wj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_0_5ojjcg8a/project_StreamingMaxPool_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_6i63ps7x'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_0_c1yl8wwu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_ns3a5jn3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_8tlt_04t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_xcuclu_f'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_pgm__mle'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_lbnaqceg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_mrxzdn8q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_1_2v0axa4u/project_StreamingMaxPool_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_6_0tg6i1t4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_1_eo_ft2zd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_7_0_5dpxcc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9n0z3xny'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_8__tki43oj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_oywzn2g7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_9_abi4l1b9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_0_quz2zfen/project_StreamingDataWidthConverter_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_10_h0juerdy'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_1_r23awlkq/project_MVAU_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_11_3tv6qxnb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u3hxulek'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_12_lm1clnxa'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_2_z93d_1rj/project_StreamingMaxPool_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_13_583cxnvb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_2_oczdtiib'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_14_k4fncn1n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_de665nz_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_15_1i7_04ny'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_qjg7t3xq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_16_hou74g4l'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_1_s6worver/project_StreamingDataWidthConverter_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_17_cmro96l_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_2_ufu323e_/project_MVAU_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_18_b5raj_ho'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_c3ztzkwv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_19_enco_dbj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_3_igc1mjk8/project_StreamingMaxPool_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_20_nu4uu0sy'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_3_fpihnftc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_21_086iw6t9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_5t1fuam0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_22_t4n_jkuj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_yajhnku3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_23_y9rnvntt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_05ww9hda'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_24_ylzveoao'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_3_5vl2hbpw/project_MVAU_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_25_5vaibwsp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_ab4eighi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_26_xzg9s7nq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_4_o30d23mp/project_StreamingMaxPool_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_27_ej9wchtr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_4_lasvhgnt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_28_hm6xtqk0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_8__bwffe1d'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_29_oqgwb2ay'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_cq84zytp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_30_c_bk1cl9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_166qp8mj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_31_tt3lfz47'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_4__ok_a9cj/project_MVAU_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_32_59unwooc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_0s7sq3bt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_33_iufu7as2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_5_c0eo27gp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_34_70ldgat7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_l6pn1lgr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_35_5c_fr02n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_pr473df_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_36_x2yax__b'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_31ouz5n4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_37_iz2r64sq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_5_ol2hz86g/project_MVAU_hls_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_38_68gyno9a'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_2_8vctij35/project_StreamingDataWidthConverter_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_39_711xoee7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_6_y0qmdba0/project_MVAU_hls_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_40_qmte1qgl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_mxe_m8it'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_41_ydah_m51'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_6_59g9igco'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_42_slirpjfi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_4npximp0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_43_4lup8wdo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_t2nz2da6'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_44_3nh99_gf'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_evu11cig'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_45_8stog746'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_46_fggz943t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_jrps1wlr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_47_imagao10'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_48_eoppwpa1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_6dd98hur'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_49_33e6bl_t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_7_5qrmxzdy'.
INFO: [Common 17-14] Message 'IP_Flow 19-1700' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: finn_design_StreamingMaxPool_hls_3_0
Command: synth_design -top finn_design_StreamingMaxPool_hls_3_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6232
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1859.637 ; gain = 413.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingMaxPool_hls_3_0' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_3_0/synth/finn_design_StreamingMaxPool_hls_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_hls_3' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b14f/hdl/verilog/StreamingMaxPool_hls_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b14f/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b14f/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b14f/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b14f/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_hls_3_flow_control_loop_pipe_sequential_init' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b14f/hdl/verilog/StreamingMaxPool_hls_3_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_hls_3_flow_control_loop_pipe_sequential_init' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b14f/hdl/verilog/StreamingMaxPool_hls_3_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b14f/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b14f/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b14f/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b14f/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b14f/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b14f/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_hls_3_regslice_both' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b14f/hdl/verilog/StreamingMaxPool_hls_3_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_hls_3_regslice_both' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b14f/hdl/verilog/StreamingMaxPool_hls_3_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_hls_3' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b14f/hdl/verilog/StreamingMaxPool_hls_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingMaxPool_hls_3_0' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_3_0/synth/finn_design_StreamingMaxPool_hls_3_0.v:53]
WARNING: [Synth 8-7129] Port reset in module StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1978.703 ; gain = 532.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1978.703 ; gain = 532.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1978.703 ; gain = 532.238
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1978.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_3_0/constraints/StreamingMaxPool_hls_3_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_3_0/constraints/StreamingMaxPool_hls_3_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2054.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2059.996 ; gain = 5.246
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2059.996 ; gain = 613.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2059.996 ; gain = 613.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2059.996 ; gain = 613.531
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2059.996 ; gain = 613.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 96    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---RAMs : 
	               78 Bit	(26 X 3 bit)          RAMs := 32    
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 98    
	   2 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 193   
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 188   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 2059.996 ; gain = 613.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                                                          | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_U/ram_reg    | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_1_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_2_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_3_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_4_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_5_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_6_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_7_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_8_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_9_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_10_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_11_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_12_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_13_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_14_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_15_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_16_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_17_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_18_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_19_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_20_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_21_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_22_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_23_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_24_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_25_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_26_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_27_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_28_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_29_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_30_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_31_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
+------------+-------------------------------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2059.996 ; gain = 613.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 2059.996 ; gain = 613.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                                                          | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_U/ram_reg    | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_1_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_2_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_3_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_4_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_5_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_6_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_7_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_8_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_9_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_10_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_11_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_12_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_13_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_14_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_15_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_16_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_17_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_18_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_19_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_20_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_21_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_22_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_23_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_24_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_25_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_26_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_27_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_28_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_29_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_30_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_31_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
+------------+-------------------------------------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 2059.996 ; gain = 613.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 2059.996 ; gain = 613.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 2059.996 ; gain = 613.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 2059.996 ; gain = 613.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 2059.996 ; gain = 613.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 2059.996 ; gain = 613.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 2059.996 ; gain = 613.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     4|
|2     |LUT2     |   103|
|3     |LUT3     |   308|
|4     |LUT4     |   111|
|5     |LUT5     |   224|
|6     |LUT6     |    66|
|7     |RAM16X1S |   192|
|8     |FDRE     |   754|
|9     |FDSE     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 2059.996 ; gain = 613.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 2059.996 ; gain = 532.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 2059.996 ; gain = 613.531
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2059.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 192 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2059.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 192 instances

Synth Design complete, checksum: 2556da4
INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 2059.996 ; gain = 1016.301
INFO: [Common 17-1381] The checkpoint 'D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1/finn_design_StreamingMaxPool_hls_3_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP finn_design_StreamingMaxPool_hls_3_0, cache-ID = 501e1ee18a7a7c61
INFO: [Coretcl 2-1174] Renamed 42 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1/finn_design_StreamingMaxPool_hls_3_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_StreamingMaxPool_hls_3_0_utilization_synth.rpt -pb finn_design_StreamingMaxPool_hls_3_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 23:19:22 2024...
