#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cfd230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cfd3c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1cf02d0 .functor NOT 1, L_0x1d47f00, C4<0>, C4<0>, C4<0>;
L_0x1d47ce0 .functor XOR 2, L_0x1d47b80, L_0x1d47c40, C4<00>, C4<00>;
L_0x1d47df0 .functor XOR 2, L_0x1d47ce0, L_0x1d47d50, C4<00>, C4<00>;
v0x1d44070_0 .net *"_ivl_10", 1 0, L_0x1d47d50;  1 drivers
v0x1d44170_0 .net *"_ivl_12", 1 0, L_0x1d47df0;  1 drivers
v0x1d44250_0 .net *"_ivl_2", 1 0, L_0x1d474f0;  1 drivers
v0x1d44310_0 .net *"_ivl_4", 1 0, L_0x1d47b80;  1 drivers
v0x1d443f0_0 .net *"_ivl_6", 1 0, L_0x1d47c40;  1 drivers
v0x1d44520_0 .net *"_ivl_8", 1 0, L_0x1d47ce0;  1 drivers
v0x1d44600_0 .net "a", 0 0, v0x1d41ab0_0;  1 drivers
v0x1d446a0_0 .net "b", 0 0, v0x1d41b50_0;  1 drivers
v0x1d44740_0 .net "c", 0 0, v0x1d41bf0_0;  1 drivers
v0x1d447e0_0 .var "clk", 0 0;
v0x1d44880_0 .net "d", 0 0, v0x1d41d30_0;  1 drivers
v0x1d44920_0 .net "out_pos_dut", 0 0, L_0x1d47a00;  1 drivers
v0x1d449c0_0 .net "out_pos_ref", 0 0, L_0x1d46000;  1 drivers
v0x1d44a60_0 .net "out_sop_dut", 0 0, L_0x1d47090;  1 drivers
v0x1d44b00_0 .net "out_sop_ref", 0 0, L_0x1d1c260;  1 drivers
v0x1d44ba0_0 .var/2u "stats1", 223 0;
v0x1d44c40_0 .var/2u "strobe", 0 0;
v0x1d44df0_0 .net "tb_match", 0 0, L_0x1d47f00;  1 drivers
v0x1d44ec0_0 .net "tb_mismatch", 0 0, L_0x1cf02d0;  1 drivers
v0x1d44f60_0 .net "wavedrom_enable", 0 0, v0x1d42000_0;  1 drivers
v0x1d45030_0 .net "wavedrom_title", 511 0, v0x1d420a0_0;  1 drivers
L_0x1d474f0 .concat [ 1 1 0 0], L_0x1d46000, L_0x1d1c260;
L_0x1d47b80 .concat [ 1 1 0 0], L_0x1d46000, L_0x1d1c260;
L_0x1d47c40 .concat [ 1 1 0 0], L_0x1d47a00, L_0x1d47090;
L_0x1d47d50 .concat [ 1 1 0 0], L_0x1d46000, L_0x1d1c260;
L_0x1d47f00 .cmp/eeq 2, L_0x1d474f0, L_0x1d47df0;
S_0x1cfd550 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1cfd3c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1cf06b0 .functor AND 1, v0x1d41bf0_0, v0x1d41d30_0, C4<1>, C4<1>;
L_0x1cf0a90 .functor NOT 1, v0x1d41ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf0e70 .functor NOT 1, v0x1d41b50_0, C4<0>, C4<0>, C4<0>;
L_0x1cf10f0 .functor AND 1, L_0x1cf0a90, L_0x1cf0e70, C4<1>, C4<1>;
L_0x1d07dc0 .functor AND 1, L_0x1cf10f0, v0x1d41bf0_0, C4<1>, C4<1>;
L_0x1d1c260 .functor OR 1, L_0x1cf06b0, L_0x1d07dc0, C4<0>, C4<0>;
L_0x1d45480 .functor NOT 1, v0x1d41b50_0, C4<0>, C4<0>, C4<0>;
L_0x1d454f0 .functor OR 1, L_0x1d45480, v0x1d41d30_0, C4<0>, C4<0>;
L_0x1d45600 .functor AND 1, v0x1d41bf0_0, L_0x1d454f0, C4<1>, C4<1>;
L_0x1d456c0 .functor NOT 1, v0x1d41ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1d45790 .functor OR 1, L_0x1d456c0, v0x1d41b50_0, C4<0>, C4<0>;
L_0x1d45800 .functor AND 1, L_0x1d45600, L_0x1d45790, C4<1>, C4<1>;
L_0x1d45980 .functor NOT 1, v0x1d41b50_0, C4<0>, C4<0>, C4<0>;
L_0x1d459f0 .functor OR 1, L_0x1d45980, v0x1d41d30_0, C4<0>, C4<0>;
L_0x1d45910 .functor AND 1, v0x1d41bf0_0, L_0x1d459f0, C4<1>, C4<1>;
L_0x1d45b80 .functor NOT 1, v0x1d41ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1d45c80 .functor OR 1, L_0x1d45b80, v0x1d41d30_0, C4<0>, C4<0>;
L_0x1d45d40 .functor AND 1, L_0x1d45910, L_0x1d45c80, C4<1>, C4<1>;
L_0x1d45ef0 .functor XNOR 1, L_0x1d45800, L_0x1d45d40, C4<0>, C4<0>;
v0x1cefc00_0 .net *"_ivl_0", 0 0, L_0x1cf06b0;  1 drivers
v0x1cf0000_0 .net *"_ivl_12", 0 0, L_0x1d45480;  1 drivers
v0x1cf03e0_0 .net *"_ivl_14", 0 0, L_0x1d454f0;  1 drivers
v0x1cf07c0_0 .net *"_ivl_16", 0 0, L_0x1d45600;  1 drivers
v0x1cf0ba0_0 .net *"_ivl_18", 0 0, L_0x1d456c0;  1 drivers
v0x1cf0f80_0 .net *"_ivl_2", 0 0, L_0x1cf0a90;  1 drivers
v0x1cf1200_0 .net *"_ivl_20", 0 0, L_0x1d45790;  1 drivers
v0x1d40020_0 .net *"_ivl_24", 0 0, L_0x1d45980;  1 drivers
v0x1d40100_0 .net *"_ivl_26", 0 0, L_0x1d459f0;  1 drivers
v0x1d401e0_0 .net *"_ivl_28", 0 0, L_0x1d45910;  1 drivers
v0x1d402c0_0 .net *"_ivl_30", 0 0, L_0x1d45b80;  1 drivers
v0x1d403a0_0 .net *"_ivl_32", 0 0, L_0x1d45c80;  1 drivers
v0x1d40480_0 .net *"_ivl_36", 0 0, L_0x1d45ef0;  1 drivers
L_0x7fe11fa69018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d40540_0 .net *"_ivl_38", 0 0, L_0x7fe11fa69018;  1 drivers
v0x1d40620_0 .net *"_ivl_4", 0 0, L_0x1cf0e70;  1 drivers
v0x1d40700_0 .net *"_ivl_6", 0 0, L_0x1cf10f0;  1 drivers
v0x1d407e0_0 .net *"_ivl_8", 0 0, L_0x1d07dc0;  1 drivers
v0x1d408c0_0 .net "a", 0 0, v0x1d41ab0_0;  alias, 1 drivers
v0x1d40980_0 .net "b", 0 0, v0x1d41b50_0;  alias, 1 drivers
v0x1d40a40_0 .net "c", 0 0, v0x1d41bf0_0;  alias, 1 drivers
v0x1d40b00_0 .net "d", 0 0, v0x1d41d30_0;  alias, 1 drivers
v0x1d40bc0_0 .net "out_pos", 0 0, L_0x1d46000;  alias, 1 drivers
v0x1d40c80_0 .net "out_sop", 0 0, L_0x1d1c260;  alias, 1 drivers
v0x1d40d40_0 .net "pos0", 0 0, L_0x1d45800;  1 drivers
v0x1d40e00_0 .net "pos1", 0 0, L_0x1d45d40;  1 drivers
L_0x1d46000 .functor MUXZ 1, L_0x7fe11fa69018, L_0x1d45800, L_0x1d45ef0, C4<>;
S_0x1d40f80 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1cfd3c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1d41ab0_0 .var "a", 0 0;
v0x1d41b50_0 .var "b", 0 0;
v0x1d41bf0_0 .var "c", 0 0;
v0x1d41c90_0 .net "clk", 0 0, v0x1d447e0_0;  1 drivers
v0x1d41d30_0 .var "d", 0 0;
v0x1d41e20_0 .var/2u "fail", 0 0;
v0x1d41ec0_0 .var/2u "fail1", 0 0;
v0x1d41f60_0 .net "tb_match", 0 0, L_0x1d47f00;  alias, 1 drivers
v0x1d42000_0 .var "wavedrom_enable", 0 0;
v0x1d420a0_0 .var "wavedrom_title", 511 0;
E_0x1cfbba0/0 .event negedge, v0x1d41c90_0;
E_0x1cfbba0/1 .event posedge, v0x1d41c90_0;
E_0x1cfbba0 .event/or E_0x1cfbba0/0, E_0x1cfbba0/1;
S_0x1d412b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1d40f80;
 .timescale -12 -12;
v0x1d414f0_0 .var/2s "i", 31 0;
E_0x1cfba40 .event posedge, v0x1d41c90_0;
S_0x1d415f0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1d40f80;
 .timescale -12 -12;
v0x1d417f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d418d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1d40f80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d42280 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1cfd3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d461b0 .functor AND 1, v0x1d41ab0_0, v0x1d41b50_0, C4<1>, C4<1>;
L_0x1d46350 .functor NOT 1, v0x1d41bf0_0, C4<0>, C4<0>, C4<0>;
L_0x1d464f0 .functor AND 1, L_0x1d461b0, L_0x1d46350, C4<1>, C4<1>;
L_0x1d46600 .functor NOT 1, v0x1d41d30_0, C4<0>, C4<0>, C4<0>;
L_0x1d467b0 .functor AND 1, L_0x1d464f0, L_0x1d46600, C4<1>, C4<1>;
L_0x1d468c0 .functor NOT 1, v0x1d41ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1d46a80 .functor AND 1, L_0x1d468c0, v0x1d41b50_0, C4<1>, C4<1>;
L_0x1d46b40 .functor AND 1, L_0x1d46a80, v0x1d41bf0_0, C4<1>, C4<1>;
L_0x1d46c50 .functor AND 1, L_0x1d46b40, v0x1d41d30_0, C4<1>, C4<1>;
L_0x1d46d10 .functor OR 1, L_0x1d467b0, L_0x1d46c50, C4<0>, C4<0>;
L_0x1d46e80 .functor AND 1, v0x1d41ab0_0, v0x1d41b50_0, C4<1>, C4<1>;
L_0x1d46ef0 .functor AND 1, L_0x1d46e80, v0x1d41bf0_0, C4<1>, C4<1>;
L_0x1d46fd0 .functor AND 1, L_0x1d46ef0, v0x1d41d30_0, C4<1>, C4<1>;
L_0x1d47090 .functor OR 1, L_0x1d46d10, L_0x1d46fd0, C4<0>, C4<0>;
L_0x1d46f60 .functor NOT 1, v0x1d41ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1d47270 .functor NOT 1, v0x1d41b50_0, C4<0>, C4<0>, C4<0>;
L_0x1d47370 .functor OR 1, L_0x1d46f60, L_0x1d47270, C4<0>, C4<0>;
L_0x1d47480 .functor NOT 1, v0x1d41bf0_0, C4<0>, C4<0>, C4<0>;
L_0x1d47590 .functor OR 1, v0x1d41ab0_0, L_0x1d47480, C4<0>, C4<0>;
L_0x1d47650 .functor AND 1, L_0x1d47370, L_0x1d47590, C4<1>, C4<1>;
L_0x1d47810 .functor NOT 1, v0x1d41d30_0, C4<0>, C4<0>, C4<0>;
L_0x1d47880 .functor OR 1, v0x1d41b50_0, L_0x1d47810, C4<0>, C4<0>;
L_0x1d47a00 .functor AND 1, L_0x1d47650, L_0x1d47880, C4<1>, C4<1>;
v0x1d42440_0 .net *"_ivl_0", 0 0, L_0x1d461b0;  1 drivers
v0x1d42520_0 .net *"_ivl_10", 0 0, L_0x1d468c0;  1 drivers
v0x1d42600_0 .net *"_ivl_12", 0 0, L_0x1d46a80;  1 drivers
v0x1d426f0_0 .net *"_ivl_14", 0 0, L_0x1d46b40;  1 drivers
v0x1d427d0_0 .net *"_ivl_16", 0 0, L_0x1d46c50;  1 drivers
v0x1d42900_0 .net *"_ivl_18", 0 0, L_0x1d46d10;  1 drivers
v0x1d429e0_0 .net *"_ivl_2", 0 0, L_0x1d46350;  1 drivers
v0x1d42ac0_0 .net *"_ivl_20", 0 0, L_0x1d46e80;  1 drivers
v0x1d42ba0_0 .net *"_ivl_22", 0 0, L_0x1d46ef0;  1 drivers
v0x1d42d10_0 .net *"_ivl_24", 0 0, L_0x1d46fd0;  1 drivers
v0x1d42df0_0 .net *"_ivl_28", 0 0, L_0x1d46f60;  1 drivers
v0x1d42ed0_0 .net *"_ivl_30", 0 0, L_0x1d47270;  1 drivers
v0x1d42fb0_0 .net *"_ivl_32", 0 0, L_0x1d47370;  1 drivers
v0x1d43090_0 .net *"_ivl_34", 0 0, L_0x1d47480;  1 drivers
v0x1d43170_0 .net *"_ivl_36", 0 0, L_0x1d47590;  1 drivers
v0x1d43250_0 .net *"_ivl_38", 0 0, L_0x1d47650;  1 drivers
v0x1d43330_0 .net *"_ivl_4", 0 0, L_0x1d464f0;  1 drivers
v0x1d43520_0 .net *"_ivl_40", 0 0, L_0x1d47810;  1 drivers
v0x1d43600_0 .net *"_ivl_42", 0 0, L_0x1d47880;  1 drivers
v0x1d436e0_0 .net *"_ivl_6", 0 0, L_0x1d46600;  1 drivers
v0x1d437c0_0 .net *"_ivl_8", 0 0, L_0x1d467b0;  1 drivers
v0x1d438a0_0 .net "a", 0 0, v0x1d41ab0_0;  alias, 1 drivers
v0x1d43940_0 .net "b", 0 0, v0x1d41b50_0;  alias, 1 drivers
v0x1d43a30_0 .net "c", 0 0, v0x1d41bf0_0;  alias, 1 drivers
v0x1d43b20_0 .net "d", 0 0, v0x1d41d30_0;  alias, 1 drivers
v0x1d43c10_0 .net "out_pos", 0 0, L_0x1d47a00;  alias, 1 drivers
v0x1d43cd0_0 .net "out_sop", 0 0, L_0x1d47090;  alias, 1 drivers
S_0x1d43e50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1cfd3c0;
 .timescale -12 -12;
E_0x1ce59f0 .event anyedge, v0x1d44c40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d44c40_0;
    %nor/r;
    %assign/vec4 v0x1d44c40_0, 0;
    %wait E_0x1ce59f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d40f80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d41e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d41ec0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d40f80;
T_4 ;
    %wait E_0x1cfbba0;
    %load/vec4 v0x1d41f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d41e20_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d40f80;
T_5 ;
    %wait E_0x1cfba40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d41d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41b50_0, 0;
    %assign/vec4 v0x1d41ab0_0, 0;
    %wait E_0x1cfba40;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d41d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41b50_0, 0;
    %assign/vec4 v0x1d41ab0_0, 0;
    %wait E_0x1cfba40;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d41d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41b50_0, 0;
    %assign/vec4 v0x1d41ab0_0, 0;
    %wait E_0x1cfba40;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d41d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41b50_0, 0;
    %assign/vec4 v0x1d41ab0_0, 0;
    %wait E_0x1cfba40;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d41d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41b50_0, 0;
    %assign/vec4 v0x1d41ab0_0, 0;
    %wait E_0x1cfba40;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d41d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41b50_0, 0;
    %assign/vec4 v0x1d41ab0_0, 0;
    %wait E_0x1cfba40;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d41d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41b50_0, 0;
    %assign/vec4 v0x1d41ab0_0, 0;
    %wait E_0x1cfba40;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d41d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41b50_0, 0;
    %assign/vec4 v0x1d41ab0_0, 0;
    %wait E_0x1cfba40;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d41d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41b50_0, 0;
    %assign/vec4 v0x1d41ab0_0, 0;
    %wait E_0x1cfba40;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d41d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41b50_0, 0;
    %assign/vec4 v0x1d41ab0_0, 0;
    %wait E_0x1cfba40;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d41d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41b50_0, 0;
    %assign/vec4 v0x1d41ab0_0, 0;
    %wait E_0x1cfba40;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d41d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41b50_0, 0;
    %assign/vec4 v0x1d41ab0_0, 0;
    %wait E_0x1cfba40;
    %load/vec4 v0x1d41e20_0;
    %store/vec4 v0x1d41ec0_0, 0, 1;
    %fork t_1, S_0x1d412b0;
    %jmp t_0;
    .scope S_0x1d412b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d414f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1d414f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1cfba40;
    %load/vec4 v0x1d414f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d41d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41b50_0, 0;
    %assign/vec4 v0x1d41ab0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d414f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d414f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1d40f80;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cfbba0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d41d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41b50_0, 0;
    %assign/vec4 v0x1d41ab0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1d41e20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1d41ec0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1cfd3c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d447e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d44c40_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1cfd3c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d447e0_0;
    %inv;
    %store/vec4 v0x1d447e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1cfd3c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d41c90_0, v0x1d44ec0_0, v0x1d44600_0, v0x1d446a0_0, v0x1d44740_0, v0x1d44880_0, v0x1d44b00_0, v0x1d44a60_0, v0x1d449c0_0, v0x1d44920_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1cfd3c0;
T_9 ;
    %load/vec4 v0x1d44ba0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1d44ba0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d44ba0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1d44ba0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1d44ba0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d44ba0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1d44ba0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d44ba0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d44ba0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d44ba0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1cfd3c0;
T_10 ;
    %wait E_0x1cfbba0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d44ba0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d44ba0_0, 4, 32;
    %load/vec4 v0x1d44df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d44ba0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d44ba0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d44ba0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d44ba0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1d44b00_0;
    %load/vec4 v0x1d44b00_0;
    %load/vec4 v0x1d44a60_0;
    %xor;
    %load/vec4 v0x1d44b00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1d44ba0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d44ba0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1d44ba0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d44ba0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1d449c0_0;
    %load/vec4 v0x1d449c0_0;
    %load/vec4 v0x1d44920_0;
    %xor;
    %load/vec4 v0x1d449c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1d44ba0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d44ba0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1d44ba0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d44ba0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response31/top_module.sv";
