/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] _00_;
  reg [19:0] _01_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [21:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[179] ^ celloutsig_1_0z);
  assign celloutsig_1_2z = ~(in_data[139] ^ in_data[107]);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 20'h00000;
    else _01_ <= in_data[88:69];
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 17'h00000;
    else _00_ <= { in_data[174:169], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_1_4z = { in_data[133:116], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } <= { in_data[151:134], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_2z[9:0] % { 1'h1, celloutsig_0_2z[7:0], celloutsig_0_3z };
  assign celloutsig_1_12z = { in_data[120:104], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_4z } % { 1'h1, in_data[134:126], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_2z = { _01_[11:2], celloutsig_0_0z } % { 1'h1, _01_[14:6], in_data[0] };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z } != { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[115:99] !== in_data[159:143];
  assign celloutsig_1_3z = celloutsig_1_0z & celloutsig_1_1z;
  assign celloutsig_1_6z = celloutsig_1_4z & in_data[112];
  assign celloutsig_1_13z = celloutsig_1_7z & celloutsig_1_9z;
  assign celloutsig_0_3z = | celloutsig_0_2z[10:2];
  assign celloutsig_0_6z = | { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_8z = | { celloutsig_1_7z, in_data[102:97] };
  assign celloutsig_1_9z = | { celloutsig_1_4z, in_data[185:164] };
  assign celloutsig_1_10z = | { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, in_data[164:153] };
  assign celloutsig_1_11z = | { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_14z = | { celloutsig_1_12z[4:3], celloutsig_1_4z };
  assign celloutsig_1_17z = | { celloutsig_1_16z, _00_[15:12], celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_1_18z = | { celloutsig_1_16z, _00_[15:12], celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[102:97] };
  assign celloutsig_0_0z = ^ in_data[79:65];
  assign celloutsig_1_7z = ^ { in_data[144], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_16z = ^ { celloutsig_1_12z[7:5], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_19z = ^ { celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_4z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_6z };
endmodule
