// Seed: 2690456721
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  id_4 :
  assert property (@(posedge 1'd0 < id_2) (1'h0) ? 1 : 1'h0)
  else $display(id_4, id_2 & id_4, "" * 1);
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0(
      id_4, id_6, id_4
  );
  wire id_8;
endmodule
