
*** Running vivado
    with args -log converter_system_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source converter_system_ila_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source converter_system_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 414.184 ; gain = 95.090
INFO: [Synth 8-638] synthesizing module 'converter_system_ila_0_0' [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/synth/converter_system_ila_0_0.v:206]
INFO: [Synth 8-638] synthesizing module 'bd_61a3' [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/hdl/bd_61a3.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_61a3_g_inst_0' [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/ip/ip_1/synth/bd_61a3_g_inst_0.v:116]
INFO: [Synth 8-638] synthesizing module 'bd_61a3_g_inst_0_gigantic_mux' [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/ip/ip_1/bd_61a3_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_61a3_g_inst_0_gigantic_mux' (2#1) [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/ip/ip_1/bd_61a3_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_61a3_g_inst_0' (3#1) [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/ip/ip_1/synth/bd_61a3_g_inst_0.v:116]
INFO: [Synth 8-638] synthesizing module 'bd_61a3_ila_lib_0' [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/ip/ip_0/synth/bd_61a3_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (11#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (12#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (22#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (24#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (26#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (31#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_61a3_ila_lib_0' (49#1) [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/ip/ip_0/synth/bd_61a3_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_61a3_slot_0_ar_0' [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/ip/ip_5/synth/bd_61a3_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (50#1) [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_61a3_slot_0_ar_0' (51#1) [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/ip/ip_5/synth/bd_61a3_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_61a3_slot_0_aw_0' [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/ip/ip_2/synth/bd_61a3_slot_0_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_61a3_slot_0_aw_0' (52#1) [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/ip/ip_2/synth/bd_61a3_slot_0_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_61a3_slot_0_b_0' [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/ip/ip_4/synth/bd_61a3_slot_0_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_61a3_slot_0_b_0' (53#1) [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/ip/ip_4/synth/bd_61a3_slot_0_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_61a3_slot_0_r_0' [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/ip/ip_6/synth/bd_61a3_slot_0_r_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_61a3_slot_0_r_0' (54#1) [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/ip/ip_6/synth/bd_61a3_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_61a3_slot_0_w_0' [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/ip/ip_3/synth/bd_61a3_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_61a3_slot_0_w_0' (55#1) [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/ip/ip_3/synth/bd_61a3_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_61a3' (56#1) [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/bd_0/hdl/bd_61a3.v:13]
INFO: [Synth 8-256] done synthesizing module 'converter_system_ila_0_0' (57#1) [c:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_system_ila_0_0/synth/converter_system_ila_0_0.v:206]
Finished RTL Elaboration : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 748.652 ; gain = 429.559
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 748.652 ; gain = 429.559
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 814.410 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 814.410 ; gain = 495.316
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 814.410 ; gain = 495.316
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 814.410 ; gain = 495.316
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 814.410 ; gain = 495.316
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:40 . Memory (MB): peak = 814.410 ; gain = 495.316
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:49 . Memory (MB): peak = 814.410 ; gain = 495.316
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:50 . Memory (MB): peak = 814.410 ; gain = 495.316
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:51 . Memory (MB): peak = 814.410 ; gain = 495.316
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:01:52 . Memory (MB): peak = 814.410 ; gain = 495.316
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:52 . Memory (MB): peak = 814.410 ; gain = 495.316
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:01:52 . Memory (MB): peak = 814.410 ; gain = 495.316
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:01:52 . Memory (MB): peak = 814.410 ; gain = 495.316
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:52 . Memory (MB): peak = 814.410 ; gain = 495.316
Finished Renaming Generated Nets : Time (s): cpu = 00:01:41 ; elapsed = 00:01:52 . Memory (MB): peak = 814.410 ; gain = 495.316

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    67|
|2     |CFGLUT5  |   184|
|3     |LUT1     |    53|
|4     |LUT2     |    68|
|5     |LUT3     |   116|
|6     |LUT4     |   299|
|7     |LUT5     |   141|
|8     |LUT6     |   832|
|9     |MUXF7    |    68|
|10    |MUXF8    |     4|
|11    |RAMB18E1 |     1|
|12    |RAMB36E1 |     7|
|13    |SRL16E   |   138|
|14    |SRLC16E  |     2|
|15    |SRLC32E  |    17|
|16    |FDRE     |  2520|
|17    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:41 ; elapsed = 00:01:52 . Memory (MB): peak = 814.410 ; gain = 495.316
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:55 . Memory (MB): peak = 814.410 ; gain = 495.316
