// Seed: 826615543
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7 = id_2;
  logic [7:0] id_8;
  always @((1'd0)) id_8[1] = 1;
  module_0(
      id_3, id_6, id_6, id_1
  );
  assign id_5 = 1 ? 1 : 1;
  wire id_9;
endmodule
