// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module selu_float_float_relu6_config_struct_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_read,
        data_1_read,
        data_2_read,
        data_3_read,
        data_4_read,
        data_5_read,
        data_6_read,
        data_7_read,
        data_8_read,
        data_9_read,
        data_10_read,
        data_11_read,
        data_12_read,
        data_13_read,
        data_14_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] data_0_read;
input  [31:0] data_1_read;
input  [31:0] data_2_read;
input  [31:0] data_3_read;
input  [31:0] data_4_read;
input  [31:0] data_5_read;
input  [31:0] data_6_read;
input  [31:0] data_7_read;
input  [31:0] data_8_read;
input  [31:0] data_9_read;
input  [31:0] data_10_read;
input  [31:0] data_11_read;
input  [31:0] data_12_read;
input  [31:0] data_13_read;
input  [31:0] data_14_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] selu_table3_address0;
reg    selu_table3_ce0;
wire   [31:0] selu_table3_q0;
wire   [9:0] selu_table3_address1;
reg    selu_table3_ce1;
wire   [31:0] selu_table3_q1;
wire   [9:0] selu_table3_address2;
reg    selu_table3_ce2;
wire   [31:0] selu_table3_q2;
wire   [9:0] selu_table3_address3;
reg    selu_table3_ce3;
wire   [31:0] selu_table3_q3;
wire   [9:0] selu_table3_address4;
reg    selu_table3_ce4;
wire   [31:0] selu_table3_q4;
wire   [9:0] selu_table3_address5;
reg    selu_table3_ce5;
wire   [31:0] selu_table3_q5;
wire   [9:0] selu_table3_address6;
reg    selu_table3_ce6;
wire   [31:0] selu_table3_q6;
wire   [9:0] selu_table3_address7;
reg    selu_table3_ce7;
wire   [31:0] selu_table3_q7;
wire   [9:0] selu_table3_address8;
reg    selu_table3_ce8;
wire   [31:0] selu_table3_q8;
wire   [9:0] selu_table3_address9;
reg    selu_table3_ce9;
wire   [31:0] selu_table3_q9;
wire   [9:0] selu_table3_address10;
reg    selu_table3_ce10;
wire   [31:0] selu_table3_q10;
wire   [9:0] selu_table3_address11;
reg    selu_table3_ce11;
wire   [31:0] selu_table3_q11;
wire   [9:0] selu_table3_address12;
reg    selu_table3_ce12;
wire   [31:0] selu_table3_q12;
wire   [9:0] selu_table3_address13;
reg    selu_table3_ce13;
wire   [31:0] selu_table3_q13;
wire   [9:0] selu_table3_address14;
reg    selu_table3_ce14;
wire   [31:0] selu_table3_q14;
wire   [31:0] grp_fu_580_p2;
reg   [31:0] reg_835;
reg   [0:0] and_ln776_reg_2215;
reg   [0:0] and_ln776_reg_2215_pp0_iter2_reg;
reg   [31:0] reg_835_pp0_iter4_reg;
reg   [31:0] reg_835_pp0_iter5_reg;
reg   [31:0] reg_835_pp0_iter6_reg;
reg   [31:0] reg_835_pp0_iter7_reg;
wire   [31:0] grp_fu_586_p2;
reg   [31:0] reg_841;
reg   [0:0] and_ln776_23_reg_2219;
reg   [0:0] and_ln776_23_reg_2219_pp0_iter2_reg;
reg   [31:0] reg_841_pp0_iter4_reg;
reg   [31:0] reg_841_pp0_iter5_reg;
reg   [31:0] reg_841_pp0_iter6_reg;
reg   [31:0] reg_841_pp0_iter7_reg;
wire   [31:0] grp_fu_592_p2;
reg   [31:0] reg_847;
reg   [0:0] and_ln776_24_reg_2223;
reg   [0:0] and_ln776_24_reg_2223_pp0_iter2_reg;
reg   [31:0] reg_847_pp0_iter4_reg;
reg   [31:0] reg_847_pp0_iter5_reg;
reg   [31:0] reg_847_pp0_iter6_reg;
reg   [31:0] reg_847_pp0_iter7_reg;
wire   [31:0] grp_fu_598_p2;
reg   [31:0] reg_853;
reg   [0:0] and_ln776_25_reg_2227;
reg   [0:0] and_ln776_25_reg_2227_pp0_iter2_reg;
reg   [31:0] reg_853_pp0_iter4_reg;
reg   [31:0] reg_853_pp0_iter5_reg;
reg   [31:0] reg_853_pp0_iter6_reg;
reg   [31:0] reg_853_pp0_iter7_reg;
wire   [31:0] grp_fu_604_p2;
reg   [31:0] reg_859;
reg   [0:0] and_ln776_26_reg_2231;
reg   [0:0] and_ln776_26_reg_2231_pp0_iter2_reg;
reg   [31:0] reg_859_pp0_iter4_reg;
reg   [31:0] reg_859_pp0_iter5_reg;
reg   [31:0] reg_859_pp0_iter6_reg;
reg   [31:0] reg_859_pp0_iter7_reg;
wire   [31:0] grp_fu_610_p2;
reg   [31:0] reg_865;
reg   [0:0] and_ln776_27_reg_2235;
reg   [0:0] and_ln776_27_reg_2235_pp0_iter2_reg;
reg   [31:0] reg_865_pp0_iter4_reg;
reg   [31:0] reg_865_pp0_iter5_reg;
reg   [31:0] reg_865_pp0_iter6_reg;
reg   [31:0] reg_865_pp0_iter7_reg;
wire   [31:0] grp_fu_616_p2;
reg   [31:0] reg_871;
reg   [0:0] and_ln776_28_reg_2239;
reg   [0:0] and_ln776_28_reg_2239_pp0_iter2_reg;
reg   [31:0] reg_871_pp0_iter4_reg;
reg   [31:0] reg_871_pp0_iter5_reg;
reg   [31:0] reg_871_pp0_iter6_reg;
reg   [31:0] reg_871_pp0_iter7_reg;
wire   [31:0] grp_fu_622_p2;
reg   [31:0] reg_877;
reg   [0:0] and_ln776_29_reg_2243;
reg   [0:0] and_ln776_29_reg_2243_pp0_iter2_reg;
reg   [31:0] reg_877_pp0_iter4_reg;
reg   [31:0] reg_877_pp0_iter5_reg;
reg   [31:0] reg_877_pp0_iter6_reg;
reg   [31:0] reg_877_pp0_iter7_reg;
wire   [31:0] grp_fu_628_p2;
reg   [31:0] reg_883;
reg   [0:0] and_ln776_30_reg_2247;
reg   [0:0] and_ln776_30_reg_2247_pp0_iter2_reg;
reg   [31:0] reg_883_pp0_iter4_reg;
reg   [31:0] reg_883_pp0_iter5_reg;
reg   [31:0] reg_883_pp0_iter6_reg;
reg   [31:0] reg_883_pp0_iter7_reg;
wire   [31:0] grp_fu_634_p2;
reg   [31:0] reg_889;
reg   [0:0] and_ln776_31_reg_2251;
reg   [0:0] and_ln776_31_reg_2251_pp0_iter2_reg;
reg   [31:0] reg_889_pp0_iter4_reg;
reg   [31:0] reg_889_pp0_iter5_reg;
reg   [31:0] reg_889_pp0_iter6_reg;
reg   [31:0] reg_889_pp0_iter7_reg;
wire   [31:0] grp_fu_640_p2;
reg   [31:0] reg_895;
reg   [0:0] and_ln776_32_reg_2255;
reg   [0:0] and_ln776_32_reg_2255_pp0_iter2_reg;
reg   [31:0] reg_895_pp0_iter4_reg;
reg   [31:0] reg_895_pp0_iter5_reg;
reg   [31:0] reg_895_pp0_iter6_reg;
reg   [31:0] reg_895_pp0_iter7_reg;
wire   [31:0] grp_fu_646_p2;
reg   [31:0] reg_901;
reg   [0:0] and_ln776_33_reg_2259;
reg   [0:0] and_ln776_33_reg_2259_pp0_iter2_reg;
reg   [31:0] reg_901_pp0_iter4_reg;
reg   [31:0] reg_901_pp0_iter5_reg;
reg   [31:0] reg_901_pp0_iter6_reg;
reg   [31:0] reg_901_pp0_iter7_reg;
wire   [31:0] grp_fu_652_p2;
reg   [31:0] reg_907;
reg   [0:0] and_ln776_34_reg_2263;
reg   [0:0] and_ln776_34_reg_2263_pp0_iter2_reg;
reg   [31:0] reg_907_pp0_iter4_reg;
reg   [31:0] reg_907_pp0_iter5_reg;
reg   [31:0] reg_907_pp0_iter6_reg;
reg   [31:0] reg_907_pp0_iter7_reg;
wire   [31:0] grp_fu_658_p2;
reg   [31:0] reg_913;
reg   [0:0] and_ln776_35_reg_2267;
reg   [0:0] and_ln776_35_reg_2267_pp0_iter2_reg;
reg   [31:0] reg_913_pp0_iter4_reg;
reg   [31:0] reg_913_pp0_iter5_reg;
reg   [31:0] reg_913_pp0_iter6_reg;
reg   [31:0] reg_913_pp0_iter7_reg;
wire   [31:0] grp_fu_664_p2;
reg   [31:0] reg_919;
reg   [0:0] and_ln776_36_reg_2271;
reg   [0:0] and_ln776_36_reg_2271_pp0_iter2_reg;
reg   [31:0] reg_919_pp0_iter4_reg;
reg   [31:0] reg_919_pp0_iter5_reg;
reg   [31:0] reg_919_pp0_iter6_reg;
reg   [31:0] reg_919_pp0_iter7_reg;
reg   [31:0] data_14_read_1_reg_2110;
reg   [31:0] data_13_read_1_reg_2117;
reg   [31:0] data_12_read_1_reg_2124;
reg   [31:0] data_11_read_1_reg_2131;
reg   [31:0] data_10_read_1_reg_2138;
reg   [31:0] data_9_read_3_reg_2145;
reg   [31:0] data_8_read_3_reg_2152;
reg   [31:0] data_7_read_3_reg_2159;
reg   [31:0] data_6_read_3_reg_2166;
reg   [31:0] data_5_read_3_reg_2173;
reg   [31:0] data_4_read_4_reg_2180;
reg   [31:0] data_3_read_4_reg_2187;
reg   [31:0] data_2_read_4_reg_2194;
reg   [31:0] data_1_read_4_reg_2201;
reg   [31:0] data_0_read_4_reg_2208;
wire   [0:0] and_ln776_fu_960_p2;
reg   [0:0] and_ln776_reg_2215_pp0_iter3_reg;
reg   [0:0] and_ln776_reg_2215_pp0_iter4_reg;
reg   [0:0] and_ln776_reg_2215_pp0_iter5_reg;
reg   [0:0] and_ln776_reg_2215_pp0_iter6_reg;
reg   [0:0] and_ln776_reg_2215_pp0_iter7_reg;
reg   [0:0] and_ln776_reg_2215_pp0_iter8_reg;
wire   [0:0] and_ln776_23_fu_1001_p2;
reg   [0:0] and_ln776_23_reg_2219_pp0_iter3_reg;
reg   [0:0] and_ln776_23_reg_2219_pp0_iter4_reg;
reg   [0:0] and_ln776_23_reg_2219_pp0_iter5_reg;
reg   [0:0] and_ln776_23_reg_2219_pp0_iter6_reg;
reg   [0:0] and_ln776_23_reg_2219_pp0_iter7_reg;
reg   [0:0] and_ln776_23_reg_2219_pp0_iter8_reg;
wire   [0:0] and_ln776_24_fu_1042_p2;
reg   [0:0] and_ln776_24_reg_2223_pp0_iter3_reg;
reg   [0:0] and_ln776_24_reg_2223_pp0_iter4_reg;
reg   [0:0] and_ln776_24_reg_2223_pp0_iter5_reg;
reg   [0:0] and_ln776_24_reg_2223_pp0_iter6_reg;
reg   [0:0] and_ln776_24_reg_2223_pp0_iter7_reg;
reg   [0:0] and_ln776_24_reg_2223_pp0_iter8_reg;
wire   [0:0] and_ln776_25_fu_1083_p2;
reg   [0:0] and_ln776_25_reg_2227_pp0_iter3_reg;
reg   [0:0] and_ln776_25_reg_2227_pp0_iter4_reg;
reg   [0:0] and_ln776_25_reg_2227_pp0_iter5_reg;
reg   [0:0] and_ln776_25_reg_2227_pp0_iter6_reg;
reg   [0:0] and_ln776_25_reg_2227_pp0_iter7_reg;
reg   [0:0] and_ln776_25_reg_2227_pp0_iter8_reg;
wire   [0:0] and_ln776_26_fu_1124_p2;
reg   [0:0] and_ln776_26_reg_2231_pp0_iter3_reg;
reg   [0:0] and_ln776_26_reg_2231_pp0_iter4_reg;
reg   [0:0] and_ln776_26_reg_2231_pp0_iter5_reg;
reg   [0:0] and_ln776_26_reg_2231_pp0_iter6_reg;
reg   [0:0] and_ln776_26_reg_2231_pp0_iter7_reg;
reg   [0:0] and_ln776_26_reg_2231_pp0_iter8_reg;
wire   [0:0] and_ln776_27_fu_1165_p2;
reg   [0:0] and_ln776_27_reg_2235_pp0_iter3_reg;
reg   [0:0] and_ln776_27_reg_2235_pp0_iter4_reg;
reg   [0:0] and_ln776_27_reg_2235_pp0_iter5_reg;
reg   [0:0] and_ln776_27_reg_2235_pp0_iter6_reg;
reg   [0:0] and_ln776_27_reg_2235_pp0_iter7_reg;
reg   [0:0] and_ln776_27_reg_2235_pp0_iter8_reg;
wire   [0:0] and_ln776_28_fu_1206_p2;
reg   [0:0] and_ln776_28_reg_2239_pp0_iter3_reg;
reg   [0:0] and_ln776_28_reg_2239_pp0_iter4_reg;
reg   [0:0] and_ln776_28_reg_2239_pp0_iter5_reg;
reg   [0:0] and_ln776_28_reg_2239_pp0_iter6_reg;
reg   [0:0] and_ln776_28_reg_2239_pp0_iter7_reg;
reg   [0:0] and_ln776_28_reg_2239_pp0_iter8_reg;
wire   [0:0] and_ln776_29_fu_1247_p2;
reg   [0:0] and_ln776_29_reg_2243_pp0_iter3_reg;
reg   [0:0] and_ln776_29_reg_2243_pp0_iter4_reg;
reg   [0:0] and_ln776_29_reg_2243_pp0_iter5_reg;
reg   [0:0] and_ln776_29_reg_2243_pp0_iter6_reg;
reg   [0:0] and_ln776_29_reg_2243_pp0_iter7_reg;
reg   [0:0] and_ln776_29_reg_2243_pp0_iter8_reg;
wire   [0:0] and_ln776_30_fu_1288_p2;
reg   [0:0] and_ln776_30_reg_2247_pp0_iter3_reg;
reg   [0:0] and_ln776_30_reg_2247_pp0_iter4_reg;
reg   [0:0] and_ln776_30_reg_2247_pp0_iter5_reg;
reg   [0:0] and_ln776_30_reg_2247_pp0_iter6_reg;
reg   [0:0] and_ln776_30_reg_2247_pp0_iter7_reg;
reg   [0:0] and_ln776_30_reg_2247_pp0_iter8_reg;
wire   [0:0] and_ln776_31_fu_1329_p2;
reg   [0:0] and_ln776_31_reg_2251_pp0_iter3_reg;
reg   [0:0] and_ln776_31_reg_2251_pp0_iter4_reg;
reg   [0:0] and_ln776_31_reg_2251_pp0_iter5_reg;
reg   [0:0] and_ln776_31_reg_2251_pp0_iter6_reg;
reg   [0:0] and_ln776_31_reg_2251_pp0_iter7_reg;
reg   [0:0] and_ln776_31_reg_2251_pp0_iter8_reg;
wire   [0:0] and_ln776_32_fu_1370_p2;
reg   [0:0] and_ln776_32_reg_2255_pp0_iter3_reg;
reg   [0:0] and_ln776_32_reg_2255_pp0_iter4_reg;
reg   [0:0] and_ln776_32_reg_2255_pp0_iter5_reg;
reg   [0:0] and_ln776_32_reg_2255_pp0_iter6_reg;
reg   [0:0] and_ln776_32_reg_2255_pp0_iter7_reg;
reg   [0:0] and_ln776_32_reg_2255_pp0_iter8_reg;
wire   [0:0] and_ln776_33_fu_1411_p2;
reg   [0:0] and_ln776_33_reg_2259_pp0_iter3_reg;
reg   [0:0] and_ln776_33_reg_2259_pp0_iter4_reg;
reg   [0:0] and_ln776_33_reg_2259_pp0_iter5_reg;
reg   [0:0] and_ln776_33_reg_2259_pp0_iter6_reg;
reg   [0:0] and_ln776_33_reg_2259_pp0_iter7_reg;
reg   [0:0] and_ln776_33_reg_2259_pp0_iter8_reg;
wire   [0:0] and_ln776_34_fu_1452_p2;
reg   [0:0] and_ln776_34_reg_2263_pp0_iter3_reg;
reg   [0:0] and_ln776_34_reg_2263_pp0_iter4_reg;
reg   [0:0] and_ln776_34_reg_2263_pp0_iter5_reg;
reg   [0:0] and_ln776_34_reg_2263_pp0_iter6_reg;
reg   [0:0] and_ln776_34_reg_2263_pp0_iter7_reg;
reg   [0:0] and_ln776_34_reg_2263_pp0_iter8_reg;
wire   [0:0] and_ln776_35_fu_1493_p2;
reg   [0:0] and_ln776_35_reg_2267_pp0_iter3_reg;
reg   [0:0] and_ln776_35_reg_2267_pp0_iter4_reg;
reg   [0:0] and_ln776_35_reg_2267_pp0_iter5_reg;
reg   [0:0] and_ln776_35_reg_2267_pp0_iter6_reg;
reg   [0:0] and_ln776_35_reg_2267_pp0_iter7_reg;
reg   [0:0] and_ln776_35_reg_2267_pp0_iter8_reg;
wire   [0:0] and_ln776_36_fu_1534_p2;
reg   [0:0] and_ln776_36_reg_2271_pp0_iter3_reg;
reg   [0:0] and_ln776_36_reg_2271_pp0_iter4_reg;
reg   [0:0] and_ln776_36_reg_2271_pp0_iter5_reg;
reg   [0:0] and_ln776_36_reg_2271_pp0_iter6_reg;
reg   [0:0] and_ln776_36_reg_2271_pp0_iter7_reg;
reg   [0:0] and_ln776_36_reg_2271_pp0_iter8_reg;
wire   [31:0] grp_fu_670_p2;
reg   [31:0] tmp_2_reg_2275;
wire   [31:0] grp_fu_675_p2;
reg   [31:0] tmp_2_1_reg_2280;
wire   [31:0] grp_fu_680_p2;
reg   [31:0] tmp_2_2_reg_2285;
wire   [31:0] grp_fu_685_p2;
reg   [31:0] tmp_2_3_reg_2290;
wire   [31:0] grp_fu_690_p2;
reg   [31:0] tmp_2_4_reg_2295;
wire   [31:0] grp_fu_695_p2;
reg   [31:0] tmp_2_5_reg_2300;
wire   [31:0] grp_fu_700_p2;
reg   [31:0] tmp_2_6_reg_2305;
wire   [31:0] grp_fu_705_p2;
reg   [31:0] tmp_2_7_reg_2310;
wire   [31:0] grp_fu_710_p2;
reg   [31:0] tmp_2_8_reg_2315;
wire   [31:0] grp_fu_715_p2;
reg   [31:0] tmp_2_9_reg_2320;
wire   [31:0] grp_fu_720_p2;
reg   [31:0] tmp_2_s_reg_2325;
wire   [31:0] grp_fu_725_p2;
reg   [31:0] tmp_2_10_reg_2330;
wire   [31:0] grp_fu_730_p2;
reg   [31:0] tmp_2_11_14_reg_2335;
wire   [31:0] grp_fu_735_p2;
reg   [31:0] tmp_2_12_reg_2340;
wire   [31:0] grp_fu_740_p2;
reg   [31:0] tmp_2_13_reg_2345;
wire   [9:0] select_ln780_fu_1560_p3;
reg   [9:0] select_ln780_reg_2350;
wire   [9:0] select_ln780_1_fu_1588_p3;
reg   [9:0] select_ln780_1_reg_2355;
wire   [9:0] select_ln780_2_fu_1616_p3;
reg   [9:0] select_ln780_2_reg_2360;
wire   [9:0] select_ln780_3_fu_1644_p3;
reg   [9:0] select_ln780_3_reg_2365;
wire   [9:0] select_ln780_4_fu_1672_p3;
reg   [9:0] select_ln780_4_reg_2370;
wire   [9:0] select_ln780_5_fu_1700_p3;
reg   [9:0] select_ln780_5_reg_2375;
wire   [9:0] select_ln780_6_fu_1728_p3;
reg   [9:0] select_ln780_6_reg_2380;
wire   [9:0] select_ln780_7_fu_1756_p3;
reg   [9:0] select_ln780_7_reg_2385;
wire   [9:0] select_ln780_8_fu_1784_p3;
reg   [9:0] select_ln780_8_reg_2390;
wire   [9:0] select_ln780_9_fu_1812_p3;
reg   [9:0] select_ln780_9_reg_2395;
wire   [9:0] select_ln780_10_fu_1840_p3;
reg   [9:0] select_ln780_10_reg_2400;
wire   [9:0] select_ln780_11_fu_1868_p3;
reg   [9:0] select_ln780_11_reg_2405;
wire   [9:0] select_ln780_12_fu_1896_p3;
reg   [9:0] select_ln780_12_reg_2410;
wire   [9:0] select_ln780_13_fu_1924_p3;
reg   [9:0] select_ln780_13_reg_2415;
wire   [9:0] select_ln780_14_fu_1952_p3;
reg   [9:0] select_ln780_14_reg_2420;
reg    ap_block_pp0_stage0_subdone;
wire    index_p_hls_fptosi_float_i32_fu_505_ap_ready;
wire   [31:0] index_p_hls_fptosi_float_i32_fu_505_ap_return;
wire    index_1_p_hls_fptosi_float_i32_fu_510_ap_ready;
wire   [31:0] index_1_p_hls_fptosi_float_i32_fu_510_ap_return;
wire    index_2_p_hls_fptosi_float_i32_fu_515_ap_ready;
wire   [31:0] index_2_p_hls_fptosi_float_i32_fu_515_ap_return;
wire    index_3_p_hls_fptosi_float_i32_fu_520_ap_ready;
wire   [31:0] index_3_p_hls_fptosi_float_i32_fu_520_ap_return;
wire    index_4_p_hls_fptosi_float_i32_fu_525_ap_ready;
wire   [31:0] index_4_p_hls_fptosi_float_i32_fu_525_ap_return;
wire    index_5_p_hls_fptosi_float_i32_fu_530_ap_ready;
wire   [31:0] index_5_p_hls_fptosi_float_i32_fu_530_ap_return;
wire    index_6_p_hls_fptosi_float_i32_fu_535_ap_ready;
wire   [31:0] index_6_p_hls_fptosi_float_i32_fu_535_ap_return;
wire    index_7_p_hls_fptosi_float_i32_fu_540_ap_ready;
wire   [31:0] index_7_p_hls_fptosi_float_i32_fu_540_ap_return;
wire    index_8_p_hls_fptosi_float_i32_fu_545_ap_ready;
wire   [31:0] index_8_p_hls_fptosi_float_i32_fu_545_ap_return;
wire    index_9_p_hls_fptosi_float_i32_fu_550_ap_ready;
wire   [31:0] index_9_p_hls_fptosi_float_i32_fu_550_ap_return;
wire    index_s_p_hls_fptosi_float_i32_fu_555_ap_ready;
wire   [31:0] index_s_p_hls_fptosi_float_i32_fu_555_ap_return;
wire    index_10_p_hls_fptosi_float_i32_fu_560_ap_ready;
wire   [31:0] index_10_p_hls_fptosi_float_i32_fu_560_ap_return;
wire    index_11_p_hls_fptosi_float_i32_fu_565_ap_ready;
wire   [31:0] index_11_p_hls_fptosi_float_i32_fu_565_ap_return;
wire    index_12_p_hls_fptosi_float_i32_fu_570_ap_ready;
wire   [31:0] index_12_p_hls_fptosi_float_i32_fu_570_ap_return;
wire    index_13_p_hls_fptosi_float_i32_fu_575_ap_ready;
wire   [31:0] index_13_p_hls_fptosi_float_i32_fu_575_ap_return;
reg   [31:0] ap_phi_mux_res_0_write_assign_phi_fu_358_p4;
reg   [31:0] ap_phi_reg_pp0_iter9_res_0_write_assign_reg_355;
wire   [31:0] ap_phi_reg_pp0_iter0_res_0_write_assign_reg_355;
reg   [31:0] ap_phi_reg_pp0_iter1_res_0_write_assign_reg_355;
reg   [31:0] ap_phi_reg_pp0_iter2_res_0_write_assign_reg_355;
reg   [31:0] ap_phi_reg_pp0_iter3_res_0_write_assign_reg_355;
reg   [31:0] ap_phi_reg_pp0_iter4_res_0_write_assign_reg_355;
reg   [31:0] ap_phi_reg_pp0_iter5_res_0_write_assign_reg_355;
reg   [31:0] ap_phi_reg_pp0_iter6_res_0_write_assign_reg_355;
reg   [31:0] ap_phi_reg_pp0_iter7_res_0_write_assign_reg_355;
reg   [31:0] ap_phi_reg_pp0_iter8_res_0_write_assign_reg_355;
reg   [31:0] ap_phi_mux_res_1_write_assign_phi_fu_368_p4;
reg   [31:0] ap_phi_reg_pp0_iter9_res_1_write_assign_reg_365;
wire   [31:0] ap_phi_reg_pp0_iter0_res_1_write_assign_reg_365;
reg   [31:0] ap_phi_reg_pp0_iter1_res_1_write_assign_reg_365;
reg   [31:0] ap_phi_reg_pp0_iter2_res_1_write_assign_reg_365;
reg   [31:0] ap_phi_reg_pp0_iter3_res_1_write_assign_reg_365;
reg   [31:0] ap_phi_reg_pp0_iter4_res_1_write_assign_reg_365;
reg   [31:0] ap_phi_reg_pp0_iter5_res_1_write_assign_reg_365;
reg   [31:0] ap_phi_reg_pp0_iter6_res_1_write_assign_reg_365;
reg   [31:0] ap_phi_reg_pp0_iter7_res_1_write_assign_reg_365;
reg   [31:0] ap_phi_reg_pp0_iter8_res_1_write_assign_reg_365;
reg   [31:0] ap_phi_mux_res_2_write_assign_phi_fu_378_p4;
reg   [31:0] ap_phi_reg_pp0_iter9_res_2_write_assign_reg_375;
wire   [31:0] ap_phi_reg_pp0_iter0_res_2_write_assign_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter1_res_2_write_assign_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter2_res_2_write_assign_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter3_res_2_write_assign_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter4_res_2_write_assign_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter5_res_2_write_assign_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter6_res_2_write_assign_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter7_res_2_write_assign_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter8_res_2_write_assign_reg_375;
reg   [31:0] ap_phi_mux_res_3_write_assign_phi_fu_388_p4;
reg   [31:0] ap_phi_reg_pp0_iter9_res_3_write_assign_reg_385;
wire   [31:0] ap_phi_reg_pp0_iter0_res_3_write_assign_reg_385;
reg   [31:0] ap_phi_reg_pp0_iter1_res_3_write_assign_reg_385;
reg   [31:0] ap_phi_reg_pp0_iter2_res_3_write_assign_reg_385;
reg   [31:0] ap_phi_reg_pp0_iter3_res_3_write_assign_reg_385;
reg   [31:0] ap_phi_reg_pp0_iter4_res_3_write_assign_reg_385;
reg   [31:0] ap_phi_reg_pp0_iter5_res_3_write_assign_reg_385;
reg   [31:0] ap_phi_reg_pp0_iter6_res_3_write_assign_reg_385;
reg   [31:0] ap_phi_reg_pp0_iter7_res_3_write_assign_reg_385;
reg   [31:0] ap_phi_reg_pp0_iter8_res_3_write_assign_reg_385;
reg   [31:0] ap_phi_mux_res_4_write_assign_phi_fu_398_p4;
reg   [31:0] ap_phi_reg_pp0_iter9_res_4_write_assign_reg_395;
wire   [31:0] ap_phi_reg_pp0_iter0_res_4_write_assign_reg_395;
reg   [31:0] ap_phi_reg_pp0_iter1_res_4_write_assign_reg_395;
reg   [31:0] ap_phi_reg_pp0_iter2_res_4_write_assign_reg_395;
reg   [31:0] ap_phi_reg_pp0_iter3_res_4_write_assign_reg_395;
reg   [31:0] ap_phi_reg_pp0_iter4_res_4_write_assign_reg_395;
reg   [31:0] ap_phi_reg_pp0_iter5_res_4_write_assign_reg_395;
reg   [31:0] ap_phi_reg_pp0_iter6_res_4_write_assign_reg_395;
reg   [31:0] ap_phi_reg_pp0_iter7_res_4_write_assign_reg_395;
reg   [31:0] ap_phi_reg_pp0_iter8_res_4_write_assign_reg_395;
reg   [31:0] ap_phi_mux_res_5_write_assign_phi_fu_408_p4;
reg   [31:0] ap_phi_reg_pp0_iter9_res_5_write_assign_reg_405;
wire   [31:0] ap_phi_reg_pp0_iter0_res_5_write_assign_reg_405;
reg   [31:0] ap_phi_reg_pp0_iter1_res_5_write_assign_reg_405;
reg   [31:0] ap_phi_reg_pp0_iter2_res_5_write_assign_reg_405;
reg   [31:0] ap_phi_reg_pp0_iter3_res_5_write_assign_reg_405;
reg   [31:0] ap_phi_reg_pp0_iter4_res_5_write_assign_reg_405;
reg   [31:0] ap_phi_reg_pp0_iter5_res_5_write_assign_reg_405;
reg   [31:0] ap_phi_reg_pp0_iter6_res_5_write_assign_reg_405;
reg   [31:0] ap_phi_reg_pp0_iter7_res_5_write_assign_reg_405;
reg   [31:0] ap_phi_reg_pp0_iter8_res_5_write_assign_reg_405;
reg   [31:0] ap_phi_mux_res_6_write_assign_phi_fu_418_p4;
reg   [31:0] ap_phi_reg_pp0_iter9_res_6_write_assign_reg_415;
wire   [31:0] ap_phi_reg_pp0_iter0_res_6_write_assign_reg_415;
reg   [31:0] ap_phi_reg_pp0_iter1_res_6_write_assign_reg_415;
reg   [31:0] ap_phi_reg_pp0_iter2_res_6_write_assign_reg_415;
reg   [31:0] ap_phi_reg_pp0_iter3_res_6_write_assign_reg_415;
reg   [31:0] ap_phi_reg_pp0_iter4_res_6_write_assign_reg_415;
reg   [31:0] ap_phi_reg_pp0_iter5_res_6_write_assign_reg_415;
reg   [31:0] ap_phi_reg_pp0_iter6_res_6_write_assign_reg_415;
reg   [31:0] ap_phi_reg_pp0_iter7_res_6_write_assign_reg_415;
reg   [31:0] ap_phi_reg_pp0_iter8_res_6_write_assign_reg_415;
reg   [31:0] ap_phi_mux_res_7_write_assign_phi_fu_428_p4;
reg   [31:0] ap_phi_reg_pp0_iter9_res_7_write_assign_reg_425;
wire   [31:0] ap_phi_reg_pp0_iter0_res_7_write_assign_reg_425;
reg   [31:0] ap_phi_reg_pp0_iter1_res_7_write_assign_reg_425;
reg   [31:0] ap_phi_reg_pp0_iter2_res_7_write_assign_reg_425;
reg   [31:0] ap_phi_reg_pp0_iter3_res_7_write_assign_reg_425;
reg   [31:0] ap_phi_reg_pp0_iter4_res_7_write_assign_reg_425;
reg   [31:0] ap_phi_reg_pp0_iter5_res_7_write_assign_reg_425;
reg   [31:0] ap_phi_reg_pp0_iter6_res_7_write_assign_reg_425;
reg   [31:0] ap_phi_reg_pp0_iter7_res_7_write_assign_reg_425;
reg   [31:0] ap_phi_reg_pp0_iter8_res_7_write_assign_reg_425;
reg   [31:0] ap_phi_mux_res_8_write_assign_phi_fu_438_p4;
reg   [31:0] ap_phi_reg_pp0_iter9_res_8_write_assign_reg_435;
wire   [31:0] ap_phi_reg_pp0_iter0_res_8_write_assign_reg_435;
reg   [31:0] ap_phi_reg_pp0_iter1_res_8_write_assign_reg_435;
reg   [31:0] ap_phi_reg_pp0_iter2_res_8_write_assign_reg_435;
reg   [31:0] ap_phi_reg_pp0_iter3_res_8_write_assign_reg_435;
reg   [31:0] ap_phi_reg_pp0_iter4_res_8_write_assign_reg_435;
reg   [31:0] ap_phi_reg_pp0_iter5_res_8_write_assign_reg_435;
reg   [31:0] ap_phi_reg_pp0_iter6_res_8_write_assign_reg_435;
reg   [31:0] ap_phi_reg_pp0_iter7_res_8_write_assign_reg_435;
reg   [31:0] ap_phi_reg_pp0_iter8_res_8_write_assign_reg_435;
reg   [31:0] ap_phi_mux_res_9_write_assign_phi_fu_448_p4;
reg   [31:0] ap_phi_reg_pp0_iter9_res_9_write_assign_reg_445;
wire   [31:0] ap_phi_reg_pp0_iter0_res_9_write_assign_reg_445;
reg   [31:0] ap_phi_reg_pp0_iter1_res_9_write_assign_reg_445;
reg   [31:0] ap_phi_reg_pp0_iter2_res_9_write_assign_reg_445;
reg   [31:0] ap_phi_reg_pp0_iter3_res_9_write_assign_reg_445;
reg   [31:0] ap_phi_reg_pp0_iter4_res_9_write_assign_reg_445;
reg   [31:0] ap_phi_reg_pp0_iter5_res_9_write_assign_reg_445;
reg   [31:0] ap_phi_reg_pp0_iter6_res_9_write_assign_reg_445;
reg   [31:0] ap_phi_reg_pp0_iter7_res_9_write_assign_reg_445;
reg   [31:0] ap_phi_reg_pp0_iter8_res_9_write_assign_reg_445;
reg   [31:0] ap_phi_mux_res_10_write_assign_phi_fu_458_p4;
reg   [31:0] ap_phi_reg_pp0_iter9_res_10_write_assign_reg_455;
wire   [31:0] ap_phi_reg_pp0_iter0_res_10_write_assign_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter1_res_10_write_assign_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter2_res_10_write_assign_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter3_res_10_write_assign_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter4_res_10_write_assign_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter5_res_10_write_assign_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter6_res_10_write_assign_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter7_res_10_write_assign_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter8_res_10_write_assign_reg_455;
reg   [31:0] ap_phi_mux_res_11_write_assign_phi_fu_468_p4;
reg   [31:0] ap_phi_reg_pp0_iter9_res_11_write_assign_reg_465;
wire   [31:0] ap_phi_reg_pp0_iter0_res_11_write_assign_reg_465;
reg   [31:0] ap_phi_reg_pp0_iter1_res_11_write_assign_reg_465;
reg   [31:0] ap_phi_reg_pp0_iter2_res_11_write_assign_reg_465;
reg   [31:0] ap_phi_reg_pp0_iter3_res_11_write_assign_reg_465;
reg   [31:0] ap_phi_reg_pp0_iter4_res_11_write_assign_reg_465;
reg   [31:0] ap_phi_reg_pp0_iter5_res_11_write_assign_reg_465;
reg   [31:0] ap_phi_reg_pp0_iter6_res_11_write_assign_reg_465;
reg   [31:0] ap_phi_reg_pp0_iter7_res_11_write_assign_reg_465;
reg   [31:0] ap_phi_reg_pp0_iter8_res_11_write_assign_reg_465;
reg   [31:0] ap_phi_mux_res_12_write_assign_phi_fu_478_p4;
reg   [31:0] ap_phi_reg_pp0_iter9_res_12_write_assign_reg_475;
wire   [31:0] ap_phi_reg_pp0_iter0_res_12_write_assign_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter1_res_12_write_assign_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter2_res_12_write_assign_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter3_res_12_write_assign_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter4_res_12_write_assign_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter5_res_12_write_assign_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter6_res_12_write_assign_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter7_res_12_write_assign_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter8_res_12_write_assign_reg_475;
reg   [31:0] ap_phi_mux_res_13_write_assign_phi_fu_488_p4;
reg   [31:0] ap_phi_reg_pp0_iter9_res_13_write_assign_reg_485;
wire   [31:0] ap_phi_reg_pp0_iter0_res_13_write_assign_reg_485;
reg   [31:0] ap_phi_reg_pp0_iter1_res_13_write_assign_reg_485;
reg   [31:0] ap_phi_reg_pp0_iter2_res_13_write_assign_reg_485;
reg   [31:0] ap_phi_reg_pp0_iter3_res_13_write_assign_reg_485;
reg   [31:0] ap_phi_reg_pp0_iter4_res_13_write_assign_reg_485;
reg   [31:0] ap_phi_reg_pp0_iter5_res_13_write_assign_reg_485;
reg   [31:0] ap_phi_reg_pp0_iter6_res_13_write_assign_reg_485;
reg   [31:0] ap_phi_reg_pp0_iter7_res_13_write_assign_reg_485;
reg   [31:0] ap_phi_reg_pp0_iter8_res_13_write_assign_reg_485;
reg   [31:0] ap_phi_mux_res_14_write_assign_phi_fu_498_p4;
reg   [31:0] ap_phi_reg_pp0_iter9_res_14_write_assign_reg_495;
wire   [31:0] ap_phi_reg_pp0_iter0_res_14_write_assign_reg_495;
reg   [31:0] ap_phi_reg_pp0_iter1_res_14_write_assign_reg_495;
reg   [31:0] ap_phi_reg_pp0_iter2_res_14_write_assign_reg_495;
reg   [31:0] ap_phi_reg_pp0_iter3_res_14_write_assign_reg_495;
reg   [31:0] ap_phi_reg_pp0_iter4_res_14_write_assign_reg_495;
reg   [31:0] ap_phi_reg_pp0_iter5_res_14_write_assign_reg_495;
reg   [31:0] ap_phi_reg_pp0_iter6_res_14_write_assign_reg_495;
reg   [31:0] ap_phi_reg_pp0_iter7_res_14_write_assign_reg_495;
reg   [31:0] ap_phi_reg_pp0_iter8_res_14_write_assign_reg_495;
wire   [63:0] zext_ln781_fu_1960_p1;
wire   [63:0] zext_ln781_23_fu_1964_p1;
wire   [63:0] zext_ln781_24_fu_1968_p1;
wire   [63:0] zext_ln781_25_fu_1972_p1;
wire   [63:0] zext_ln781_26_fu_1976_p1;
wire   [63:0] zext_ln781_27_fu_1980_p1;
wire   [63:0] zext_ln781_28_fu_1984_p1;
wire   [63:0] zext_ln781_29_fu_1988_p1;
wire   [63:0] zext_ln781_30_fu_1992_p1;
wire   [63:0] zext_ln781_31_fu_1996_p1;
wire   [63:0] zext_ln781_32_fu_2000_p1;
wire   [63:0] zext_ln781_33_fu_2004_p1;
wire   [63:0] zext_ln781_34_fu_2008_p1;
wire   [63:0] zext_ln781_35_fu_2012_p1;
wire   [63:0] zext_ln781_36_fu_2016_p1;
reg   [31:0] grp_fu_580_p1;
reg   [31:0] grp_fu_586_p1;
reg   [31:0] grp_fu_592_p1;
reg   [31:0] grp_fu_598_p1;
reg   [31:0] grp_fu_604_p1;
reg   [31:0] grp_fu_610_p1;
reg   [31:0] grp_fu_616_p1;
reg   [31:0] grp_fu_622_p1;
reg   [31:0] grp_fu_628_p1;
reg   [31:0] grp_fu_634_p1;
reg   [31:0] grp_fu_640_p1;
reg   [31:0] grp_fu_646_p1;
reg   [31:0] grp_fu_652_p1;
reg   [31:0] grp_fu_658_p1;
reg   [31:0] grp_fu_664_p1;
wire   [31:0] bitcast_ln776_fu_925_p1;
wire   [7:0] tmp_51_fu_928_p4;
wire   [22:0] trunc_ln776_fu_938_p1;
wire   [0:0] icmp_ln776_48_fu_948_p2;
wire   [0:0] icmp_ln776_fu_942_p2;
wire   [0:0] or_ln776_fu_954_p2;
wire   [0:0] grp_fu_745_p2;
wire   [31:0] bitcast_ln776_23_fu_966_p1;
wire   [7:0] tmp_53_fu_969_p4;
wire   [22:0] trunc_ln776_23_fu_979_p1;
wire   [0:0] icmp_ln776_50_fu_989_p2;
wire   [0:0] icmp_ln776_49_fu_983_p2;
wire   [0:0] or_ln776_23_fu_995_p2;
wire   [0:0] grp_fu_751_p2;
wire   [31:0] bitcast_ln776_24_fu_1007_p1;
wire   [7:0] tmp_55_fu_1010_p4;
wire   [22:0] trunc_ln776_24_fu_1020_p1;
wire   [0:0] icmp_ln776_52_fu_1030_p2;
wire   [0:0] icmp_ln776_51_fu_1024_p2;
wire   [0:0] or_ln776_24_fu_1036_p2;
wire   [0:0] grp_fu_757_p2;
wire   [31:0] bitcast_ln776_25_fu_1048_p1;
wire   [7:0] tmp_57_fu_1051_p4;
wire   [22:0] trunc_ln776_25_fu_1061_p1;
wire   [0:0] icmp_ln776_54_fu_1071_p2;
wire   [0:0] icmp_ln776_53_fu_1065_p2;
wire   [0:0] or_ln776_25_fu_1077_p2;
wire   [0:0] grp_fu_763_p2;
wire   [31:0] bitcast_ln776_26_fu_1089_p1;
wire   [7:0] tmp_59_fu_1092_p4;
wire   [22:0] trunc_ln776_26_fu_1102_p1;
wire   [0:0] icmp_ln776_56_fu_1112_p2;
wire   [0:0] icmp_ln776_55_fu_1106_p2;
wire   [0:0] or_ln776_26_fu_1118_p2;
wire   [0:0] grp_fu_769_p2;
wire   [31:0] bitcast_ln776_27_fu_1130_p1;
wire   [7:0] tmp_61_fu_1133_p4;
wire   [22:0] trunc_ln776_27_fu_1143_p1;
wire   [0:0] icmp_ln776_58_fu_1153_p2;
wire   [0:0] icmp_ln776_57_fu_1147_p2;
wire   [0:0] or_ln776_27_fu_1159_p2;
wire   [0:0] grp_fu_775_p2;
wire   [31:0] bitcast_ln776_28_fu_1171_p1;
wire   [7:0] tmp_63_fu_1174_p4;
wire   [22:0] trunc_ln776_28_fu_1184_p1;
wire   [0:0] icmp_ln776_60_fu_1194_p2;
wire   [0:0] icmp_ln776_59_fu_1188_p2;
wire   [0:0] or_ln776_28_fu_1200_p2;
wire   [0:0] grp_fu_781_p2;
wire   [31:0] bitcast_ln776_29_fu_1212_p1;
wire   [7:0] tmp_65_fu_1215_p4;
wire   [22:0] trunc_ln776_29_fu_1225_p1;
wire   [0:0] icmp_ln776_62_fu_1235_p2;
wire   [0:0] icmp_ln776_61_fu_1229_p2;
wire   [0:0] or_ln776_29_fu_1241_p2;
wire   [0:0] grp_fu_787_p2;
wire   [31:0] bitcast_ln776_30_fu_1253_p1;
wire   [7:0] tmp_67_fu_1256_p4;
wire   [22:0] trunc_ln776_30_fu_1266_p1;
wire   [0:0] icmp_ln776_64_fu_1276_p2;
wire   [0:0] icmp_ln776_63_fu_1270_p2;
wire   [0:0] or_ln776_30_fu_1282_p2;
wire   [0:0] grp_fu_793_p2;
wire   [31:0] bitcast_ln776_31_fu_1294_p1;
wire   [7:0] tmp_69_fu_1297_p4;
wire   [22:0] trunc_ln776_31_fu_1307_p1;
wire   [0:0] icmp_ln776_66_fu_1317_p2;
wire   [0:0] icmp_ln776_65_fu_1311_p2;
wire   [0:0] or_ln776_31_fu_1323_p2;
wire   [0:0] grp_fu_799_p2;
wire   [31:0] bitcast_ln776_32_fu_1335_p1;
wire   [7:0] tmp_71_fu_1338_p4;
wire   [22:0] trunc_ln776_32_fu_1348_p1;
wire   [0:0] icmp_ln776_68_fu_1358_p2;
wire   [0:0] icmp_ln776_67_fu_1352_p2;
wire   [0:0] or_ln776_32_fu_1364_p2;
wire   [0:0] grp_fu_805_p2;
wire   [31:0] bitcast_ln776_33_fu_1376_p1;
wire   [7:0] tmp_73_fu_1379_p4;
wire   [22:0] trunc_ln776_33_fu_1389_p1;
wire   [0:0] icmp_ln776_70_fu_1399_p2;
wire   [0:0] icmp_ln776_69_fu_1393_p2;
wire   [0:0] or_ln776_33_fu_1405_p2;
wire   [0:0] grp_fu_811_p2;
wire   [31:0] bitcast_ln776_34_fu_1417_p1;
wire   [7:0] tmp_75_fu_1420_p4;
wire   [22:0] trunc_ln776_34_fu_1430_p1;
wire   [0:0] icmp_ln776_72_fu_1440_p2;
wire   [0:0] icmp_ln776_71_fu_1434_p2;
wire   [0:0] or_ln776_34_fu_1446_p2;
wire   [0:0] grp_fu_817_p2;
wire   [31:0] bitcast_ln776_35_fu_1458_p1;
wire   [7:0] tmp_77_fu_1461_p4;
wire   [22:0] trunc_ln776_35_fu_1471_p1;
wire   [0:0] icmp_ln776_74_fu_1481_p2;
wire   [0:0] icmp_ln776_73_fu_1475_p2;
wire   [0:0] or_ln776_35_fu_1487_p2;
wire   [0:0] grp_fu_823_p2;
wire   [31:0] bitcast_ln776_36_fu_1499_p1;
wire   [7:0] tmp_79_fu_1502_p4;
wire   [22:0] trunc_ln776_36_fu_1512_p1;
wire   [0:0] icmp_ln776_76_fu_1522_p2;
wire   [0:0] icmp_ln776_75_fu_1516_p2;
wire   [0:0] or_ln776_36_fu_1528_p2;
wire   [0:0] grp_fu_829_p2;
wire   [21:0] tmp_81_fu_1544_p4;
wire   [0:0] icmp_ln780_fu_1554_p2;
wire   [9:0] trunc_ln780_fu_1540_p1;
wire   [21:0] tmp_82_fu_1572_p4;
wire   [0:0] icmp_ln780_23_fu_1582_p2;
wire   [9:0] trunc_ln780_19_fu_1568_p1;
wire   [21:0] tmp_83_fu_1600_p4;
wire   [0:0] icmp_ln780_24_fu_1610_p2;
wire   [9:0] trunc_ln780_20_fu_1596_p1;
wire   [21:0] tmp_84_fu_1628_p4;
wire   [0:0] icmp_ln780_25_fu_1638_p2;
wire   [9:0] trunc_ln780_21_fu_1624_p1;
wire   [21:0] tmp_85_fu_1656_p4;
wire   [0:0] icmp_ln780_26_fu_1666_p2;
wire   [9:0] trunc_ln780_22_fu_1652_p1;
wire   [21:0] tmp_86_fu_1684_p4;
wire   [0:0] icmp_ln780_27_fu_1694_p2;
wire   [9:0] trunc_ln780_23_fu_1680_p1;
wire   [21:0] tmp_87_fu_1712_p4;
wire   [0:0] icmp_ln780_28_fu_1722_p2;
wire   [9:0] trunc_ln780_24_fu_1708_p1;
wire   [21:0] tmp_88_fu_1740_p4;
wire   [0:0] icmp_ln780_29_fu_1750_p2;
wire   [9:0] trunc_ln780_25_fu_1736_p1;
wire   [21:0] tmp_89_fu_1768_p4;
wire   [0:0] icmp_ln780_30_fu_1778_p2;
wire   [9:0] trunc_ln780_26_fu_1764_p1;
wire   [21:0] tmp_90_fu_1796_p4;
wire   [0:0] icmp_ln780_31_fu_1806_p2;
wire   [9:0] trunc_ln780_27_fu_1792_p1;
wire   [21:0] tmp_91_fu_1824_p4;
wire   [0:0] icmp_ln780_32_fu_1834_p2;
wire   [9:0] trunc_ln780_28_fu_1820_p1;
wire   [21:0] tmp_92_fu_1852_p4;
wire   [0:0] icmp_ln780_33_fu_1862_p2;
wire   [9:0] trunc_ln780_29_fu_1848_p1;
wire   [21:0] tmp_93_fu_1880_p4;
wire   [0:0] icmp_ln780_34_fu_1890_p2;
wire   [9:0] trunc_ln780_30_fu_1876_p1;
wire   [21:0] tmp_94_fu_1908_p4;
wire   [0:0] icmp_ln780_35_fu_1918_p2;
wire   [9:0] trunc_ln780_31_fu_1904_p1;
wire   [21:0] tmp_95_fu_1936_p4;
wire   [0:0] icmp_ln780_36_fu_1946_p2;
wire   [9:0] trunc_ln780_32_fu_1932_p1;
reg    ap_block_pp0_stage0_00001;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to8;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1148;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
end

selu_float_float_relu2_config_struct_s_selu_table24 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
selu_table3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(selu_table3_address0),
    .ce0(selu_table3_ce0),
    .q0(selu_table3_q0),
    .address1(selu_table3_address1),
    .ce1(selu_table3_ce1),
    .q1(selu_table3_q1),
    .address2(selu_table3_address2),
    .ce2(selu_table3_ce2),
    .q2(selu_table3_q2),
    .address3(selu_table3_address3),
    .ce3(selu_table3_ce3),
    .q3(selu_table3_q3),
    .address4(selu_table3_address4),
    .ce4(selu_table3_ce4),
    .q4(selu_table3_q4),
    .address5(selu_table3_address5),
    .ce5(selu_table3_ce5),
    .q5(selu_table3_q5),
    .address6(selu_table3_address6),
    .ce6(selu_table3_ce6),
    .q6(selu_table3_q6),
    .address7(selu_table3_address7),
    .ce7(selu_table3_ce7),
    .q7(selu_table3_q7),
    .address8(selu_table3_address8),
    .ce8(selu_table3_ce8),
    .q8(selu_table3_q8),
    .address9(selu_table3_address9),
    .ce9(selu_table3_ce9),
    .q9(selu_table3_q9),
    .address10(selu_table3_address10),
    .ce10(selu_table3_ce10),
    .q10(selu_table3_q10),
    .address11(selu_table3_address11),
    .ce11(selu_table3_ce11),
    .q11(selu_table3_q11),
    .address12(selu_table3_address12),
    .ce12(selu_table3_ce12),
    .q12(selu_table3_q12),
    .address13(selu_table3_address13),
    .ce13(selu_table3_ce13),
    .q13(selu_table3_q13),
    .address14(selu_table3_address14),
    .ce14(selu_table3_ce14),
    .q14(selu_table3_q14)
);

p_hls_fptosi_float_i32 index_p_hls_fptosi_float_i32_fu_505(
    .ap_ready(index_p_hls_fptosi_float_i32_fu_505_ap_ready),
    .x(tmp_2_reg_2275),
    .ap_return(index_p_hls_fptosi_float_i32_fu_505_ap_return)
);

p_hls_fptosi_float_i32 index_1_p_hls_fptosi_float_i32_fu_510(
    .ap_ready(index_1_p_hls_fptosi_float_i32_fu_510_ap_ready),
    .x(tmp_2_1_reg_2280),
    .ap_return(index_1_p_hls_fptosi_float_i32_fu_510_ap_return)
);

p_hls_fptosi_float_i32 index_2_p_hls_fptosi_float_i32_fu_515(
    .ap_ready(index_2_p_hls_fptosi_float_i32_fu_515_ap_ready),
    .x(tmp_2_2_reg_2285),
    .ap_return(index_2_p_hls_fptosi_float_i32_fu_515_ap_return)
);

p_hls_fptosi_float_i32 index_3_p_hls_fptosi_float_i32_fu_520(
    .ap_ready(index_3_p_hls_fptosi_float_i32_fu_520_ap_ready),
    .x(tmp_2_3_reg_2290),
    .ap_return(index_3_p_hls_fptosi_float_i32_fu_520_ap_return)
);

p_hls_fptosi_float_i32 index_4_p_hls_fptosi_float_i32_fu_525(
    .ap_ready(index_4_p_hls_fptosi_float_i32_fu_525_ap_ready),
    .x(tmp_2_4_reg_2295),
    .ap_return(index_4_p_hls_fptosi_float_i32_fu_525_ap_return)
);

p_hls_fptosi_float_i32 index_5_p_hls_fptosi_float_i32_fu_530(
    .ap_ready(index_5_p_hls_fptosi_float_i32_fu_530_ap_ready),
    .x(tmp_2_5_reg_2300),
    .ap_return(index_5_p_hls_fptosi_float_i32_fu_530_ap_return)
);

p_hls_fptosi_float_i32 index_6_p_hls_fptosi_float_i32_fu_535(
    .ap_ready(index_6_p_hls_fptosi_float_i32_fu_535_ap_ready),
    .x(tmp_2_6_reg_2305),
    .ap_return(index_6_p_hls_fptosi_float_i32_fu_535_ap_return)
);

p_hls_fptosi_float_i32 index_7_p_hls_fptosi_float_i32_fu_540(
    .ap_ready(index_7_p_hls_fptosi_float_i32_fu_540_ap_ready),
    .x(tmp_2_7_reg_2310),
    .ap_return(index_7_p_hls_fptosi_float_i32_fu_540_ap_return)
);

p_hls_fptosi_float_i32 index_8_p_hls_fptosi_float_i32_fu_545(
    .ap_ready(index_8_p_hls_fptosi_float_i32_fu_545_ap_ready),
    .x(tmp_2_8_reg_2315),
    .ap_return(index_8_p_hls_fptosi_float_i32_fu_545_ap_return)
);

p_hls_fptosi_float_i32 index_9_p_hls_fptosi_float_i32_fu_550(
    .ap_ready(index_9_p_hls_fptosi_float_i32_fu_550_ap_ready),
    .x(tmp_2_9_reg_2320),
    .ap_return(index_9_p_hls_fptosi_float_i32_fu_550_ap_return)
);

p_hls_fptosi_float_i32 index_s_p_hls_fptosi_float_i32_fu_555(
    .ap_ready(index_s_p_hls_fptosi_float_i32_fu_555_ap_ready),
    .x(tmp_2_s_reg_2325),
    .ap_return(index_s_p_hls_fptosi_float_i32_fu_555_ap_return)
);

p_hls_fptosi_float_i32 index_10_p_hls_fptosi_float_i32_fu_560(
    .ap_ready(index_10_p_hls_fptosi_float_i32_fu_560_ap_ready),
    .x(tmp_2_10_reg_2330),
    .ap_return(index_10_p_hls_fptosi_float_i32_fu_560_ap_return)
);

p_hls_fptosi_float_i32 index_11_p_hls_fptosi_float_i32_fu_565(
    .ap_ready(index_11_p_hls_fptosi_float_i32_fu_565_ap_ready),
    .x(tmp_2_11_14_reg_2335),
    .ap_return(index_11_p_hls_fptosi_float_i32_fu_565_ap_return)
);

p_hls_fptosi_float_i32 index_12_p_hls_fptosi_float_i32_fu_570(
    .ap_ready(index_12_p_hls_fptosi_float_i32_fu_570_ap_ready),
    .x(tmp_2_12_reg_2340),
    .ap_return(index_12_p_hls_fptosi_float_i32_fu_570_ap_return)
);

p_hls_fptosi_float_i32 index_13_p_hls_fptosi_float_i32_fu_575(
    .ap_ready(index_13_p_hls_fptosi_float_i32_fu_575_ap_ready),
    .x(tmp_2_13_reg_2345),
    .ap_return(index_13_p_hls_fptosi_float_i32_fu_575_ap_return)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4339(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_0_read_4_reg_2208),
    .din1(grp_fu_580_p1),
    .ce(1'b1),
    .dout(grp_fu_580_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4340(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_1_read_4_reg_2201),
    .din1(grp_fu_586_p1),
    .ce(1'b1),
    .dout(grp_fu_586_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4341(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_2_read_4_reg_2194),
    .din1(grp_fu_592_p1),
    .ce(1'b1),
    .dout(grp_fu_592_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4342(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_3_read_4_reg_2187),
    .din1(grp_fu_598_p1),
    .ce(1'b1),
    .dout(grp_fu_598_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4343(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_4_read_4_reg_2180),
    .din1(grp_fu_604_p1),
    .ce(1'b1),
    .dout(grp_fu_604_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4344(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_5_read_3_reg_2173),
    .din1(grp_fu_610_p1),
    .ce(1'b1),
    .dout(grp_fu_610_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4345(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_6_read_3_reg_2166),
    .din1(grp_fu_616_p1),
    .ce(1'b1),
    .dout(grp_fu_616_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4346(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_7_read_3_reg_2159),
    .din1(grp_fu_622_p1),
    .ce(1'b1),
    .dout(grp_fu_622_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4347(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_8_read_3_reg_2152),
    .din1(grp_fu_628_p1),
    .ce(1'b1),
    .dout(grp_fu_628_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4348(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_9_read_3_reg_2145),
    .din1(grp_fu_634_p1),
    .ce(1'b1),
    .dout(grp_fu_634_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4349(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_10_read_1_reg_2138),
    .din1(grp_fu_640_p1),
    .ce(1'b1),
    .dout(grp_fu_640_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4350(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_11_read_1_reg_2131),
    .din1(grp_fu_646_p1),
    .ce(1'b1),
    .dout(grp_fu_646_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4351(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_12_read_1_reg_2124),
    .din1(grp_fu_652_p1),
    .ce(1'b1),
    .dout(grp_fu_652_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4352(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_13_read_1_reg_2117),
    .din1(grp_fu_658_p1),
    .ce(1'b1),
    .dout(grp_fu_658_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4353(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_14_read_1_reg_2110),
    .din1(grp_fu_664_p1),
    .ce(1'b1),
    .dout(grp_fu_664_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4354(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_835),
    .din1(32'd3187671040),
    .ce(1'b1),
    .dout(grp_fu_670_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4355(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_841),
    .din1(32'd3187671040),
    .ce(1'b1),
    .dout(grp_fu_675_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4356(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_847),
    .din1(32'd3187671040),
    .ce(1'b1),
    .dout(grp_fu_680_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4357(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_853),
    .din1(32'd3187671040),
    .ce(1'b1),
    .dout(grp_fu_685_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4358(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_859),
    .din1(32'd3187671040),
    .ce(1'b1),
    .dout(grp_fu_690_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4359(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_865),
    .din1(32'd3187671040),
    .ce(1'b1),
    .dout(grp_fu_695_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4360(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_871),
    .din1(32'd3187671040),
    .ce(1'b1),
    .dout(grp_fu_700_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4361(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_877),
    .din1(32'd3187671040),
    .ce(1'b1),
    .dout(grp_fu_705_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4362(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_883),
    .din1(32'd3187671040),
    .ce(1'b1),
    .dout(grp_fu_710_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4363(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_889),
    .din1(32'd3187671040),
    .ce(1'b1),
    .dout(grp_fu_715_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4364(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_895),
    .din1(32'd3187671040),
    .ce(1'b1),
    .dout(grp_fu_720_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4365(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_901),
    .din1(32'd3187671040),
    .ce(1'b1),
    .dout(grp_fu_725_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4366(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_907),
    .din1(32'd3187671040),
    .ce(1'b1),
    .dout(grp_fu_730_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4367(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_913),
    .din1(32'd3187671040),
    .ce(1'b1),
    .dout(grp_fu_735_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4368(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_919),
    .din1(32'd3187671040),
    .ce(1'b1),
    .dout(grp_fu_740_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U4369(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_0_read),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_745_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U4370(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_1_read),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_751_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U4371(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_2_read),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_757_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U4372(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_3_read),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_763_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U4373(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_4_read),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_769_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U4374(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_5_read),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_775_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U4375(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_6_read),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_781_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U4376(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_7_read),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_787_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U4377(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_8_read),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_793_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U4378(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_9_read),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_799_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U4379(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_10_read),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_805_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U4380(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_11_read),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_811_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U4381(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_12_read),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_817_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U4382(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_13_read),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_823_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U4383(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_14_read),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_829_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'd1 == and_ln776_reg_2215_pp0_iter7_reg)) begin
            ap_phi_reg_pp0_iter9_res_0_write_assign_reg_355 <= reg_835_pp0_iter7_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_res_0_write_assign_reg_355 <= ap_phi_reg_pp0_iter8_res_0_write_assign_reg_355;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'd1 == and_ln776_32_reg_2255_pp0_iter7_reg)) begin
            ap_phi_reg_pp0_iter9_res_10_write_assign_reg_455 <= reg_895_pp0_iter7_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_res_10_write_assign_reg_455 <= ap_phi_reg_pp0_iter8_res_10_write_assign_reg_455;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'd1 == and_ln776_33_reg_2259_pp0_iter7_reg)) begin
            ap_phi_reg_pp0_iter9_res_11_write_assign_reg_465 <= reg_901_pp0_iter7_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_res_11_write_assign_reg_465 <= ap_phi_reg_pp0_iter8_res_11_write_assign_reg_465;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'd1 == and_ln776_34_reg_2263_pp0_iter7_reg)) begin
            ap_phi_reg_pp0_iter9_res_12_write_assign_reg_475 <= reg_907_pp0_iter7_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_res_12_write_assign_reg_475 <= ap_phi_reg_pp0_iter8_res_12_write_assign_reg_475;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'd1 == and_ln776_35_reg_2267_pp0_iter7_reg)) begin
            ap_phi_reg_pp0_iter9_res_13_write_assign_reg_485 <= reg_913_pp0_iter7_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_res_13_write_assign_reg_485 <= ap_phi_reg_pp0_iter8_res_13_write_assign_reg_485;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'd1 == and_ln776_36_reg_2271_pp0_iter7_reg)) begin
            ap_phi_reg_pp0_iter9_res_14_write_assign_reg_495 <= reg_919_pp0_iter7_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_res_14_write_assign_reg_495 <= ap_phi_reg_pp0_iter8_res_14_write_assign_reg_495;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'd1 == and_ln776_23_reg_2219_pp0_iter7_reg)) begin
            ap_phi_reg_pp0_iter9_res_1_write_assign_reg_365 <= reg_841_pp0_iter7_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_res_1_write_assign_reg_365 <= ap_phi_reg_pp0_iter8_res_1_write_assign_reg_365;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'd1 == and_ln776_24_reg_2223_pp0_iter7_reg)) begin
            ap_phi_reg_pp0_iter9_res_2_write_assign_reg_375 <= reg_847_pp0_iter7_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_res_2_write_assign_reg_375 <= ap_phi_reg_pp0_iter8_res_2_write_assign_reg_375;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'd1 == and_ln776_25_reg_2227_pp0_iter7_reg)) begin
            ap_phi_reg_pp0_iter9_res_3_write_assign_reg_385 <= reg_853_pp0_iter7_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_res_3_write_assign_reg_385 <= ap_phi_reg_pp0_iter8_res_3_write_assign_reg_385;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'd1 == and_ln776_26_reg_2231_pp0_iter7_reg)) begin
            ap_phi_reg_pp0_iter9_res_4_write_assign_reg_395 <= reg_859_pp0_iter7_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_res_4_write_assign_reg_395 <= ap_phi_reg_pp0_iter8_res_4_write_assign_reg_395;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'd1 == and_ln776_27_reg_2235_pp0_iter7_reg)) begin
            ap_phi_reg_pp0_iter9_res_5_write_assign_reg_405 <= reg_865_pp0_iter7_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_res_5_write_assign_reg_405 <= ap_phi_reg_pp0_iter8_res_5_write_assign_reg_405;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'd1 == and_ln776_28_reg_2239_pp0_iter7_reg)) begin
            ap_phi_reg_pp0_iter9_res_6_write_assign_reg_415 <= reg_871_pp0_iter7_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_res_6_write_assign_reg_415 <= ap_phi_reg_pp0_iter8_res_6_write_assign_reg_415;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'd1 == and_ln776_29_reg_2243_pp0_iter7_reg)) begin
            ap_phi_reg_pp0_iter9_res_7_write_assign_reg_425 <= reg_877_pp0_iter7_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_res_7_write_assign_reg_425 <= ap_phi_reg_pp0_iter8_res_7_write_assign_reg_425;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'd1 == and_ln776_30_reg_2247_pp0_iter7_reg)) begin
            ap_phi_reg_pp0_iter9_res_8_write_assign_reg_435 <= reg_883_pp0_iter7_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_res_8_write_assign_reg_435 <= ap_phi_reg_pp0_iter8_res_8_write_assign_reg_435;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'd1 == and_ln776_31_reg_2251_pp0_iter7_reg)) begin
            ap_phi_reg_pp0_iter9_res_9_write_assign_reg_445 <= reg_889_pp0_iter7_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_res_9_write_assign_reg_445 <= ap_phi_reg_pp0_iter8_res_9_write_assign_reg_445;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln776_23_reg_2219 <= and_ln776_23_fu_1001_p2;
        and_ln776_24_reg_2223 <= and_ln776_24_fu_1042_p2;
        and_ln776_25_reg_2227 <= and_ln776_25_fu_1083_p2;
        and_ln776_26_reg_2231 <= and_ln776_26_fu_1124_p2;
        and_ln776_27_reg_2235 <= and_ln776_27_fu_1165_p2;
        and_ln776_28_reg_2239 <= and_ln776_28_fu_1206_p2;
        and_ln776_29_reg_2243 <= and_ln776_29_fu_1247_p2;
        and_ln776_30_reg_2247 <= and_ln776_30_fu_1288_p2;
        and_ln776_31_reg_2251 <= and_ln776_31_fu_1329_p2;
        and_ln776_32_reg_2255 <= and_ln776_32_fu_1370_p2;
        and_ln776_33_reg_2259 <= and_ln776_33_fu_1411_p2;
        and_ln776_34_reg_2263 <= and_ln776_34_fu_1452_p2;
        and_ln776_35_reg_2267 <= and_ln776_35_fu_1493_p2;
        and_ln776_36_reg_2271 <= and_ln776_36_fu_1534_p2;
        and_ln776_reg_2215 <= and_ln776_fu_960_p2;
        data_0_read_4_reg_2208 <= data_0_read;
        data_10_read_1_reg_2138 <= data_10_read;
        data_11_read_1_reg_2131 <= data_11_read;
        data_12_read_1_reg_2124 <= data_12_read;
        data_13_read_1_reg_2117 <= data_13_read;
        data_14_read_1_reg_2110 <= data_14_read;
        data_1_read_4_reg_2201 <= data_1_read;
        data_2_read_4_reg_2194 <= data_2_read;
        data_3_read_4_reg_2187 <= data_3_read;
        data_4_read_4_reg_2180 <= data_4_read;
        data_5_read_3_reg_2173 <= data_5_read;
        data_6_read_3_reg_2166 <= data_6_read;
        data_7_read_3_reg_2159 <= data_7_read;
        data_8_read_3_reg_2152 <= data_8_read;
        data_9_read_3_reg_2145 <= data_9_read;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln776_23_reg_2219_pp0_iter2_reg <= and_ln776_23_reg_2219;
        and_ln776_23_reg_2219_pp0_iter3_reg <= and_ln776_23_reg_2219_pp0_iter2_reg;
        and_ln776_23_reg_2219_pp0_iter4_reg <= and_ln776_23_reg_2219_pp0_iter3_reg;
        and_ln776_23_reg_2219_pp0_iter5_reg <= and_ln776_23_reg_2219_pp0_iter4_reg;
        and_ln776_23_reg_2219_pp0_iter6_reg <= and_ln776_23_reg_2219_pp0_iter5_reg;
        and_ln776_23_reg_2219_pp0_iter7_reg <= and_ln776_23_reg_2219_pp0_iter6_reg;
        and_ln776_23_reg_2219_pp0_iter8_reg <= and_ln776_23_reg_2219_pp0_iter7_reg;
        and_ln776_24_reg_2223_pp0_iter2_reg <= and_ln776_24_reg_2223;
        and_ln776_24_reg_2223_pp0_iter3_reg <= and_ln776_24_reg_2223_pp0_iter2_reg;
        and_ln776_24_reg_2223_pp0_iter4_reg <= and_ln776_24_reg_2223_pp0_iter3_reg;
        and_ln776_24_reg_2223_pp0_iter5_reg <= and_ln776_24_reg_2223_pp0_iter4_reg;
        and_ln776_24_reg_2223_pp0_iter6_reg <= and_ln776_24_reg_2223_pp0_iter5_reg;
        and_ln776_24_reg_2223_pp0_iter7_reg <= and_ln776_24_reg_2223_pp0_iter6_reg;
        and_ln776_24_reg_2223_pp0_iter8_reg <= and_ln776_24_reg_2223_pp0_iter7_reg;
        and_ln776_25_reg_2227_pp0_iter2_reg <= and_ln776_25_reg_2227;
        and_ln776_25_reg_2227_pp0_iter3_reg <= and_ln776_25_reg_2227_pp0_iter2_reg;
        and_ln776_25_reg_2227_pp0_iter4_reg <= and_ln776_25_reg_2227_pp0_iter3_reg;
        and_ln776_25_reg_2227_pp0_iter5_reg <= and_ln776_25_reg_2227_pp0_iter4_reg;
        and_ln776_25_reg_2227_pp0_iter6_reg <= and_ln776_25_reg_2227_pp0_iter5_reg;
        and_ln776_25_reg_2227_pp0_iter7_reg <= and_ln776_25_reg_2227_pp0_iter6_reg;
        and_ln776_25_reg_2227_pp0_iter8_reg <= and_ln776_25_reg_2227_pp0_iter7_reg;
        and_ln776_26_reg_2231_pp0_iter2_reg <= and_ln776_26_reg_2231;
        and_ln776_26_reg_2231_pp0_iter3_reg <= and_ln776_26_reg_2231_pp0_iter2_reg;
        and_ln776_26_reg_2231_pp0_iter4_reg <= and_ln776_26_reg_2231_pp0_iter3_reg;
        and_ln776_26_reg_2231_pp0_iter5_reg <= and_ln776_26_reg_2231_pp0_iter4_reg;
        and_ln776_26_reg_2231_pp0_iter6_reg <= and_ln776_26_reg_2231_pp0_iter5_reg;
        and_ln776_26_reg_2231_pp0_iter7_reg <= and_ln776_26_reg_2231_pp0_iter6_reg;
        and_ln776_26_reg_2231_pp0_iter8_reg <= and_ln776_26_reg_2231_pp0_iter7_reg;
        and_ln776_27_reg_2235_pp0_iter2_reg <= and_ln776_27_reg_2235;
        and_ln776_27_reg_2235_pp0_iter3_reg <= and_ln776_27_reg_2235_pp0_iter2_reg;
        and_ln776_27_reg_2235_pp0_iter4_reg <= and_ln776_27_reg_2235_pp0_iter3_reg;
        and_ln776_27_reg_2235_pp0_iter5_reg <= and_ln776_27_reg_2235_pp0_iter4_reg;
        and_ln776_27_reg_2235_pp0_iter6_reg <= and_ln776_27_reg_2235_pp0_iter5_reg;
        and_ln776_27_reg_2235_pp0_iter7_reg <= and_ln776_27_reg_2235_pp0_iter6_reg;
        and_ln776_27_reg_2235_pp0_iter8_reg <= and_ln776_27_reg_2235_pp0_iter7_reg;
        and_ln776_28_reg_2239_pp0_iter2_reg <= and_ln776_28_reg_2239;
        and_ln776_28_reg_2239_pp0_iter3_reg <= and_ln776_28_reg_2239_pp0_iter2_reg;
        and_ln776_28_reg_2239_pp0_iter4_reg <= and_ln776_28_reg_2239_pp0_iter3_reg;
        and_ln776_28_reg_2239_pp0_iter5_reg <= and_ln776_28_reg_2239_pp0_iter4_reg;
        and_ln776_28_reg_2239_pp0_iter6_reg <= and_ln776_28_reg_2239_pp0_iter5_reg;
        and_ln776_28_reg_2239_pp0_iter7_reg <= and_ln776_28_reg_2239_pp0_iter6_reg;
        and_ln776_28_reg_2239_pp0_iter8_reg <= and_ln776_28_reg_2239_pp0_iter7_reg;
        and_ln776_29_reg_2243_pp0_iter2_reg <= and_ln776_29_reg_2243;
        and_ln776_29_reg_2243_pp0_iter3_reg <= and_ln776_29_reg_2243_pp0_iter2_reg;
        and_ln776_29_reg_2243_pp0_iter4_reg <= and_ln776_29_reg_2243_pp0_iter3_reg;
        and_ln776_29_reg_2243_pp0_iter5_reg <= and_ln776_29_reg_2243_pp0_iter4_reg;
        and_ln776_29_reg_2243_pp0_iter6_reg <= and_ln776_29_reg_2243_pp0_iter5_reg;
        and_ln776_29_reg_2243_pp0_iter7_reg <= and_ln776_29_reg_2243_pp0_iter6_reg;
        and_ln776_29_reg_2243_pp0_iter8_reg <= and_ln776_29_reg_2243_pp0_iter7_reg;
        and_ln776_30_reg_2247_pp0_iter2_reg <= and_ln776_30_reg_2247;
        and_ln776_30_reg_2247_pp0_iter3_reg <= and_ln776_30_reg_2247_pp0_iter2_reg;
        and_ln776_30_reg_2247_pp0_iter4_reg <= and_ln776_30_reg_2247_pp0_iter3_reg;
        and_ln776_30_reg_2247_pp0_iter5_reg <= and_ln776_30_reg_2247_pp0_iter4_reg;
        and_ln776_30_reg_2247_pp0_iter6_reg <= and_ln776_30_reg_2247_pp0_iter5_reg;
        and_ln776_30_reg_2247_pp0_iter7_reg <= and_ln776_30_reg_2247_pp0_iter6_reg;
        and_ln776_30_reg_2247_pp0_iter8_reg <= and_ln776_30_reg_2247_pp0_iter7_reg;
        and_ln776_31_reg_2251_pp0_iter2_reg <= and_ln776_31_reg_2251;
        and_ln776_31_reg_2251_pp0_iter3_reg <= and_ln776_31_reg_2251_pp0_iter2_reg;
        and_ln776_31_reg_2251_pp0_iter4_reg <= and_ln776_31_reg_2251_pp0_iter3_reg;
        and_ln776_31_reg_2251_pp0_iter5_reg <= and_ln776_31_reg_2251_pp0_iter4_reg;
        and_ln776_31_reg_2251_pp0_iter6_reg <= and_ln776_31_reg_2251_pp0_iter5_reg;
        and_ln776_31_reg_2251_pp0_iter7_reg <= and_ln776_31_reg_2251_pp0_iter6_reg;
        and_ln776_31_reg_2251_pp0_iter8_reg <= and_ln776_31_reg_2251_pp0_iter7_reg;
        and_ln776_32_reg_2255_pp0_iter2_reg <= and_ln776_32_reg_2255;
        and_ln776_32_reg_2255_pp0_iter3_reg <= and_ln776_32_reg_2255_pp0_iter2_reg;
        and_ln776_32_reg_2255_pp0_iter4_reg <= and_ln776_32_reg_2255_pp0_iter3_reg;
        and_ln776_32_reg_2255_pp0_iter5_reg <= and_ln776_32_reg_2255_pp0_iter4_reg;
        and_ln776_32_reg_2255_pp0_iter6_reg <= and_ln776_32_reg_2255_pp0_iter5_reg;
        and_ln776_32_reg_2255_pp0_iter7_reg <= and_ln776_32_reg_2255_pp0_iter6_reg;
        and_ln776_32_reg_2255_pp0_iter8_reg <= and_ln776_32_reg_2255_pp0_iter7_reg;
        and_ln776_33_reg_2259_pp0_iter2_reg <= and_ln776_33_reg_2259;
        and_ln776_33_reg_2259_pp0_iter3_reg <= and_ln776_33_reg_2259_pp0_iter2_reg;
        and_ln776_33_reg_2259_pp0_iter4_reg <= and_ln776_33_reg_2259_pp0_iter3_reg;
        and_ln776_33_reg_2259_pp0_iter5_reg <= and_ln776_33_reg_2259_pp0_iter4_reg;
        and_ln776_33_reg_2259_pp0_iter6_reg <= and_ln776_33_reg_2259_pp0_iter5_reg;
        and_ln776_33_reg_2259_pp0_iter7_reg <= and_ln776_33_reg_2259_pp0_iter6_reg;
        and_ln776_33_reg_2259_pp0_iter8_reg <= and_ln776_33_reg_2259_pp0_iter7_reg;
        and_ln776_34_reg_2263_pp0_iter2_reg <= and_ln776_34_reg_2263;
        and_ln776_34_reg_2263_pp0_iter3_reg <= and_ln776_34_reg_2263_pp0_iter2_reg;
        and_ln776_34_reg_2263_pp0_iter4_reg <= and_ln776_34_reg_2263_pp0_iter3_reg;
        and_ln776_34_reg_2263_pp0_iter5_reg <= and_ln776_34_reg_2263_pp0_iter4_reg;
        and_ln776_34_reg_2263_pp0_iter6_reg <= and_ln776_34_reg_2263_pp0_iter5_reg;
        and_ln776_34_reg_2263_pp0_iter7_reg <= and_ln776_34_reg_2263_pp0_iter6_reg;
        and_ln776_34_reg_2263_pp0_iter8_reg <= and_ln776_34_reg_2263_pp0_iter7_reg;
        and_ln776_35_reg_2267_pp0_iter2_reg <= and_ln776_35_reg_2267;
        and_ln776_35_reg_2267_pp0_iter3_reg <= and_ln776_35_reg_2267_pp0_iter2_reg;
        and_ln776_35_reg_2267_pp0_iter4_reg <= and_ln776_35_reg_2267_pp0_iter3_reg;
        and_ln776_35_reg_2267_pp0_iter5_reg <= and_ln776_35_reg_2267_pp0_iter4_reg;
        and_ln776_35_reg_2267_pp0_iter6_reg <= and_ln776_35_reg_2267_pp0_iter5_reg;
        and_ln776_35_reg_2267_pp0_iter7_reg <= and_ln776_35_reg_2267_pp0_iter6_reg;
        and_ln776_35_reg_2267_pp0_iter8_reg <= and_ln776_35_reg_2267_pp0_iter7_reg;
        and_ln776_36_reg_2271_pp0_iter2_reg <= and_ln776_36_reg_2271;
        and_ln776_36_reg_2271_pp0_iter3_reg <= and_ln776_36_reg_2271_pp0_iter2_reg;
        and_ln776_36_reg_2271_pp0_iter4_reg <= and_ln776_36_reg_2271_pp0_iter3_reg;
        and_ln776_36_reg_2271_pp0_iter5_reg <= and_ln776_36_reg_2271_pp0_iter4_reg;
        and_ln776_36_reg_2271_pp0_iter6_reg <= and_ln776_36_reg_2271_pp0_iter5_reg;
        and_ln776_36_reg_2271_pp0_iter7_reg <= and_ln776_36_reg_2271_pp0_iter6_reg;
        and_ln776_36_reg_2271_pp0_iter8_reg <= and_ln776_36_reg_2271_pp0_iter7_reg;
        and_ln776_reg_2215_pp0_iter2_reg <= and_ln776_reg_2215;
        and_ln776_reg_2215_pp0_iter3_reg <= and_ln776_reg_2215_pp0_iter2_reg;
        and_ln776_reg_2215_pp0_iter4_reg <= and_ln776_reg_2215_pp0_iter3_reg;
        and_ln776_reg_2215_pp0_iter5_reg <= and_ln776_reg_2215_pp0_iter4_reg;
        and_ln776_reg_2215_pp0_iter6_reg <= and_ln776_reg_2215_pp0_iter5_reg;
        and_ln776_reg_2215_pp0_iter7_reg <= and_ln776_reg_2215_pp0_iter6_reg;
        and_ln776_reg_2215_pp0_iter8_reg <= and_ln776_reg_2215_pp0_iter7_reg;
        reg_835_pp0_iter4_reg <= reg_835;
        reg_835_pp0_iter5_reg <= reg_835_pp0_iter4_reg;
        reg_835_pp0_iter6_reg <= reg_835_pp0_iter5_reg;
        reg_835_pp0_iter7_reg <= reg_835_pp0_iter6_reg;
        reg_841_pp0_iter4_reg <= reg_841;
        reg_841_pp0_iter5_reg <= reg_841_pp0_iter4_reg;
        reg_841_pp0_iter6_reg <= reg_841_pp0_iter5_reg;
        reg_841_pp0_iter7_reg <= reg_841_pp0_iter6_reg;
        reg_847_pp0_iter4_reg <= reg_847;
        reg_847_pp0_iter5_reg <= reg_847_pp0_iter4_reg;
        reg_847_pp0_iter6_reg <= reg_847_pp0_iter5_reg;
        reg_847_pp0_iter7_reg <= reg_847_pp0_iter6_reg;
        reg_853_pp0_iter4_reg <= reg_853;
        reg_853_pp0_iter5_reg <= reg_853_pp0_iter4_reg;
        reg_853_pp0_iter6_reg <= reg_853_pp0_iter5_reg;
        reg_853_pp0_iter7_reg <= reg_853_pp0_iter6_reg;
        reg_859_pp0_iter4_reg <= reg_859;
        reg_859_pp0_iter5_reg <= reg_859_pp0_iter4_reg;
        reg_859_pp0_iter6_reg <= reg_859_pp0_iter5_reg;
        reg_859_pp0_iter7_reg <= reg_859_pp0_iter6_reg;
        reg_865_pp0_iter4_reg <= reg_865;
        reg_865_pp0_iter5_reg <= reg_865_pp0_iter4_reg;
        reg_865_pp0_iter6_reg <= reg_865_pp0_iter5_reg;
        reg_865_pp0_iter7_reg <= reg_865_pp0_iter6_reg;
        reg_871_pp0_iter4_reg <= reg_871;
        reg_871_pp0_iter5_reg <= reg_871_pp0_iter4_reg;
        reg_871_pp0_iter6_reg <= reg_871_pp0_iter5_reg;
        reg_871_pp0_iter7_reg <= reg_871_pp0_iter6_reg;
        reg_877_pp0_iter4_reg <= reg_877;
        reg_877_pp0_iter5_reg <= reg_877_pp0_iter4_reg;
        reg_877_pp0_iter6_reg <= reg_877_pp0_iter5_reg;
        reg_877_pp0_iter7_reg <= reg_877_pp0_iter6_reg;
        reg_883_pp0_iter4_reg <= reg_883;
        reg_883_pp0_iter5_reg <= reg_883_pp0_iter4_reg;
        reg_883_pp0_iter6_reg <= reg_883_pp0_iter5_reg;
        reg_883_pp0_iter7_reg <= reg_883_pp0_iter6_reg;
        reg_889_pp0_iter4_reg <= reg_889;
        reg_889_pp0_iter5_reg <= reg_889_pp0_iter4_reg;
        reg_889_pp0_iter6_reg <= reg_889_pp0_iter5_reg;
        reg_889_pp0_iter7_reg <= reg_889_pp0_iter6_reg;
        reg_895_pp0_iter4_reg <= reg_895;
        reg_895_pp0_iter5_reg <= reg_895_pp0_iter4_reg;
        reg_895_pp0_iter6_reg <= reg_895_pp0_iter5_reg;
        reg_895_pp0_iter7_reg <= reg_895_pp0_iter6_reg;
        reg_901_pp0_iter4_reg <= reg_901;
        reg_901_pp0_iter5_reg <= reg_901_pp0_iter4_reg;
        reg_901_pp0_iter6_reg <= reg_901_pp0_iter5_reg;
        reg_901_pp0_iter7_reg <= reg_901_pp0_iter6_reg;
        reg_907_pp0_iter4_reg <= reg_907;
        reg_907_pp0_iter5_reg <= reg_907_pp0_iter4_reg;
        reg_907_pp0_iter6_reg <= reg_907_pp0_iter5_reg;
        reg_907_pp0_iter7_reg <= reg_907_pp0_iter6_reg;
        reg_913_pp0_iter4_reg <= reg_913;
        reg_913_pp0_iter5_reg <= reg_913_pp0_iter4_reg;
        reg_913_pp0_iter6_reg <= reg_913_pp0_iter5_reg;
        reg_913_pp0_iter7_reg <= reg_913_pp0_iter6_reg;
        reg_919_pp0_iter4_reg <= reg_919;
        reg_919_pp0_iter5_reg <= reg_919_pp0_iter4_reg;
        reg_919_pp0_iter6_reg <= reg_919_pp0_iter5_reg;
        reg_919_pp0_iter7_reg <= reg_919_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_res_0_write_assign_reg_355 <= ap_phi_reg_pp0_iter0_res_0_write_assign_reg_355;
        ap_phi_reg_pp0_iter1_res_10_write_assign_reg_455 <= ap_phi_reg_pp0_iter0_res_10_write_assign_reg_455;
        ap_phi_reg_pp0_iter1_res_11_write_assign_reg_465 <= ap_phi_reg_pp0_iter0_res_11_write_assign_reg_465;
        ap_phi_reg_pp0_iter1_res_12_write_assign_reg_475 <= ap_phi_reg_pp0_iter0_res_12_write_assign_reg_475;
        ap_phi_reg_pp0_iter1_res_13_write_assign_reg_485 <= ap_phi_reg_pp0_iter0_res_13_write_assign_reg_485;
        ap_phi_reg_pp0_iter1_res_14_write_assign_reg_495 <= ap_phi_reg_pp0_iter0_res_14_write_assign_reg_495;
        ap_phi_reg_pp0_iter1_res_1_write_assign_reg_365 <= ap_phi_reg_pp0_iter0_res_1_write_assign_reg_365;
        ap_phi_reg_pp0_iter1_res_2_write_assign_reg_375 <= ap_phi_reg_pp0_iter0_res_2_write_assign_reg_375;
        ap_phi_reg_pp0_iter1_res_3_write_assign_reg_385 <= ap_phi_reg_pp0_iter0_res_3_write_assign_reg_385;
        ap_phi_reg_pp0_iter1_res_4_write_assign_reg_395 <= ap_phi_reg_pp0_iter0_res_4_write_assign_reg_395;
        ap_phi_reg_pp0_iter1_res_5_write_assign_reg_405 <= ap_phi_reg_pp0_iter0_res_5_write_assign_reg_405;
        ap_phi_reg_pp0_iter1_res_6_write_assign_reg_415 <= ap_phi_reg_pp0_iter0_res_6_write_assign_reg_415;
        ap_phi_reg_pp0_iter1_res_7_write_assign_reg_425 <= ap_phi_reg_pp0_iter0_res_7_write_assign_reg_425;
        ap_phi_reg_pp0_iter1_res_8_write_assign_reg_435 <= ap_phi_reg_pp0_iter0_res_8_write_assign_reg_435;
        ap_phi_reg_pp0_iter1_res_9_write_assign_reg_445 <= ap_phi_reg_pp0_iter0_res_9_write_assign_reg_445;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_res_0_write_assign_reg_355 <= ap_phi_reg_pp0_iter1_res_0_write_assign_reg_355;
        ap_phi_reg_pp0_iter2_res_10_write_assign_reg_455 <= ap_phi_reg_pp0_iter1_res_10_write_assign_reg_455;
        ap_phi_reg_pp0_iter2_res_11_write_assign_reg_465 <= ap_phi_reg_pp0_iter1_res_11_write_assign_reg_465;
        ap_phi_reg_pp0_iter2_res_12_write_assign_reg_475 <= ap_phi_reg_pp0_iter1_res_12_write_assign_reg_475;
        ap_phi_reg_pp0_iter2_res_13_write_assign_reg_485 <= ap_phi_reg_pp0_iter1_res_13_write_assign_reg_485;
        ap_phi_reg_pp0_iter2_res_14_write_assign_reg_495 <= ap_phi_reg_pp0_iter1_res_14_write_assign_reg_495;
        ap_phi_reg_pp0_iter2_res_1_write_assign_reg_365 <= ap_phi_reg_pp0_iter1_res_1_write_assign_reg_365;
        ap_phi_reg_pp0_iter2_res_2_write_assign_reg_375 <= ap_phi_reg_pp0_iter1_res_2_write_assign_reg_375;
        ap_phi_reg_pp0_iter2_res_3_write_assign_reg_385 <= ap_phi_reg_pp0_iter1_res_3_write_assign_reg_385;
        ap_phi_reg_pp0_iter2_res_4_write_assign_reg_395 <= ap_phi_reg_pp0_iter1_res_4_write_assign_reg_395;
        ap_phi_reg_pp0_iter2_res_5_write_assign_reg_405 <= ap_phi_reg_pp0_iter1_res_5_write_assign_reg_405;
        ap_phi_reg_pp0_iter2_res_6_write_assign_reg_415 <= ap_phi_reg_pp0_iter1_res_6_write_assign_reg_415;
        ap_phi_reg_pp0_iter2_res_7_write_assign_reg_425 <= ap_phi_reg_pp0_iter1_res_7_write_assign_reg_425;
        ap_phi_reg_pp0_iter2_res_8_write_assign_reg_435 <= ap_phi_reg_pp0_iter1_res_8_write_assign_reg_435;
        ap_phi_reg_pp0_iter2_res_9_write_assign_reg_445 <= ap_phi_reg_pp0_iter1_res_9_write_assign_reg_445;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_res_0_write_assign_reg_355 <= ap_phi_reg_pp0_iter2_res_0_write_assign_reg_355;
        ap_phi_reg_pp0_iter3_res_10_write_assign_reg_455 <= ap_phi_reg_pp0_iter2_res_10_write_assign_reg_455;
        ap_phi_reg_pp0_iter3_res_11_write_assign_reg_465 <= ap_phi_reg_pp0_iter2_res_11_write_assign_reg_465;
        ap_phi_reg_pp0_iter3_res_12_write_assign_reg_475 <= ap_phi_reg_pp0_iter2_res_12_write_assign_reg_475;
        ap_phi_reg_pp0_iter3_res_13_write_assign_reg_485 <= ap_phi_reg_pp0_iter2_res_13_write_assign_reg_485;
        ap_phi_reg_pp0_iter3_res_14_write_assign_reg_495 <= ap_phi_reg_pp0_iter2_res_14_write_assign_reg_495;
        ap_phi_reg_pp0_iter3_res_1_write_assign_reg_365 <= ap_phi_reg_pp0_iter2_res_1_write_assign_reg_365;
        ap_phi_reg_pp0_iter3_res_2_write_assign_reg_375 <= ap_phi_reg_pp0_iter2_res_2_write_assign_reg_375;
        ap_phi_reg_pp0_iter3_res_3_write_assign_reg_385 <= ap_phi_reg_pp0_iter2_res_3_write_assign_reg_385;
        ap_phi_reg_pp0_iter3_res_4_write_assign_reg_395 <= ap_phi_reg_pp0_iter2_res_4_write_assign_reg_395;
        ap_phi_reg_pp0_iter3_res_5_write_assign_reg_405 <= ap_phi_reg_pp0_iter2_res_5_write_assign_reg_405;
        ap_phi_reg_pp0_iter3_res_6_write_assign_reg_415 <= ap_phi_reg_pp0_iter2_res_6_write_assign_reg_415;
        ap_phi_reg_pp0_iter3_res_7_write_assign_reg_425 <= ap_phi_reg_pp0_iter2_res_7_write_assign_reg_425;
        ap_phi_reg_pp0_iter3_res_8_write_assign_reg_435 <= ap_phi_reg_pp0_iter2_res_8_write_assign_reg_435;
        ap_phi_reg_pp0_iter3_res_9_write_assign_reg_445 <= ap_phi_reg_pp0_iter2_res_9_write_assign_reg_445;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_res_0_write_assign_reg_355 <= ap_phi_reg_pp0_iter3_res_0_write_assign_reg_355;
        ap_phi_reg_pp0_iter4_res_10_write_assign_reg_455 <= ap_phi_reg_pp0_iter3_res_10_write_assign_reg_455;
        ap_phi_reg_pp0_iter4_res_11_write_assign_reg_465 <= ap_phi_reg_pp0_iter3_res_11_write_assign_reg_465;
        ap_phi_reg_pp0_iter4_res_12_write_assign_reg_475 <= ap_phi_reg_pp0_iter3_res_12_write_assign_reg_475;
        ap_phi_reg_pp0_iter4_res_13_write_assign_reg_485 <= ap_phi_reg_pp0_iter3_res_13_write_assign_reg_485;
        ap_phi_reg_pp0_iter4_res_14_write_assign_reg_495 <= ap_phi_reg_pp0_iter3_res_14_write_assign_reg_495;
        ap_phi_reg_pp0_iter4_res_1_write_assign_reg_365 <= ap_phi_reg_pp0_iter3_res_1_write_assign_reg_365;
        ap_phi_reg_pp0_iter4_res_2_write_assign_reg_375 <= ap_phi_reg_pp0_iter3_res_2_write_assign_reg_375;
        ap_phi_reg_pp0_iter4_res_3_write_assign_reg_385 <= ap_phi_reg_pp0_iter3_res_3_write_assign_reg_385;
        ap_phi_reg_pp0_iter4_res_4_write_assign_reg_395 <= ap_phi_reg_pp0_iter3_res_4_write_assign_reg_395;
        ap_phi_reg_pp0_iter4_res_5_write_assign_reg_405 <= ap_phi_reg_pp0_iter3_res_5_write_assign_reg_405;
        ap_phi_reg_pp0_iter4_res_6_write_assign_reg_415 <= ap_phi_reg_pp0_iter3_res_6_write_assign_reg_415;
        ap_phi_reg_pp0_iter4_res_7_write_assign_reg_425 <= ap_phi_reg_pp0_iter3_res_7_write_assign_reg_425;
        ap_phi_reg_pp0_iter4_res_8_write_assign_reg_435 <= ap_phi_reg_pp0_iter3_res_8_write_assign_reg_435;
        ap_phi_reg_pp0_iter4_res_9_write_assign_reg_445 <= ap_phi_reg_pp0_iter3_res_9_write_assign_reg_445;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_res_0_write_assign_reg_355 <= ap_phi_reg_pp0_iter4_res_0_write_assign_reg_355;
        ap_phi_reg_pp0_iter5_res_10_write_assign_reg_455 <= ap_phi_reg_pp0_iter4_res_10_write_assign_reg_455;
        ap_phi_reg_pp0_iter5_res_11_write_assign_reg_465 <= ap_phi_reg_pp0_iter4_res_11_write_assign_reg_465;
        ap_phi_reg_pp0_iter5_res_12_write_assign_reg_475 <= ap_phi_reg_pp0_iter4_res_12_write_assign_reg_475;
        ap_phi_reg_pp0_iter5_res_13_write_assign_reg_485 <= ap_phi_reg_pp0_iter4_res_13_write_assign_reg_485;
        ap_phi_reg_pp0_iter5_res_14_write_assign_reg_495 <= ap_phi_reg_pp0_iter4_res_14_write_assign_reg_495;
        ap_phi_reg_pp0_iter5_res_1_write_assign_reg_365 <= ap_phi_reg_pp0_iter4_res_1_write_assign_reg_365;
        ap_phi_reg_pp0_iter5_res_2_write_assign_reg_375 <= ap_phi_reg_pp0_iter4_res_2_write_assign_reg_375;
        ap_phi_reg_pp0_iter5_res_3_write_assign_reg_385 <= ap_phi_reg_pp0_iter4_res_3_write_assign_reg_385;
        ap_phi_reg_pp0_iter5_res_4_write_assign_reg_395 <= ap_phi_reg_pp0_iter4_res_4_write_assign_reg_395;
        ap_phi_reg_pp0_iter5_res_5_write_assign_reg_405 <= ap_phi_reg_pp0_iter4_res_5_write_assign_reg_405;
        ap_phi_reg_pp0_iter5_res_6_write_assign_reg_415 <= ap_phi_reg_pp0_iter4_res_6_write_assign_reg_415;
        ap_phi_reg_pp0_iter5_res_7_write_assign_reg_425 <= ap_phi_reg_pp0_iter4_res_7_write_assign_reg_425;
        ap_phi_reg_pp0_iter5_res_8_write_assign_reg_435 <= ap_phi_reg_pp0_iter4_res_8_write_assign_reg_435;
        ap_phi_reg_pp0_iter5_res_9_write_assign_reg_445 <= ap_phi_reg_pp0_iter4_res_9_write_assign_reg_445;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_res_0_write_assign_reg_355 <= ap_phi_reg_pp0_iter5_res_0_write_assign_reg_355;
        ap_phi_reg_pp0_iter6_res_10_write_assign_reg_455 <= ap_phi_reg_pp0_iter5_res_10_write_assign_reg_455;
        ap_phi_reg_pp0_iter6_res_11_write_assign_reg_465 <= ap_phi_reg_pp0_iter5_res_11_write_assign_reg_465;
        ap_phi_reg_pp0_iter6_res_12_write_assign_reg_475 <= ap_phi_reg_pp0_iter5_res_12_write_assign_reg_475;
        ap_phi_reg_pp0_iter6_res_13_write_assign_reg_485 <= ap_phi_reg_pp0_iter5_res_13_write_assign_reg_485;
        ap_phi_reg_pp0_iter6_res_14_write_assign_reg_495 <= ap_phi_reg_pp0_iter5_res_14_write_assign_reg_495;
        ap_phi_reg_pp0_iter6_res_1_write_assign_reg_365 <= ap_phi_reg_pp0_iter5_res_1_write_assign_reg_365;
        ap_phi_reg_pp0_iter6_res_2_write_assign_reg_375 <= ap_phi_reg_pp0_iter5_res_2_write_assign_reg_375;
        ap_phi_reg_pp0_iter6_res_3_write_assign_reg_385 <= ap_phi_reg_pp0_iter5_res_3_write_assign_reg_385;
        ap_phi_reg_pp0_iter6_res_4_write_assign_reg_395 <= ap_phi_reg_pp0_iter5_res_4_write_assign_reg_395;
        ap_phi_reg_pp0_iter6_res_5_write_assign_reg_405 <= ap_phi_reg_pp0_iter5_res_5_write_assign_reg_405;
        ap_phi_reg_pp0_iter6_res_6_write_assign_reg_415 <= ap_phi_reg_pp0_iter5_res_6_write_assign_reg_415;
        ap_phi_reg_pp0_iter6_res_7_write_assign_reg_425 <= ap_phi_reg_pp0_iter5_res_7_write_assign_reg_425;
        ap_phi_reg_pp0_iter6_res_8_write_assign_reg_435 <= ap_phi_reg_pp0_iter5_res_8_write_assign_reg_435;
        ap_phi_reg_pp0_iter6_res_9_write_assign_reg_445 <= ap_phi_reg_pp0_iter5_res_9_write_assign_reg_445;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_res_0_write_assign_reg_355 <= ap_phi_reg_pp0_iter6_res_0_write_assign_reg_355;
        ap_phi_reg_pp0_iter7_res_10_write_assign_reg_455 <= ap_phi_reg_pp0_iter6_res_10_write_assign_reg_455;
        ap_phi_reg_pp0_iter7_res_11_write_assign_reg_465 <= ap_phi_reg_pp0_iter6_res_11_write_assign_reg_465;
        ap_phi_reg_pp0_iter7_res_12_write_assign_reg_475 <= ap_phi_reg_pp0_iter6_res_12_write_assign_reg_475;
        ap_phi_reg_pp0_iter7_res_13_write_assign_reg_485 <= ap_phi_reg_pp0_iter6_res_13_write_assign_reg_485;
        ap_phi_reg_pp0_iter7_res_14_write_assign_reg_495 <= ap_phi_reg_pp0_iter6_res_14_write_assign_reg_495;
        ap_phi_reg_pp0_iter7_res_1_write_assign_reg_365 <= ap_phi_reg_pp0_iter6_res_1_write_assign_reg_365;
        ap_phi_reg_pp0_iter7_res_2_write_assign_reg_375 <= ap_phi_reg_pp0_iter6_res_2_write_assign_reg_375;
        ap_phi_reg_pp0_iter7_res_3_write_assign_reg_385 <= ap_phi_reg_pp0_iter6_res_3_write_assign_reg_385;
        ap_phi_reg_pp0_iter7_res_4_write_assign_reg_395 <= ap_phi_reg_pp0_iter6_res_4_write_assign_reg_395;
        ap_phi_reg_pp0_iter7_res_5_write_assign_reg_405 <= ap_phi_reg_pp0_iter6_res_5_write_assign_reg_405;
        ap_phi_reg_pp0_iter7_res_6_write_assign_reg_415 <= ap_phi_reg_pp0_iter6_res_6_write_assign_reg_415;
        ap_phi_reg_pp0_iter7_res_7_write_assign_reg_425 <= ap_phi_reg_pp0_iter6_res_7_write_assign_reg_425;
        ap_phi_reg_pp0_iter7_res_8_write_assign_reg_435 <= ap_phi_reg_pp0_iter6_res_8_write_assign_reg_435;
        ap_phi_reg_pp0_iter7_res_9_write_assign_reg_445 <= ap_phi_reg_pp0_iter6_res_9_write_assign_reg_445;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_res_0_write_assign_reg_355 <= ap_phi_reg_pp0_iter7_res_0_write_assign_reg_355;
        ap_phi_reg_pp0_iter8_res_10_write_assign_reg_455 <= ap_phi_reg_pp0_iter7_res_10_write_assign_reg_455;
        ap_phi_reg_pp0_iter8_res_11_write_assign_reg_465 <= ap_phi_reg_pp0_iter7_res_11_write_assign_reg_465;
        ap_phi_reg_pp0_iter8_res_12_write_assign_reg_475 <= ap_phi_reg_pp0_iter7_res_12_write_assign_reg_475;
        ap_phi_reg_pp0_iter8_res_13_write_assign_reg_485 <= ap_phi_reg_pp0_iter7_res_13_write_assign_reg_485;
        ap_phi_reg_pp0_iter8_res_14_write_assign_reg_495 <= ap_phi_reg_pp0_iter7_res_14_write_assign_reg_495;
        ap_phi_reg_pp0_iter8_res_1_write_assign_reg_365 <= ap_phi_reg_pp0_iter7_res_1_write_assign_reg_365;
        ap_phi_reg_pp0_iter8_res_2_write_assign_reg_375 <= ap_phi_reg_pp0_iter7_res_2_write_assign_reg_375;
        ap_phi_reg_pp0_iter8_res_3_write_assign_reg_385 <= ap_phi_reg_pp0_iter7_res_3_write_assign_reg_385;
        ap_phi_reg_pp0_iter8_res_4_write_assign_reg_395 <= ap_phi_reg_pp0_iter7_res_4_write_assign_reg_395;
        ap_phi_reg_pp0_iter8_res_5_write_assign_reg_405 <= ap_phi_reg_pp0_iter7_res_5_write_assign_reg_405;
        ap_phi_reg_pp0_iter8_res_6_write_assign_reg_415 <= ap_phi_reg_pp0_iter7_res_6_write_assign_reg_415;
        ap_phi_reg_pp0_iter8_res_7_write_assign_reg_425 <= ap_phi_reg_pp0_iter7_res_7_write_assign_reg_425;
        ap_phi_reg_pp0_iter8_res_8_write_assign_reg_435 <= ap_phi_reg_pp0_iter7_res_8_write_assign_reg_435;
        ap_phi_reg_pp0_iter8_res_9_write_assign_reg_445 <= ap_phi_reg_pp0_iter7_res_9_write_assign_reg_445;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_reg_2215_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_reg_2215_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_835 <= grp_fu_580_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_23_reg_2219_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_23_reg_2219_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_841 <= grp_fu_586_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_24_reg_2223_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_24_reg_2223_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_847 <= grp_fu_592_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_25_reg_2227_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_25_reg_2227_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_853 <= grp_fu_598_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_26_reg_2231_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_26_reg_2231_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_859 <= grp_fu_604_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_27_reg_2235_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_27_reg_2235_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_865 <= grp_fu_610_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_28_reg_2239_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_28_reg_2239_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_871 <= grp_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_29_reg_2243_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_29_reg_2243_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_877 <= grp_fu_622_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_30_reg_2247_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_30_reg_2247_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_883 <= grp_fu_628_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_31_reg_2251_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_31_reg_2251_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_889 <= grp_fu_634_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_32_reg_2255_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_32_reg_2255_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_895 <= grp_fu_640_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_33_reg_2259_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_33_reg_2259_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_901 <= grp_fu_646_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_34_reg_2263_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_34_reg_2263_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_907 <= grp_fu_652_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_35_reg_2267_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_35_reg_2267_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_913 <= grp_fu_658_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_36_reg_2271_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_36_reg_2271_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_919 <= grp_fu_664_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_32_reg_2255_pp0_iter6_reg))) begin
        select_ln780_10_reg_2400 <= select_ln780_10_fu_1840_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_33_reg_2259_pp0_iter6_reg))) begin
        select_ln780_11_reg_2405 <= select_ln780_11_fu_1868_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_34_reg_2263_pp0_iter6_reg))) begin
        select_ln780_12_reg_2410 <= select_ln780_12_fu_1896_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_35_reg_2267_pp0_iter6_reg))) begin
        select_ln780_13_reg_2415 <= select_ln780_13_fu_1924_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_36_reg_2271_pp0_iter6_reg))) begin
        select_ln780_14_reg_2420 <= select_ln780_14_fu_1952_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_23_reg_2219_pp0_iter6_reg))) begin
        select_ln780_1_reg_2355 <= select_ln780_1_fu_1588_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_24_reg_2223_pp0_iter6_reg))) begin
        select_ln780_2_reg_2360 <= select_ln780_2_fu_1616_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_25_reg_2227_pp0_iter6_reg))) begin
        select_ln780_3_reg_2365 <= select_ln780_3_fu_1644_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_26_reg_2231_pp0_iter6_reg))) begin
        select_ln780_4_reg_2370 <= select_ln780_4_fu_1672_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_27_reg_2235_pp0_iter6_reg))) begin
        select_ln780_5_reg_2375 <= select_ln780_5_fu_1700_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_28_reg_2239_pp0_iter6_reg))) begin
        select_ln780_6_reg_2380 <= select_ln780_6_fu_1728_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_29_reg_2243_pp0_iter6_reg))) begin
        select_ln780_7_reg_2385 <= select_ln780_7_fu_1756_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_30_reg_2247_pp0_iter6_reg))) begin
        select_ln780_8_reg_2390 <= select_ln780_8_fu_1784_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_31_reg_2251_pp0_iter6_reg))) begin
        select_ln780_9_reg_2395 <= select_ln780_9_fu_1812_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_reg_2215_pp0_iter6_reg))) begin
        select_ln780_reg_2350 <= select_ln780_fu_1560_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_33_reg_2259_pp0_iter5_reg))) begin
        tmp_2_10_reg_2330 <= grp_fu_725_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_34_reg_2263_pp0_iter5_reg))) begin
        tmp_2_11_14_reg_2335 <= grp_fu_730_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_35_reg_2267_pp0_iter5_reg))) begin
        tmp_2_12_reg_2340 <= grp_fu_735_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_36_reg_2271_pp0_iter5_reg))) begin
        tmp_2_13_reg_2345 <= grp_fu_740_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_23_reg_2219_pp0_iter5_reg))) begin
        tmp_2_1_reg_2280 <= grp_fu_675_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_24_reg_2223_pp0_iter5_reg))) begin
        tmp_2_2_reg_2285 <= grp_fu_680_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_25_reg_2227_pp0_iter5_reg))) begin
        tmp_2_3_reg_2290 <= grp_fu_685_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_26_reg_2231_pp0_iter5_reg))) begin
        tmp_2_4_reg_2295 <= grp_fu_690_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_27_reg_2235_pp0_iter5_reg))) begin
        tmp_2_5_reg_2300 <= grp_fu_695_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_28_reg_2239_pp0_iter5_reg))) begin
        tmp_2_6_reg_2305 <= grp_fu_700_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_29_reg_2243_pp0_iter5_reg))) begin
        tmp_2_7_reg_2310 <= grp_fu_705_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_30_reg_2247_pp0_iter5_reg))) begin
        tmp_2_8_reg_2315 <= grp_fu_710_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_31_reg_2251_pp0_iter5_reg))) begin
        tmp_2_9_reg_2320 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_reg_2215_pp0_iter5_reg))) begin
        tmp_2_reg_2275 <= grp_fu_670_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_32_reg_2255_pp0_iter5_reg))) begin
        tmp_2_s_reg_2325 <= grp_fu_720_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to8 = 1'b1;
    end else begin
        ap_idle_pp0_0to8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln776_reg_2215_pp0_iter8_reg)) begin
        ap_phi_mux_res_0_write_assign_phi_fu_358_p4 = selu_table3_q0;
    end else begin
        ap_phi_mux_res_0_write_assign_phi_fu_358_p4 = ap_phi_reg_pp0_iter9_res_0_write_assign_reg_355;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln776_32_reg_2255_pp0_iter8_reg)) begin
        ap_phi_mux_res_10_write_assign_phi_fu_458_p4 = selu_table3_q10;
    end else begin
        ap_phi_mux_res_10_write_assign_phi_fu_458_p4 = ap_phi_reg_pp0_iter9_res_10_write_assign_reg_455;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln776_33_reg_2259_pp0_iter8_reg)) begin
        ap_phi_mux_res_11_write_assign_phi_fu_468_p4 = selu_table3_q11;
    end else begin
        ap_phi_mux_res_11_write_assign_phi_fu_468_p4 = ap_phi_reg_pp0_iter9_res_11_write_assign_reg_465;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln776_34_reg_2263_pp0_iter8_reg)) begin
        ap_phi_mux_res_12_write_assign_phi_fu_478_p4 = selu_table3_q12;
    end else begin
        ap_phi_mux_res_12_write_assign_phi_fu_478_p4 = ap_phi_reg_pp0_iter9_res_12_write_assign_reg_475;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln776_35_reg_2267_pp0_iter8_reg)) begin
        ap_phi_mux_res_13_write_assign_phi_fu_488_p4 = selu_table3_q13;
    end else begin
        ap_phi_mux_res_13_write_assign_phi_fu_488_p4 = ap_phi_reg_pp0_iter9_res_13_write_assign_reg_485;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln776_36_reg_2271_pp0_iter8_reg)) begin
        ap_phi_mux_res_14_write_assign_phi_fu_498_p4 = selu_table3_q14;
    end else begin
        ap_phi_mux_res_14_write_assign_phi_fu_498_p4 = ap_phi_reg_pp0_iter9_res_14_write_assign_reg_495;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln776_23_reg_2219_pp0_iter8_reg)) begin
        ap_phi_mux_res_1_write_assign_phi_fu_368_p4 = selu_table3_q1;
    end else begin
        ap_phi_mux_res_1_write_assign_phi_fu_368_p4 = ap_phi_reg_pp0_iter9_res_1_write_assign_reg_365;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln776_24_reg_2223_pp0_iter8_reg)) begin
        ap_phi_mux_res_2_write_assign_phi_fu_378_p4 = selu_table3_q2;
    end else begin
        ap_phi_mux_res_2_write_assign_phi_fu_378_p4 = ap_phi_reg_pp0_iter9_res_2_write_assign_reg_375;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln776_25_reg_2227_pp0_iter8_reg)) begin
        ap_phi_mux_res_3_write_assign_phi_fu_388_p4 = selu_table3_q3;
    end else begin
        ap_phi_mux_res_3_write_assign_phi_fu_388_p4 = ap_phi_reg_pp0_iter9_res_3_write_assign_reg_385;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln776_26_reg_2231_pp0_iter8_reg)) begin
        ap_phi_mux_res_4_write_assign_phi_fu_398_p4 = selu_table3_q4;
    end else begin
        ap_phi_mux_res_4_write_assign_phi_fu_398_p4 = ap_phi_reg_pp0_iter9_res_4_write_assign_reg_395;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln776_27_reg_2235_pp0_iter8_reg)) begin
        ap_phi_mux_res_5_write_assign_phi_fu_408_p4 = selu_table3_q5;
    end else begin
        ap_phi_mux_res_5_write_assign_phi_fu_408_p4 = ap_phi_reg_pp0_iter9_res_5_write_assign_reg_405;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln776_28_reg_2239_pp0_iter8_reg)) begin
        ap_phi_mux_res_6_write_assign_phi_fu_418_p4 = selu_table3_q6;
    end else begin
        ap_phi_mux_res_6_write_assign_phi_fu_418_p4 = ap_phi_reg_pp0_iter9_res_6_write_assign_reg_415;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln776_29_reg_2243_pp0_iter8_reg)) begin
        ap_phi_mux_res_7_write_assign_phi_fu_428_p4 = selu_table3_q7;
    end else begin
        ap_phi_mux_res_7_write_assign_phi_fu_428_p4 = ap_phi_reg_pp0_iter9_res_7_write_assign_reg_425;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln776_30_reg_2247_pp0_iter8_reg)) begin
        ap_phi_mux_res_8_write_assign_phi_fu_438_p4 = selu_table3_q8;
    end else begin
        ap_phi_mux_res_8_write_assign_phi_fu_438_p4 = ap_phi_reg_pp0_iter9_res_8_write_assign_reg_435;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln776_31_reg_2251_pp0_iter8_reg)) begin
        ap_phi_mux_res_9_write_assign_phi_fu_448_p4 = selu_table3_q9;
    end else begin
        ap_phi_mux_res_9_write_assign_phi_fu_448_p4 = ap_phi_reg_pp0_iter9_res_9_write_assign_reg_445;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((1'd1 == and_ln776_fu_960_p2)) begin
            grp_fu_580_p1 = 32'd1065778527;
        end else if ((1'd0 == and_ln776_fu_960_p2)) begin
            grp_fu_580_p1 = 32'd1149239296;
        end else begin
            grp_fu_580_p1 = 'bx;
        end
    end else begin
        grp_fu_580_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((1'd1 == and_ln776_23_fu_1001_p2)) begin
            grp_fu_586_p1 = 32'd1065778527;
        end else if ((1'd0 == and_ln776_23_fu_1001_p2)) begin
            grp_fu_586_p1 = 32'd1149239296;
        end else begin
            grp_fu_586_p1 = 'bx;
        end
    end else begin
        grp_fu_586_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((1'd1 == and_ln776_24_fu_1042_p2)) begin
            grp_fu_592_p1 = 32'd1065778527;
        end else if ((1'd0 == and_ln776_24_fu_1042_p2)) begin
            grp_fu_592_p1 = 32'd1149239296;
        end else begin
            grp_fu_592_p1 = 'bx;
        end
    end else begin
        grp_fu_592_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((1'd1 == and_ln776_25_fu_1083_p2)) begin
            grp_fu_598_p1 = 32'd1065778527;
        end else if ((1'd0 == and_ln776_25_fu_1083_p2)) begin
            grp_fu_598_p1 = 32'd1149239296;
        end else begin
            grp_fu_598_p1 = 'bx;
        end
    end else begin
        grp_fu_598_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((1'd1 == and_ln776_26_fu_1124_p2)) begin
            grp_fu_604_p1 = 32'd1065778527;
        end else if ((1'd0 == and_ln776_26_fu_1124_p2)) begin
            grp_fu_604_p1 = 32'd1149239296;
        end else begin
            grp_fu_604_p1 = 'bx;
        end
    end else begin
        grp_fu_604_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((1'd1 == and_ln776_27_fu_1165_p2)) begin
            grp_fu_610_p1 = 32'd1065778527;
        end else if ((1'd0 == and_ln776_27_fu_1165_p2)) begin
            grp_fu_610_p1 = 32'd1149239296;
        end else begin
            grp_fu_610_p1 = 'bx;
        end
    end else begin
        grp_fu_610_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((1'd1 == and_ln776_28_fu_1206_p2)) begin
            grp_fu_616_p1 = 32'd1065778527;
        end else if ((1'd0 == and_ln776_28_fu_1206_p2)) begin
            grp_fu_616_p1 = 32'd1149239296;
        end else begin
            grp_fu_616_p1 = 'bx;
        end
    end else begin
        grp_fu_616_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((1'd1 == and_ln776_29_fu_1247_p2)) begin
            grp_fu_622_p1 = 32'd1065778527;
        end else if ((1'd0 == and_ln776_29_fu_1247_p2)) begin
            grp_fu_622_p1 = 32'd1149239296;
        end else begin
            grp_fu_622_p1 = 'bx;
        end
    end else begin
        grp_fu_622_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((1'd1 == and_ln776_30_fu_1288_p2)) begin
            grp_fu_628_p1 = 32'd1065778527;
        end else if ((1'd0 == and_ln776_30_fu_1288_p2)) begin
            grp_fu_628_p1 = 32'd1149239296;
        end else begin
            grp_fu_628_p1 = 'bx;
        end
    end else begin
        grp_fu_628_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((1'd1 == and_ln776_31_fu_1329_p2)) begin
            grp_fu_634_p1 = 32'd1065778527;
        end else if ((1'd0 == and_ln776_31_fu_1329_p2)) begin
            grp_fu_634_p1 = 32'd1149239296;
        end else begin
            grp_fu_634_p1 = 'bx;
        end
    end else begin
        grp_fu_634_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((1'd1 == and_ln776_32_fu_1370_p2)) begin
            grp_fu_640_p1 = 32'd1065778527;
        end else if ((1'd0 == and_ln776_32_fu_1370_p2)) begin
            grp_fu_640_p1 = 32'd1149239296;
        end else begin
            grp_fu_640_p1 = 'bx;
        end
    end else begin
        grp_fu_640_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((1'd1 == and_ln776_33_fu_1411_p2)) begin
            grp_fu_646_p1 = 32'd1065778527;
        end else if ((1'd0 == and_ln776_33_fu_1411_p2)) begin
            grp_fu_646_p1 = 32'd1149239296;
        end else begin
            grp_fu_646_p1 = 'bx;
        end
    end else begin
        grp_fu_646_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((1'd1 == and_ln776_34_fu_1452_p2)) begin
            grp_fu_652_p1 = 32'd1065778527;
        end else if ((1'd0 == and_ln776_34_fu_1452_p2)) begin
            grp_fu_652_p1 = 32'd1149239296;
        end else begin
            grp_fu_652_p1 = 'bx;
        end
    end else begin
        grp_fu_652_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((1'd1 == and_ln776_35_fu_1493_p2)) begin
            grp_fu_658_p1 = 32'd1065778527;
        end else if ((1'd0 == and_ln776_35_fu_1493_p2)) begin
            grp_fu_658_p1 = 32'd1149239296;
        end else begin
            grp_fu_658_p1 = 'bx;
        end
    end else begin
        grp_fu_658_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((1'd1 == and_ln776_36_fu_1534_p2)) begin
            grp_fu_664_p1 = 32'd1065778527;
        end else if ((1'd0 == and_ln776_36_fu_1534_p2)) begin
            grp_fu_664_p1 = 32'd1149239296;
        end else begin
            grp_fu_664_p1 = 'bx;
        end
    end else begin
        grp_fu_664_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        selu_table3_ce0 = 1'b1;
    end else begin
        selu_table3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        selu_table3_ce1 = 1'b1;
    end else begin
        selu_table3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        selu_table3_ce10 = 1'b1;
    end else begin
        selu_table3_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        selu_table3_ce11 = 1'b1;
    end else begin
        selu_table3_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        selu_table3_ce12 = 1'b1;
    end else begin
        selu_table3_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        selu_table3_ce13 = 1'b1;
    end else begin
        selu_table3_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        selu_table3_ce14 = 1'b1;
    end else begin
        selu_table3_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        selu_table3_ce2 = 1'b1;
    end else begin
        selu_table3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        selu_table3_ce3 = 1'b1;
    end else begin
        selu_table3_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        selu_table3_ce4 = 1'b1;
    end else begin
        selu_table3_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        selu_table3_ce5 = 1'b1;
    end else begin
        selu_table3_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        selu_table3_ce6 = 1'b1;
    end else begin
        selu_table3_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        selu_table3_ce7 = 1'b1;
    end else begin
        selu_table3_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        selu_table3_ce8 = 1'b1;
    end else begin
        selu_table3_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        selu_table3_ce9 = 1'b1;
    end else begin
        selu_table3_ce9 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln776_23_fu_1001_p2 = (or_ln776_23_fu_995_p2 & grp_fu_751_p2);

assign and_ln776_24_fu_1042_p2 = (or_ln776_24_fu_1036_p2 & grp_fu_757_p2);

assign and_ln776_25_fu_1083_p2 = (or_ln776_25_fu_1077_p2 & grp_fu_763_p2);

assign and_ln776_26_fu_1124_p2 = (or_ln776_26_fu_1118_p2 & grp_fu_769_p2);

assign and_ln776_27_fu_1165_p2 = (or_ln776_27_fu_1159_p2 & grp_fu_775_p2);

assign and_ln776_28_fu_1206_p2 = (or_ln776_28_fu_1200_p2 & grp_fu_781_p2);

assign and_ln776_29_fu_1247_p2 = (or_ln776_29_fu_1241_p2 & grp_fu_787_p2);

assign and_ln776_30_fu_1288_p2 = (or_ln776_30_fu_1282_p2 & grp_fu_793_p2);

assign and_ln776_31_fu_1329_p2 = (or_ln776_31_fu_1323_p2 & grp_fu_799_p2);

assign and_ln776_32_fu_1370_p2 = (or_ln776_32_fu_1364_p2 & grp_fu_805_p2);

assign and_ln776_33_fu_1411_p2 = (or_ln776_33_fu_1405_p2 & grp_fu_811_p2);

assign and_ln776_34_fu_1452_p2 = (or_ln776_34_fu_1446_p2 & grp_fu_817_p2);

assign and_ln776_35_fu_1493_p2 = (or_ln776_35_fu_1487_p2 & grp_fu_823_p2);

assign and_ln776_36_fu_1534_p2 = (or_ln776_36_fu_1528_p2 & grp_fu_829_p2);

assign and_ln776_fu_960_p2 = (or_ln776_fu_954_p2 & grp_fu_745_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1148 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_res_0_write_assign_reg_355 = 'bx;

assign ap_phi_reg_pp0_iter0_res_10_write_assign_reg_455 = 'bx;

assign ap_phi_reg_pp0_iter0_res_11_write_assign_reg_465 = 'bx;

assign ap_phi_reg_pp0_iter0_res_12_write_assign_reg_475 = 'bx;

assign ap_phi_reg_pp0_iter0_res_13_write_assign_reg_485 = 'bx;

assign ap_phi_reg_pp0_iter0_res_14_write_assign_reg_495 = 'bx;

assign ap_phi_reg_pp0_iter0_res_1_write_assign_reg_365 = 'bx;

assign ap_phi_reg_pp0_iter0_res_2_write_assign_reg_375 = 'bx;

assign ap_phi_reg_pp0_iter0_res_3_write_assign_reg_385 = 'bx;

assign ap_phi_reg_pp0_iter0_res_4_write_assign_reg_395 = 'bx;

assign ap_phi_reg_pp0_iter0_res_5_write_assign_reg_405 = 'bx;

assign ap_phi_reg_pp0_iter0_res_6_write_assign_reg_415 = 'bx;

assign ap_phi_reg_pp0_iter0_res_7_write_assign_reg_425 = 'bx;

assign ap_phi_reg_pp0_iter0_res_8_write_assign_reg_435 = 'bx;

assign ap_phi_reg_pp0_iter0_res_9_write_assign_reg_445 = 'bx;

assign ap_return_0 = ap_phi_mux_res_0_write_assign_phi_fu_358_p4;

assign ap_return_1 = ap_phi_mux_res_1_write_assign_phi_fu_368_p4;

assign ap_return_10 = ap_phi_mux_res_10_write_assign_phi_fu_458_p4;

assign ap_return_11 = ap_phi_mux_res_11_write_assign_phi_fu_468_p4;

assign ap_return_12 = ap_phi_mux_res_12_write_assign_phi_fu_478_p4;

assign ap_return_13 = ap_phi_mux_res_13_write_assign_phi_fu_488_p4;

assign ap_return_14 = ap_phi_mux_res_14_write_assign_phi_fu_498_p4;

assign ap_return_2 = ap_phi_mux_res_2_write_assign_phi_fu_378_p4;

assign ap_return_3 = ap_phi_mux_res_3_write_assign_phi_fu_388_p4;

assign ap_return_4 = ap_phi_mux_res_4_write_assign_phi_fu_398_p4;

assign ap_return_5 = ap_phi_mux_res_5_write_assign_phi_fu_408_p4;

assign ap_return_6 = ap_phi_mux_res_6_write_assign_phi_fu_418_p4;

assign ap_return_7 = ap_phi_mux_res_7_write_assign_phi_fu_428_p4;

assign ap_return_8 = ap_phi_mux_res_8_write_assign_phi_fu_438_p4;

assign ap_return_9 = ap_phi_mux_res_9_write_assign_phi_fu_448_p4;

assign bitcast_ln776_23_fu_966_p1 = data_1_read_4_reg_2201;

assign bitcast_ln776_24_fu_1007_p1 = data_2_read_4_reg_2194;

assign bitcast_ln776_25_fu_1048_p1 = data_3_read_4_reg_2187;

assign bitcast_ln776_26_fu_1089_p1 = data_4_read_4_reg_2180;

assign bitcast_ln776_27_fu_1130_p1 = data_5_read_3_reg_2173;

assign bitcast_ln776_28_fu_1171_p1 = data_6_read_3_reg_2166;

assign bitcast_ln776_29_fu_1212_p1 = data_7_read_3_reg_2159;

assign bitcast_ln776_30_fu_1253_p1 = data_8_read_3_reg_2152;

assign bitcast_ln776_31_fu_1294_p1 = data_9_read_3_reg_2145;

assign bitcast_ln776_32_fu_1335_p1 = data_10_read_1_reg_2138;

assign bitcast_ln776_33_fu_1376_p1 = data_11_read_1_reg_2131;

assign bitcast_ln776_34_fu_1417_p1 = data_12_read_1_reg_2124;

assign bitcast_ln776_35_fu_1458_p1 = data_13_read_1_reg_2117;

assign bitcast_ln776_36_fu_1499_p1 = data_14_read_1_reg_2110;

assign bitcast_ln776_fu_925_p1 = data_0_read_4_reg_2208;

assign icmp_ln776_48_fu_948_p2 = ((trunc_ln776_fu_938_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_49_fu_983_p2 = ((tmp_53_fu_969_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_50_fu_989_p2 = ((trunc_ln776_23_fu_979_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_51_fu_1024_p2 = ((tmp_55_fu_1010_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_52_fu_1030_p2 = ((trunc_ln776_24_fu_1020_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_53_fu_1065_p2 = ((tmp_57_fu_1051_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_54_fu_1071_p2 = ((trunc_ln776_25_fu_1061_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_55_fu_1106_p2 = ((tmp_59_fu_1092_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_56_fu_1112_p2 = ((trunc_ln776_26_fu_1102_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_57_fu_1147_p2 = ((tmp_61_fu_1133_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_58_fu_1153_p2 = ((trunc_ln776_27_fu_1143_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_59_fu_1188_p2 = ((tmp_63_fu_1174_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_60_fu_1194_p2 = ((trunc_ln776_28_fu_1184_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_61_fu_1229_p2 = ((tmp_65_fu_1215_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_62_fu_1235_p2 = ((trunc_ln776_29_fu_1225_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_63_fu_1270_p2 = ((tmp_67_fu_1256_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_64_fu_1276_p2 = ((trunc_ln776_30_fu_1266_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_65_fu_1311_p2 = ((tmp_69_fu_1297_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_66_fu_1317_p2 = ((trunc_ln776_31_fu_1307_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_67_fu_1352_p2 = ((tmp_71_fu_1338_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_68_fu_1358_p2 = ((trunc_ln776_32_fu_1348_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_69_fu_1393_p2 = ((tmp_73_fu_1379_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_70_fu_1399_p2 = ((trunc_ln776_33_fu_1389_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_71_fu_1434_p2 = ((tmp_75_fu_1420_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_72_fu_1440_p2 = ((trunc_ln776_34_fu_1430_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_73_fu_1475_p2 = ((tmp_77_fu_1461_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_74_fu_1481_p2 = ((trunc_ln776_35_fu_1471_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_75_fu_1516_p2 = ((tmp_79_fu_1502_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_76_fu_1522_p2 = ((trunc_ln776_36_fu_1512_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_fu_942_p2 = ((tmp_51_fu_928_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln780_23_fu_1582_p2 = ((tmp_82_fu_1572_p4 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln780_24_fu_1610_p2 = ((tmp_83_fu_1600_p4 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln780_25_fu_1638_p2 = ((tmp_84_fu_1628_p4 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln780_26_fu_1666_p2 = ((tmp_85_fu_1656_p4 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln780_27_fu_1694_p2 = ((tmp_86_fu_1684_p4 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln780_28_fu_1722_p2 = ((tmp_87_fu_1712_p4 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln780_29_fu_1750_p2 = ((tmp_88_fu_1740_p4 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln780_30_fu_1778_p2 = ((tmp_89_fu_1768_p4 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln780_31_fu_1806_p2 = ((tmp_90_fu_1796_p4 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln780_32_fu_1834_p2 = ((tmp_91_fu_1824_p4 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln780_33_fu_1862_p2 = ((tmp_92_fu_1852_p4 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln780_34_fu_1890_p2 = ((tmp_93_fu_1880_p4 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln780_35_fu_1918_p2 = ((tmp_94_fu_1908_p4 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln780_36_fu_1946_p2 = ((tmp_95_fu_1936_p4 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln780_fu_1554_p2 = ((tmp_81_fu_1544_p4 != 22'd0) ? 1'b1 : 1'b0);

assign or_ln776_23_fu_995_p2 = (icmp_ln776_50_fu_989_p2 | icmp_ln776_49_fu_983_p2);

assign or_ln776_24_fu_1036_p2 = (icmp_ln776_52_fu_1030_p2 | icmp_ln776_51_fu_1024_p2);

assign or_ln776_25_fu_1077_p2 = (icmp_ln776_54_fu_1071_p2 | icmp_ln776_53_fu_1065_p2);

assign or_ln776_26_fu_1118_p2 = (icmp_ln776_56_fu_1112_p2 | icmp_ln776_55_fu_1106_p2);

assign or_ln776_27_fu_1159_p2 = (icmp_ln776_58_fu_1153_p2 | icmp_ln776_57_fu_1147_p2);

assign or_ln776_28_fu_1200_p2 = (icmp_ln776_60_fu_1194_p2 | icmp_ln776_59_fu_1188_p2);

assign or_ln776_29_fu_1241_p2 = (icmp_ln776_62_fu_1235_p2 | icmp_ln776_61_fu_1229_p2);

assign or_ln776_30_fu_1282_p2 = (icmp_ln776_64_fu_1276_p2 | icmp_ln776_63_fu_1270_p2);

assign or_ln776_31_fu_1323_p2 = (icmp_ln776_66_fu_1317_p2 | icmp_ln776_65_fu_1311_p2);

assign or_ln776_32_fu_1364_p2 = (icmp_ln776_68_fu_1358_p2 | icmp_ln776_67_fu_1352_p2);

assign or_ln776_33_fu_1405_p2 = (icmp_ln776_70_fu_1399_p2 | icmp_ln776_69_fu_1393_p2);

assign or_ln776_34_fu_1446_p2 = (icmp_ln776_72_fu_1440_p2 | icmp_ln776_71_fu_1434_p2);

assign or_ln776_35_fu_1487_p2 = (icmp_ln776_74_fu_1481_p2 | icmp_ln776_73_fu_1475_p2);

assign or_ln776_36_fu_1528_p2 = (icmp_ln776_76_fu_1522_p2 | icmp_ln776_75_fu_1516_p2);

assign or_ln776_fu_954_p2 = (icmp_ln776_fu_942_p2 | icmp_ln776_48_fu_948_p2);

assign select_ln780_10_fu_1840_p3 = ((icmp_ln780_32_fu_1834_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_28_fu_1820_p1);

assign select_ln780_11_fu_1868_p3 = ((icmp_ln780_33_fu_1862_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_29_fu_1848_p1);

assign select_ln780_12_fu_1896_p3 = ((icmp_ln780_34_fu_1890_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_30_fu_1876_p1);

assign select_ln780_13_fu_1924_p3 = ((icmp_ln780_35_fu_1918_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_31_fu_1904_p1);

assign select_ln780_14_fu_1952_p3 = ((icmp_ln780_36_fu_1946_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_32_fu_1932_p1);

assign select_ln780_1_fu_1588_p3 = ((icmp_ln780_23_fu_1582_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_19_fu_1568_p1);

assign select_ln780_2_fu_1616_p3 = ((icmp_ln780_24_fu_1610_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_20_fu_1596_p1);

assign select_ln780_3_fu_1644_p3 = ((icmp_ln780_25_fu_1638_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_21_fu_1624_p1);

assign select_ln780_4_fu_1672_p3 = ((icmp_ln780_26_fu_1666_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_22_fu_1652_p1);

assign select_ln780_5_fu_1700_p3 = ((icmp_ln780_27_fu_1694_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_23_fu_1680_p1);

assign select_ln780_6_fu_1728_p3 = ((icmp_ln780_28_fu_1722_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_24_fu_1708_p1);

assign select_ln780_7_fu_1756_p3 = ((icmp_ln780_29_fu_1750_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_25_fu_1736_p1);

assign select_ln780_8_fu_1784_p3 = ((icmp_ln780_30_fu_1778_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_26_fu_1764_p1);

assign select_ln780_9_fu_1812_p3 = ((icmp_ln780_31_fu_1806_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_27_fu_1792_p1);

assign select_ln780_fu_1560_p3 = ((icmp_ln780_fu_1554_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_fu_1540_p1);

assign selu_table3_address0 = zext_ln781_fu_1960_p1;

assign selu_table3_address1 = zext_ln781_23_fu_1964_p1;

assign selu_table3_address10 = zext_ln781_32_fu_2000_p1;

assign selu_table3_address11 = zext_ln781_33_fu_2004_p1;

assign selu_table3_address12 = zext_ln781_34_fu_2008_p1;

assign selu_table3_address13 = zext_ln781_35_fu_2012_p1;

assign selu_table3_address14 = zext_ln781_36_fu_2016_p1;

assign selu_table3_address2 = zext_ln781_24_fu_1968_p1;

assign selu_table3_address3 = zext_ln781_25_fu_1972_p1;

assign selu_table3_address4 = zext_ln781_26_fu_1976_p1;

assign selu_table3_address5 = zext_ln781_27_fu_1980_p1;

assign selu_table3_address6 = zext_ln781_28_fu_1984_p1;

assign selu_table3_address7 = zext_ln781_29_fu_1988_p1;

assign selu_table3_address8 = zext_ln781_30_fu_1992_p1;

assign selu_table3_address9 = zext_ln781_31_fu_1996_p1;

assign tmp_51_fu_928_p4 = {{bitcast_ln776_fu_925_p1[30:23]}};

assign tmp_53_fu_969_p4 = {{bitcast_ln776_23_fu_966_p1[30:23]}};

assign tmp_55_fu_1010_p4 = {{bitcast_ln776_24_fu_1007_p1[30:23]}};

assign tmp_57_fu_1051_p4 = {{bitcast_ln776_25_fu_1048_p1[30:23]}};

assign tmp_59_fu_1092_p4 = {{bitcast_ln776_26_fu_1089_p1[30:23]}};

assign tmp_61_fu_1133_p4 = {{bitcast_ln776_27_fu_1130_p1[30:23]}};

assign tmp_63_fu_1174_p4 = {{bitcast_ln776_28_fu_1171_p1[30:23]}};

assign tmp_65_fu_1215_p4 = {{bitcast_ln776_29_fu_1212_p1[30:23]}};

assign tmp_67_fu_1256_p4 = {{bitcast_ln776_30_fu_1253_p1[30:23]}};

assign tmp_69_fu_1297_p4 = {{bitcast_ln776_31_fu_1294_p1[30:23]}};

assign tmp_71_fu_1338_p4 = {{bitcast_ln776_32_fu_1335_p1[30:23]}};

assign tmp_73_fu_1379_p4 = {{bitcast_ln776_33_fu_1376_p1[30:23]}};

assign tmp_75_fu_1420_p4 = {{bitcast_ln776_34_fu_1417_p1[30:23]}};

assign tmp_77_fu_1461_p4 = {{bitcast_ln776_35_fu_1458_p1[30:23]}};

assign tmp_79_fu_1502_p4 = {{bitcast_ln776_36_fu_1499_p1[30:23]}};

assign tmp_81_fu_1544_p4 = {{index_p_hls_fptosi_float_i32_fu_505_ap_return[31:10]}};

assign tmp_82_fu_1572_p4 = {{index_1_p_hls_fptosi_float_i32_fu_510_ap_return[31:10]}};

assign tmp_83_fu_1600_p4 = {{index_2_p_hls_fptosi_float_i32_fu_515_ap_return[31:10]}};

assign tmp_84_fu_1628_p4 = {{index_3_p_hls_fptosi_float_i32_fu_520_ap_return[31:10]}};

assign tmp_85_fu_1656_p4 = {{index_4_p_hls_fptosi_float_i32_fu_525_ap_return[31:10]}};

assign tmp_86_fu_1684_p4 = {{index_5_p_hls_fptosi_float_i32_fu_530_ap_return[31:10]}};

assign tmp_87_fu_1712_p4 = {{index_6_p_hls_fptosi_float_i32_fu_535_ap_return[31:10]}};

assign tmp_88_fu_1740_p4 = {{index_7_p_hls_fptosi_float_i32_fu_540_ap_return[31:10]}};

assign tmp_89_fu_1768_p4 = {{index_8_p_hls_fptosi_float_i32_fu_545_ap_return[31:10]}};

assign tmp_90_fu_1796_p4 = {{index_9_p_hls_fptosi_float_i32_fu_550_ap_return[31:10]}};

assign tmp_91_fu_1824_p4 = {{index_s_p_hls_fptosi_float_i32_fu_555_ap_return[31:10]}};

assign tmp_92_fu_1852_p4 = {{index_10_p_hls_fptosi_float_i32_fu_560_ap_return[31:10]}};

assign tmp_93_fu_1880_p4 = {{index_11_p_hls_fptosi_float_i32_fu_565_ap_return[31:10]}};

assign tmp_94_fu_1908_p4 = {{index_12_p_hls_fptosi_float_i32_fu_570_ap_return[31:10]}};

assign tmp_95_fu_1936_p4 = {{index_13_p_hls_fptosi_float_i32_fu_575_ap_return[31:10]}};

assign trunc_ln776_23_fu_979_p1 = bitcast_ln776_23_fu_966_p1[22:0];

assign trunc_ln776_24_fu_1020_p1 = bitcast_ln776_24_fu_1007_p1[22:0];

assign trunc_ln776_25_fu_1061_p1 = bitcast_ln776_25_fu_1048_p1[22:0];

assign trunc_ln776_26_fu_1102_p1 = bitcast_ln776_26_fu_1089_p1[22:0];

assign trunc_ln776_27_fu_1143_p1 = bitcast_ln776_27_fu_1130_p1[22:0];

assign trunc_ln776_28_fu_1184_p1 = bitcast_ln776_28_fu_1171_p1[22:0];

assign trunc_ln776_29_fu_1225_p1 = bitcast_ln776_29_fu_1212_p1[22:0];

assign trunc_ln776_30_fu_1266_p1 = bitcast_ln776_30_fu_1253_p1[22:0];

assign trunc_ln776_31_fu_1307_p1 = bitcast_ln776_31_fu_1294_p1[22:0];

assign trunc_ln776_32_fu_1348_p1 = bitcast_ln776_32_fu_1335_p1[22:0];

assign trunc_ln776_33_fu_1389_p1 = bitcast_ln776_33_fu_1376_p1[22:0];

assign trunc_ln776_34_fu_1430_p1 = bitcast_ln776_34_fu_1417_p1[22:0];

assign trunc_ln776_35_fu_1471_p1 = bitcast_ln776_35_fu_1458_p1[22:0];

assign trunc_ln776_36_fu_1512_p1 = bitcast_ln776_36_fu_1499_p1[22:0];

assign trunc_ln776_fu_938_p1 = bitcast_ln776_fu_925_p1[22:0];

assign trunc_ln780_19_fu_1568_p1 = index_1_p_hls_fptosi_float_i32_fu_510_ap_return[9:0];

assign trunc_ln780_20_fu_1596_p1 = index_2_p_hls_fptosi_float_i32_fu_515_ap_return[9:0];

assign trunc_ln780_21_fu_1624_p1 = index_3_p_hls_fptosi_float_i32_fu_520_ap_return[9:0];

assign trunc_ln780_22_fu_1652_p1 = index_4_p_hls_fptosi_float_i32_fu_525_ap_return[9:0];

assign trunc_ln780_23_fu_1680_p1 = index_5_p_hls_fptosi_float_i32_fu_530_ap_return[9:0];

assign trunc_ln780_24_fu_1708_p1 = index_6_p_hls_fptosi_float_i32_fu_535_ap_return[9:0];

assign trunc_ln780_25_fu_1736_p1 = index_7_p_hls_fptosi_float_i32_fu_540_ap_return[9:0];

assign trunc_ln780_26_fu_1764_p1 = index_8_p_hls_fptosi_float_i32_fu_545_ap_return[9:0];

assign trunc_ln780_27_fu_1792_p1 = index_9_p_hls_fptosi_float_i32_fu_550_ap_return[9:0];

assign trunc_ln780_28_fu_1820_p1 = index_s_p_hls_fptosi_float_i32_fu_555_ap_return[9:0];

assign trunc_ln780_29_fu_1848_p1 = index_10_p_hls_fptosi_float_i32_fu_560_ap_return[9:0];

assign trunc_ln780_30_fu_1876_p1 = index_11_p_hls_fptosi_float_i32_fu_565_ap_return[9:0];

assign trunc_ln780_31_fu_1904_p1 = index_12_p_hls_fptosi_float_i32_fu_570_ap_return[9:0];

assign trunc_ln780_32_fu_1932_p1 = index_13_p_hls_fptosi_float_i32_fu_575_ap_return[9:0];

assign trunc_ln780_fu_1540_p1 = index_p_hls_fptosi_float_i32_fu_505_ap_return[9:0];

assign zext_ln781_23_fu_1964_p1 = select_ln780_1_reg_2355;

assign zext_ln781_24_fu_1968_p1 = select_ln780_2_reg_2360;

assign zext_ln781_25_fu_1972_p1 = select_ln780_3_reg_2365;

assign zext_ln781_26_fu_1976_p1 = select_ln780_4_reg_2370;

assign zext_ln781_27_fu_1980_p1 = select_ln780_5_reg_2375;

assign zext_ln781_28_fu_1984_p1 = select_ln780_6_reg_2380;

assign zext_ln781_29_fu_1988_p1 = select_ln780_7_reg_2385;

assign zext_ln781_30_fu_1992_p1 = select_ln780_8_reg_2390;

assign zext_ln781_31_fu_1996_p1 = select_ln780_9_reg_2395;

assign zext_ln781_32_fu_2000_p1 = select_ln780_10_reg_2400;

assign zext_ln781_33_fu_2004_p1 = select_ln780_11_reg_2405;

assign zext_ln781_34_fu_2008_p1 = select_ln780_12_reg_2410;

assign zext_ln781_35_fu_2012_p1 = select_ln780_13_reg_2415;

assign zext_ln781_36_fu_2016_p1 = select_ln780_14_reg_2420;

assign zext_ln781_fu_1960_p1 = select_ln780_reg_2350;

endmodule //selu_float_float_relu6_config_struct_s
