# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Projet_SI.srcs/sources_1/new/buffer.vhd" \
"../../../../Projet_SI.srcs/sim_1/new/Buffer_Pipeline_Simulation.vhd" \

# Do not sort compile order
nosort
