// Seed: 681968527
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout tri1 id_1;
  wire id_5;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_15 = 32'd28,
    parameter id_2  = 32'd71
) (
    output wire id_0
    , id_17,
    output wire id_1,
    input tri0 _id_2,
    input wand id_3,
    inout tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri id_10,
    input tri0 id_11,
    output wor id_12,
    output supply0 id_13,
    input tri1 id_14,
    input uwire _id_15
);
  tri0  id_18 = 1'b0;
  logic id_19;
  assign {{1{1}} - 1'b0, -1} = id_18;
  wire [1 : id_2] id_20;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_19,
      id_20
  );
  wire [id_15 : 1] id_21;
endmodule
