{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556867686910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556867686911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  3 01:14:46 2019 " "Processing started: Fri May  3 01:14:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556867686911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867686911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867686912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556867687178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556867687178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_test " "Found entity 1: fsm_test" {  } { { "fsm_test.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/fsm_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867698582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867698582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoSeg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoSeg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoSeg-synth " "Found design unit 1: DecoSeg-synth" {  } { { "DecoSeg.vhd" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/DecoSeg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867698991 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoSeg " "Found entity 1: DecoSeg" {  } { { "DecoSeg.vhd" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/DecoSeg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867698991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867698991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_x_1 " "Found entity 1: mux_8_x_1" {  } { { "mux_8_x_1.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/mux_8_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867698992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867698992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_D.sv 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_D.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Found entity 1: flip_flop_D" {  } { { "flip_flop_D.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/flip_flop_D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867698992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867698992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/wordSpriteDeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/wordSpriteDeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wordSpriteDeco " "Found entity 1: wordSpriteDeco" {  } { { "Painter/wordSpriteDeco.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/wordSpriteDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867698993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867698993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/wordSprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/wordSprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wordSprite " "Found entity 1: wordSprite" {  } { { "Painter/wordSprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/wordSprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867698996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867698996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random/decoPostionX.sv 1 1 " "Found 1 design units, including 1 entities, in source file Random/decoPostionX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoPostionX " "Found entity 1: decoPostionX" {  } { { "Random/decoPostionX.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Random/decoPostionX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867698996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867698996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM/counter_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file FSM/counter_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_fsm " "Found entity 1: counter_fsm" {  } { { "FSM/counter_fsm.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/FSM/counter_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867698997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867698997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM/frequency_divider_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file FSM/frequency_divider_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_fsm " "Found entity 1: frequency_divider_fsm" {  } { { "FSM/frequency_divider_fsm.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/FSM/frequency_divider_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867698997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867698997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM/fsm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file FSM/fsm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_top " "Found entity 1: fsm_top" {  } { { "FSM/fsm_top.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/FSM/fsm_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867698998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867698998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file FSM/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "FSM/fsm.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/FSM/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867698999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867698999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrequencyDividers/frequency_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file FrequencyDividers/frequency_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "FrequencyDividers/frequency_divider.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/FrequencyDividers/frequency_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867698999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867698999 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ClkDivisor.sv(8) " "Verilog HDL information at ClkDivisor.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "FrequencyDividers/ClkDivisor.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/FrequencyDividers/ClkDivisor.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556867699000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrequencyDividers/ClkDivisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file FrequencyDividers/ClkDivisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivisor " "Found entity 1: ClkDivisor" {  } { { "FrequencyDividers/ClkDivisor.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/FrequencyDividers/ClkDivisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Animation/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Animation/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Animation/counter.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Animation/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/mux_4_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/mux_4_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_x_1 " "Found entity 1: mux_4_x_1" {  } { { "Painter/mux_4_x_1.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/mux_4_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/mux_2_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/mux_2_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_x_1 " "Found entity 1: mux_2_x_1" {  } { { "Painter/mux_2_x_1.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/mux_2_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller/ControllerSync.sv 1 1 " "Found 1 design units, including 1 entities, in source file Controller/ControllerSync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerSync " "Found entity 1: ControllerSync" {  } { { "Controller/ControllerSync.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Controller/ControllerSync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/Sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/Sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sprite " "Found entity 1: Sprite" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/decoRGB.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/decoRGB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoRGB " "Found entity 1: decoRGB" {  } { { "Painter/decoRGB.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/decoRGB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/PixelGenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/PixelGenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGenerator " "Found entity 1: PixelGenerator" {  } { { "Painter/PixelGenerator.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/PixelGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Animation/moveCounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Animation/moveCounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moveCounter " "Found entity 1: moveCounter" {  } { { "Animation/moveCounter.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Animation/moveCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Animation/animation.sv 1 1 " "Found 1 design units, including 1 entities, in source file Animation/animation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Found entity 1: animation" {  } { { "Animation/animation.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Animation/animation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random/decoPostionY.sv 1 1 " "Found 1 design units, including 1 entities, in source file Random/decoPostionY.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoPostionY " "Found entity 1: decoPostionY" {  } { { "Random/decoPostionY.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Random/decoPostionY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random/decoLimitX.sv 1 1 " "Found 1 design units, including 1 entities, in source file Random/decoLimitX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoLimitX " "Found entity 1: decoLimitX" {  } { { "Random/decoLimitX.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Random/decoLimitX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file Random/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "Random/random.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Random/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Win/decoButtons.sv 1 1 " "Found 1 design units, including 1 entities, in source file Win/decoButtons.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoButtons " "Found entity 1: decoButtons" {  } { { "Win/decoButtons.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Win/decoButtons.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Win/win_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file Win/win_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_module " "Found entity 1: win_module" {  } { { "Win/win_module.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Win/win_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncing.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncing " "Found entity 1: debouncing" {  } { { "debouncing.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/debouncing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider_deb.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider_deb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_deb " "Found entity 1: frequency_divider_deb" {  } { { "frequency_divider_deb.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/frequency_divider_deb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random/rng.sv 1 1 " "Found 1 design units, including 1 entities, in source file Random/rng.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "Random/rng.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Random/rng.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random/flip_flop_D_ENL.sv 1 1 " "Found 1 design units, including 1 entities, in source file Random/flip_flop_D_ENL.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_ENL " "Found entity 1: flip_flop_D_ENL" {  } { { "Random/flip_flop_D_ENL.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Random/flip_flop_D_ENL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterBtn.sv 1 1 " "Found 1 design units, including 1 entities, in source file counterBtn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterBtn " "Found entity 1: counterBtn" {  } { { "counterBtn.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/counterBtn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_test " "Found entity 1: VGA_test" {  } { { "VGA_test.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/VGA_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867699016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867699016 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556867699089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivisor ClkDivisor:VGAClkDivisor " "Elaborating entity \"ClkDivisor\" for hierarchy \"ClkDivisor:VGAClkDivisor\"" {  } { { "VGA.sv" "VGAClkDivisor" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/VGA.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:divider " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:divider\"" {  } { { "VGA.sv" "divider" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/VGA.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699103 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 frequency_divider.sv(20) " "Verilog HDL assignment warning at frequency_divider.sv(20): truncated value with size 32 to match size of target (5)" {  } { { "FrequencyDividers/frequency_divider.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/FrequencyDividers/frequency_divider.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867699104 "|VGA|frequency_divider:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_deb frequency_divider_deb:fddeb " "Elaborating entity \"frequency_divider_deb\" for hierarchy \"frequency_divider_deb:fddeb\"" {  } { { "VGA.sv" "fddeb" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/VGA.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 frequency_divider_deb.sv(20) " "Verilog HDL assignment warning at frequency_divider_deb.sv(20): truncated value with size 32 to match size of target (28)" {  } { { "frequency_divider_deb.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/frequency_divider_deb.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867699106 "|VGA|frequency_divider_deb:fddeb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerSync ControllerSync:VGASync " "Elaborating entity \"ControllerSync\" for hierarchy \"ControllerSync:VGASync\"" {  } { { "VGA.sv" "VGASync" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/VGA.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterBtn counterBtn:count " "Elaborating entity \"counterBtn\" for hierarchy \"counterBtn:count\"" {  } { { "VGA.sv" "count" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/VGA.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counterBtn.sv(8) " "Verilog HDL assignment warning at counterBtn.sv(8): truncated value with size 32 to match size of target (2)" {  } { { "counterBtn.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/counterBtn.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867699109 "|VGA|counterBtn:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:rnd " "Elaborating entity \"random\" for hierarchy \"random:rnd\"" {  } { { "VGA.sv" "rnd" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/VGA.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng random:rnd\|rng:random " "Elaborating entity \"rng\" for hierarchy \"random:rnd\|rng:random\"" {  } { { "Random/random.sv" "random" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Random/random.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D_ENL random:rnd\|rng:random\|flip_flop_D_ENL:ffD2 " "Elaborating entity \"flip_flop_D_ENL\" for hierarchy \"random:rnd\|rng:random\|flip_flop_D_ENL:ffD2\"" {  } { { "Random/rng.sv" "ffD2" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Random/rng.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoPostionX random:rnd\|decoPostionX:decoX " "Elaborating entity \"decoPostionX\" for hierarchy \"random:rnd\|decoPostionX:decoX\"" {  } { { "Random/random.sv" "decoX" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Random/random.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoPostionY random:rnd\|decoPostionY:decoY " "Elaborating entity \"decoPostionY\" for hierarchy \"random:rnd\|decoPostionY:decoY\"" {  } { { "Random/random.sv" "decoY" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Random/random.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoLimitX random:rnd\|decoLimitX:decoX2 " "Elaborating entity \"decoLimitX\" for hierarchy \"random:rnd\|decoLimitX:decoX2\"" {  } { { "Random/random.sv" "decoX2" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Random/random.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_module win_module:win " "Elaborating entity \"win_module\" for hierarchy \"win_module:win\"" {  } { { "VGA.sv" "win" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/VGA.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_top fsm_top:fsm " "Elaborating entity \"fsm_top\" for hierarchy \"fsm_top:fsm\"" {  } { { "VGA.sv" "fsm" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/VGA.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_fsm fsm_top:fsm\|frequency_divider_fsm:divider " "Elaborating entity \"frequency_divider_fsm\" for hierarchy \"fsm_top:fsm\|frequency_divider_fsm:divider\"" {  } { { "FSM/fsm_top.sv" "divider" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/FSM/fsm_top.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 frequency_divider_fsm.sv(20) " "Verilog HDL assignment warning at frequency_divider_fsm.sv(20): truncated value with size 32 to match size of target (28)" {  } { { "FSM/frequency_divider_fsm.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/FSM/frequency_divider_fsm.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867699117 "|VGA|fsm_top:fsm|frequency_divider_fsm:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_fsm fsm_top:fsm\|counter_fsm:counter " "Elaborating entity \"counter_fsm\" for hierarchy \"fsm_top:fsm\|counter_fsm:counter\"" {  } { { "FSM/fsm_top.sv" "counter" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/FSM/fsm_top.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699118 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter_fsm.sv(6) " "Verilog HDL assignment warning at counter_fsm.sv(6): truncated value with size 32 to match size of target (2)" {  } { { "FSM/counter_fsm.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/FSM/counter_fsm.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867699118 "|VGA|fsm_top:fsm|counter_fsm:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm_top:fsm\|fsm:fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm_top:fsm\|fsm:fsm\"" {  } { { "FSM/fsm_top.sv" "fsm" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/FSM/fsm_top.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "animation animation:anm " "Elaborating entity \"animation\" for hierarchy \"animation:anm\"" {  } { { "VGA.sv" "anm" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/VGA.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter animation:anm\|counter:count " "Elaborating entity \"counter\" for hierarchy \"animation:anm\|counter:count\"" {  } { { "Animation/animation.sv" "count" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Animation/animation.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.sv(8) " "Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (2)" {  } { { "Animation/counter.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Animation/counter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867699121 "|VGA|animation:anm|counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moveCounter animation:anm\|moveCounter:moveCnt " "Elaborating entity \"moveCounter\" for hierarchy \"animation:anm\|moveCounter:moveCnt\"" {  } { { "Animation/animation.sv" "moveCnt" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Animation/animation.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 moveCounter.sv(9) " "Verilog HDL assignment warning at moveCounter.sv(9): truncated value with size 32 to match size of target (10)" {  } { { "Animation/moveCounter.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Animation/moveCounter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867699122 "|VGA|animation:anm|moveCounter:moveCnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_x_1 mux_8_x_1:muxX " "Elaborating entity \"mux_8_x_1\" for hierarchy \"mux_8_x_1:muxX\"" {  } { { "VGA.sv" "muxX" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/VGA.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 mux_8_x_1:muxX\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"mux_8_x_1:muxX\|mux_2_x_1:mux0\"" {  } { { "mux_8_x_1.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/mux_8_x_1.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGenerator PixelGenerator:pixel " "Elaborating entity \"PixelGenerator\" for hierarchy \"PixelGenerator:pixel\"" {  } { { "VGA.sv" "pixel" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/VGA.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprite PixelGenerator:pixel\|Sprite:sprite " "Elaborating entity \"Sprite\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\"" {  } { { "Painter/PixelGenerator.sv" "sprite" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/PixelGenerator.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699131 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 Sprite.sv(46) " "Net \"sprite.data_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556867699131 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 Sprite.sv(46) " "Net \"sprite.waddr_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556867699132 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.data_a 0 Sprite.sv(82) " "Net \"sprite1.data_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556867699132 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.waddr_a 0 Sprite.sv(82) " "Net \"sprite1.waddr_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556867699132 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.data_a 0 Sprite.sv(118) " "Net \"sprite2.data_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556867699132 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.waddr_a 0 Sprite.sv(118) " "Net \"sprite2.waddr_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556867699132 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.data_a 0 Sprite.sv(154) " "Net \"sprite3.data_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556867699132 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.waddr_a 0 Sprite.sv(154) " "Net \"sprite3.waddr_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556867699132 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 Sprite.sv(46) " "Net \"sprite.we_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556867699132 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.we_a 0 Sprite.sv(82) " "Net \"sprite1.we_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556867699132 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.we_a 0 Sprite.sv(118) " "Net \"sprite2.we_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556867699132 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.we_a 0 Sprite.sv(154) " "Net \"sprite3.we_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556867699132 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_x_1 PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0 " "Elaborating entity \"mux_4_x_1\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\"" {  } { { "Painter/Sprite.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\|mux_2_x_1:mux0\"" {  } { { "Painter/mux_4_x_1.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/mux_4_x_1.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoRGB PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco " "Elaborating entity \"decoRGB\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco\"" {  } { { "Painter/Sprite.sv" "deco" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wordSprite PixelGenerator:pixel\|wordSprite:word " "Elaborating entity \"wordSprite\" for hierarchy \"PixelGenerator:pixel\|wordSprite:word\"" {  } { { "Painter/PixelGenerator.sv" "word" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/PixelGenerator.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699135 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 wordSprite.sv(40) " "Net \"sprite.waddr_a\" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/wordSprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/wordSprite.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556867699136 "|VGA|PixelGenerator:pixel|wordSprite:word"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 wordSprite.sv(40) " "Net \"sprite.data_a\" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/wordSprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/wordSprite.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556867699136 "|VGA|PixelGenerator:pixel|wordSprite:word"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 wordSprite.sv(40) " "Net \"sprite.we_a\" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/wordSprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/wordSprite.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556867699136 "|VGA|PixelGenerator:pixel|wordSprite:word"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wordSpriteDeco PixelGenerator:pixel\|wordSprite:word\|wordSpriteDeco:deco " "Elaborating entity \"wordSpriteDeco\" for hierarchy \"PixelGenerator:pixel\|wordSprite:word\|wordSpriteDeco:deco\"" {  } { { "Painter/wordSprite.sv" "deco" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/wordSprite.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_x_1 PixelGenerator:pixel\|mux_4_x_1:sqMux " "Elaborating entity \"mux_4_x_1\" for hierarchy \"PixelGenerator:pixel\|mux_4_x_1:sqMux\"" {  } { { "Painter/PixelGenerator.sv" "sqMux" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/PixelGenerator.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 PixelGenerator:pixel\|mux_4_x_1:sqMux\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"PixelGenerator:pixel\|mux_4_x_1:sqMux\|mux_2_x_1:mux0\"" {  } { { "Painter/mux_4_x_1.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/mux_4_x_1.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 PixelGenerator:pixel\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"PixelGenerator:pixel\|mux_2_x_1:mux0\"" {  } { { "Painter/PixelGenerator.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/PixelGenerator.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoSeg DecoSeg:deco " "Elaborating entity \"DecoSeg\" for hierarchy \"DecoSeg:deco\"" {  } { { "VGA.sv" "deco" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/VGA.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867699141 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|wordSprite:word\|sprite " "RAM logic \"PixelGenerator:pixel\|wordSprite:word\|sprite\" is uninferred due to asynchronous read logic" {  } { { "Painter/wordSprite.sv" "sprite" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/wordSprite.sv" 40 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556867699520 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|Sprite:sprite\|sprite " "RAM logic \"PixelGenerator:pixel\|Sprite:sprite\|sprite\" is uninferred due to asynchronous read logic" {  } { { "Painter/Sprite.sv" "sprite" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 46 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556867699520 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|Sprite:sprite\|sprite1 " "RAM logic \"PixelGenerator:pixel\|Sprite:sprite\|sprite1\" is uninferred due to asynchronous read logic" {  } { { "Painter/Sprite.sv" "sprite1" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 82 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556867699520 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|Sprite:sprite\|sprite2 " "RAM logic \"PixelGenerator:pixel\|Sprite:sprite\|sprite2\" is uninferred due to asynchronous read logic" {  } { { "Painter/Sprite.sv" "sprite2" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 118 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556867699520 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|Sprite:sprite\|sprite3 " "RAM logic \"PixelGenerator:pixel\|Sprite:sprite\|sprite3\" is uninferred due to asynchronous read logic" {  } { { "Painter/Sprite.sv" "sprite3" { Text "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/Painter/Sprite.sv" 154 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556867699520 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1556867699520 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556867699905 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556867701634 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556867702090 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ema0898/Programas/Quartus/Lab5/VGAMkII/output_files/VGA.map.smsg " "Generated suppressed messages file /home/ema0898/Programas/Quartus/Lab5/VGAMkII/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867702118 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556867702228 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556867702228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "464 " "Implemented 464 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556867702290 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556867702290 ""} { "Info" "ICUT_CUT_TM_LCELLS" "423 " "Implemented 423 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556867702290 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556867702290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1042 " "Peak virtual memory: 1042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556867702301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  3 01:15:02 2019 " "Processing ended: Fri May  3 01:15:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556867702301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556867702301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556867702301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556867702301 ""}
