/*
 * Copyright 2002-2011, The TenDRA Project.
 * Copyright 1997, United Kingdom Secretary of State for Defence.
 *
 * See doc/copyright/ for the full copyright terms.
 */

#include <stdio.h>

#include <shared/bool.h>
#include <shared/error.h>
#include <shared/xalloc.h>

#include <local/ash.h>

#include <tdf/shape.h>
#include <tdf/tag.h>

#include <construct/installtypes.h>
#include <construct/dec.h>
#include <construct/ash.h>

#include <utility/imath.h>
#include <utility/max.h>

#include <main/driver.h>
#include <main/flags.h>
#include <main/print.h>

#include "procrec.h"
#include "code_here.h"
#include "addr.h"
#include "inst_fmt.h"
#include "move.h"
#include "getregs.h"
#include "guard.h"
#include "bits.h"
#include "labels.h"
#include "frames.h"
#include "ops.h"
#include "labexp.h"

#define isdbl(e) ((bool) (e->tag != shrealhd))

#include <reader/externs.h>
#include <construct/install_fns.h>
#include "reg.h"
#include <construct/exp.h>
#include <local/out.h>
#include "locate.h"
#include "eval.h"
#include "muldvrem.h"
#include "proc.h"
#include <reader/basicread.h>
#include "inst_fmt.h"

extern long trap_label(exp);
extern void trap_handler(baseoff, int, int);
extern baseoff zero_exception_register(space);
extern labexp current, first;

static int long_double_0 = 0;

/* corrects possible overflows of chars and shorts in reg r */
void
tidyshort(int r, shape s)
{
	if (s->tag == ucharhd) {
		riir_ins(i_dep, c_, 0, 23, 24, r);
	} else if (s->tag == uwordhd) {
		riir_ins(i_dep, c_, 0, 15, 16, r);
	}
}

/*
 * given a list of expressions seq which contains one whose value is in
 * register reg, removes that exp from seq and delivers 1; otherwise delivers
 * 0
 */
static bool
regremoved(exp * seq, int reg)
{
	exp s = *seq;
	exp t = next(s);

	if (ABS(regofval(s)) == reg) {
		*seq = t;
		return 1;
	}

	for (;;) {
		if (ABS(regofval(t)) == reg) {
			next(s) = next(t);
			if (t->last) {
				s->last = true;
			}
			return 1;
		}

		if (t->last) {
			return 0;
		}

		s = t;
		t = next(t);
	}
}

/*
 *   logical operation, lop, with operands immediate, i, and register, r
 */
void
logical_op(const char *lop, long i, int r, int d)
{
	int t;

	if (r == d) {
		t = GR1;
	} else {
		t = d;
	}

	if (lop == i_and && i == -1) {
		if (r != d) {
			rr_ins(i_copy, r, d);
		}

		return;
	} else if (lop == i_and && is_pow2((i + 1))) {
		int p = 0;

		while (i & (1 << p)) {
			p++;
		}
		if (r == d) {
			iiir_ins(i_depi, c_, 0, 31 - p, 32 - p, d);
		} else {
			riir_ins(i_extru, c_, r, 31, p, d);
		}

		return;
	} else if (lop == i_and && is_pow2((-i))) {
		int p = 0;

		while ((i & (1 << p)) == 0) {
			p++;
		}

		if (r != d) {
			rr_ins(i_copy, r, d);
		}

		iiir_ins(i_depi, c_, 0, 31, p, d);

		return;
	} else if (lop == i_or) {
		if (r == 0) {
			imm_to_r(i, d);
			return;
		} else if (i == -1) {
			ir_ins(i_ldi, fs_, "", -1, d);
			return;
		} else {
			int j = 0;
			unsigned int p = i;

			while ((p & (1 << j)) == 0) {
				j++;
			}

			p = p >> j;
			if (((p + 1) &p) == 0) {
				int k = 0;

				while (p & (1 << k)) {
					k++;
				}

				if (r != d) {
					rr_ins(i_copy, r, d);
				}

				iiir_ins(i_depi, c_, -1, 31 - j, k, d);
				return;
			}
		}
	}

	if (SIMM14(i)) {
		ir_ins(i_ldi, fs_, "", i, t);
		rrr_ins(lop, c_, r, t, d);
	} else if (SIMM14(~i) && lop == i_and) {
		ir_ins(i_ldi, fs_, "", ~i, t);
		rrr_ins(i_andcm, c_, r, t, d);
	} else if (((i & (i + 1)) == 0) && lop == i_and) {
		unsigned long ui = i;
		int nbits = 0;

		while (ui != 0) {
			nbits++;
			ui = ui >> 1;
		}
		riir_ins(i_zdep, c_, r, 31, nbits, d);
	} else {
		imm_to_r(i, t);
		rrr_ins(lop, c_, r, t, d);
	}
}

/*
 * evaluates the fixed operation seq1 rins seq 2 rins...., into reg final,
 * using sp as free t-regs
 */
static void
do_comm(exp seq, space sp, int final, ins_p rins)
{
	int r = 0;
	space nsp;
	int a1;
	int a2;
	exp next = next(seq);

	if (seq->tag == not_tag &&
	    next->last &&
	    rins == i_and &&
	    next->tag != val_tag)
	{
		a1 = reg_operand(child(seq), sp);
		nsp = guardreg(a1, sp);
		a2 = reg_operand(next, nsp);
		rrr_ins(i_andcm, c_, a2, a1, final);
		return;
	}

	if (next->tag == not_tag &&
	    next->last &&
	    rins == i_and &&
	    seq->tag != val_tag)
	{
		a1 = reg_operand(seq, sp);
		nsp = guardreg(a1, sp);
		a2 = reg_operand(child(next), nsp);
		rrr_ins(i_andcm, c_, a1, a2, final);
		return;
	}

	if (next->tag == val_tag &&
	    next->last &&
	    rins == i_and &&
	    seq->tag == shr_tag)
	{
		exp shift = next(child(seq));

		if (shift->tag == val_tag) {
			int n, s;

			n = no(next);
			s = no(shift);

			if (is_pow2((n + 1))) {
				int p = 0;
				a1 = reg_operand(child(seq), sp);

				while (n & (1 << p)) {
					p++;
				}

				if (p > (32 - s)) {
					p = 32 - s;
				}

				riir_ins(i_extru, c_, a1, 31 - s, p, final);
				return;
			}
		}
	}

	/* evaluate 1st operand into a1 */

	if (seq->tag == cont_tag && next(seq)->tag == val_tag && next(seq)->last
	    && !(child(seq)->props & inreg_bits)) {
		reg_operand_here(seq, sp, final);
		a1 = final;
	} else {
		a1 = reg_operand(seq, sp);
	}

	if (father(seq)->tag == make_stack_limit_tag) {
		baseoff b;
		b.offset = FP_BOFF.offset;
		b.base = a1;
		ld_ins(i_lw, 0, b, b.base);
	}

	for (;;) {
		nsp = guardreg(a1, sp);
		seq = next(seq);

		if (seq->tag == val_tag) {	/* next operand is a constant */
			int n = no(seq);

			if (seq->last) {
				if (rins == i_add) {
					if (SIMM14(n)) {
						ld_ir_ins(i_ldo, cmplt_, fs_, empty_ltrl, n, a1, final);
					} else {
						ir_ins(i_addil, fs_L, empty_ltrl, n, a1);
						ld_ir_ins(i_ldo, cmplt_, fs_R, empty_ltrl, n, GR1, final);
					}
				} else {
					logical_op(rins, n, a1, final);
				}
				return;
			} else {
				if (r == 0) {
					r = getreg(sp.fixed);
				}
				if (rins == i_add) {
					if (SIMM14(n)) {
						ld_ir_ins(i_ldo, cmplt_, fs_, empty_ltrl, n, a1, r);
					} else {
						ir_ins(i_addil, fs_L, empty_ltrl, n, a1);
						ld_ir_ins(i_ldo, cmplt_, fs_R, empty_ltrl, n, GR1, r);
					}
				} else {
					logical_op(rins, n, a1, r);
				}
			}
		} else {
			exp sq = seq;
			const char *ins = rins;

			a2 = reg_operand(sq, nsp);
			/* evaluate next operand */
			if (seq->last) {
				rrr_ins(ins, c_, a1, a2, final);
				return;
			} else {
				if (r == 0) {
					r = getreg(sp.fixed);
				}
				rrr_ins(ins, c_, a1, a2, r);
			}
		}
		a1 = r;
	}
}

/* evaluate commutative operation rrins given by e into d, using sp to get t-regs */
int
comm_op(exp e, space sp, where d, ins_p rrins)
{
	const char *rins = rrins;

	switch (discrim(d.answhere)) {
	case inreg: {
		int dest = regalt(d.answhere);
		bool usesdest = regremoved(&child(e), dest);
		exp seq = child(e);

		/*
		 * the destination is in a register; take care that we dont alter it
		 * before possible use as an operand ....
		 */
		if (usesdest && seq->last) {
			/* used, but there is only one other operand */
			if (seq->tag == val_tag) {
				int n = no(seq);

				if (rrins == i_add) {
					if (SIMM14(n)) {
						ld_ir_ins(i_ldo, cmplt_, fs_, empty_ltrl, n, dest, dest);
					} else {
						ir_ins(i_addil, fs_L, empty_ltrl, n, dest);
						ld_ir_ins(i_ldo, cmplt_, fs_R, empty_ltrl, n, GR1, dest);
					}
				} else {
					logical_op(rins, n, dest, dest);
				}
			} else {
				rrr_ins(rins, c_, dest, reg_operand(seq, sp), dest);
			}
			if (optop(e)) {
				tidyshort(dest, sh(e));
			}
			return dest;
		} else if (usesdest) {
			/* dest used, use temp */
			int r = getreg(sp.fixed);

			do_comm(seq, sp, r, rins);
			rrr_ins(rins, c_, dest, r, dest);
			if (optop(e)) {
				tidyshort(dest, sh(e));
			}
			return dest;
		} else {
			/* dest not used, evaluate into dest */
			do_comm(seq, sp, dest, rins);
			if (optop(e)) {
				tidyshort(dest, sh(e));
			}
			return dest;
		}
	}

	default: {
		ans a;
		int r = getreg(sp.fixed);
		space nsp;
		bool rok = 1;

		setregalt(a, r);
		do_comm(child(e), sp, r, rins);

		/* evaluate the expression into r ... */
		if (discrim(d.answhere) != notinreg) {
			if (optop(e)) {
				tidyshort(r, sh(e));
			}
		} else {
			rok = shape_size(sh(e)) == 32;
		}

		nsp = guardreg(r, sp);
		move(a, d, nsp.fixed, 1);

		/* ... and move into a */
		return rok ? r : NOREG;
	}
	}
}

/* evalate binary operation e with rins into dest */
int
non_comm_op(exp e, space sp, where dest, ins_p rins)
{
	exp l = child(e);
	exp r = next(l);
	int a1 = reg_operand(l, sp);
	space nsp;
	int a2;
	const char *ins;

	ins = rins;
	nsp = guardreg(a1, sp);
	a2 = reg_operand(r, nsp);

	if (discrim(dest.answhere) == inreg) {
		int d = regalt(dest.answhere);

		rrr_ins(ins, c_, a1, a2, d);
		if (optop(e)) {
			tidyshort(d, sh(e));
		}

		return d;
	} else {
		/* destination elsewhere */
		ans a;
		int r1 = getreg(nsp.fixed);

		setregalt(a, r1);
		rrr_ins(ins, c_, a1, a2, r1);
		if (optop(e)) {
			tidyshort(r1, sh(e));
		}

		nsp = guardreg(r1, sp);
		move(a, dest, nsp.fixed, 1);

		return r1;
	}
}

/* evaluate fixed monadic operation e using ins into dest */
int
monop(exp e, space sp, where dest, ins_p ins)
{
	int r1 = getreg(sp.fixed);
	int a1 = reg_operand(child(e), sp);

	/* operand in reg a1 */
	space nsp;

	if (discrim(dest.answhere) == inreg) {
		/* destination in register */
		int d = regalt(dest.answhere);

		if (ins == i_subi) {
			rrr_ins(i_sub, c_, 0, a1, d);
		} else if (ins == i_sub) {
			rrr_ins(i_sub, c_, 0, a1, d);
		} else {
			rrr_ins(i_uaddcm, c_, 0, a1, d);
		}

		if (optop(e)) {
			tidyshort(d, sh(e));
		}

		return d;
	} else {
		/* destination elsewhere */
		ans a;

		setregalt(a, r1);
		if (ins == i_subi) {
			rrr_ins(i_sub, c_, 0, a1, r1);
		} else if (ins == i_sub) {
			rrr_ins(i_sub, c_, 0, a1, r1);
		} else {
			rrr_ins(i_uaddcm, c_, 0, a1, r1);
		}

		if (optop(e)) {
			tidyshort(r1, sh(e));
		}

		nsp = guardreg(r1, sp);
		move(a, dest, nsp.fixed, 1);

		return r1;
	}
}

/*
 * Get the address of a long double
 */
static void
quad_addr(exp e, int r, space sp)
{
	instore is;

	if (e->tag == real_tag) {
		labexp next;

		next  = xmalloc(sizeof(struct labexp_t));
		next->e    = e;
		next->lab  = next_data_lab();
		next->next = (labexp)0;

		current->next = next;
		current = next;

		is.adval    = 0;
		is.b.offset = 0;
		is.b.base   = next->lab;
	} else {
		where w;

		w = locate1(e, sp, sh(e), 0);
		if (discrim(w.answhere) != notinreg) {
			error(ERR_INTERNAL, "Illegal expression in quad_addr");
		}

		is = insalt(w.answhere);
	}

	if (is.adval) {
		error(ERR_INTERNAL, "Illegal expression in quad_addr");
	}

	if (IS_FIXREG(is.b.base)) {
		if (is.b.offset == 0) {
			if (is.b.base != r) {
				rr_ins(i_copy, is.b.base, r);
			}
		} else {
			ld_ins(i_lo, 1, is.b, r);
		}
	} else {
		set_ins("", is.b, r);
	}
}

/*
 * long double library
 */
static struct {
	const char proc_name[32];
	bool called;
} long_double_lib[14] = {
	{ "_U_Qfcmp",                0 },
	{ "_U_Qfadd",                0 },
	{ "_U_Qfsub",                0 },
	{ "_U_Qfmpy",                0 },
	{ "_U_Qfdiv",                0 },
	{ "_U_Qfcnvff_dbl_to_quad",  0 },
	{ "_U_Qfcnvff_sgl_to_quad",  0 },
	{ "_U_Qfcnvxf_dbl_to_quad",  0 },
	{ "_U_Qfcnvxf_sgl_to_quad",  0 },
	{ "_U_Qfcnvff_quad_to_dbl",  0 },
	{ "_U_Qfcnvff_quad_to_sgl",  0 },
	{ "_U_Qfabs",                0 },
	{ "_U_Qfcnvfxt_quad_to_sgl", 0 },
	{ "_U_Qfrnd",                0 }
};

void
import_long_double_lib(void)
{
	int n;

	for (n = 0; n < 14; n++)
		if (long_double_lib[n].called) {
			asm_printop(".IMPORT %s,CODE", long_double_lib[n].proc_name);
		}
	if (long_double_0) {
		outnl();
		outs("\t.DATA\n");
		outs("$qfp_lit_sym$\n");
		outs("\t.ALIGN\t8\n");
		outs("\t.STRINGZ \""
			"\\x00\\x00\\x00\\x00\\x00\\x00\\x00"
			"\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\"\n");
		outs("\t.STRINGZ \""
			"?\\xFF\\x00\\x00\\x00\\x00\\x00\\x00"
			"\\x00\\x00\\x00\\x00\\x00\\x00\\x00\"\n");
	}
}

/*
 * Do a quad float operation
 */
void
quad_op(exp e, space sp, where dest)
{
	char *s = 0, *stub = 0;
	bool quad_ret = 1;

	switch (e->tag) {
	case test_tag: {
		/* Quad comparisons */
		exp l, r;
		int tn;
		quad_ret = 0;

		s = "_U_Qfcmp";
		stub = "ARGW0=GR,ARGW1=GR,ARGW2=GR";
		long_double_lib[0].called = 1;
		sp = guardreg(ARG2, sp);
		tn = (int)test_number(e);

		if (tn < 1 || tn > 6) {
			error(ERR_SERIOUS, "Illegal floating-point test");
		}

		ir_ins(i_ldi, fs_, empty_ltrl,
			  tn == 1 ? 17
			: tn == 2 ? 21
			: tn == 3 ?  9
			: tn == 4 ? 13
			: tn == 5 ?  4
			: 25, ARG2);
		if (IsRev(e)) {
			r = child(e);
			l = next(r);
		} else {
			l = child(e);
			r = next(l);
		}

		quad_addr(l, ARG0, sp);
		sp = guardreg(ARG0, sp);
		quad_addr(r, ARG1, sp);
		break;
	}

	case fneg_tag: {
		baseoff b;

		b.base   = 0;
		b.offset = 0;

		s = "_U_Qfsub";
		long_double_lib[2].called = 1;
		set_ins("$qfp_lit_sym$", b, ARG0);
		sp = guardreg(ARG0, sp);
		quad_addr(child(e), ARG1, sp);
		sp = guardreg(ARG1, sp);
		stub = "ARGW0=GR,ARGW1=GR";
		long_double_0 = 1;
		break;
	}

	case fabs_tag:
		s = "_U_Qfabs";
		long_double_lib[11].called = 1;
		stub = "ARGW0=GR";
		quad_addr(child(e), ARG0, sp);
		break;

	case chfl_tag: {
		ans aa;
		where w;
		freg frg;

		exp l;
		if (sh(e)->tag == doublehd) {
			baseoff b;

			b.base = SP;
			l = child(e);

			if (sh(l)->tag == doublehd) {
				return;
			} else if (sh(l)->tag == realhd) {
				s = "_U_Qfcnvff_dbl_to_quad";
				long_double_lib[5].called = 1;
				frg.dble = 1;
				frg.fr = 5;
				stub = "ARGW0=FR,ARGW1=FU";
			} else {
				s = "_U_Qfcnvff_sgl_to_quad";
				long_double_lib[6].called = 1;
				frg.dble = 0;
				frg.fr = 4;
				stub = "ARGW0=FR";
			}

			setfregalt(aa, frg);
			w.answhere = aa;
			w.ashwhere = ashof(sh(l));
			code_here(l, sp, w);

			if (frg.dble) {
				b.offset = -40;
				stf_ins(i_fstd, (5 * 3) + 1, b);
				ld_ins(i_ldw, 1, b, ARG1);
				b.offset += 4;
				ld_ins(i_ldw, 1, b, ARG0);
			} else {
				b.offset = -36;
				stf_ins(i_fstw, (4 * 3) + 0, b);
				ld_ins(i_ldw, 1, b, ARG0);
			}
		} else {
			if (isdbl(sh(e))) {
				s = "_U_Qfcnvff_quad_to_dbl";
				long_double_lib[9].called = 1;
			} else {
				s = "_U_Qfcnvff_quad_to_sgl";
				long_double_lib[10].called = 1;
			}

			stub = "ARGW0=GR";
			quad_ret = 0;
			quad_addr(child(e), ARG0, sp);
		}
		break;
	}

	case float_tag: {
		exp l = child(e);
		reg_operand_here(l, sp, ARG0);
		sp = guardreg(ARG0, sp);

		if (sh(l)->tag == ulonghd) {
			rr_ins(i_copy, 0, ARG1);
			long_double_lib[7].called = 1;
			s = "_U_Qfcnvxf_dbl_to_quad";
			stub = "ARGW0=GR,ARGW1=GR";
		} else {
			s = "_U_Qfcnvxf_sgl_to_quad";
			long_double_lib[8].called = 1;
			stub = "ARGW0=GR";
		}
		break;
	}

	case round_tag: {
		if (round_number(e) == 3 && errhandle(e) < 2) {
			s = "_U_Qfcnvfxt_quad_to_sgl";
			long_double_lib[12].called = 1;
		} else {
			s = "_U_Qfcnvff_quad_to_dbl";
			long_double_lib[9].called = 1;
		}

		stub = "ARGW0=GR";
		quad_ret = 0;
		quad_addr(child(e), ARG0, sp);
		break;
	}

	/* Binary operations */
	case fplus_tag:
	case fminus_tag:
	case fmult_tag:
	case fdiv_tag: {
		exp l, r;

		if (e->tag == fplus_tag) {
			s = "_U_Qfadd";
			long_double_lib[1].called = 1;
		} else if (e->tag == fminus_tag) {
			s = "_U_Qfsub";
			long_double_lib[2].called = 1;
		} else if (e->tag == fmult_tag) {
			s = "_U_Qfmpy";
			long_double_lib[3].called = 1;
		} else {
			s = "_U_Qfdiv";
			long_double_lib[4].called = 1;
		}

		stub = "ARGW0=GR,ARGW1=GR";
		if (IsRev(e)) {
			r = child(e);
			l = next(r);
		} else {
			l = child(e);
			r = next(l);
		}

		quad_addr(l, ARG0, sp);
		sp = guardreg(ARG0, sp);
		quad_addr(r, ARG1, sp);
		break;
	}

	default:
		error(ERR_SERIOUS, "Illegal floating-point operation");
	}

	if (quad_ret) {
		instore is;
		is = insalt(dest.answhere);

		if (discrim(dest.answhere) != notinreg) {
			error(ERR_INTERNAL, "Illegal expression in quad_op");
		}

		if (is.adval) {
			if (IS_FIXREG(is.b.base)) {
				if (is.b.offset == 0) {
					rr_ins(i_copy, is.b.base, RET0);
				} else {
					ld_ins(i_lo, 1, is.b, RET0);
				}
			} else {
				set_ins("", is.b, RET0);
			}
		} else {
			ld_ins(i_lw, 1, is.b, RET0);
		}
	}

	/* ..and make call */
	call_ins(cmplt_, s, RP, stub);
#if 1
	if (!optop(e) && e->tag != test_tag) {
		int trap = trap_label(e);
		baseoff b;
		int end;

		if (quad_ret) {
			instore is;

			end = new_label();
			is = insalt(dest.answhere);
			if (discrim(dest.answhere) != notinreg) {
				error(ERR_INTERNAL, "Illegal expression in quad_op");
			}

			if (is.adval) {
				if (IS_FIXREG(is.b.base)) {
					if (is.b.offset == 0) {
						rr_ins(i_copy, is.b.base, RET0);
					} else {
						ld_ins(i_lo, 1, is.b, RET0);
					}
				} else {
					set_ins("", is.b, RET0);
				}
			} else {
				ld_ins(i_lw, 1, is.b, RET0);
			}

			b.base   =  RET0;
			b.offset = 4;
			ld_ins(i_lw, 1, b, T3);
			cj_ins(c_neq, 0, T3, end);
			b.offset += 4;
			ld_ins(i_lw, 1, b, T3);
			cj_ins(c_neq, 0, T3, end);
			b.offset += 4;
			ld_ins(i_lw, 1, b, T3);
			cj_ins(c_neq, 0, T3, end);
			b.offset = 0;
			ld_ins(i_lw, 1, b, T3);
			imm_to_r(2147418112, T4);
			cj_ins(c_eq, T4, T3, trap);
			imm_to_r(-65536, T4);
			cj_ins(c_eq, T4, T3, trap);
			outlab("L$$", end);
		} else if (e->tag == chfl_tag) {
			if (isdbl(sh(e))) {
				baseoff b;

				b   = mem_temp(0);
				end = new_label();
				stf_ins(i_fstd, 3 * 4 + 1, b);
				b.offset += 4;
				ld_ins(i_lw, 1, b, T3);
				cj_ins(c_neq, 0, T3, end);
				b.offset -= 4;
				ld_ins(i_lw, 1, b, T3);
				imm_to_r(2146435072, T4);
				cj_ins(c_eq, T4, T3, trap);
				imm_to_r(-1048576, T4);
				cj_ins(c_eq, T4, T3, trap);
				outlab("L$$", end);
			} else {
				baseoff b;

				b = mem_temp(0);
				stf_ins(i_fstw, 3 * 4, b);
				ld_ins(i_lw, 1, b, T3);
				imm_to_r(2139095040, T4);
				cj_ins(c_eq, T4, T3, trap);
				imm_to_r(-8388608, T4);
				cj_ins(c_eq, T4, T3, trap);
			}
		}
	}
#endif

	clear_t_regs();
}

/*
 * Evaluate floating dyadic operation e using ins into dest.
 * If !optop(e), then we have two fixed point registers at our disposal
 */
int
fop(exp e, space sp, where dest, ins_p ins)
{
	exp l = child(e);
	exp r = next(l);
	int a1, a2, dble;
	space nsp;
	freg fr;
	ans aa;
	baseoff b;

	if ((has & HAS_LONG_DOUBLE) && sh(e)->tag == doublehd) {
		/* i.e. quads */
		quad_op(e, sp, dest);
		return NOREG;
	}

	dble = sh(e)->tag == realhd ? 1 : 0;
	if (IsRev(e)) {
		a2 = freg_operand(r, sp, getfreg(sp.flt));
		nsp = guardfreg(a2, sp);
		a1 = freg_operand(l, nsp, getfreg(nsp.flt));
	} else {
		a1 = freg_operand(l, sp, getfreg(sp.flt));
		nsp = guardfreg(a1, sp);
		a2 = freg_operand(r, nsp, getfreg(nsp.flt));
	}

	if ((discrim(dest.answhere)) == infreg) {
		fr = fregalt(dest.answhere);
	} else {
		fr.fr = getfreg(nsp.flt);
		fr.dble = (dest.ashwhere.ashsize == 64) ? 1 : 0;
		setfregalt(aa, fr);
	}

	if (!optop(e)) {
		b = zero_exception_register(nsp);
	}

	if (dble) {
		rrrf_ins(ins, f_dbl, (3 * a1) + 1, (3 * a2) + 1, (3 * fr.fr) + 1);
	} else {
		rrrf_ins(ins, f_sgl, 3 * a1, 3 * a2, 3 * fr.fr);
	}

	if (!optop(e)) {
		trap_handler(b, trap_label(e), EXCEPTION_CODE);
	}

	if ((discrim(dest.answhere)) != infreg) {
		move(aa, dest, sp.fixed, 1);
	}

	return dble ? - (fr.fr + 32) : (fr.fr + 32);
}

