-- VHDL for IBM SMS ALD page 15.38.02.1
-- Title: A CHANNEL DATA CONTROL-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 5/13/2022 2:25:03 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_38_02_1_A_CHANNEL_DATA_CONTROL_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_I_CYCLE_DOT_NOT_CR_DISABLE:	 in STD_LOGIC;
		MS_C_CYCLE_DOT_NOT_CR_DISABLE:	 in STD_LOGIC;
		MS_D_CYCLE_DOT_NOT_CR_DISABLE:	 in STD_LOGIC;
		MS_X_CYCLE_DOT_NOT_CR_DISABLE:	 in STD_LOGIC;
		MS_OUTPUT_CYCLE:	 in STD_LOGIC;
		PS_B_CYCLE_1:	 in STD_LOGIC;
		PS_A_REG_TO_A_CH_ON_B_CY_OPS:	 in STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES:	 in STD_LOGIC;
		PS_A_CYCLE:	 in STD_LOGIC;
		MS_INTERRUPT_DOT_B_CYCLE:	 in STD_LOGIC;
		PS_CONTROL_REG_DISABLE:	 in STD_LOGIC;
		MS_GATE_CONSOLE_TO_ASSEMBLY:	 in STD_LOGIC;
		MS_1401_STORE_AR_OP_CODES:	 in STD_LOGIC;
		MS_CONTROL_REG_DISABLE:	 in STD_LOGIC;
		PS_OP_MOD_TO_A_CH_ON_B_CY_OPS:	 in STD_LOGIC;
		PS_GATE_A_DATA_REG_TO_A_CH:	 out STD_LOGIC;
		PS_GATE_OP_MOD_REG_TO_A_CH:	 out STD_LOGIC;
		LAMP_11C8C14:	 out STD_LOGIC;
		LAMP_11C8D14:	 out STD_LOGIC);
end ALD_15_38_02_1_A_CHANNEL_DATA_CONTROL_ACC;

architecture behavioral of ALD_15_38_02_1_A_CHANNEL_DATA_CONTROL_ACC is 

	signal OUT_4A_G: STD_LOGIC;
	signal OUT_1A_B: STD_LOGIC;
	signal OUT_1A_B_Latch: STD_LOGIC;
	signal OUT_4B_G: STD_LOGIC;
	signal OUT_5C_R: STD_LOGIC;
	signal OUT_5D_C: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_5E_P: STD_LOGIC;
	signal OUT_3E_P: STD_LOGIC;
	signal OUT_2E_B: STD_LOGIC;
	signal OUT_5F_D: STD_LOGIC;
	signal OUT_4F_G: STD_LOGIC;
	signal OUT_1F_A: STD_LOGIC;
	signal OUT_5H_NoPin: STD_LOGIC;
	signal OUT_3I_E: STD_LOGIC;
	signal OUT_2I_A: STD_LOGIC;
	signal OUT_DOT_4A: STD_LOGIC;

begin

	OUT_4A_G <= NOT(MS_I_CYCLE_DOT_NOT_CR_DISABLE AND MS_C_CYCLE_DOT_NOT_CR_DISABLE AND MS_D_CYCLE_DOT_NOT_CR_DISABLE );
	OUT_1A_B_Latch <= OUT_DOT_4A;
	OUT_4B_G <= NOT(MS_X_CYCLE_DOT_NOT_CR_DISABLE AND MS_OUTPUT_CYCLE AND OUT_5C_R );
	OUT_5C_R <= NOT(PS_B_CYCLE_1 AND PS_A_REG_TO_A_CH_ON_B_CY_OPS );
	OUT_5D_C <= NOT(PS_1401_STORE_AR_OP_CODES AND PS_A_CYCLE );
	OUT_4D_C <= NOT(OUT_5D_C AND OUT_5E_P AND MS_INTERRUPT_DOT_B_CYCLE );
	OUT_5E_P <= NOT(PS_CONTROL_REG_DISABLE AND MS_GATE_CONSOLE_TO_ASSEMBLY );
	OUT_3E_P <= NOT(OUT_DOT_4A );
	OUT_2E_B <= NOT OUT_3E_P;
	LAMP_11C8C14 <= OUT_2E_B;
	OUT_5F_D <= NOT(MS_1401_STORE_AR_OP_CODES AND PS_A_CYCLE AND MS_CONTROL_REG_DISABLE );
	OUT_4F_G <= NOT(OUT_5F_D AND OUT_5H_NoPin );
	OUT_1F_A <= OUT_4F_G;
	OUT_5H_NoPin <= NOT(PS_B_CYCLE_1 AND PS_OP_MOD_TO_A_CH_ON_B_CY_OPS );
	OUT_3I_E <= NOT(OUT_4F_G );
	OUT_2I_A <= NOT OUT_3I_E;
	LAMP_11C8D14 <= OUT_2I_A;
	OUT_DOT_4A <= OUT_4A_G OR OUT_4B_G OR OUT_4D_C;

	PS_GATE_A_DATA_REG_TO_A_CH <= OUT_1A_B;
	PS_GATE_OP_MOD_REG_TO_A_CH <= OUT_1F_A;

	Latch_1A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_1A_B_Latch,
		Q => OUT_1A_B,
		QBar => OPEN );


end;
