Classic Timing Analyzer report for toplevel
Tue May 17 08:41:25 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                      ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.499 ns                                       ; PDin[0]                   ; serialtransmitter:X|SR[0] ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.883 ns                                       ; serialreceiver:Y|PDout[3] ; PDout[3]                  ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.784 ns                                      ; PDin[4]                   ; serialtransmitter:X|SR[5] ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[5] ; serialtransmitter:X|SR[5] ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                           ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[5]   ; serialtransmitter:X|SR[5]   ; Clk        ; Clk      ; None                        ; None                      ; 3.219 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[5]   ; serialtransmitter:X|SR[6]   ; Clk        ; Clk      ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[5]   ; serialtransmitter:X|SR[0]   ; Clk        ; Clk      ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[5]   ; serialtransmitter:X|SR[4]   ; Clk        ; Clk      ; None                        ; None                      ; 3.161 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[5]   ; serialtransmitter:X|SR[1]   ; Clk        ; Clk      ; None                        ; None                      ; 3.159 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[5]   ; serialtransmitter:X|SR[2]   ; Clk        ; Clk      ; None                        ; None                      ; 3.157 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[5]   ; serialtransmitter:X|SR[9]   ; Clk        ; Clk      ; None                        ; None                      ; 3.156 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[5]   ; serialtransmitter:X|SR[7]   ; Clk        ; Clk      ; None                        ; None                      ; 3.155 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[5]   ; serialtransmitter:X|SR[3]   ; Clk        ; Clk      ; None                        ; None                      ; 3.153 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[5]   ; serialtransmitter:X|SR[8]   ; Clk        ; Clk      ; None                        ; None                      ; 3.150 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDout[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.836 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDout[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.836 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDout[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.836 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDout[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.836 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDout[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.836 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDout[7]   ; Clk        ; Clk      ; None                        ; None                      ; 2.836 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[9]   ; serialtransmitter:X|SDout   ; Clk        ; Clk      ; None                        ; None                      ; 2.864 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[4]   ; serialtransmitter:X|SR[5]   ; Clk        ; Clk      ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[4]   ; serialtransmitter:X|SR[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.777 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[4]   ; serialtransmitter:X|SR[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.776 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDout[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDout[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDout[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDout[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDout[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDout[7]   ; Clk        ; Clk      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[4]   ; serialtransmitter:X|SR[4]   ; Clk        ; Clk      ; None                        ; None                      ; 2.724 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[4]   ; serialtransmitter:X|SR[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.722 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[4]   ; serialtransmitter:X|SR[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[4]   ; serialtransmitter:X|SR[9]   ; Clk        ; Clk      ; None                        ; None                      ; 2.719 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[4]   ; serialtransmitter:X|SR[7]   ; Clk        ; Clk      ; None                        ; None                      ; 2.718 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[4]   ; serialtransmitter:X|SR[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.716 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[4]   ; serialtransmitter:X|SR[8]   ; Clk        ; Clk      ; None                        ; None                      ; 2.713 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDready    ; Clk        ; Clk      ; None                        ; None                      ; 2.694 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[3]   ; serialtransmitter:X|SR[5]   ; Clk        ; Clk      ; None                        ; None                      ; 2.690 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[3]   ; serialtransmitter:X|SR[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.685 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[3]   ; serialtransmitter:X|SR[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.684 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|ParErr     ; serialreceiver:Y|ParErr     ; Clk        ; Clk      ; None                        ; None                      ; 2.674 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[3]   ; serialtransmitter:X|SR[4]   ; Clk        ; Clk      ; None                        ; None                      ; 2.632 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[3]   ; serialtransmitter:X|SR[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.630 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[3]   ; serialtransmitter:X|SR[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.628 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[3]   ; serialtransmitter:X|SR[9]   ; Clk        ; Clk      ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[7]   ; serialtransmitter:X|SR[5]   ; Clk        ; Clk      ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[3]   ; serialtransmitter:X|SR[7]   ; Clk        ; Clk      ; None                        ; None                      ; 2.626 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[3]   ; serialtransmitter:X|SR[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.624 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[7]   ; serialtransmitter:X|SR[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.622 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[3]   ; serialtransmitter:X|SR[8]   ; Clk        ; Clk      ; None                        ; None                      ; 2.621 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[7]   ; serialtransmitter:X|SR[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.621 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDready    ; Clk        ; Clk      ; None                        ; None                      ; 2.595 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDout[4]   ; Clk        ; Clk      ; None                        ; None                      ; 2.574 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDout[5]   ; Clk        ; Clk      ; None                        ; None                      ; 2.574 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|counter[0] ; Clk        ; Clk      ; None                        ; None                      ; 2.569 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[7]   ; serialtransmitter:X|SR[4]   ; Clk        ; Clk      ; None                        ; None                      ; 2.569 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[7]   ; serialtransmitter:X|SR[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[7]   ; serialtransmitter:X|SR[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.565 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[7]   ; serialtransmitter:X|SR[9]   ; Clk        ; Clk      ; None                        ; None                      ; 2.564 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[7]   ; serialtransmitter:X|SR[7]   ; Clk        ; Clk      ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[7]   ; serialtransmitter:X|SR[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.561 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[7]   ; serialtransmitter:X|SR[8]   ; Clk        ; Clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SDout   ; serialreceiver:Y|ParErr     ; Clk        ; Clk      ; None                        ; None                      ; 2.524 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[1]   ; serialtransmitter:X|SR[5]   ; Clk        ; Clk      ; None                        ; None                      ; 2.491 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[1]   ; serialtransmitter:X|SR[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[1]   ; serialtransmitter:X|SR[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDout[4]   ; Clk        ; Clk      ; None                        ; None                      ; 2.475 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDout[5]   ; Clk        ; Clk      ; None                        ; None                      ; 2.475 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[2]   ; serialtransmitter:X|SR[5]   ; Clk        ; Clk      ; None                        ; None                      ; 2.472 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[2]   ; serialtransmitter:X|SR[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[2]   ; serialtransmitter:X|SR[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.466 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDout[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDout[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDout[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDout[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDout[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDout[7]   ; Clk        ; Clk      ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[0]   ; serialtransmitter:X|SR[5]   ; Clk        ; Clk      ; None                        ; None                      ; 2.448 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[0]   ; serialtransmitter:X|SR[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.443 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[0]   ; serialtransmitter:X|SR[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.442 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[2]   ; serialreceiver:Y|ParErr     ; Clk        ; Clk      ; None                        ; None                      ; 2.434 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[1]   ; serialtransmitter:X|SR[4]   ; Clk        ; Clk      ; None                        ; None                      ; 2.433 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[6]   ; serialtransmitter:X|SR[5]   ; Clk        ; Clk      ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[1]   ; serialtransmitter:X|SR[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.431 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[1]   ; serialtransmitter:X|SR[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.429 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[1]   ; serialtransmitter:X|SR[9]   ; Clk        ; Clk      ; None                        ; None                      ; 2.428 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[6]   ; serialtransmitter:X|SR[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.427 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[1]   ; serialtransmitter:X|SR[7]   ; Clk        ; Clk      ; None                        ; None                      ; 2.427 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[6]   ; serialtransmitter:X|SR[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[1]   ; serialtransmitter:X|SR[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.425 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[1]   ; serialtransmitter:X|SR[8]   ; Clk        ; Clk      ; None                        ; None                      ; 2.422 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[2]   ; serialtransmitter:X|SR[4]   ; Clk        ; Clk      ; None                        ; None                      ; 2.414 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[2]   ; serialtransmitter:X|SR[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.412 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[2]   ; serialtransmitter:X|SR[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[2]   ; serialtransmitter:X|SR[9]   ; Clk        ; Clk      ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[2]   ; serialtransmitter:X|SR[7]   ; Clk        ; Clk      ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[2]   ; serialtransmitter:X|SR[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.406 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[2]   ; serialtransmitter:X|SR[8]   ; Clk        ; Clk      ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[0]   ; serialtransmitter:X|SR[4]   ; Clk        ; Clk      ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[0]   ; serialtransmitter:X|SR[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.388 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[0]   ; serialtransmitter:X|SR[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.386 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[0]   ; serialtransmitter:X|SR[9]   ; Clk        ; Clk      ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[0]   ; serialtransmitter:X|SR[7]   ; Clk        ; Clk      ; None                        ; None                      ; 2.384 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[0]   ; serialtransmitter:X|SR[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.382 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[0]   ; serialtransmitter:X|SR[8]   ; Clk        ; Clk      ; None                        ; None                      ; 2.379 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[6]   ; serialtransmitter:X|SR[4]   ; Clk        ; Clk      ; None                        ; None                      ; 2.374 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[6]   ; serialtransmitter:X|SR[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.372 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[6]   ; serialtransmitter:X|SR[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.370 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[6]   ; serialtransmitter:X|SR[9]   ; Clk        ; Clk      ; None                        ; None                      ; 2.369 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[6]   ; serialtransmitter:X|SR[7]   ; Clk        ; Clk      ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[6]   ; serialtransmitter:X|SR[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.366 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[6]   ; serialtransmitter:X|SR[8]   ; Clk        ; Clk      ; None                        ; None                      ; 2.363 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[4]   ; serialreceiver:Y|ParErr     ; Clk        ; Clk      ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[9]   ; serialtransmitter:X|SR[5]   ; Clk        ; Clk      ; None                        ; None                      ; 2.319 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[9]   ; serialtransmitter:X|SR[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDready    ; Clk        ; Clk      ; None                        ; None                      ; 2.313 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[9]   ; serialtransmitter:X|SR[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.313 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDout[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.295 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDout[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.295 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDout[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.295 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDout[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.295 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDout[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.295 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDout[7]   ; Clk        ; Clk      ; None                        ; None                      ; 2.295 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|counter[0] ; Clk        ; Clk      ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[3]   ; serialreceiver:Y|ParErr     ; Clk        ; Clk      ; None                        ; None                      ; 2.267 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[9]   ; serialtransmitter:X|SR[4]   ; Clk        ; Clk      ; None                        ; None                      ; 2.261 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[9]   ; serialtransmitter:X|SR[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.259 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[9]   ; serialtransmitter:X|SR[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.257 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[9]   ; serialtransmitter:X|SR[9]   ; Clk        ; Clk      ; None                        ; None                      ; 2.256 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[9]   ; serialtransmitter:X|SR[7]   ; Clk        ; Clk      ; None                        ; None                      ; 2.255 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[9]   ; serialtransmitter:X|SR[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.253 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[9]   ; serialtransmitter:X|SR[8]   ; Clk        ; Clk      ; None                        ; None                      ; 2.250 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDout[5]   ; Clk        ; Clk      ; None                        ; None                      ; 2.240 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDout[4]   ; Clk        ; Clk      ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|ParErr     ; Clk        ; Clk      ; None                        ; None                      ; 2.164 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDready    ; Clk        ; Clk      ; None                        ; None                      ; 2.153 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[0]   ; serialreceiver:Y|ParErr     ; Clk        ; Clk      ; None                        ; None                      ; 2.147 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[5]   ; serialreceiver:Y|ParErr     ; Clk        ; Clk      ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|counter[0] ; Clk        ; Clk      ; None                        ; None                      ; 2.100 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|ParErr     ; Clk        ; Clk      ; None                        ; None                      ; 2.065 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDout[4]   ; Clk        ; Clk      ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDout[5]   ; Clk        ; Clk      ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[8]   ; serialtransmitter:X|SR[5]   ; Clk        ; Clk      ; None                        ; None                      ; 1.997 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[8]   ; serialtransmitter:X|SR[6]   ; Clk        ; Clk      ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[8]   ; serialtransmitter:X|SR[0]   ; Clk        ; Clk      ; None                        ; None                      ; 1.991 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.970 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[1]   ; serialreceiver:Y|ParErr     ; Clk        ; Clk      ; None                        ; None                      ; 1.961 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[6]   ; serialreceiver:Y|ParErr     ; Clk        ; Clk      ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[8]   ; serialtransmitter:X|SR[4]   ; Clk        ; Clk      ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[8]   ; serialtransmitter:X|SR[1]   ; Clk        ; Clk      ; None                        ; None                      ; 1.937 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[8]   ; serialtransmitter:X|SR[2]   ; Clk        ; Clk      ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[8]   ; serialtransmitter:X|SR[9]   ; Clk        ; Clk      ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[8]   ; serialtransmitter:X|SR[7]   ; Clk        ; Clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[8]   ; serialtransmitter:X|SR[3]   ; Clk        ; Clk      ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[8]   ; serialtransmitter:X|SR[8]   ; Clk        ; Clk      ; None                        ; None                      ; 1.928 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|ParErr     ; Clk        ; Clk      ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|Send1   ; serialtransmitter:X|SR[9]   ; Clk        ; Clk      ; None                        ; None                      ; 1.747 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.727 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|counter[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.726 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.683 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.678 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[3]   ; serialreceiver:Y|PDout[4]   ; Clk        ; Clk      ; None                        ; None                      ; 1.645 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|ParErr     ; Clk        ; Clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[7]   ; serialreceiver:Y|ParErr     ; Clk        ; Clk      ; None                        ; None                      ; 1.590 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|Send1   ; serialtransmitter:X|SR[5]   ; Clk        ; Clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|Send1   ; serialtransmitter:X|SR[6]   ; Clk        ; Clk      ; None                        ; None                      ; 1.570 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|Send1   ; serialtransmitter:X|SR[0]   ; Clk        ; Clk      ; None                        ; None                      ; 1.568 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|Send1   ; serialtransmitter:X|SR[1]   ; Clk        ; Clk      ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|Send1   ; serialtransmitter:X|SR[4]   ; Clk        ; Clk      ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|Send1   ; serialtransmitter:X|SR[2]   ; Clk        ; Clk      ; None                        ; None                      ; 1.548 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|Send1   ; serialtransmitter:X|SR[7]   ; Clk        ; Clk      ; None                        ; None                      ; 1.545 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|Send1   ; serialtransmitter:X|SR[3]   ; Clk        ; Clk      ; None                        ; None                      ; 1.543 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|Send1   ; serialtransmitter:X|SR[8]   ; Clk        ; Clk      ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.459 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SDout   ; serialreceiver:Y|counter[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[5]   ; serialreceiver:Y|PDout[6]   ; Clk        ; Clk      ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.362 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SDout   ; serialreceiver:Y|PDout[0]   ; Clk        ; Clk      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[0]   ; serialreceiver:Y|PDout[1]   ; Clk        ; Clk      ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[1]   ; serialreceiver:Y|PDout[2]   ; Clk        ; Clk      ; None                        ; None                      ; 1.135 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[6]   ; serialreceiver:Y|PDout[7]   ; Clk        ; Clk      ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[4]   ; serialreceiver:Y|PDout[5]   ; Clk        ; Clk      ; None                        ; None                      ; 1.038 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 0.887 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 0.878 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[2]   ; serialreceiver:Y|PDout[3]   ; Clk        ; Clk      ; None                        ; None                      ; 0.838 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+---------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                        ; To Clock ;
+-------+--------------+------------+---------+---------------------------+----------+
; N/A   ; None         ; 5.499 ns   ; PDin[0] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A   ; None         ; 5.489 ns   ; Send    ; serialtransmitter:X|SR[5] ; Clk      ;
; N/A   ; None         ; 5.486 ns   ; Send    ; serialtransmitter:X|SR[6] ; Clk      ;
; N/A   ; None         ; 5.484 ns   ; Send    ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A   ; None         ; 5.467 ns   ; Send    ; serialtransmitter:X|SR[1] ; Clk      ;
; N/A   ; None         ; 5.467 ns   ; Send    ; serialtransmitter:X|SR[4] ; Clk      ;
; N/A   ; None         ; 5.464 ns   ; Send    ; serialtransmitter:X|SR[2] ; Clk      ;
; N/A   ; None         ; 5.461 ns   ; Send    ; serialtransmitter:X|SR[7] ; Clk      ;
; N/A   ; None         ; 5.459 ns   ; Send    ; serialtransmitter:X|SR[3] ; Clk      ;
; N/A   ; None         ; 5.449 ns   ; Send    ; serialtransmitter:X|SR[8] ; Clk      ;
; N/A   ; None         ; 5.309 ns   ; PDin[3] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A   ; None         ; 5.283 ns   ; PDin[6] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A   ; None         ; 5.228 ns   ; PDin[2] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A   ; None         ; 4.984 ns   ; PDin[7] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A   ; None         ; 4.914 ns   ; PDin[0] ; serialtransmitter:X|SR[1] ; Clk      ;
; N/A   ; None         ; 4.883 ns   ; PDin[5] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A   ; None         ; 4.783 ns   ; PDin[2] ; serialtransmitter:X|SR[3] ; Clk      ;
; N/A   ; None         ; 4.766 ns   ; PDin[7] ; serialtransmitter:X|SR[8] ; Clk      ;
; N/A   ; None         ; 4.671 ns   ; PDin[5] ; serialtransmitter:X|SR[6] ; Clk      ;
; N/A   ; None         ; 4.665 ns   ; PDin[4] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A   ; None         ; 4.576 ns   ; PDin[1] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A   ; None         ; 4.533 ns   ; PDin[3] ; serialtransmitter:X|SR[4] ; Clk      ;
; N/A   ; None         ; 4.487 ns   ; Send    ; serialtransmitter:X|SR[9] ; Clk      ;
; N/A   ; None         ; 4.470 ns   ; PDin[6] ; serialtransmitter:X|SR[7] ; Clk      ;
; N/A   ; None         ; 4.317 ns   ; PDin[1] ; serialtransmitter:X|SR[2] ; Clk      ;
; N/A   ; None         ; 3.967 ns   ; Send    ; serialtransmitter:X|Send1 ; Clk      ;
; N/A   ; None         ; 3.836 ns   ; PDin[4] ; serialtransmitter:X|SR[5] ; Clk      ;
+-------+--------------+------------+---------+---------------------------+----------+


+---------------------------------------------------------------------------------------+
; tco                                                                                   ;
+-------+--------------+------------+---------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                      ; To       ; From Clock ;
+-------+--------------+------------+---------------------------+----------+------------+
; N/A   ; None         ; 8.883 ns   ; serialreceiver:Y|PDout[3] ; PDout[3] ; Clk        ;
; N/A   ; None         ; 8.417 ns   ; serialreceiver:Y|PDout[6] ; PDout[6] ; Clk        ;
; N/A   ; None         ; 8.413 ns   ; serialreceiver:Y|PDout[0] ; PDout[0] ; Clk        ;
; N/A   ; None         ; 8.020 ns   ; serialreceiver:Y|ParErr   ; ParErr   ; Clk        ;
; N/A   ; None         ; 8.012 ns   ; serialreceiver:Y|PDout[7] ; PDout[7] ; Clk        ;
; N/A   ; None         ; 7.433 ns   ; serialreceiver:Y|PDout[1] ; PDout[1] ; Clk        ;
; N/A   ; None         ; 7.430 ns   ; serialreceiver:Y|PDout[4] ; PDout[4] ; Clk        ;
; N/A   ; None         ; 7.354 ns   ; serialreceiver:Y|PDout[2] ; PDout[2] ; Clk        ;
; N/A   ; None         ; 7.324 ns   ; serialreceiver:Y|PDready  ; PDready  ; Clk        ;
; N/A   ; None         ; 6.471 ns   ; serialreceiver:Y|PDout[5] ; PDout[5] ; Clk        ;
+-------+--------------+------------+---------------------------+----------+------------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+---------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                        ; To Clock ;
+---------------+-------------+-----------+---------+---------------------------+----------+
; N/A           ; None        ; -3.784 ns ; PDin[4] ; serialtransmitter:X|SR[5] ; Clk      ;
; N/A           ; None        ; -3.915 ns ; Send    ; serialtransmitter:X|Send1 ; Clk      ;
; N/A           ; None        ; -4.265 ns ; PDin[1] ; serialtransmitter:X|SR[2] ; Clk      ;
; N/A           ; None        ; -4.418 ns ; PDin[6] ; serialtransmitter:X|SR[7] ; Clk      ;
; N/A           ; None        ; -4.435 ns ; Send    ; serialtransmitter:X|SR[9] ; Clk      ;
; N/A           ; None        ; -4.481 ns ; PDin[3] ; serialtransmitter:X|SR[4] ; Clk      ;
; N/A           ; None        ; -4.524 ns ; PDin[1] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A           ; None        ; -4.613 ns ; PDin[4] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A           ; None        ; -4.619 ns ; PDin[5] ; serialtransmitter:X|SR[6] ; Clk      ;
; N/A           ; None        ; -4.714 ns ; PDin[7] ; serialtransmitter:X|SR[8] ; Clk      ;
; N/A           ; None        ; -4.731 ns ; PDin[2] ; serialtransmitter:X|SR[3] ; Clk      ;
; N/A           ; None        ; -4.831 ns ; PDin[5] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A           ; None        ; -4.862 ns ; PDin[0] ; serialtransmitter:X|SR[1] ; Clk      ;
; N/A           ; None        ; -4.932 ns ; PDin[7] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A           ; None        ; -5.176 ns ; PDin[2] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A           ; None        ; -5.231 ns ; PDin[6] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A           ; None        ; -5.257 ns ; PDin[3] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A           ; None        ; -5.397 ns ; Send    ; serialtransmitter:X|SR[8] ; Clk      ;
; N/A           ; None        ; -5.407 ns ; Send    ; serialtransmitter:X|SR[3] ; Clk      ;
; N/A           ; None        ; -5.409 ns ; Send    ; serialtransmitter:X|SR[7] ; Clk      ;
; N/A           ; None        ; -5.412 ns ; Send    ; serialtransmitter:X|SR[2] ; Clk      ;
; N/A           ; None        ; -5.415 ns ; Send    ; serialtransmitter:X|SR[1] ; Clk      ;
; N/A           ; None        ; -5.415 ns ; Send    ; serialtransmitter:X|SR[4] ; Clk      ;
; N/A           ; None        ; -5.432 ns ; Send    ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A           ; None        ; -5.434 ns ; Send    ; serialtransmitter:X|SR[6] ; Clk      ;
; N/A           ; None        ; -5.437 ns ; Send    ; serialtransmitter:X|SR[5] ; Clk      ;
; N/A           ; None        ; -5.447 ns ; PDin[0] ; serialtransmitter:X|SR[0] ; Clk      ;
+---------------+-------------+-----------+---------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue May 17 08:41:24 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off toplevel -c toplevel --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 275.03 MHz between source register "serialtransmitter:X|SR[5]" and destination register "serialtransmitter:X|SR[5]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 3.219 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y3_N3; Fanout = 2; REG Node = 'serialtransmitter:X|SR[5]'
            Info: 2: + IC(0.797 ns) + CELL(0.590 ns) = 1.387 ns; Loc. = LC_X25_Y3_N2; Fanout = 1; COMB Node = 'serialtransmitter:X|Equal0~1'
            Info: 3: + IC(0.479 ns) + CELL(0.292 ns) = 2.158 ns; Loc. = LC_X25_Y3_N7; Fanout = 10; COMB Node = 'serialtransmitter:X|Equal0~2'
            Info: 4: + IC(0.752 ns) + CELL(0.309 ns) = 3.219 ns; Loc. = LC_X26_Y3_N3; Fanout = 2; REG Node = 'serialtransmitter:X|SR[5]'
            Info: Total cell delay = 1.191 ns ( 37.00 % )
            Info: Total interconnect delay = 2.028 ns ( 63.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 2.743 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'Clk'
                Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X26_Y3_N3; Fanout = 2; REG Node = 'serialtransmitter:X|SR[5]'
                Info: Total cell delay = 2.180 ns ( 79.48 % )
                Info: Total interconnect delay = 0.563 ns ( 20.52 % )
            Info: - Longest clock path from clock "Clk" to source register is 2.743 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'Clk'
                Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X26_Y3_N3; Fanout = 2; REG Node = 'serialtransmitter:X|SR[5]'
                Info: Total cell delay = 2.180 ns ( 79.48 % )
                Info: Total interconnect delay = 0.563 ns ( 20.52 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "serialtransmitter:X|SR[0]" (data pin = "PDin[0]", clock pin = "Clk") is 5.499 ns
    Info: + Longest pin to register delay is 8.205 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_74; Fanout = 2; PIN Node = 'PDin[0]'
        Info: 2: + IC(5.132 ns) + CELL(0.590 ns) = 7.191 ns; Loc. = LC_X26_Y3_N4; Fanout = 1; COMB Node = 'serialtransmitter:X|WideXor0~0'
        Info: 3: + IC(0.407 ns) + CELL(0.607 ns) = 8.205 ns; Loc. = LC_X26_Y3_N5; Fanout = 2; REG Node = 'serialtransmitter:X|SR[0]'
        Info: Total cell delay = 2.666 ns ( 32.49 % )
        Info: Total interconnect delay = 5.539 ns ( 67.51 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'Clk'
        Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X26_Y3_N5; Fanout = 2; REG Node = 'serialtransmitter:X|SR[0]'
        Info: Total cell delay = 2.180 ns ( 79.48 % )
        Info: Total interconnect delay = 0.563 ns ( 20.52 % )
Info: tco from clock "Clk" to destination pin "PDout[3]" through register "serialreceiver:Y|PDout[3]" is 8.883 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'Clk'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X19_Y12_N5; Fanout = 3; REG Node = 'serialreceiver:Y|PDout[3]'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.877 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y12_N5; Fanout = 3; REG Node = 'serialreceiver:Y|PDout[3]'
        Info: 2: + IC(3.753 ns) + CELL(2.124 ns) = 5.877 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'PDout[3]'
        Info: Total cell delay = 2.124 ns ( 36.14 % )
        Info: Total interconnect delay = 3.753 ns ( 63.86 % )
Info: th for register "serialtransmitter:X|SR[5]" (data pin = "PDin[4]", clock pin = "Clk") is -3.784 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'Clk'
        Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X26_Y3_N3; Fanout = 2; REG Node = 'serialtransmitter:X|SR[5]'
        Info: Total cell delay = 2.180 ns ( 79.48 % )
        Info: Total interconnect delay = 0.563 ns ( 20.52 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.542 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_78; Fanout = 2; PIN Node = 'PDin[4]'
        Info: 2: + IC(4.595 ns) + CELL(0.478 ns) = 6.542 ns; Loc. = LC_X26_Y3_N3; Fanout = 2; REG Node = 'serialtransmitter:X|SR[5]'
        Info: Total cell delay = 1.947 ns ( 29.76 % )
        Info: Total interconnect delay = 4.595 ns ( 70.24 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Tue May 17 08:41:25 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


