{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460493946712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460493946712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 16:45:46 2016 " "Processing started: Tue Apr 12 16:45:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460493946712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460493946712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELG4137Project -c ELG4137Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELG4137Project -c ELG4137Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460493946712 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1460493948176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit8_comp-structure_view " "Found design unit 1: bit8_comp-structure_view" {  } { { "project_comparator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/project_comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948660 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit8_comp " "Found entity 1: bit8_comp" {  } { { "project_comparator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/project_comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460493948660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cgrah064/documents/elg4137/lab2quartus/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cgrah064/documents/elg4137/lab2quartus/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structure_view " "Found design unit 1: half_adder-structure_view" {  } { { "../Lab2Quartus/HA.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/HA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948722 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../Lab2Quartus/HA.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/HA.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460493948722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cgrah064/documents/elg4137/lab2quartus/gates.vhd 18 9 " "Found 18 design units, including 9 entities, in source file /cgrah064/documents/elg4137/lab2quartus/gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-behavioral " "Found design unit 1: not_gate-behavioral" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_gate-behavioral " "Found design unit 2: and_gate-behavioral" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 or_gate-behavioral " "Found design unit 3: or_gate-behavioral" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 nor_gate-behavioral " "Found design unit 4: nor_gate-behavioral" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 exor_gate-behavioral " "Found design unit 5: exor_gate-behavioral" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 nand_gate-behavioral " "Found design unit 6: nand_gate-behavioral" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 nand4_gate-behavioral " "Found design unit 7: nand4_gate-behavioral" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 mux8-behavioral " "Found design unit 8: mux8-behavioral" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 mux2-behavioral " "Found design unit 9: mux2-behavioral" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate " "Found entity 2: and_gate" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_ENTITY_NAME" "3 or_gate " "Found entity 3: or_gate" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_ENTITY_NAME" "4 nor_gate " "Found entity 4: nor_gate" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_ENTITY_NAME" "5 exor_gate " "Found entity 5: exor_gate" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_ENTITY_NAME" "6 nand_gate " "Found entity 6: nand_gate" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_ENTITY_NAME" "7 nand4_gate " "Found entity 7: nand4_gate" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux8 " "Found entity 8: mux8" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux2 " "Found entity 9: mux2" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460493948769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cgrah064/documents/elg4137/lab2quartus/fa2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cgrah064/documents/elg4137/lab2quartus/fa2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER-structure_view " "Found design unit 1: FULL_ADDER-structure_view" {  } { { "../Lab2Quartus/FA2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948816 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "../Lab2Quartus/FA2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460493948816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cgrah064/documents/elg4137/lab2quartus/fa1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cgrah064/documents/elg4137/lab2quartus/fa1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder1bit-structure_view " "Found design unit 1: adder1bit-structure_view" {  } { { "../Lab2Quartus/FA1.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948847 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder1bit " "Found entity 1: adder1bit" {  } { { "../Lab2Quartus/FA1.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460493948847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cgrah064/documents/elg4137/lab2quartus/bit_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cgrah064/documents/elg4137/lab2quartus/bit_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_comp-structure_view " "Found design unit 1: bit_comp-structure_view" {  } { { "../Lab2Quartus/bit_comparator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/bit_comparator.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948863 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_comp " "Found entity 1: bit_comp" {  } { { "../Lab2Quartus/bit_comparator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/bit_comparator.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460493948863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cgrah064/documents/elg4137/lab2quartus/4bit_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cgrah064/documents/elg4137/lab2quartus/4bit_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit4_comp-structure_view " "Found design unit 1: bit4_comp-structure_view" {  } { { "../Lab2Quartus/4bit_comparator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/4bit_comparator.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948878 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit4_comp " "Found entity 1: bit4_comp" {  } { { "../Lab2Quartus/4bit_comparator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/4bit_comparator.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460493948878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cgrah064/documents/elg4137/lab3/register8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cgrah064/documents/elg4137/lab3/register8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8bit-register8bit " "Found design unit 1: register8bit-register8bit" {  } { { "../Lab3/register8bit.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/register8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948925 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8bit " "Found entity 1: register8bit" {  } { { "../Lab3/register8bit.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/register8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460493948925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cgrah064/documents/elg4137/lab3/mealymachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cgrah064/documents/elg4137/lab3/mealymachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-state_machine " "Found design unit 1: state_machine-state_machine" {  } { { "../Lab3/MealyMachine.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/MealyMachine.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948956 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "../Lab3/MealyMachine.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/MealyMachine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460493948956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cgrah064/documents/elg4137/lab3/adder8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cgrah064/documents/elg4137/lab3/adder8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder8bit-structure_view " "Found design unit 1: adder8bit-structure_view" {  } { { "../Lab3/adder8bit.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/adder8bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948957 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder8bit " "Found entity 1: adder8bit" {  } { { "../Lab3/adder8bit.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/adder8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460493948957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cgrah064/documents/elg4137/lab3/accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cgrah064/documents/elg4137/lab3/accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-structure_view " "Found design unit 1: accumulator-structure_view" {  } { { "../Lab3/accumulator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/accumulator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948960 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "../Lab3/accumulator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/accumulator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460493948960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elg4137projecttake2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elg4137projecttake2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vendMachine-stateMachine " "Found design unit 1: vendMachine-stateMachine" {  } { { "ELG4137ProjectTake2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948976 ""} { "Info" "ISGN_ENTITY_NAME" "1 vendMachine " "Found entity 1: vendMachine" {  } { { "ELG4137ProjectTake2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493948976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460493948976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register2bit-register2bit " "Found design unit 1: register2bit-register2bit" {  } { { "register2bit.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/register2bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493949028 ""} { "Info" "ISGN_ENTITY_NAME" "1 register2bit " "Found entity 1: register2bit" {  } { { "register2bit.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/register2bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460493949028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460493949028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vendMachine " "Elaborating entity \"vendMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460493949231 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "logic0 ELG4137ProjectTake2.vhd(71) " "VHDL Signal Declaration warning at ELG4137ProjectTake2.vhd(71): used explicit default value for signal \"logic0\" because signal was never assigned a value" {  } { { "ELG4137ProjectTake2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1460493949246 "|vendMachine"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "temp1 ELG4137ProjectTake2.vhd(72) " "VHDL Signal Declaration warning at ELG4137ProjectTake2.vhd(72): used explicit default value for signal \"temp1\" because signal was never assigned a value" {  } { { "ELG4137ProjectTake2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1460493949246 "|vendMachine"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "C0 ELG4137ProjectTake2.vhd(73) " "VHDL Signal Declaration warning at ELG4137ProjectTake2.vhd(73): used explicit default value for signal \"C0\" because signal was never assigned a value" {  } { { "ELG4137ProjectTake2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1460493949246 "|vendMachine"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "C1 ELG4137ProjectTake2.vhd(74) " "VHDL Signal Declaration warning at ELG4137ProjectTake2.vhd(74): used explicit default value for signal \"C1\" because signal was never assigned a value" {  } { { "ELG4137ProjectTake2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1460493949246 "|vendMachine"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "D0 ELG4137ProjectTake2.vhd(75) " "VHDL Signal Declaration warning at ELG4137ProjectTake2.vhd(75): used explicit default value for signal \"D0\" because signal was never assigned a value" {  } { { "ELG4137ProjectTake2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1460493949246 "|vendMachine"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "D1 ELG4137ProjectTake2.vhd(76) " "VHDL Signal Declaration warning at ELG4137ProjectTake2.vhd(76): used explicit default value for signal \"D1\" because signal was never assigned a value" {  } { { "ELG4137ProjectTake2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1460493949246 "|vendMachine"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempC ELG4137ProjectTake2.vhd(77) " "Verilog HDL or VHDL warning at ELG4137ProjectTake2.vhd(77): object \"tempC\" assigned a value but never read" {  } { { "ELG4137ProjectTake2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460493949246 "|vendMachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:MU0 " "Elaborating entity \"mux8\" for hierarchy \"mux8:MU0\"" {  } { { "ELG4137ProjectTake2.vhd" "MU0" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460493949324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:MU1 " "Elaborating entity \"mux2\" for hierarchy \"mux2:MU1\"" {  } { { "ELG4137ProjectTake2.vhd" "MU1" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460493949356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8bit register8bit:RE0 " "Elaborating entity \"register8bit\" for hierarchy \"register8bit:RE0\"" {  } { { "ELG4137ProjectTake2.vhd" "RE0" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460493949371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8bit adder8bit:BA0 " "Elaborating entity \"adder8bit\" for hierarchy \"adder8bit:BA0\"" {  } { { "ELG4137ProjectTake2.vhd" "BA0" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460493949402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1bit adder8bit:BA0\|adder1bit:FA0 " "Elaborating entity \"adder1bit\" for hierarchy \"adder8bit:BA0\|adder1bit:FA0\"" {  } { { "../Lab3/adder8bit.vhd" "FA0" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/adder8bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460493949418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exor_gate adder8bit:BA0\|adder1bit:FA0\|exor_gate:G1 " "Elaborating entity \"exor_gate\" for hierarchy \"adder8bit:BA0\|adder1bit:FA0\|exor_gate:G1\"" {  } { { "../Lab2Quartus/FA1.vhd" "G1" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA1.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460493949418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate adder8bit:BA0\|adder1bit:FA0\|and_gate:G3 " "Elaborating entity \"and_gate\" for hierarchy \"adder8bit:BA0\|adder1bit:FA0\|and_gate:G3\"" {  } { { "../Lab2Quartus/FA1.vhd" "G3" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA1.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460493949434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate adder8bit:BA0\|adder1bit:FA0\|or_gate:G5 " "Elaborating entity \"or_gate\" for hierarchy \"adder8bit:BA0\|adder1bit:FA0\|or_gate:G5\"" {  } { { "../Lab2Quartus/FA1.vhd" "G5" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA1.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460493949449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit8_comp bit8_comp:CO0 " "Elaborating entity \"bit8_comp\" for hierarchy \"bit8_comp:CO0\"" {  } { { "ELG4137ProjectTake2.vhd" "CO0" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460493949558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_comp bit8_comp:CO0\|bit_comp:BC0 " "Elaborating entity \"bit_comp\" for hierarchy \"bit8_comp:CO0\|bit_comp:BC0\"" {  } { { "project_comparator.vhd" "BC0" { Text "Z:/cgrah064/Documents/ELG4137/Project/project_comparator.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460493949590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate bit8_comp:CO0\|bit_comp:BC0\|not_gate:NG0 " "Elaborating entity \"not_gate\" for hierarchy \"bit8_comp:CO0\|bit_comp:BC0\|not_gate:NG0\"" {  } { { "../Lab2Quartus/bit_comparator.vhd" "NG0" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/bit_comparator.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460493949605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand4_gate bit8_comp:CO0\|bit_comp:BC0\|nand4_gate:NA40 " "Elaborating entity \"nand4_gate\" for hierarchy \"bit8_comp:CO0\|bit_comp:BC0\|nand4_gate:NA40\"" {  } { { "../Lab2Quartus/bit_comparator.vhd" "NA40" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/bit_comparator.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460493949636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_gate bit8_comp:CO0\|bit_comp:BC0\|nand_gate:NA0 " "Elaborating entity \"nand_gate\" for hierarchy \"bit8_comp:CO0\|bit_comp:BC0\|nand_gate:NA0\"" {  } { { "../Lab2Quartus/bit_comparator.vhd" "NA0" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/bit_comparator.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460493949761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_gate bit8_comp:CO0\|nor_gate:NR " "Elaborating entity \"nor_gate\" for hierarchy \"bit8_comp:CO0\|nor_gate:NR\"" {  } { { "project_comparator.vhd" "NR" { Text "Z:/cgrah064/Documents/ELG4137/Project/project_comparator.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460493950089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2bit register2bit:RE4 " "Elaborating entity \"register2bit\" for hierarchy \"register2bit:RE4\"" {  } { { "ELG4137ProjectTake2.vhd" "RE4" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460493950454 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "drinkCost\[2\] VCC " "Pin \"drinkCost\[2\]\" is stuck at VCC" {  } { { "ELG4137ProjectTake2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460493952045 "|vendMachine|drinkCost[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drinkCost\[5\] GND " "Pin \"drinkCost\[5\]\" is stuck at GND" {  } { { "ELG4137ProjectTake2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460493952045 "|vendMachine|drinkCost[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drinkCost\[6\] GND " "Pin \"drinkCost\[6\]\" is stuck at GND" {  } { { "ELG4137ProjectTake2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460493952045 "|vendMachine|drinkCost[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drinkCost\[7\] GND " "Pin \"drinkCost\[7\]\" is stuck at GND" {  } { { "ELG4137ProjectTake2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Project/ELG4137ProjectTake2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460493952045 "|vendMachine|drinkCost[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1460493952045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1460493952170 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1460493953558 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460493953558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1460493953980 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1460493953980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1460493953980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1460493953980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460493954167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 16:45:54 2016 " "Processing ended: Tue Apr 12 16:45:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460493954167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460493954167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460493954167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460493954167 ""}
