# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../EE178_Lab_7_Test.srcs/sources_1/imports/ee178_fall2016_lab7/kcpsm6.v"
verilog xil_defaultlib  "../../../../../Lab #7 Files/ee178_fall2016_lab7/software/software.v"
verilog xil_defaultlib  "../../../EE178_Lab_7_Test.srcs/sources_1/imports/ee178_fall2016_lab7/tutorial.v"
verilog xil_defaultlib  "../../../EE178_Lab_7_Test.srcs/sources_1/imports/ee178_fall2016_lab7/testbench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
