digraph ks_pcie_quirk {  
"1000103" [label = "(METHOD,ks_pcie_quirk)" ]
"1000229" [label = "(METHOD_RETURN,static void)" ]
"1000104" [label = "(PARAM,struct pci_dev *dev)" ]
"1000107" [label = "(<operator>.assignment,*bus = dev->bus)" ]
"1000126" [label = "(pci_is_root_bus,pci_is_root_bus(bus))" ]
"1000128" [label = "(<operator>.assignment,bridge = dev)" ]
"1000132" [label = "(<operator>.logicalNot,!pci_is_root_bus(bus))" ]
"1000133" [label = "(pci_is_root_bus,pci_is_root_bus(bus))" ]
"1000136" [label = "(<operator>.assignment,bridge = bus->self)" ]
"1000141" [label = "(<operator>.assignment,bus = bus->parent)" ]
"1000147" [label = "(<operator>.logicalNot,!bridge)" ]
"1000149" [label = "(RETURN,return;,return;)" ]
"1000151" [label = "(pci_match_id,pci_match_id(rc_pci_devids, bridge))" ]
"1000156" [label = "(<operator>.greaterThan,pcie_get_readrq(dev) > 256)" ]
"1000157" [label = "(pcie_get_readrq,pcie_get_readrq(dev))" ]
"1000161" [label = "(dev_info,dev_info(&dev->dev, \"limiting MRRS to 256 bytes\n\"))" ]
"1000167" [label = "(pcie_set_readrq,pcie_set_readrq(dev, 256))" ]
"1000171" [label = "(pci_match_id,pci_match_id(am6_pci_devids, bridge))" ]
"1000175" [label = "(<operator>.assignment,bridge_dev = pci_get_host_bridge_device(dev))" ]
"1000177" [label = "(pci_get_host_bridge_device,pci_get_host_bridge_device(dev))" ]
"1000180" [label = "(<operator>.logicalOr,!bridge_dev || !bridge_dev->parent)" ]
"1000181" [label = "(<operator>.logicalNot,!bridge_dev)" ]
"1000183" [label = "(<operator>.logicalNot,!bridge_dev->parent)" ]
"1000187" [label = "(RETURN,return;,return;)" ]
"1000188" [label = "(<operator>.assignment,ks_pcie = dev_get_drvdata(bridge_dev->parent))" ]
"1000190" [label = "(dev_get_drvdata,dev_get_drvdata(bridge_dev->parent))" ]
"1000195" [label = "(<operator>.logicalNot,!ks_pcie)" ]
"1000197" [label = "(RETURN,return;,return;)" ]
"1000198" [label = "(<operator>.assignment,val = ks_pcie_app_readl(ks_pcie, PID))" ]
"1000200" [label = "(ks_pcie_app_readl,ks_pcie_app_readl(ks_pcie, PID))" ]
"1000203" [label = "(<operators>.assignmentAnd,val &= RTL)" ]
"1000206" [label = "(<operators>.assignmentArithmeticShiftRight,val >>= RTL_SHIFT)" ]
"1000210" [label = "(<operator>.notEquals,val != AM6_PCI_PG1_RTL_VER)" ]
"1000213" [label = "(RETURN,return;,return;)" ]
"1000215" [label = "(<operator>.greaterThan,pcie_get_readrq(dev) > 128)" ]
"1000216" [label = "(pcie_get_readrq,pcie_get_readrq(dev))" ]
"1000220" [label = "(dev_info,dev_info(&dev->dev, \"limiting MRRS to 128 bytes\n\"))" ]
"1000226" [label = "(pcie_set_readrq,pcie_set_readrq(dev, 128))" ]
"1000138" [label = "(<operator>.indirectFieldAccess,bus->self)" ]
"1000140" [label = "(FIELD_IDENTIFIER,self,self)" ]
"1000143" [label = "(<operator>.indirectFieldAccess,bus->parent)" ]
"1000145" [label = "(FIELD_IDENTIFIER,parent,parent)" ]
"1000162" [label = "(<operator>.addressOf,&dev->dev)" ]
"1000163" [label = "(<operator>.indirectFieldAccess,dev->dev)" ]
"1000165" [label = "(FIELD_IDENTIFIER,dev,dev)" ]
"1000184" [label = "(<operator>.indirectFieldAccess,bridge_dev->parent)" ]
"1000186" [label = "(FIELD_IDENTIFIER,parent,parent)" ]
"1000191" [label = "(<operator>.indirectFieldAccess,bridge_dev->parent)" ]
"1000193" [label = "(FIELD_IDENTIFIER,parent,parent)" ]
"1000221" [label = "(<operator>.addressOf,&dev->dev)" ]
"1000222" [label = "(<operator>.indirectFieldAccess,dev->dev)" ]
"1000224" [label = "(FIELD_IDENTIFIER,dev,dev)" ]
  "1000187" -> "1000229"  [ label = "DDG: <RET>"] 
  "1000171" -> "1000229"  [ label = "DDG: am6_pci_devids"] 
  "1000188" -> "1000229"  [ label = "DDG: dev_get_drvdata(bridge_dev->parent)"] 
  "1000104" -> "1000229"  [ label = "DDG: dev"] 
  "1000226" -> "1000229"  [ label = "DDG: pcie_set_readrq(dev, 128)"] 
  "1000216" -> "1000229"  [ label = "DDG: dev"] 
  "1000180" -> "1000229"  [ label = "DDG: !bridge_dev"] 
  "1000132" -> "1000229"  [ label = "DDG: pci_is_root_bus(bus)"] 
  "1000210" -> "1000229"  [ label = "DDG: AM6_PCI_PG1_RTL_VER"] 
  "1000203" -> "1000229"  [ label = "DDG: RTL"] 
  "1000181" -> "1000229"  [ label = "DDG: bridge_dev"] 
  "1000177" -> "1000229"  [ label = "DDG: dev"] 
  "1000167" -> "1000229"  [ label = "DDG: dev"] 
  "1000128" -> "1000229"  [ label = "DDG: dev"] 
  "1000220" -> "1000229"  [ label = "DDG: &dev->dev"] 
  "1000200" -> "1000229"  [ label = "DDG: ks_pcie"] 
  "1000226" -> "1000229"  [ label = "DDG: dev"] 
  "1000210" -> "1000229"  [ label = "DDG: val != AM6_PCI_PG1_RTL_VER"] 
  "1000151" -> "1000229"  [ label = "DDG: pci_match_id(rc_pci_devids, bridge)"] 
  "1000198" -> "1000229"  [ label = "DDG: ks_pcie_app_readl(ks_pcie, PID)"] 
  "1000215" -> "1000229"  [ label = "DDG: pcie_get_readrq(dev)"] 
  "1000156" -> "1000229"  [ label = "DDG: pcie_get_readrq(dev)"] 
  "1000206" -> "1000229"  [ label = "DDG: val >>= RTL_SHIFT"] 
  "1000132" -> "1000229"  [ label = "DDG: !pci_is_root_bus(bus)"] 
  "1000195" -> "1000229"  [ label = "DDG: !ks_pcie"] 
  "1000183" -> "1000229"  [ label = "DDG: bridge_dev->parent"] 
  "1000151" -> "1000229"  [ label = "DDG: rc_pci_devids"] 
  "1000157" -> "1000229"  [ label = "DDG: dev"] 
  "1000167" -> "1000229"  [ label = "DDG: pcie_set_readrq(dev, 256)"] 
  "1000133" -> "1000229"  [ label = "DDG: bus"] 
  "1000190" -> "1000229"  [ label = "DDG: bridge_dev->parent"] 
  "1000203" -> "1000229"  [ label = "DDG: val &= RTL"] 
  "1000180" -> "1000229"  [ label = "DDG: !bridge_dev || !bridge_dev->parent"] 
  "1000206" -> "1000229"  [ label = "DDG: RTL_SHIFT"] 
  "1000147" -> "1000229"  [ label = "DDG: bridge"] 
  "1000210" -> "1000229"  [ label = "DDG: val"] 
  "1000171" -> "1000229"  [ label = "DDG: bridge"] 
  "1000141" -> "1000229"  [ label = "DDG: bus->parent"] 
  "1000220" -> "1000229"  [ label = "DDG: dev_info(&dev->dev, \"limiting MRRS to 128 bytes\n\")"] 
  "1000171" -> "1000229"  [ label = "DDG: pci_match_id(am6_pci_devids, bridge)"] 
  "1000215" -> "1000229"  [ label = "DDG: pcie_get_readrq(dev) > 128"] 
  "1000175" -> "1000229"  [ label = "DDG: pci_get_host_bridge_device(dev)"] 
  "1000136" -> "1000229"  [ label = "DDG: bus->self"] 
  "1000156" -> "1000229"  [ label = "DDG: pcie_get_readrq(dev) > 256"] 
  "1000195" -> "1000229"  [ label = "DDG: ks_pcie"] 
  "1000161" -> "1000229"  [ label = "DDG: &dev->dev"] 
  "1000147" -> "1000229"  [ label = "DDG: !bridge"] 
  "1000161" -> "1000229"  [ label = "DDG: dev_info(&dev->dev, \"limiting MRRS to 256 bytes\n\")"] 
  "1000180" -> "1000229"  [ label = "DDG: !bridge_dev->parent"] 
  "1000107" -> "1000229"  [ label = "DDG: dev->bus"] 
  "1000200" -> "1000229"  [ label = "DDG: PID"] 
  "1000197" -> "1000229"  [ label = "DDG: <RET>"] 
  "1000149" -> "1000229"  [ label = "DDG: <RET>"] 
  "1000213" -> "1000229"  [ label = "DDG: <RET>"] 
  "1000103" -> "1000104"  [ label = "DDG: "] 
  "1000103" -> "1000107"  [ label = "DDG: "] 
  "1000107" -> "1000126"  [ label = "DDG: bus"] 
  "1000103" -> "1000126"  [ label = "DDG: "] 
  "1000104" -> "1000128"  [ label = "DDG: dev"] 
  "1000103" -> "1000128"  [ label = "DDG: "] 
  "1000133" -> "1000132"  [ label = "DDG: bus"] 
  "1000141" -> "1000133"  [ label = "DDG: bus"] 
  "1000126" -> "1000133"  [ label = "DDG: bus"] 
  "1000103" -> "1000133"  [ label = "DDG: "] 
  "1000103" -> "1000136"  [ label = "DDG: "] 
  "1000103" -> "1000141"  [ label = "DDG: "] 
  "1000128" -> "1000147"  [ label = "DDG: bridge"] 
  "1000136" -> "1000147"  [ label = "DDG: bridge"] 
  "1000103" -> "1000147"  [ label = "DDG: "] 
  "1000103" -> "1000149"  [ label = "DDG: "] 
  "1000103" -> "1000151"  [ label = "DDG: "] 
  "1000147" -> "1000151"  [ label = "DDG: bridge"] 
  "1000157" -> "1000156"  [ label = "DDG: dev"] 
  "1000104" -> "1000157"  [ label = "DDG: dev"] 
  "1000103" -> "1000157"  [ label = "DDG: "] 
  "1000103" -> "1000156"  [ label = "DDG: "] 
  "1000103" -> "1000161"  [ label = "DDG: "] 
  "1000157" -> "1000167"  [ label = "DDG: dev"] 
  "1000104" -> "1000167"  [ label = "DDG: dev"] 
  "1000103" -> "1000167"  [ label = "DDG: "] 
  "1000103" -> "1000171"  [ label = "DDG: "] 
  "1000151" -> "1000171"  [ label = "DDG: bridge"] 
  "1000177" -> "1000175"  [ label = "DDG: dev"] 
  "1000103" -> "1000175"  [ label = "DDG: "] 
  "1000157" -> "1000177"  [ label = "DDG: dev"] 
  "1000167" -> "1000177"  [ label = "DDG: dev"] 
  "1000104" -> "1000177"  [ label = "DDG: dev"] 
  "1000103" -> "1000177"  [ label = "DDG: "] 
  "1000181" -> "1000180"  [ label = "DDG: bridge_dev"] 
  "1000175" -> "1000181"  [ label = "DDG: bridge_dev"] 
  "1000103" -> "1000181"  [ label = "DDG: "] 
  "1000183" -> "1000180"  [ label = "DDG: bridge_dev->parent"] 
  "1000103" -> "1000187"  [ label = "DDG: "] 
  "1000190" -> "1000188"  [ label = "DDG: bridge_dev->parent"] 
  "1000103" -> "1000188"  [ label = "DDG: "] 
  "1000183" -> "1000190"  [ label = "DDG: bridge_dev->parent"] 
  "1000188" -> "1000195"  [ label = "DDG: ks_pcie"] 
  "1000103" -> "1000195"  [ label = "DDG: "] 
  "1000103" -> "1000197"  [ label = "DDG: "] 
  "1000200" -> "1000198"  [ label = "DDG: ks_pcie"] 
  "1000200" -> "1000198"  [ label = "DDG: PID"] 
  "1000103" -> "1000198"  [ label = "DDG: "] 
  "1000195" -> "1000200"  [ label = "DDG: ks_pcie"] 
  "1000103" -> "1000200"  [ label = "DDG: "] 
  "1000198" -> "1000203"  [ label = "DDG: val"] 
  "1000103" -> "1000203"  [ label = "DDG: "] 
  "1000203" -> "1000206"  [ label = "DDG: val"] 
  "1000103" -> "1000206"  [ label = "DDG: "] 
  "1000206" -> "1000210"  [ label = "DDG: val"] 
  "1000103" -> "1000210"  [ label = "DDG: "] 
  "1000103" -> "1000213"  [ label = "DDG: "] 
  "1000216" -> "1000215"  [ label = "DDG: dev"] 
  "1000177" -> "1000216"  [ label = "DDG: dev"] 
  "1000104" -> "1000216"  [ label = "DDG: dev"] 
  "1000103" -> "1000216"  [ label = "DDG: "] 
  "1000103" -> "1000215"  [ label = "DDG: "] 
  "1000161" -> "1000220"  [ label = "DDG: &dev->dev"] 
  "1000103" -> "1000220"  [ label = "DDG: "] 
  "1000216" -> "1000226"  [ label = "DDG: dev"] 
  "1000104" -> "1000226"  [ label = "DDG: dev"] 
  "1000103" -> "1000226"  [ label = "DDG: "] 
  "1000126" -> "1000128"  [ label = "CDG: "] 
  "1000132" -> "1000141"  [ label = "CDG: "] 
  "1000132" -> "1000133"  [ label = "CDG: "] 
  "1000132" -> "1000136"  [ label = "CDG: "] 
  "1000132" -> "1000143"  [ label = "CDG: "] 
  "1000132" -> "1000132"  [ label = "CDG: "] 
  "1000132" -> "1000145"  [ label = "CDG: "] 
  "1000132" -> "1000140"  [ label = "CDG: "] 
  "1000132" -> "1000138"  [ label = "CDG: "] 
  "1000147" -> "1000149"  [ label = "CDG: "] 
  "1000147" -> "1000151"  [ label = "CDG: "] 
  "1000147" -> "1000171"  [ label = "CDG: "] 
  "1000151" -> "1000156"  [ label = "CDG: "] 
  "1000151" -> "1000157"  [ label = "CDG: "] 
  "1000156" -> "1000161"  [ label = "CDG: "] 
  "1000156" -> "1000165"  [ label = "CDG: "] 
  "1000156" -> "1000163"  [ label = "CDG: "] 
  "1000156" -> "1000167"  [ label = "CDG: "] 
  "1000156" -> "1000162"  [ label = "CDG: "] 
  "1000171" -> "1000180"  [ label = "CDG: "] 
  "1000171" -> "1000175"  [ label = "CDG: "] 
  "1000171" -> "1000177"  [ label = "CDG: "] 
  "1000171" -> "1000181"  [ label = "CDG: "] 
  "1000180" -> "1000191"  [ label = "CDG: "] 
  "1000180" -> "1000195"  [ label = "CDG: "] 
  "1000180" -> "1000188"  [ label = "CDG: "] 
  "1000180" -> "1000190"  [ label = "CDG: "] 
  "1000180" -> "1000193"  [ label = "CDG: "] 
  "1000180" -> "1000187"  [ label = "CDG: "] 
  "1000181" -> "1000186"  [ label = "CDG: "] 
  "1000181" -> "1000183"  [ label = "CDG: "] 
  "1000181" -> "1000184"  [ label = "CDG: "] 
  "1000195" -> "1000200"  [ label = "CDG: "] 
  "1000195" -> "1000197"  [ label = "CDG: "] 
  "1000195" -> "1000210"  [ label = "CDG: "] 
  "1000195" -> "1000206"  [ label = "CDG: "] 
  "1000195" -> "1000203"  [ label = "CDG: "] 
  "1000195" -> "1000198"  [ label = "CDG: "] 
  "1000210" -> "1000213"  [ label = "CDG: "] 
  "1000210" -> "1000216"  [ label = "CDG: "] 
  "1000210" -> "1000215"  [ label = "CDG: "] 
  "1000215" -> "1000221"  [ label = "CDG: "] 
  "1000215" -> "1000222"  [ label = "CDG: "] 
  "1000215" -> "1000220"  [ label = "CDG: "] 
  "1000215" -> "1000224"  [ label = "CDG: "] 
  "1000215" -> "1000226"  [ label = "CDG: "] 
}
