#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fa87d304950 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fa87d304ac0 .scope module, "SequenceGenerator_t" "SequenceGenerator_t" 3 2;
 .timescale 0 0;
v0x7fa87d3208f0_0 .var "clock", 0 0;
v0x7fa87d320980_0 .var "input_clear", 0 0;
v0x7fa87d320a30_0 .var "input_clock_enable", 0 0;
v0x7fa87d320b00_0 .net "output_decode", 0 0, v0x7fa87d3202a0_0;  1 drivers
v0x7fa87d320bb0_0 .net "output_execute", 0 0, v0x7fa87d320340_0;  1 drivers
v0x7fa87d320c80_0 .net "output_fetch", 0 0, v0x7fa87d320420_0;  1 drivers
v0x7fa87d320d30_0 .net "output_increment", 0 0, v0x7fa87d3204c0_0;  1 drivers
S_0x7fa87d3104b0 .scope module, "sg" "SequenceGenerator" 3 11, 4 3 0, S_0x7fa87d304ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clock_enable";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /OUTPUT 1 "fetch";
    .port_info 4 /OUTPUT 1 "decode";
    .port_info 5 /OUTPUT 1 "execute";
    .port_info 6 /OUTPUT 1 "increment";
v0x7fa87d3087c0_0 .net "clear", 0 0, v0x7fa87d320980_0;  1 drivers
v0x7fa87d320170_0 .net "clock", 0 0, v0x7fa87d3208f0_0;  1 drivers
v0x7fa87d320210_0 .net "clock_enable", 0 0, v0x7fa87d320a30_0;  1 drivers
v0x7fa87d3202a0_0 .var "decode", 0 0;
v0x7fa87d320340_0 .var "execute", 0 0;
v0x7fa87d320420_0 .var "fetch", 0 0;
v0x7fa87d3204c0_0 .var "increment", 0 0;
E_0x7fa87d309320 .event posedge, v0x7fa87d320170_0;
E_0x7fa87d309450 .event edge, v0x7fa87d3087c0_0;
S_0x7fa87d320610 .scope task, "test" "test" 3 19, 3 19 0, S_0x7fa87d304ac0;
 .timescale 0 0;
v0x7fa87d3207d0_0 .var "CE", 0 0;
v0x7fa87d320860_0 .var "CLR", 0 0;
TD_SequenceGenerator_t.test ;
    %load/vec4 v0x7fa87d3207d0_0;
    %store/vec4 v0x7fa87d320a30_0, 0, 1;
    %load/vec4 v0x7fa87d320860_0;
    %store/vec4 v0x7fa87d320980_0, 0, 1;
    %delay 100, 0;
    %end;
    .scope S_0x7fa87d3104b0;
T_1 ;
    %wait E_0x7fa87d309450;
    %load/vec4 v0x7fa87d3087c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa87d320420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa87d3202a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa87d320340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa87d3204c0_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa87d3104b0;
T_2 ;
    %wait E_0x7fa87d309320;
    %load/vec4 v0x7fa87d320210_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa87d3087c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fa87d320420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa87d320420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa87d3202a0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fa87d3202a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa87d3202a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa87d320340_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7fa87d320340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa87d320340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa87d3204c0_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7fa87d3204c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa87d3204c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa87d320420_0, 0, 1;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa87d304ac0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa87d3208f0_0, 0, 1;
    %vpi_call/w 3 27 "$dumpfile", "result.vcd" {0 0 0};
    %vpi_call/w 3 28 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa87d3207d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa87d320860_0, 0, 1;
    %fork TD_SequenceGenerator_t.test, S_0x7fa87d320610;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa87d3207d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa87d320860_0, 0, 1;
    %fork TD_SequenceGenerator_t.test, S_0x7fa87d320610;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa87d3207d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa87d320860_0, 0, 1;
    %fork TD_SequenceGenerator_t.test, S_0x7fa87d320610;
    %join;
    %delay 100, 0;
    %vpi_call/w 3 34 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fa87d304ac0;
T_4 ;
    %delay 20, 0;
    %load/vec4 v0x7fa87d3208f0_0;
    %inv;
    %store/vec4 v0x7fa87d3208f0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "SequenceGenerator_t.v";
    "./SequenceGenerator.v";
