# Lab 5
Write the Verilog Module that describes the 1 â†’ 4 Demultiplexer schematic using <br/>
the always construct. Control bits sel[1:0] and the line f are inputs. a,b,c,d are the <br/>
4 outputs. 

The simulation run in Vivado is provided below. <br/>
![alt text](https://i.imgur.com/I5eFWUR.png)
