{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530625334559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530625334564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  3 10:42:14 2018 " "Processing started: Tue Jul  3 10:42:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530625334564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530625334564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoPlaca -c CircuitoPlaca " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoPlaca -c CircuitoPlaca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530625334565 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530625335214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CircuitoPlaca.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CircuitoPlaca.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoPlaca " "Found entity 1: CircuitoPlaca" {  } { { "CircuitoPlaca.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/CircuitoPlaca.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530625335332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CircuitoPlaca " "Elaborating entity \"CircuitoPlaca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530625335435 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst2 " "Block or symbol \"NOT\" of instance \"inst2\" overlaps another block or symbol" {  } { { "CircuitoPlaca.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/CircuitoPlaca.bdf" { { 192 248 296 224 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1530625335439 ""}
{ "Warning" "WSGN_SEARCH_FILE" "CircuitoFinal.bdf 1 1 " "Using design file CircuitoFinal.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoFinal " "Found entity 1: CircuitoFinal" {  } { { "CircuitoFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/CircuitoFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335452 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoFinal CircuitoFinal:inst " "Elaborating entity \"CircuitoFinal\" for hierarchy \"CircuitoFinal:inst\"" {  } { { "CircuitoPlaca.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/CircuitoPlaca.bdf" { { 128 368 568 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335454 ""}
{ "Warning" "WSGN_SEARCH_FILE" "circuitoRegsULA.bdf 1 1 " "Using design file circuitoRegsULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 circuitoRegsULA " "Found entity 1: circuitoRegsULA" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335469 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitoRegsULA CircuitoFinal:inst\|circuitoRegsULA:inst1 " "Elaborating entity \"circuitoRegsULA\" for hierarchy \"CircuitoFinal:inst\|circuitoRegsULA:inst1\"" {  } { { "CircuitoFinal.bdf" "inst1" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/CircuitoFinal.bdf" { { 56 904 1112 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335471 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4bitsNovo.bdf 1 1 " "Using design file reg4bitsNovo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bitsNovo " "Found entity 1: reg4bitsNovo" {  } { { "reg4bitsNovo.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/reg4bitsNovo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335487 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bitsNovo CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst91 " "Elaborating entity \"reg4bitsNovo\" for hierarchy \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst91\"" {  } { { "circuitoRegsULA.bdf" "inst91" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 112 1208 1336 288 "inst91" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335489 ""}
{ "Warning" "WSGN_SEARCH_FILE" "enable-clear.bdf 1 1 " "Using design file enable-clear.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 enable-clear " "Found entity 1: enable-clear" {  } { { "enable-clear.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/enable-clear.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable-clear CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst91\|enable-clear:inst6 " "Elaborating entity \"enable-clear\" for hierarchy \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst91\|enable-clear:inst6\"" {  } { { "reg4bitsNovo.bdf" "inst6" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/reg4bitsNovo.bdf" { { 216 448 600 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335505 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ULA.bdf 1 1 " "Using design file ULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2 " "Elaborating entity \"ULA\" for hierarchy \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\"" {  } { { "circuitoRegsULA.bdf" "inst2" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 352 544 680 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335524 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Somador.bdf 1 1 " "Using design file Somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335539 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2 " "Elaborating entity \"Somador\" for hierarchy \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\"" {  } { { "ULA.bdf" "inst2" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/ULA.bdf" { { 64 776 936 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335541 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full-adder.bdf 1 1 " "Using design file full-adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full-adder " "Found entity 1: full-adder" {  } { { "full-adder.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/full-adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335553 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full-adder CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|full-adder:inst3 " "Elaborating entity \"full-adder\" for hierarchy \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|full-adder:inst3\"" {  } { { "Somador.bdf" "inst3" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Somador.bdf" { { 272 384 536 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335554 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderULA.bdf 1 1 " "Using design file decoderULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderULA " "Found entity 1: decoderULA" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderULA CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1 " "Elaborating entity \"decoderULA\" for hierarchy \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\"" {  } { { "ULA.bdf" "inst1" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/ULA.bdf" { { 264 -48 96 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335575 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10 " "Primitive \"NOT\" of instance \"inst10\" not used" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderULA.bdf" { { 184 200 248 216 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530625335578 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst8 " "Primitive \"NOT\" of instance \"inst8\" not used" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderULA.bdf" { { 104 200 248 136 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530625335578 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst9 " "Primitive \"NOT\" of instance \"inst9\" not used" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderULA.bdf" { { 144 200 248 176 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530625335578 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Zera.bdf 1 1 " "Using design file Zera.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Zera " "Found entity 1: Zera" {  } { { "Zera.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Zera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335587 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zera CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Zera:inst8 " "Elaborating entity \"Zera\" for hierarchy \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Zera:inst8\"" {  } { { "ULA.bdf" "inst8" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/ULA.bdf" { { 64 472 600 160 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335588 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Complemento.bdf 1 1 " "Using design file Complemento.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento " "Found entity 1: Complemento" {  } { { "Complemento.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Complemento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335598 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst9 " "Elaborating entity \"Complemento\" for hierarchy \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst9\"" {  } { { "ULA.bdf" "inst9" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/ULA.bdf" { { 64 232 400 160 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335599 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_um.bdf 1 1 " "Using design file input_um.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 input_um " "Found entity 1: input_um" {  } { { "input_um.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/input_um.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335610 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_um CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3 " "Elaborating entity \"input_um\" for hierarchy \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\"" {  } { { "ULA.bdf" "inst3" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/ULA.bdf" { { 64 64 200 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335611 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "input_um.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/input_um.bdf" { { 224 304 488 240 "in\[4\]" "" } { 464 304 488 480 "in_one" "" } { 392 304 488 408 "in\[1\]" "" } { 336 304 488 352 "in\[2\]" "" } { 352 304 304 408 "" "" } { 280 304 488 296 "in\[3\]" "" } { 240 304 304 296 "" "" } { 296 304 304 352 "" "" } { 408 304 304 480 "" "" } { 352 264 304 352 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1530625335613 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addULA.bdf 1 1 " "Using design file addULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 addULA " "Found entity 1: addULA" {  } { { "addULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/addULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addULA CircuitoFinal:inst\|circuitoRegsULA:inst1\|addULA:inst21 " "Elaborating entity \"addULA\" for hierarchy \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|addULA:inst21\"" {  } { { "circuitoRegsULA.bdf" "inst21" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 528 400 496 640 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335626 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderULARegs.bdf 1 1 " "Using design file decoderULARegs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderULARegs " "Found entity 1: decoderULARegs" {  } { { "decoderULARegs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderULARegs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335641 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderULARegs CircuitoFinal:inst\|circuitoRegsULA:inst1\|decoderULARegs:inst8 " "Elaborating entity \"decoderULARegs\" for hierarchy \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|decoderULARegs:inst8\"" {  } { { "circuitoRegsULA.bdf" "inst8" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { -144 1264 1400 -16 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335642 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memoriaRAM.bdf 1 1 " "Using design file memoriaRAM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335654 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst " "Elaborating entity \"memoriaRAM\" for hierarchy \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\"" {  } { { "circuitoRegsULA.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 72 632 840 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335655 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num31\[4..0\] num31 " "Bus \"num31\[4..0\]\" found using same base name as \"num31\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 112 600 696 128 "num31\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530625335660 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num30\[4..0\] num30 " "Bus \"num30\[4..0\]\" found using same base name as \"num30\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 264 600 696 280 "num30\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530625335660 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num24\[4..0\] num24 " "Bus \"num24\[4..0\]\" found using same base name as \"num24\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1176 600 696 1192 "num24\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530625335660 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num23\[4..0\] num23 " "Bus \"num23\[4..0\]\" found using same base name as \"num23\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 96 1376 1472 112 "num23\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530625335660 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num22\[4..0\] num22 " "Bus \"num22\[4..0\]\" found using same base name as \"num22\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 248 1376 1472 264 "num22\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530625335660 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num21\[4..0\] num21 " "Bus \"num21\[4..0\]\" found using same base name as \"num21\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 400 1376 1472 416 "num21\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530625335661 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num20\[4..0\] num20 " "Bus \"num20\[4..0\]\" found using same base name as \"num20\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 552 1376 1472 568 "num20\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530625335661 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num14\[4..0\] num14 " "Bus \"num14\[4..0\]\" found using same base name as \"num14\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 240 2128 2224 256 "num14\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530625335661 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num13\[4..0\] num13 " "Bus \"num13\[4..0\]\" found using same base name as \"num13\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 392 2128 2224 408 "num13\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530625335661 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num12\[4..0\] num12 " "Bus \"num12\[4..0\]\" found using same base name as \"num12\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 544 2128 2224 560 "num12\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530625335661 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num11\[4..0\] num11 " "Bus \"num11\[4..0\]\" found using same base name as \"num11\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 696 2128 2224 712 "num11\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530625335661 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num10\[4..0\] num10 " "Bus \"num10\[4..0\]\" found using same base name as \"num10\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 848 2128 2224 864 "num10\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530625335661 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num31\[4..0\] num31 " "Bus \"num31\[4..0\]\" found using same base name as \"num31\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 328 -192 -96 344 "num31\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530625335661 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num1 " "Converted elements in bus name \"num1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num1\[4..0\] num14..0 " "Converted element name(s) from \"num1\[4..0\]\" to \"num14..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2448 1584 1680 2464 "num1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335661 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num1\[4..0\] num14..0 " "Converted element name(s) from \"num1\[4..0\]\" to \"num14..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2624 1584 1680 2640 "num1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335661 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num1\[4..0\] num14..0 " "Converted element name(s) from \"num1\[4..0\]\" to \"num14..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1016 2904 3000 1032 "num1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335661 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num1\[4..0\] num14..0 " "Converted element name(s) from \"num1\[4..0\]\" to \"num14..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1576 312 408 1592 "num1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335661 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2448 1584 1680 2464 "num1\[4..0\]" "" } { 2624 1584 1680 2640 "num1\[4..0\]" "" } { 1016 2904 3000 1032 "num1\[4..0\]" "" } { 1576 312 408 1592 "num1\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530625335661 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num10 " "Converted elements in bus name \"num10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2160 1128 1224 2176 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335661 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2336 1136 1232 2352 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335661 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2512 1136 1232 2528 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335661 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2672 1144 1240 2688 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335661 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1552 1576 1672 1568 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335661 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 848 2128 2224 864 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335661 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2160 1128 1224 2176 "num10\[4..0\]" "" } { 2336 1136 1232 2352 "num10\[4..0\]" "" } { 2512 1136 1232 2528 "num10\[4..0\]" "" } { 2672 1144 1240 2688 "num10\[4..0\]" "" } { 1552 1576 1672 1568 "num10\[4..0\]" "" } { 848 2128 2224 864 "num10\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530625335661 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num11 " "Converted elements in bus name \"num11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1992 1128 1224 2008 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2176 1128 1224 2192 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2352 1136 1232 2368 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2528 1136 1232 2544 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 696 2128 2224 712 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335662 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1992 1128 1224 2008 "num11\[4..0\]" "" } { 2176 1128 1224 2192 "num11\[4..0\]" "" } { 2352 1136 1232 2368 "num11\[4..0\]" "" } { 2528 1136 1232 2544 "num11\[4..0\]" "" } { 696 2128 2224 712 "num11\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530625335662 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num12 " "Converted elements in bus name \"num12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1840 1128 1224 1856 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2008 1128 1224 2024 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2192 1128 1224 2208 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2368 1136 1232 2384 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 544 2128 2224 560 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335662 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1840 1128 1224 1856 "num12\[4..0\]" "" } { 2008 1128 1224 2024 "num12\[4..0\]" "" } { 2192 1128 1224 2208 "num12\[4..0\]" "" } { 2368 1136 1232 2384 "num12\[4..0\]" "" } { 544 2128 2224 560 "num12\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530625335662 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num13 " "Converted elements in bus name \"num13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1680 1128 1224 1696 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1856 1128 1224 1872 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2024 1128 1224 2040 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2208 1128 1224 2224 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 392 2128 2224 408 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335662 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1680 1128 1224 1696 "num13\[4..0\]" "" } { 1856 1128 1224 1872 "num13\[4..0\]" "" } { 2024 1128 1224 2040 "num13\[4..0\]" "" } { 2208 1128 1224 2224 "num13\[4..0\]" "" } { 392 2128 2224 408 "num13\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530625335662 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num14 " "Converted elements in bus name \"num14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1520 1128 1224 1536 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335663 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1696 1128 1224 1712 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335663 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1872 1128 1224 1888 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335663 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2040 1128 1224 2056 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335663 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 240 2128 2224 256 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335663 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1520 1128 1224 1536 "num14\[4..0\]" "" } { 1696 1128 1224 1712 "num14\[4..0\]" "" } { 1872 1128 1224 1888 "num14\[4..0\]" "" } { 2040 1128 1224 2056 "num14\[4..0\]" "" } { 240 2128 2224 256 "num14\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530625335663 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num2 " "Converted elements in bus name \"num2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num2\[4..0\] num24..0 " "Converted element name(s) from \"num2\[4..0\]\" to \"num24..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2288 1576 1672 2304 "num2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335663 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num2\[4..0\] num24..0 " "Converted element name(s) from \"num2\[4..0\]\" to \"num24..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2464 1584 1680 2480 "num2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335663 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num2\[4..0\] num24..0 " "Converted element name(s) from \"num2\[4..0\]\" to \"num24..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2640 1584 1680 2656 "num2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335663 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num2\[4..0\] num24..0 " "Converted element name(s) from \"num2\[4..0\]\" to \"num24..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 864 2904 3000 880 "num2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335663 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2288 1576 1672 2304 "num2\[4..0\]" "" } { 2464 1584 1680 2480 "num2\[4..0\]" "" } { 2640 1584 1680 2656 "num2\[4..0\]" "" } { 864 2904 3000 880 "num2\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530625335663 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num20 " "Converted elements in bus name \"num20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1824 736 832 1840 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335664 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2000 736 832 2016 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335664 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2168 736 832 2184 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335664 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2352 736 832 2368 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335664 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 552 1376 1472 568 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335664 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1824 736 832 1840 "num20\[4..0\]" "" } { 2000 736 832 2016 "num20\[4..0\]" "" } { 2168 736 832 2184 "num20\[4..0\]" "" } { 2352 736 832 2368 "num20\[4..0\]" "" } { 552 1376 1472 568 "num20\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530625335664 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num21 " "Converted elements in bus name \"num21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1664 736 832 1680 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335664 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1840 736 832 1856 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335664 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2016 736 832 2032 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335664 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2184 736 832 2200 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335664 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 400 1376 1472 416 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335664 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1664 736 832 1680 "num21\[4..0\]" "" } { 1840 736 832 1856 "num21\[4..0\]" "" } { 2016 736 832 2032 "num21\[4..0\]" "" } { 2184 736 832 2200 "num21\[4..0\]" "" } { 400 1376 1472 416 "num21\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530625335664 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num22 " "Converted elements in bus name \"num22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1520 736 832 1536 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335664 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1680 736 832 1696 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335664 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1856 736 832 1872 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335664 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2032 736 832 2048 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335664 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 248 1376 1472 264 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335664 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1520 736 832 1536 "num22\[4..0\]" "" } { 1680 736 832 1696 "num22\[4..0\]" "" } { 1856 736 832 1872 "num22\[4..0\]" "" } { 2032 736 832 2048 "num22\[4..0\]" "" } { 248 1376 1472 264 "num22\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530625335664 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num23 " "Converted elements in bus name \"num23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2632 312 408 2648 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335665 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1536 736 832 1552 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335665 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1696 736 832 1712 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335665 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1872 736 832 1888 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335665 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 96 1376 1472 112 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335665 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2632 312 408 2648 "num23\[4..0\]" "" } { 1536 736 832 1552 "num23\[4..0\]" "" } { 1696 736 832 1712 "num23\[4..0\]" "" } { 1872 736 832 1888 "num23\[4..0\]" "" } { 96 1376 1472 112 "num23\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530625335665 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num24 " "Converted elements in bus name \"num24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2472 312 408 2488 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335665 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2648 312 408 2664 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335665 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1552 736 832 1568 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335665 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1712 736 832 1728 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335665 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1176 600 696 1192 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335665 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2472 312 408 2488 "num24\[4..0\]" "" } { 2648 312 408 2664 "num24\[4..0\]" "" } { 1552 736 832 1568 "num24\[4..0\]" "" } { 1712 736 832 1728 "num24\[4..0\]" "" } { 1176 600 696 1192 "num24\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530625335665 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num3 " "Converted elements in bus name \"num3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2120 1576 1672 2136 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335665 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2304 1576 1672 2320 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335665 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2480 1584 1680 2496 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335665 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2656 1584 1680 2672 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335665 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 712 2904 3000 728 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335665 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2120 1576 1672 2136 "num3\[4..0\]" "" } { 2304 1576 1672 2320 "num3\[4..0\]" "" } { 2480 1584 1680 2496 "num3\[4..0\]" "" } { 2656 1584 1680 2672 "num3\[4..0\]" "" } { 712 2904 3000 728 "num3\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530625335665 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num30 " "Converted elements in bus name \"num30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1688 312 408 1704 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335666 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1528 312 408 1544 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335666 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1864 312 408 1880 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335666 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 2040 312 408 2056 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335666 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 264 600 696 280 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335666 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1688 312 408 1704 "num30\[4..0\]" "" } { 1528 312 408 1544 "num30\[4..0\]" "" } { 1864 312 408 1880 "num30\[4..0\]" "" } { 2040 312 408 2056 "num30\[4..0\]" "" } { 264 600 696 280 "num30\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530625335666 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num31 " "Converted elements in bus name \"num31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1544 312 408 1560 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335666 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1704 312 408 1720 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335666 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1880 312 408 1896 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335666 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 112 600 696 128 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335666 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 328 -192 -96 344 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335666 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1544 312 408 1560 "num31\[4..0\]" "" } { 1704 312 408 1720 "num31\[4..0\]" "" } { 1880 312 408 1896 "num31\[4..0\]" "" } { 112 600 696 128 "num31\[4..0\]" "" } { 328 -192 -96 344 "num31\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530625335666 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderRAM.bdf 1 1 " "Using design file decoderRAM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderRAM " "Found entity 1: decoderRAM" {  } { { "decoderRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335677 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderRAM CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst99 " "Elaborating entity \"decoderRAM\" for hierarchy \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst99\"" {  } { { "memoriaRAM.bdf" "inst99" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 312 -96 40 408 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335679 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acessoRAM.bdf 1 1 " "Using design file acessoRAM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 acessoRAM " "Found entity 1: acessoRAM" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/acessoRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335696 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acessoRAM CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst7 " "Elaborating entity \"acessoRAM\" for hierarchy \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst7\"" {  } { { "memoriaRAM.bdf" "inst7" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 96 696 832 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335697 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tri4RAMs.bdf 1 1 " "Using design file tri4RAMs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tri4RAMs " "Found entity 1: tri4RAMs" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/tri4RAMs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335849 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri4RAMs CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|tri4RAMs:inst116 " "Elaborating entity \"tri4RAMs\" for hierarchy \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|tri4RAMs:inst116\"" {  } { { "memoriaRAM.bdf" "inst116" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/memoriaRAM.bdf" { { 1656 408 560 1784 "inst116" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335851 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderFinal.bdf 1 1 " "Using design file decoderFinal.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderFinal " "Found entity 1: decoderFinal" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335934 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderFinal CircuitoFinal:inst\|decoderFinal:inst6 " "Elaborating entity \"decoderFinal\" for hierarchy \"CircuitoFinal:inst\|decoderFinal:inst6\"" {  } { { "CircuitoFinal.bdf" "inst6" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/CircuitoFinal.bdf" { { 72 552 784 360 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335936 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst58 " "Block or symbol \"NOT\" of instance \"inst58\" overlaps another block or symbol" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderFinal.bdf" { { -392 168 216 -360 "inst58" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1530625335940 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst60 " "Block or symbol \"NOT\" of instance \"inst60\" overlaps another block or symbol" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderFinal.bdf" { { -344 168 216 -312 "inst60" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1530625335940 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst62 " "Block or symbol \"NOT\" of instance \"inst62\" overlaps another block or symbol" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderFinal.bdf" { { -296 168 216 -264 "inst62" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1530625335940 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst64 " "Block or symbol \"NOT\" of instance \"inst64\" overlaps another block or symbol" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderFinal.bdf" { { -248 168 216 -216 "inst64" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1530625335940 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "end_ext " "Pin \"end_ext\" not connected" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderFinal.bdf" { { -176 -16 152 -160 "end_ext\[4..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1530625335940 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ContadorCascata.bdf 1 1 " "Using design file ContadorCascata.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorCascata " "Found entity 1: ContadorCascata" {  } { { "ContadorCascata.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/ContadorCascata.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335952 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorCascata CircuitoFinal:inst\|ContadorCascata:inst " "Elaborating entity \"ContadorCascata\" for hierarchy \"CircuitoFinal:inst\|ContadorCascata:inst\"" {  } { { "CircuitoFinal.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/CircuitoFinal.bdf" { { 72 64 208 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335953 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "E " "Found inconsistent dimensions for element \"E\"" {  } { { "ContadorCascata.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/ContadorCascata.bdf" { { 144 -40 128 160 "E\[4..0\]" "" } { 112 200 272 128 "E\[3\]" "" } { 128 200 272 144 "E\[2\]" "" } { 144 200 272 160 "E\[1\]" "" } { 160 200 272 176 "E\[0\]" "" } { 176 200 248 192 "E\[4\]" "" } { 240 424 472 256 "E\[4\]" "" } { 240 640 696 256 "E" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530625335956 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "E " "Found inconsistent dimensions for element \"E\"" {  } { { "ContadorCascata.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/ContadorCascata.bdf" { { 144 -40 128 160 "E\[4..0\]" "" } { 112 200 272 128 "E\[3\]" "" } { 128 200 272 144 "E\[2\]" "" } { 144 200 272 160 "E\[1\]" "" } { 160 200 272 176 "E\[0\]" "" } { 176 200 248 192 "E\[4\]" "" } { 240 424 472 256 "E\[4\]" "" } { 160 680 736 176 "E" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530625335956 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "E " "Converted elements in bus name \"E\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "E\[4..0\] E4..0 " "Converted element name(s) from \"E\[4..0\]\" to \"E4..0\"" {  } { { "ContadorCascata.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/ContadorCascata.bdf" { { 144 -40 128 160 "E\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335956 ""}  } { { "ContadorCascata.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/ContadorCascata.bdf" { { 144 -40 128 160 "E\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530625335956 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Contador.bdf 1 1 " "Using design file Contador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335967 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador CircuitoFinal:inst\|ContadorCascata:inst\|Contador:inst " "Elaborating entity \"Contador\" for hierarchy \"CircuitoFinal:inst\|ContadorCascata:inst\|Contador:inst\"" {  } { { "ContadorCascata.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/ContadorCascata.bdf" { { 48 272 408 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335968 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moduloReset.bdf 1 1 " "Using design file moduloReset.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 moduloReset " "Found entity 1: moduloReset" {  } { { "moduloReset.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/moduloReset.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625335983 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625335983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloReset CircuitoFinal:inst\|ContadorCascata:inst\|Contador:inst\|moduloReset:inst17 " "Elaborating entity \"moduloReset\" for hierarchy \"CircuitoFinal:inst\|ContadorCascata:inst\|Contador:inst\|moduloReset:inst17\"" {  } { { "Contador.bdf" "inst17" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Contador.bdf" { { 672 768 864 768 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625335984 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst1 " "Block or symbol \"NOT\" of instance \"inst1\" overlaps another block or symbol" {  } { { "moduloReset.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/moduloReset.bdf" { { 256 360 408 288 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1530625335987 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moduloCarregador.bdf 1 1 " "Using design file moduloCarregador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 moduloCarregador " "Found entity 1: moduloCarregador" {  } { { "moduloCarregador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/moduloCarregador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625336000 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625336000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloCarregador CircuitoFinal:inst\|ContadorCascata:inst\|Contador:inst\|moduloCarregador:inst14 " "Elaborating entity \"moduloCarregador\" for hierarchy \"CircuitoFinal:inst\|ContadorCascata:inst\|Contador:inst\|moduloCarregador:inst14\"" {  } { { "Contador.bdf" "inst14" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Contador.bdf" { { 688 640 736 784 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625336002 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bancoROM.bdf 1 1 " "Using design file bancoROM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bancoROM " "Found entity 1: bancoROM" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/bancoROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625336048 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625336048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoROM CircuitoFinal:inst\|bancoROM:inst7 " "Elaborating entity \"bancoROM\" for hierarchy \"CircuitoFinal:inst\|bancoROM:inst7\"" {  } { { "CircuitoFinal.bdf" "inst7" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/CircuitoFinal.bdf" { { 72 288 440 168 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625336049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "programaFEEC.bdf 1 1 " "Using design file programaFEEC.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 programaFEEC " "Found entity 1: programaFEEC" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFEEC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625336063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625336063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programaFEEC CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2 " "Elaborating entity \"programaFEEC\" for hierarchy \"CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\"" {  } { { "bancoROM.bdf" "inst2" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/bancoROM.bdf" { { 200 832 1016 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625336064 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderROM.bdf 1 1 " "Using design file decoderROM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderROM " "Found entity 1: decoderROM" {  } { { "decoderROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625336080 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625336080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderROM CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|decoderROM:inst257 " "Elaborating entity \"decoderROM\" for hierarchy \"CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|decoderROM:inst257\"" {  } { { "programaFEEC.bdf" "inst257" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFEEC.bdf" { { 320 1184 1320 416 "inst257" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625336082 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderSEL.bdf 1 1 " "Using design file decoderSEL.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderSEL " "Found entity 1: decoderSEL" {  } { { "decoderSEL.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderSEL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625336097 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625336097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderSEL CircuitoFinal:inst\|bancoROM:inst7\|decoderSEL:inst " "Elaborating entity \"decoderSEL\" for hierarchy \"CircuitoFinal:inst\|bancoROM:inst7\|decoderSEL:inst\"" {  } { { "bancoROM.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/bancoROM.bdf" { { 176 1200 1312 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625336099 ""}
{ "Warning" "WSGN_SEARCH_FILE" "programaFibonacci.bdf 1 1 " "Using design file programaFibonacci.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 programaFibonacci " "Found entity 1: programaFibonacci" {  } { { "programaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFibonacci.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625336116 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625336116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programaFibonacci CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1 " "Elaborating entity \"programaFibonacci\" for hierarchy \"CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\"" {  } { { "bancoROM.bdf" "inst1" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/bancoROM.bdf" { { 80 832 1016 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625336118 ""}
{ "Warning" "WSGN_SEARCH_FILE" "programaVerificar.bdf 1 1 " "Using design file programaVerificar.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 programaVerificar " "Found entity 1: programaVerificar" {  } { { "programaVerificar.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaVerificar.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625336139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625336139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programaVerificar CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3 " "Elaborating entity \"programaVerificar\" for hierarchy \"CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\"" {  } { { "bancoROM.bdf" "inst3" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/bancoROM.bdf" { { 328 832 1016 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625336141 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Hex.bdf 1 1 " "Using design file Hex.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Hex " "Found entity 1: Hex" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Hex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530625336181 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530625336181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex CircuitoFinal:inst\|Hex:inst5 " "Elaborating entity \"Hex\" for hierarchy \"CircuitoFinal:inst\|Hex:inst5\"" {  } { { "CircuitoFinal.bdf" "inst5" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/CircuitoFinal.bdf" { { 376 1240 1456 472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530625336182 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CircuitoFinal:inst\|circuitoRegsULA:inst1\|disp2\[3\]\" " "Converted tri-state node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|disp2\[3\]\" into a selector" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Hex.bdf" { { 2864 432 496 2944 "inst37" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530625336721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CircuitoFinal:inst\|circuitoRegsULA:inst1\|disp2\[2\]\" " "Converted tri-state node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|disp2\[2\]\" into a selector" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Hex.bdf" { { 2760 432 496 2840 "inst36" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530625336721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CircuitoFinal:inst\|circuitoRegsULA:inst1\|disp2\[1\]\" " "Converted tri-state node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|disp2\[1\]\" into a selector" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Hex.bdf" { { 2760 432 496 2840 "inst36" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530625336721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CircuitoFinal:inst\|circuitoRegsULA:inst1\|disp2\[0\]\" " "Converted tri-state node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|disp2\[0\]\" into a selector" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Hex.bdf" { { 2760 432 496 2840 "inst36" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530625336721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CircuitoFinal:inst\|circuitoRegsULA:inst1\|disp3\[3\]\" " "Converted tri-state node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|disp3\[3\]\" into a selector" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Hex.bdf" { { 2864 432 496 2944 "inst37" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530625336721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CircuitoFinal:inst\|circuitoRegsULA:inst1\|disp3\[2\]\" " "Converted tri-state node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|disp3\[2\]\" into a selector" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Hex.bdf" { { 2760 432 496 2840 "inst36" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530625336721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CircuitoFinal:inst\|circuitoRegsULA:inst1\|disp3\[1\]\" " "Converted tri-state node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|disp3\[1\]\" into a selector" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Hex.bdf" { { 2760 432 496 2840 "inst36" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530625336721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CircuitoFinal:inst\|circuitoRegsULA:inst1\|disp3\[0\]\" " "Converted tri-state node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|disp3\[0\]\" into a selector" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Hex.bdf" { { 2760 432 496 2840 "inst36" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530625336721 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1530625336721 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst18\[7\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst1 " "Converted the fanout from the always-enabled tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst18\[7\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst1\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530625337442 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst18\[6\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst1 " "Converted the fanout from the always-enabled tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst18\[6\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst1\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530625337442 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst18\[5\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst1 " "Converted the fanout from the always-enabled tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst18\[5\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst1\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530625337442 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[3\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[3\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[3\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530625337442 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[2\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[2\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[2\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530625337442 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[1\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[1\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[1\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530625337442 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[0\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[0\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[0\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530625337442 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[4\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[4\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[4\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530625337442 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1530625337442 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[3\] CircuitoFinal:inst\|Hex:inst3\|inst33 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[3\]\" to the node \"CircuitoFinal:inst\|Hex:inst3\|inst33\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/tri4RAMs.bdf" { { 120 448 496 152 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[2\] CircuitoFinal:inst\|Hex:inst3\|inst33 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[2\]\" to the node \"CircuitoFinal:inst\|Hex:inst3\|inst33\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/tri4RAMs.bdf" { { 120 448 496 152 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[1\] CircuitoFinal:inst\|Hex:inst3\|inst21 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[1\]\" to the node \"CircuitoFinal:inst\|Hex:inst3\|inst21\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/tri4RAMs.bdf" { { 120 448 496 152 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[0\] CircuitoFinal:inst\|Hex:inst3\|inst33 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[0\]\" to the node \"CircuitoFinal:inst\|Hex:inst3\|inst33\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/tri4RAMs.bdf" { { 120 448 496 152 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[3\] CircuitoFinal:inst\|Hex:inst2\|inst33 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[3\]\" to the node \"CircuitoFinal:inst\|Hex:inst2\|inst33\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/tri4RAMs.bdf" { { 72 448 496 104 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[2\] CircuitoFinal:inst\|Hex:inst2\|inst33 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[2\]\" to the node \"CircuitoFinal:inst\|Hex:inst2\|inst33\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/tri4RAMs.bdf" { { 72 448 496 104 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[1\] CircuitoFinal:inst\|Hex:inst2\|inst21 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[1\]\" to the node \"CircuitoFinal:inst\|Hex:inst2\|inst21\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/tri4RAMs.bdf" { { 72 448 496 104 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[0\] CircuitoFinal:inst\|Hex:inst2\|inst33 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[0\]\" to the node \"CircuitoFinal:inst\|Hex:inst2\|inst33\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/tri4RAMs.bdf" { { 72 448 496 104 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst4\[3\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[3\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst4\[3\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[3\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|inst15\[7\] CircuitoFinal:inst\|decoderFinal:inst6\|inst27 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|inst15\[7\]\" to the node \"CircuitoFinal:inst\|decoderFinal:inst6\|inst27\" into an OR gate" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/bancoROM.bdf" { { 200 1424 1472 232 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|inst15\[6\] CircuitoFinal:inst\|decoderFinal:inst6\|inst27 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|inst15\[6\]\" to the node \"CircuitoFinal:inst\|decoderFinal:inst6\|inst27\" into an OR gate" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/bancoROM.bdf" { { 200 1424 1472 232 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|inst15\[5\] CircuitoFinal:inst\|decoderFinal:inst6\|inst27 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|inst15\[5\]\" to the node \"CircuitoFinal:inst\|decoderFinal:inst6\|inst27\" into an OR gate" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/bancoROM.bdf" { { 200 1424 1472 232 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|inst15\[4\] CircuitoFinal:inst\|decoderFinal:inst6\|inst14 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|inst15\[4\]\" to the node \"CircuitoFinal:inst\|decoderFinal:inst6\|inst14\" into an OR gate" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/bancoROM.bdf" { { 200 1424 1472 232 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|inst15\[3\] CircuitoFinal:inst\|decoderFinal:inst6\|inst14 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|inst15\[3\]\" to the node \"CircuitoFinal:inst\|decoderFinal:inst6\|inst14\" into an OR gate" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/bancoROM.bdf" { { 200 1424 1472 232 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|inst15\[2\] CircuitoFinal:inst\|decoderFinal:inst6\|inst14 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|inst15\[2\]\" to the node \"CircuitoFinal:inst\|decoderFinal:inst6\|inst14\" into an OR gate" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/bancoROM.bdf" { { 200 1424 1472 232 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|inst15\[1\] CircuitoFinal:inst\|decoderFinal:inst6\|inst14 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|inst15\[1\]\" to the node \"CircuitoFinal:inst\|decoderFinal:inst6\|inst14\" into an OR gate" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/bancoROM.bdf" { { 200 1424 1472 232 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|inst15\[0\] CircuitoFinal:inst\|decoderFinal:inst6\|inst38 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|inst15\[0\]\" to the node \"CircuitoFinal:inst\|decoderFinal:inst6\|inst38\" into an OR gate" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/bancoROM.bdf" { { 200 1424 1472 232 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst14\[4\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst14\[4\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst14\[0\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst14\[0\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst14\[1\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst14\[1\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst14\[2\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst14\[2\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst14\[3\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst14\[3\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst4\[4\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[4\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst4\[4\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[4\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst4\[1\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst4\[1\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[1\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst4\[2\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[2\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst4\[2\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[2\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|decoderFinal:inst6\|inst5\[3\] CircuitoFinal:inst\|ContadorCascata:inst\|Contador:inst\|D3 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|decoderFinal:inst6\|inst5\[3\]\" to the node \"CircuitoFinal:inst\|ContadorCascata:inst\|Contador:inst\|D3\" into an OR gate" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderFinal.bdf" { { 1192 1464 1512 1224 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst4\[0\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst4\[0\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[0\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|decoderFinal:inst6\|inst5\[2\] CircuitoFinal:inst\|ContadorCascata:inst\|Contador:inst\|D2 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|decoderFinal:inst6\|inst5\[2\]\" to the node \"CircuitoFinal:inst\|ContadorCascata:inst\|Contador:inst\|D2\" into an OR gate" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderFinal.bdf" { { 1192 1464 1512 1224 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|decoderFinal:inst6\|inst5\[1\] CircuitoFinal:inst\|ContadorCascata:inst\|Contador:inst\|moduloCarregador:inst13\|inst3 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|decoderFinal:inst6\|inst5\[1\]\" to the node \"CircuitoFinal:inst\|ContadorCascata:inst\|Contador:inst\|moduloCarregador:inst13\|inst3\" into an OR gate" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderFinal.bdf" { { 1192 1464 1512 1224 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|decoderFinal:inst6\|inst5\[0\] CircuitoFinal:inst\|ContadorCascata:inst\|Contador:inst\|moduloCarregador:inst14\|inst3 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|decoderFinal:inst6\|inst5\[0\]\" to the node \"CircuitoFinal:inst\|ContadorCascata:inst\|Contador:inst\|moduloCarregador:inst14\|inst3\" into an OR gate" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderFinal.bdf" { { 1192 1464 1512 1224 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[3\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[3\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[3\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[3\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[2\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[2\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[2\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[2\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[1\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[1\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[1\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[0\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[0\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[0\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst18\[3\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst2 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst18\[3\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst2\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst18\[0\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst2 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst18\[0\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst2\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst18\[2\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst3 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst18\[2\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst18\[1\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst3 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst18\[1\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst18\[4\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst18\[4\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst5\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst10\[0\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst4 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst10\[0\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst4\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst9\[0\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[0\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst9\[0\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[0\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst10\[1\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst10\[1\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst9\[1\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[1\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst9\[1\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[1\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst10\[2\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst7 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst10\[2\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst7\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst9\[2\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[2\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst9\[2\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[2\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst10\[3\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst9 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst10\[3\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst9\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst9\[3\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[3\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst9\[3\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[3\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst10\[4\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst11 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst10\[4\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst11\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst9\[4\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[4\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst9\[4\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[4\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|decoderFinal:inst6\|inst5\[4\] CircuitoFinal:inst\|ContadorCascata:inst\|inst1 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|decoderFinal:inst6\|inst5\[4\]\" to the node \"CircuitoFinal:inst\|ContadorCascata:inst\|inst1\" into an OR gate" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/decoderFinal.bdf" { { 1192 1464 1512 1224 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst7\|inst\[3\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst101\[3\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst7\|inst\[3\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst101\[3\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|inst16 CircuitoFinal:inst\|bancoROM:inst7\|inst15\[7\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|inst16\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst15\[7\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFEEC.bdf" { { 504 1504 1552 536 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\|inst16 CircuitoFinal:inst\|bancoROM:inst7\|inst8\[7\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\|inst16\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst8\[7\]\" into an OR gate" {  } { { "programaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFibonacci.bdf" { { 472 1304 1352 504 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\|inst CircuitoFinal:inst\|bancoROM:inst7\|inst14\[7\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\|inst\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst14\[7\]\" into an OR gate" {  } { { "programaVerificar.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaVerificar.bdf" { { 392 1256 1304 424 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|inst1 CircuitoFinal:inst\|bancoROM:inst7\|inst15\[6\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|inst1\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst15\[6\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFEEC.bdf" { { 360 1616 1664 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\|inst1 CircuitoFinal:inst\|bancoROM:inst7\|inst8\[6\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\|inst1\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst8\[6\]\" into an OR gate" {  } { { "programaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFibonacci.bdf" { { 328 1416 1464 360 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\|inst1 CircuitoFinal:inst\|bancoROM:inst7\|inst14\[6\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\|inst1\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst14\[6\]\" into an OR gate" {  } { { "programaVerificar.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaVerificar.bdf" { { 392 1368 1416 424 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|inst2 CircuitoFinal:inst\|bancoROM:inst7\|inst15\[5\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|inst2\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst15\[5\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFEEC.bdf" { { 360 1728 1776 392 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\|inst2 CircuitoFinal:inst\|bancoROM:inst7\|inst8\[5\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\|inst2\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst8\[5\]\" into an OR gate" {  } { { "programaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFibonacci.bdf" { { 328 1528 1576 360 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\|inst2 CircuitoFinal:inst\|bancoROM:inst7\|inst14\[5\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\|inst2\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst14\[5\]\" into an OR gate" {  } { { "programaVerificar.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaVerificar.bdf" { { 392 1480 1528 424 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|inst75 CircuitoFinal:inst\|bancoROM:inst7\|inst15\[4\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|inst75\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst15\[4\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFEEC.bdf" { { 1008 1840 1888 1040 "inst75" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\|inst6 CircuitoFinal:inst\|bancoROM:inst7\|inst8\[4\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\|inst6\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst8\[4\]\" into an OR gate" {  } { { "programaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFibonacci.bdf" { { 328 1640 1688 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\|inst6 CircuitoFinal:inst\|bancoROM:inst7\|inst14\[4\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\|inst6\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst14\[4\]\" into an OR gate" {  } { { "programaVerificar.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaVerificar.bdf" { { 392 1592 1640 424 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|inst7 CircuitoFinal:inst\|bancoROM:inst7\|inst15\[3\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|inst7\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst15\[3\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFEEC.bdf" { { 360 1952 2000 392 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\|inst7 CircuitoFinal:inst\|bancoROM:inst7\|inst8\[3\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\|inst7\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst8\[3\]\" into an OR gate" {  } { { "programaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFibonacci.bdf" { { 328 1752 1800 360 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\|inst28 CircuitoFinal:inst\|bancoROM:inst7\|inst14\[3\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\|inst28\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst14\[3\]\" into an OR gate" {  } { { "programaVerificar.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaVerificar.bdf" { { 608 1704 1752 640 "inst28" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|inst8 CircuitoFinal:inst\|bancoROM:inst7\|inst15\[2\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|inst8\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst15\[2\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFEEC.bdf" { { 360 2064 2112 392 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\|inst8 CircuitoFinal:inst\|bancoROM:inst7\|inst8\[2\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\|inst8\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst8\[2\]\" into an OR gate" {  } { { "programaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFibonacci.bdf" { { 328 1864 1912 360 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\|inst53 CircuitoFinal:inst\|bancoROM:inst7\|inst14\[2\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\|inst53\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst14\[2\]\" into an OR gate" {  } { { "programaVerificar.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaVerificar.bdf" { { 824 1816 1864 856 "inst53" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|inst9 CircuitoFinal:inst\|bancoROM:inst7\|inst15\[1\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|inst9\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst15\[1\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFEEC.bdf" { { 360 2176 2224 392 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\|inst9 CircuitoFinal:inst\|bancoROM:inst7\|inst8\[1\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\|inst9\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst8\[1\]\" into an OR gate" {  } { { "programaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFibonacci.bdf" { { 328 1976 2024 360 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\|inst22 CircuitoFinal:inst\|bancoROM:inst7\|inst14\[1\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\|inst22\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst14\[1\]\" into an OR gate" {  } { { "programaVerificar.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaVerificar.bdf" { { 536 1928 1976 568 "inst22" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|inst3 CircuitoFinal:inst\|bancoROM:inst7\|inst15\[0\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaFEEC:inst2\|inst3\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst15\[0\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFEEC.bdf" { { 360 2288 2336 392 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\|inst15 CircuitoFinal:inst\|bancoROM:inst7\|inst8\[0\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaFibonacci:inst1\|inst15\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst8\[0\]\" into an OR gate" {  } { { "programaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaFibonacci.bdf" { { 400 2088 2136 432 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\|inst15 CircuitoFinal:inst\|bancoROM:inst7\|inst14\[0\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|bancoROM:inst7\|programaVerificar:inst3\|inst15\" to the node \"CircuitoFinal:inst\|bancoROM:inst7\|inst14\[0\]\" into an OR gate" {  } { { "programaVerificar.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/programaVerificar.bdf" { { 464 2040 2088 496 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst7\|inst\[4\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst101\[4\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst7\|inst\[4\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst101\[4\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst7\|inst\[1\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst101\[1\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst7\|inst\[1\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst101\[1\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst7\|inst\[2\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst101\[2\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst7\|inst\[2\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst101\[2\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst7\|inst\[0\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst101\[0\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst7\|inst\[0\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst101\[0\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[4\] CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[4\] " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|inst13\[4\]\" to the node \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[4\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst4\[4\] CircuitoFinal:inst\|Hex:inst5\|inst41 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst4\[4\]\" to the node \"CircuitoFinal:inst\|Hex:inst5\|inst41\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/tri4RAMs.bdf" { { 216 448 496 248 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst3\[4\] CircuitoFinal:inst\|Hex:inst4\|inst41 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst3\[4\]\" to the node \"CircuitoFinal:inst\|Hex:inst4\|inst41\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/tri4RAMs.bdf" { { 168 448 496 200 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[4\] CircuitoFinal:inst\|Hex:inst3\|inst41 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[4\]\" to the node \"CircuitoFinal:inst\|Hex:inst3\|inst41\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/tri4RAMs.bdf" { { 120 448 496 152 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[4\] CircuitoFinal:inst\|Hex:inst2\|inst41 " "Converted the fan-out from the tri-state buffer \"CircuitoFinal:inst\|circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[4\]\" to the node \"CircuitoFinal:inst\|Hex:inst2\|inst41\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoPlaca/tri4RAMs.bdf" { { 72 448 496 104 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530625337443 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1530625337443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530625341364 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530625341364 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1140 " "Implemented 1140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530625341584 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530625341584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1093 " "Implemented 1093 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530625341584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530625341584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 250 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 250 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530625341641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  3 10:42:21 2018 " "Processing ended: Tue Jul  3 10:42:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530625341641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530625341641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530625341641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530625341641 ""}
