$date
	Mon Aug 11 20:54:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module m2Sim $end
$var wire 1 ! ck $end
$var wire 1 " b $end
$var reg 1 # a $end
$scope module clk1 $end
$var reg 1 ! ck $end
$upscope $end
$scope module m2_1 $end
$var wire 1 # a $end
$var wire 1 " b $end
$var wire 1 $ c1 $end
$var wire 1 % c2 $end
$var wire 1 & c3 $end
$var wire 1 ' c4 $end
$var wire 1 ( c5 $end
$var wire 1 ! ck $end
$var wire 1 ) d0 $end
$var wire 1 * d1 $end
$var wire 1 + na $end
$var wire 1 , ns0 $end
$var wire 1 - ns1 $end
$var wire 1 . s1 $end
$var wire 1 / s0 $end
$scope module f1 $end
$var wire 1 * D $end
$var wire 1 ! ck $end
$var reg 1 . Q $end
$upscope $end
$scope module f2 $end
$var wire 1 ) D $end
$var wire 1 ! ck $end
$var reg 1 / Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
1-
1,
1+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#50
1!
#100
1)
0+
1%
0!
1#
#150
1!
#200
1$
0,
1/
1)
1+
0%
0!
0#
#250
1!
#300
0)
1*
0$
1(
0+
0!
1#
#350
1!
#400
1'
1,
1&
0-
0/
1.
0)
1*
0$
0(
1+
0!
0#
#450
1!
#500
0&
1)
0+
1%
0!
1#
#550
1!
#600
0'
1$
0,
1/
1&
1)
1+
0%
0!
0#
#650
1!
#700
0*
0)
0$
0&
1"
0+
0!
1#
#750
1!
#800
1,
1-
0/
0.
0*
0)
0$
0&
0"
1+
0!
0#
#850
1!
#900
0!
