Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 25 23:06:55 2019
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 281 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.157        0.000                      0                  812        0.012        0.000                      0                  812        3.000        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0    {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0    {0.000 30.000}     60.000          16.667          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0_1  {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0_1  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0         31.157        0.000                      0                  812        0.225        0.000                      0                  812       21.634        0.000                       0                   273  
  clkfbout_clk_wiz_0                                                                                                                                                     40.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0_1       31.165        0.000                      0                  812        0.225        0.000                      0                  812       21.634        0.000                       0                   273  
  clkfbout_clk_wiz_0_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axis_clk_clk_wiz_0_1  axis_clk_clk_wiz_0         31.157        0.000                      0                  812        0.012        0.000                      0                  812  
axis_clk_clk_wiz_0    axis_clk_clk_wiz_0_1       31.157        0.000                      0                  812        0.012        0.000                      0                  812  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.157ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.410ns  (logic 7.466ns (60.159%)  route 4.944ns (39.841%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  m_vc/unamedDSP__5_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.910    m_vc/unamedDSP__5_i_18_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.233 r  m_vc/unamedDSP__4_i_19/O[1]
                         net (fo=1, routed)           0.298     9.531    m_vc/unamedDSP__4_i_19_n_6
    SLICE_X14Y94         LUT4 (Prop_lut4_I3_O)        0.306     9.837 r  m_vc/unamedDSP__5_i_1/O
                         net (fo=3, routed)           1.759    11.596    m_vc/unamedDSP__5_i_1_n_0
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.480    43.328    
                         clock uncertainty           -0.213    43.115    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    42.753    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                 31.157    

Slack (MET) :             31.255ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.313ns  (logic 7.342ns (59.629%)  route 4.971ns (40.371%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.108 r  m_vc/unamedDSP__5_i_18/O[3]
                         net (fo=1, routed)           0.968    10.076    m_vc/unamedDSP__5_i_18_n_4
    SLICE_X11Y94         LUT4 (Prop_lut4_I3_O)        0.307    10.383 r  m_vc/unamedDSP__5_i_3/O
                         net (fo=3, routed)           1.116    11.499    m_vc/unamedDSP__5_i_3_n_0
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.480    43.328    
                         clock uncertainty           -0.213    43.115    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    42.753    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 31.255    

Slack (MET) :             31.278ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.313ns  (logic 7.435ns (60.384%)  route 4.878ns (39.616%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 42.865 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[21])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.737     8.092    m_vc/unamedDSP__8_n_84
    SLICE_X12Y95         LUT3 (Prop_lut3_I0_O)        0.153     8.245 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.924    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X12Y95         LUT4 (Prop_lut4_I3_O)        0.331     9.255 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.255    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.631 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.631    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.748    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.071 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.554    10.625    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X11Y97         LUT4 (Prop_lut4_I3_O)        0.306    10.931 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.567    11.499    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.618    42.865    m_vc/clk
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.575    43.440    
                         clock uncertainty           -0.213    43.227    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.777    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.777    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 31.278    

Slack (MET) :             31.343ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__6/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.223ns  (logic 7.342ns (60.066%)  route 4.881ns (39.934%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 42.847 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.108 r  m_vc/unamedDSP__5_i_18/O[3]
                         net (fo=1, routed)           0.968    10.076    m_vc/unamedDSP__5_i_18_n_4
    SLICE_X11Y94         LUT4 (Prop_lut4_I3_O)        0.307    10.383 r  m_vc/unamedDSP__5_i_3/O
                         net (fo=3, routed)           1.026    11.409    m_vc/unamedDSP__5_i_3_n_0
    DSP48_X0Y41          DSP48E1                                      r  m_vc/unamedDSP__6/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.600    42.847    m_vc/clk
    DSP48_X0Y41          DSP48E1                                      r  m_vc/unamedDSP__6/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.213    43.114    
    DSP48_X0Y41          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    42.752    m_vc/unamedDSP__6
  -------------------------------------------------------------------
                         required time                         42.752    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                 31.343    

Slack (MET) :             31.345ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__6/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.221ns  (logic 7.466ns (61.092%)  route 4.755ns (38.908%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 42.847 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  m_vc/unamedDSP__5_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.910    m_vc/unamedDSP__5_i_18_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.233 r  m_vc/unamedDSP__4_i_19/O[1]
                         net (fo=1, routed)           0.298     9.531    m_vc/unamedDSP__4_i_19_n_6
    SLICE_X14Y94         LUT4 (Prop_lut4_I3_O)        0.306     9.837 r  m_vc/unamedDSP__5_i_1/O
                         net (fo=3, routed)           1.570    11.407    m_vc/unamedDSP__5_i_1_n_0
    DSP48_X0Y41          DSP48E1                                      r  m_vc/unamedDSP__6/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.600    42.847    m_vc/clk
    DSP48_X0Y41          DSP48E1                                      r  m_vc/unamedDSP__6/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.213    43.114    
    DSP48_X0Y41          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    42.752    m_vc/unamedDSP__6
  -------------------------------------------------------------------
                         required time                         42.752    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                 31.345    

Slack (MET) :             31.418ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.173ns  (logic 7.428ns (61.019%)  route 4.745ns (38.981%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 42.865 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[21])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.737     8.092    m_vc/unamedDSP__8_n_84
    SLICE_X12Y95         LUT3 (Prop_lut3_I0_O)        0.153     8.245 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.924    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X12Y95         LUT4 (Prop_lut4_I3_O)        0.331     9.255 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.255    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.631 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.631    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.748    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.063 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.577    10.640    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X13Y98         LUT4 (Prop_lut4_I3_O)        0.307    10.947 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.412    11.359    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.618    42.865    m_vc/clk
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.575    43.440    
                         clock uncertainty           -0.213    43.227    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.777    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.777    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 31.418    

Slack (MET) :             31.425ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.142ns  (logic 7.351ns (60.543%)  route 4.791ns (39.457%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  m_vc/unamedDSP__5_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.910    m_vc/unamedDSP__5_i_18_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.129 r  m_vc/unamedDSP__4_i_19/O[0]
                         net (fo=1, routed)           0.422     9.550    m_vc/unamedDSP__4_i_19_n_7
    SLICE_X14Y94         LUT4 (Prop_lut4_I3_O)        0.295     9.845 r  m_vc/unamedDSP__5_i_2/O
                         net (fo=3, routed)           1.482    11.328    m_vc/unamedDSP__5_i_2_n_0
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.480    43.328    
                         clock uncertainty           -0.213    43.115    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    42.753    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                 31.425    

Slack (MET) :             31.446ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.122ns  (logic 7.260ns (59.893%)  route 4.862ns (40.107%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.032 r  m_vc/unamedDSP__5_i_18/O[2]
                         net (fo=1, routed)           0.554     9.586    m_vc/unamedDSP__5_i_18_n_5
    SLICE_X15Y93         LUT4 (Prop_lut4_I3_O)        0.301     9.887 r  m_vc/unamedDSP__5_i_4/O
                         net (fo=3, routed)           1.421    11.307    m_vc/unamedDSP__5_i_4_n_0
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.480    43.328    
                         clock uncertainty           -0.213    43.115    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362    42.753    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                         -11.307    
  -------------------------------------------------------------------
                         slack                                 31.446    

Slack (MET) :             31.451ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.133ns  (logic 7.461ns (61.493%)  route 4.672ns (38.507%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.864 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.732    -0.808    m_vc/clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.201 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.286     4.487    m_vc/unamedDSP__2_n_58
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[43]_P[18])
                                                      1.820     6.307 r  m_vc/unamedDSP__3/P[18]
                         net (fo=3, routed)           1.476     7.783    m_vc/unamedDSP__3_n_87
    SLICE_X13Y92         LUT3 (Prop_lut3_I0_O)        0.149     7.932 r  m_vc/unamedDSP_i_42/O
                         net (fo=2, routed)           0.645     8.577    m_vc/unamedDSP_i_42_n_0
    SLICE_X13Y93         LUT4 (Prop_lut4_I3_O)        0.332     8.909 r  m_vc/unamedDSP_i_46/O
                         net (fo=1, routed)           0.000     8.909    m_vc/unamedDSP_i_46_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.441 r  m_vc/unamedDSP_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.441    m_vc/unamedDSP_i_22_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.754 r  m_vc/unamedDSP_i_21/O[3]
                         net (fo=1, routed)           0.723    10.477    m_vc/unamedDSP_i_21_n_4
    SLICE_X11Y94         LUT4 (Prop_lut4_I3_O)        0.306    10.783 r  m_vc/unamedDSP_i_6/O
                         net (fo=2, routed)           0.542    11.325    m_vc/unamedDSP_i_6_n_0
    DSP48_X0Y38          DSP48E1                                      r  m_vc/unamedDSP/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.617    42.864    m_vc/clk
    DSP48_X0Y38          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.575    43.439    
                         clock uncertainty           -0.213    43.226    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.776    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.776    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                 31.451    

Slack (MET) :             31.460ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.131ns  (logic 7.311ns (60.267%)  route 4.820ns (39.733%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 42.865 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[21])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.737     8.092    m_vc/unamedDSP__8_n_84
    SLICE_X12Y95         LUT3 (Prop_lut3_I0_O)        0.153     8.245 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.924    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X12Y95         LUT4 (Prop_lut4_I3_O)        0.331     9.255 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.255    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.631 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.631    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.946 r  m_vc/unamedDSP__4_i_17/O[3]
                         net (fo=1, routed)           0.476    10.422    m_vc/unamedDSP__4_i_17_n_4
    SLICE_X11Y96         LUT4 (Prop_lut4_I3_O)        0.307    10.729 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.588    11.317    m_vc/unamedDSP__4_i_6_n_0
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.618    42.865    m_vc/clk
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.575    43.440    
                         clock uncertainty           -0.213    43.227    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.777    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.777    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                 31.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X10Y99         FDRE                                         r  m_i2s2/tx_data_l_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_l_reg[21]/Q
                         net (fo=1, routed)           0.135    -0.289    m_i2s2/tx_data_l_reg_n_0_[21]
    SLICE_X11Y99         LUT3 (Prop_lut3_I0_O)        0.046    -0.243 r  m_i2s2/tx_data_l_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    m_i2s2/tx_data_l_shift[21]_i_1_n_0
    SLICE_X11Y99         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X11Y99         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.107    -0.468    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.188ns (50.514%)  route 0.184ns (49.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X13Y97         FDRE                                         r  m_i2s2/tx_data_l_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_i2s2/tx_data_l_reg[13]/Q
                         net (fo=1, routed)           0.184    -0.263    m_i2s2/tx_data_l_reg_n_0_[13]
    SLICE_X14Y97         LUT3 (Prop_lut3_I0_O)        0.047    -0.216 r  m_i2s2/tx_data_l_shift[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    m_i2s2/tx_data_l_shift[13]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.131    -0.441    m_i2s2/tx_data_l_shift_reg[13]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_l_shift_reg[10]/Q
                         net (fo=1, routed)           0.163    -0.261    m_i2s2/tx_data_l_shift_reg_n_0_[10]
    SLICE_X14Y97         LUT3 (Prop_lut3_I2_O)        0.043    -0.218 r  m_i2s2/tx_data_l_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_i2s2/tx_data_l_shift[11]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.131    -0.457    m_i2s2/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X14Y98         FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.135    -0.289    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X15Y98         LUT3 (Prop_lut3_I1_O)        0.045    -0.244 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    m_i2s2/tx_data_l_shift[16]_i_1_n_0
    SLICE_X15Y98         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X15Y98         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.092    -0.483    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X12Y99         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_r_shift_reg[16]/Q
                         net (fo=1, routed)           0.163    -0.261    m_i2s2/tx_data_r_shift_reg_n_0_[16]
    SLICE_X12Y99         LUT3 (Prop_lut3_I2_O)        0.043    -0.218 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X12Y99         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.131    -0.457    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_r_shift_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.261    m_i2s2/tx_data_r_shift_reg_n_0_[2]
    SLICE_X8Y98          LUT3 (Prop_lut3_I2_O)        0.043    -0.218 r  m_i2s2/tx_data_r_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_i2s2/tx_data_r_shift[3]_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[3]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.131    -0.457    m_i2s2/tx_data_r_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.570    -0.594    m_i2s2/axis_clk
    SLICE_X10Y100        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  m_i2s2/tx_data_r_shift_reg[22]/Q
                         net (fo=1, routed)           0.163    -0.267    m_i2s2/tx_data_r_shift_reg_n_0_[22]
    SLICE_X10Y100        LUT3 (Prop_lut3_I2_O)        0.043    -0.224 r  m_i2s2/tx_data_r_shift[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    m_i2s2/tx_data_r_shift[23]_i_2_n_0
    SLICE_X10Y100        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.841    -0.832    m_i2s2/axis_clk
    SLICE_X10Y100        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.131    -0.463    m_i2s2/tx_data_r_shift_reg[23]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.682%)  route 0.147ns (47.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.574    -0.590    m_i2s2/axis_clk
    SLICE_X12Y91         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  m_i2s2/rx_data_l_shift_reg[4]/Q
                         net (fo=2, routed)           0.147    -0.279    m_i2s2/rx_data_l_shift_reg_n_0_[4]
    SLICE_X13Y91         FDRE                                         r  m_i2s2/rx_data_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.845    -0.828    m_i2s2/axis_clk
    SLICE_X13Y91         FDRE                                         r  m_i2s2/rx_data_l_reg[4]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X13Y91         FDRE (Hold_fdre_C_D)         0.059    -0.518    m_i2s2/rx_data_l_reg[4]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.969%)  route 0.185ns (53.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.574    -0.590    m_i2s2/axis_clk
    SLICE_X10Y90         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  m_i2s2/rx_data_l_shift_reg[16]/Q
                         net (fo=2, routed)           0.185    -0.241    m_i2s2/rx_data_l_shift_reg_n_0_[16]
    SLICE_X15Y89         FDRE                                         r  m_i2s2/rx_data_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.844    -0.829    m_i2s2/axis_clk
    SLICE_X15Y89         FDRE                                         r  m_i2s2/rx_data_l_reg[16]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X15Y89         FDRE (Hold_fdre_C_D)         0.070    -0.484    m_i2s2/rx_data_l_reg[16]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.224ns (57.406%)  route 0.166ns (42.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X9Y98          FDRE                                         r  m_i2s2/tx_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  m_i2s2/tx_data_r_reg[5]/Q
                         net (fo=1, routed)           0.166    -0.294    m_i2s2/tx_data_r_reg_n_0_[5]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.096    -0.198 r  m_i2s2/tx_data_r_shift[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    m_i2s2/tx_data_r_shift[5]_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[5]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.131    -0.444    m_i2s2/tx_data_r_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.267      43.018     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X10Y102    m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X10Y102    m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X10Y102    m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X9Y115     m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X9Y115     m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X9Y115     m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X11Y115    m_i2s2/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X10Y115    m_i2s2/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y102    m_i2s2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y102    m_i2s2/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y102    m_i2s2/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y115     m_i2s2/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y115     m_i2s2/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y115     m_i2s2/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y115    m_i2s2/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y115    m_i2s2/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y115    m_i2s2/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y91     m_i2s2/rx_data_l_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y102    m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y102    m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y102    m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y115     m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y115     m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y115     m_i2s2/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y115    m_i2s2/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y115    m_i2s2/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y115    m_i2s2/count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y95      m_i2s2/din_sync_shift_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.165ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.410ns  (logic 7.466ns (60.159%)  route 4.944ns (39.841%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  m_vc/unamedDSP__5_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.910    m_vc/unamedDSP__5_i_18_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.233 r  m_vc/unamedDSP__4_i_19/O[1]
                         net (fo=1, routed)           0.298     9.531    m_vc/unamedDSP__4_i_19_n_6
    SLICE_X14Y94         LUT4 (Prop_lut4_I3_O)        0.306     9.837 r  m_vc/unamedDSP__5_i_1/O
                         net (fo=3, routed)           1.759    11.596    m_vc/unamedDSP__5_i_1_n_0
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.480    43.328    
                         clock uncertainty           -0.205    43.123    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    42.761    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.761    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                 31.165    

Slack (MET) :             31.263ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.313ns  (logic 7.342ns (59.629%)  route 4.971ns (40.371%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.108 r  m_vc/unamedDSP__5_i_18/O[3]
                         net (fo=1, routed)           0.968    10.076    m_vc/unamedDSP__5_i_18_n_4
    SLICE_X11Y94         LUT4 (Prop_lut4_I3_O)        0.307    10.383 r  m_vc/unamedDSP__5_i_3/O
                         net (fo=3, routed)           1.116    11.499    m_vc/unamedDSP__5_i_3_n_0
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.480    43.328    
                         clock uncertainty           -0.205    43.123    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    42.761    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.761    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 31.263    

Slack (MET) :             31.286ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.313ns  (logic 7.435ns (60.384%)  route 4.878ns (39.616%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 42.865 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[21])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.737     8.092    m_vc/unamedDSP__8_n_84
    SLICE_X12Y95         LUT3 (Prop_lut3_I0_O)        0.153     8.245 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.924    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X12Y95         LUT4 (Prop_lut4_I3_O)        0.331     9.255 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.255    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.631 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.631    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.748    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.071 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.554    10.625    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X11Y97         LUT4 (Prop_lut4_I3_O)        0.306    10.931 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.567    11.499    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.618    42.865    m_vc/clk
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.575    43.440    
                         clock uncertainty           -0.205    43.235    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.785    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.785    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 31.286    

Slack (MET) :             31.351ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__6/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.223ns  (logic 7.342ns (60.066%)  route 4.881ns (39.934%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 42.847 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.108 r  m_vc/unamedDSP__5_i_18/O[3]
                         net (fo=1, routed)           0.968    10.076    m_vc/unamedDSP__5_i_18_n_4
    SLICE_X11Y94         LUT4 (Prop_lut4_I3_O)        0.307    10.383 r  m_vc/unamedDSP__5_i_3/O
                         net (fo=3, routed)           1.026    11.409    m_vc/unamedDSP__5_i_3_n_0
    DSP48_X0Y41          DSP48E1                                      r  m_vc/unamedDSP__6/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.600    42.847    m_vc/clk
    DSP48_X0Y41          DSP48E1                                      r  m_vc/unamedDSP__6/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.205    43.122    
    DSP48_X0Y41          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    42.760    m_vc/unamedDSP__6
  -------------------------------------------------------------------
                         required time                         42.760    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                 31.351    

Slack (MET) :             31.354ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__6/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.221ns  (logic 7.466ns (61.092%)  route 4.755ns (38.908%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 42.847 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  m_vc/unamedDSP__5_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.910    m_vc/unamedDSP__5_i_18_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.233 r  m_vc/unamedDSP__4_i_19/O[1]
                         net (fo=1, routed)           0.298     9.531    m_vc/unamedDSP__4_i_19_n_6
    SLICE_X14Y94         LUT4 (Prop_lut4_I3_O)        0.306     9.837 r  m_vc/unamedDSP__5_i_1/O
                         net (fo=3, routed)           1.570    11.407    m_vc/unamedDSP__5_i_1_n_0
    DSP48_X0Y41          DSP48E1                                      r  m_vc/unamedDSP__6/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.600    42.847    m_vc/clk
    DSP48_X0Y41          DSP48E1                                      r  m_vc/unamedDSP__6/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.205    43.122    
    DSP48_X0Y41          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    42.760    m_vc/unamedDSP__6
  -------------------------------------------------------------------
                         required time                         42.760    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                 31.354    

Slack (MET) :             31.426ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.173ns  (logic 7.428ns (61.019%)  route 4.745ns (38.981%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 42.865 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[21])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.737     8.092    m_vc/unamedDSP__8_n_84
    SLICE_X12Y95         LUT3 (Prop_lut3_I0_O)        0.153     8.245 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.924    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X12Y95         LUT4 (Prop_lut4_I3_O)        0.331     9.255 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.255    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.631 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.631    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.748    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.063 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.577    10.640    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X13Y98         LUT4 (Prop_lut4_I3_O)        0.307    10.947 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.412    11.359    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.618    42.865    m_vc/clk
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.575    43.440    
                         clock uncertainty           -0.205    43.235    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.785    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.785    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 31.426    

Slack (MET) :             31.434ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.142ns  (logic 7.351ns (60.543%)  route 4.791ns (39.457%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  m_vc/unamedDSP__5_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.910    m_vc/unamedDSP__5_i_18_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.129 r  m_vc/unamedDSP__4_i_19/O[0]
                         net (fo=1, routed)           0.422     9.550    m_vc/unamedDSP__4_i_19_n_7
    SLICE_X14Y94         LUT4 (Prop_lut4_I3_O)        0.295     9.845 r  m_vc/unamedDSP__5_i_2/O
                         net (fo=3, routed)           1.482    11.328    m_vc/unamedDSP__5_i_2_n_0
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.480    43.328    
                         clock uncertainty           -0.205    43.123    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    42.761    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.761    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                 31.434    

Slack (MET) :             31.454ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.122ns  (logic 7.260ns (59.893%)  route 4.862ns (40.107%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.032 r  m_vc/unamedDSP__5_i_18/O[2]
                         net (fo=1, routed)           0.554     9.586    m_vc/unamedDSP__5_i_18_n_5
    SLICE_X15Y93         LUT4 (Prop_lut4_I3_O)        0.301     9.887 r  m_vc/unamedDSP__5_i_4/O
                         net (fo=3, routed)           1.421    11.307    m_vc/unamedDSP__5_i_4_n_0
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.480    43.328    
                         clock uncertainty           -0.205    43.123    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362    42.761    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.761    
                         arrival time                         -11.307    
  -------------------------------------------------------------------
                         slack                                 31.454    

Slack (MET) :             31.459ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.133ns  (logic 7.461ns (61.493%)  route 4.672ns (38.507%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.864 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.732    -0.808    m_vc/clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.201 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.286     4.487    m_vc/unamedDSP__2_n_58
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[43]_P[18])
                                                      1.820     6.307 r  m_vc/unamedDSP__3/P[18]
                         net (fo=3, routed)           1.476     7.783    m_vc/unamedDSP__3_n_87
    SLICE_X13Y92         LUT3 (Prop_lut3_I0_O)        0.149     7.932 r  m_vc/unamedDSP_i_42/O
                         net (fo=2, routed)           0.645     8.577    m_vc/unamedDSP_i_42_n_0
    SLICE_X13Y93         LUT4 (Prop_lut4_I3_O)        0.332     8.909 r  m_vc/unamedDSP_i_46/O
                         net (fo=1, routed)           0.000     8.909    m_vc/unamedDSP_i_46_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.441 r  m_vc/unamedDSP_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.441    m_vc/unamedDSP_i_22_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.754 r  m_vc/unamedDSP_i_21/O[3]
                         net (fo=1, routed)           0.723    10.477    m_vc/unamedDSP_i_21_n_4
    SLICE_X11Y94         LUT4 (Prop_lut4_I3_O)        0.306    10.783 r  m_vc/unamedDSP_i_6/O
                         net (fo=2, routed)           0.542    11.325    m_vc/unamedDSP_i_6_n_0
    DSP48_X0Y38          DSP48E1                                      r  m_vc/unamedDSP/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.617    42.864    m_vc/clk
    DSP48_X0Y38          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.575    43.439    
                         clock uncertainty           -0.205    43.234    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.784    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.784    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                 31.459    

Slack (MET) :             31.468ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.131ns  (logic 7.311ns (60.267%)  route 4.820ns (39.733%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 42.865 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[21])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.737     8.092    m_vc/unamedDSP__8_n_84
    SLICE_X12Y95         LUT3 (Prop_lut3_I0_O)        0.153     8.245 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.924    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X12Y95         LUT4 (Prop_lut4_I3_O)        0.331     9.255 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.255    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.631 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.631    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.946 r  m_vc/unamedDSP__4_i_17/O[3]
                         net (fo=1, routed)           0.476    10.422    m_vc/unamedDSP__4_i_17_n_4
    SLICE_X11Y96         LUT4 (Prop_lut4_I3_O)        0.307    10.729 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.588    11.317    m_vc/unamedDSP__4_i_6_n_0
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.618    42.865    m_vc/clk
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.575    43.440    
                         clock uncertainty           -0.205    43.235    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.785    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.785    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                 31.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X10Y99         FDRE                                         r  m_i2s2/tx_data_l_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_l_reg[21]/Q
                         net (fo=1, routed)           0.135    -0.289    m_i2s2/tx_data_l_reg_n_0_[21]
    SLICE_X11Y99         LUT3 (Prop_lut3_I0_O)        0.046    -0.243 r  m_i2s2/tx_data_l_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    m_i2s2/tx_data_l_shift[21]_i_1_n_0
    SLICE_X11Y99         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X11Y99         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.107    -0.468    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.188ns (50.514%)  route 0.184ns (49.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X13Y97         FDRE                                         r  m_i2s2/tx_data_l_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_i2s2/tx_data_l_reg[13]/Q
                         net (fo=1, routed)           0.184    -0.263    m_i2s2/tx_data_l_reg_n_0_[13]
    SLICE_X14Y97         LUT3 (Prop_lut3_I0_O)        0.047    -0.216 r  m_i2s2/tx_data_l_shift[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    m_i2s2/tx_data_l_shift[13]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.131    -0.441    m_i2s2/tx_data_l_shift_reg[13]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_l_shift_reg[10]/Q
                         net (fo=1, routed)           0.163    -0.261    m_i2s2/tx_data_l_shift_reg_n_0_[10]
    SLICE_X14Y97         LUT3 (Prop_lut3_I2_O)        0.043    -0.218 r  m_i2s2/tx_data_l_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_i2s2/tx_data_l_shift[11]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.131    -0.457    m_i2s2/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X14Y98         FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.135    -0.289    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X15Y98         LUT3 (Prop_lut3_I1_O)        0.045    -0.244 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    m_i2s2/tx_data_l_shift[16]_i_1_n_0
    SLICE_X15Y98         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X15Y98         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.092    -0.483    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X12Y99         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_r_shift_reg[16]/Q
                         net (fo=1, routed)           0.163    -0.261    m_i2s2/tx_data_r_shift_reg_n_0_[16]
    SLICE_X12Y99         LUT3 (Prop_lut3_I2_O)        0.043    -0.218 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X12Y99         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.131    -0.457    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_r_shift_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.261    m_i2s2/tx_data_r_shift_reg_n_0_[2]
    SLICE_X8Y98          LUT3 (Prop_lut3_I2_O)        0.043    -0.218 r  m_i2s2/tx_data_r_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_i2s2/tx_data_r_shift[3]_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[3]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.131    -0.457    m_i2s2/tx_data_r_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.570    -0.594    m_i2s2/axis_clk
    SLICE_X10Y100        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  m_i2s2/tx_data_r_shift_reg[22]/Q
                         net (fo=1, routed)           0.163    -0.267    m_i2s2/tx_data_r_shift_reg_n_0_[22]
    SLICE_X10Y100        LUT3 (Prop_lut3_I2_O)        0.043    -0.224 r  m_i2s2/tx_data_r_shift[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    m_i2s2/tx_data_r_shift[23]_i_2_n_0
    SLICE_X10Y100        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.841    -0.832    m_i2s2/axis_clk
    SLICE_X10Y100        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.131    -0.463    m_i2s2/tx_data_r_shift_reg[23]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.682%)  route 0.147ns (47.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.574    -0.590    m_i2s2/axis_clk
    SLICE_X12Y91         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  m_i2s2/rx_data_l_shift_reg[4]/Q
                         net (fo=2, routed)           0.147    -0.279    m_i2s2/rx_data_l_shift_reg_n_0_[4]
    SLICE_X13Y91         FDRE                                         r  m_i2s2/rx_data_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.845    -0.828    m_i2s2/axis_clk
    SLICE_X13Y91         FDRE                                         r  m_i2s2/rx_data_l_reg[4]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X13Y91         FDRE (Hold_fdre_C_D)         0.059    -0.518    m_i2s2/rx_data_l_reg[4]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.969%)  route 0.185ns (53.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.574    -0.590    m_i2s2/axis_clk
    SLICE_X10Y90         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  m_i2s2/rx_data_l_shift_reg[16]/Q
                         net (fo=2, routed)           0.185    -0.241    m_i2s2/rx_data_l_shift_reg_n_0_[16]
    SLICE_X15Y89         FDRE                                         r  m_i2s2/rx_data_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.844    -0.829    m_i2s2/axis_clk
    SLICE_X15Y89         FDRE                                         r  m_i2s2/rx_data_l_reg[16]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X15Y89         FDRE (Hold_fdre_C_D)         0.070    -0.484    m_i2s2/rx_data_l_reg[16]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.224ns (57.406%)  route 0.166ns (42.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X9Y98          FDRE                                         r  m_i2s2/tx_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  m_i2s2/tx_data_r_reg[5]/Q
                         net (fo=1, routed)           0.166    -0.294    m_i2s2/tx_data_r_reg_n_0_[5]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.096    -0.198 r  m_i2s2/tx_data_r_shift[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    m_i2s2/tx_data_r_shift[5]_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[5]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.131    -0.444    m_i2s2/tx_data_r_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.267      43.018     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X10Y102    m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X10Y102    m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X10Y102    m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X9Y115     m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X9Y115     m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X9Y115     m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X11Y115    m_i2s2/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X10Y115    m_i2s2/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y102    m_i2s2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y102    m_i2s2/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y102    m_i2s2/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y115     m_i2s2/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y115     m_i2s2/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y115     m_i2s2/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y115    m_i2s2/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y115    m_i2s2/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y115    m_i2s2/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y91     m_i2s2/rx_data_l_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y102    m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y102    m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y102    m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y115     m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y115     m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y115     m_i2s2/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y115    m_i2s2/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y115    m_i2s2/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y115    m_i2s2/count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y95      m_i2s2/din_sync_shift_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.157ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.410ns  (logic 7.466ns (60.159%)  route 4.944ns (39.841%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  m_vc/unamedDSP__5_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.910    m_vc/unamedDSP__5_i_18_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.233 r  m_vc/unamedDSP__4_i_19/O[1]
                         net (fo=1, routed)           0.298     9.531    m_vc/unamedDSP__4_i_19_n_6
    SLICE_X14Y94         LUT4 (Prop_lut4_I3_O)        0.306     9.837 r  m_vc/unamedDSP__5_i_1/O
                         net (fo=3, routed)           1.759    11.596    m_vc/unamedDSP__5_i_1_n_0
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.480    43.328    
                         clock uncertainty           -0.213    43.115    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    42.753    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                 31.157    

Slack (MET) :             31.255ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.313ns  (logic 7.342ns (59.629%)  route 4.971ns (40.371%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.108 r  m_vc/unamedDSP__5_i_18/O[3]
                         net (fo=1, routed)           0.968    10.076    m_vc/unamedDSP__5_i_18_n_4
    SLICE_X11Y94         LUT4 (Prop_lut4_I3_O)        0.307    10.383 r  m_vc/unamedDSP__5_i_3/O
                         net (fo=3, routed)           1.116    11.499    m_vc/unamedDSP__5_i_3_n_0
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.480    43.328    
                         clock uncertainty           -0.213    43.115    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    42.753    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 31.255    

Slack (MET) :             31.278ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.313ns  (logic 7.435ns (60.384%)  route 4.878ns (39.616%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 42.865 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[21])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.737     8.092    m_vc/unamedDSP__8_n_84
    SLICE_X12Y95         LUT3 (Prop_lut3_I0_O)        0.153     8.245 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.924    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X12Y95         LUT4 (Prop_lut4_I3_O)        0.331     9.255 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.255    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.631 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.631    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.748    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.071 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.554    10.625    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X11Y97         LUT4 (Prop_lut4_I3_O)        0.306    10.931 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.567    11.499    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.618    42.865    m_vc/clk
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.575    43.440    
                         clock uncertainty           -0.213    43.227    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.777    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.777    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 31.278    

Slack (MET) :             31.343ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__6/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.223ns  (logic 7.342ns (60.066%)  route 4.881ns (39.934%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 42.847 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.108 r  m_vc/unamedDSP__5_i_18/O[3]
                         net (fo=1, routed)           0.968    10.076    m_vc/unamedDSP__5_i_18_n_4
    SLICE_X11Y94         LUT4 (Prop_lut4_I3_O)        0.307    10.383 r  m_vc/unamedDSP__5_i_3/O
                         net (fo=3, routed)           1.026    11.409    m_vc/unamedDSP__5_i_3_n_0
    DSP48_X0Y41          DSP48E1                                      r  m_vc/unamedDSP__6/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.600    42.847    m_vc/clk
    DSP48_X0Y41          DSP48E1                                      r  m_vc/unamedDSP__6/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.213    43.114    
    DSP48_X0Y41          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    42.752    m_vc/unamedDSP__6
  -------------------------------------------------------------------
                         required time                         42.752    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                 31.343    

Slack (MET) :             31.345ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__6/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.221ns  (logic 7.466ns (61.092%)  route 4.755ns (38.908%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 42.847 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  m_vc/unamedDSP__5_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.910    m_vc/unamedDSP__5_i_18_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.233 r  m_vc/unamedDSP__4_i_19/O[1]
                         net (fo=1, routed)           0.298     9.531    m_vc/unamedDSP__4_i_19_n_6
    SLICE_X14Y94         LUT4 (Prop_lut4_I3_O)        0.306     9.837 r  m_vc/unamedDSP__5_i_1/O
                         net (fo=3, routed)           1.570    11.407    m_vc/unamedDSP__5_i_1_n_0
    DSP48_X0Y41          DSP48E1                                      r  m_vc/unamedDSP__6/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.600    42.847    m_vc/clk
    DSP48_X0Y41          DSP48E1                                      r  m_vc/unamedDSP__6/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.213    43.114    
    DSP48_X0Y41          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    42.752    m_vc/unamedDSP__6
  -------------------------------------------------------------------
                         required time                         42.752    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                 31.345    

Slack (MET) :             31.418ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.173ns  (logic 7.428ns (61.019%)  route 4.745ns (38.981%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 42.865 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[21])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.737     8.092    m_vc/unamedDSP__8_n_84
    SLICE_X12Y95         LUT3 (Prop_lut3_I0_O)        0.153     8.245 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.924    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X12Y95         LUT4 (Prop_lut4_I3_O)        0.331     9.255 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.255    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.631 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.631    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.748    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.063 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.577    10.640    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X13Y98         LUT4 (Prop_lut4_I3_O)        0.307    10.947 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.412    11.359    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.618    42.865    m_vc/clk
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.575    43.440    
                         clock uncertainty           -0.213    43.227    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.777    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.777    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 31.418    

Slack (MET) :             31.425ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.142ns  (logic 7.351ns (60.543%)  route 4.791ns (39.457%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  m_vc/unamedDSP__5_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.910    m_vc/unamedDSP__5_i_18_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.129 r  m_vc/unamedDSP__4_i_19/O[0]
                         net (fo=1, routed)           0.422     9.550    m_vc/unamedDSP__4_i_19_n_7
    SLICE_X14Y94         LUT4 (Prop_lut4_I3_O)        0.295     9.845 r  m_vc/unamedDSP__5_i_2/O
                         net (fo=3, routed)           1.482    11.328    m_vc/unamedDSP__5_i_2_n_0
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.480    43.328    
                         clock uncertainty           -0.213    43.115    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    42.753    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                 31.425    

Slack (MET) :             31.446ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.122ns  (logic 7.260ns (59.893%)  route 4.862ns (40.107%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.032 r  m_vc/unamedDSP__5_i_18/O[2]
                         net (fo=1, routed)           0.554     9.586    m_vc/unamedDSP__5_i_18_n_5
    SLICE_X15Y93         LUT4 (Prop_lut4_I3_O)        0.301     9.887 r  m_vc/unamedDSP__5_i_4/O
                         net (fo=3, routed)           1.421    11.307    m_vc/unamedDSP__5_i_4_n_0
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.480    43.328    
                         clock uncertainty           -0.213    43.115    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362    42.753    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                         -11.307    
  -------------------------------------------------------------------
                         slack                                 31.446    

Slack (MET) :             31.451ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.133ns  (logic 7.461ns (61.493%)  route 4.672ns (38.507%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.864 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.732    -0.808    m_vc/clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.201 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.286     4.487    m_vc/unamedDSP__2_n_58
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[43]_P[18])
                                                      1.820     6.307 r  m_vc/unamedDSP__3/P[18]
                         net (fo=3, routed)           1.476     7.783    m_vc/unamedDSP__3_n_87
    SLICE_X13Y92         LUT3 (Prop_lut3_I0_O)        0.149     7.932 r  m_vc/unamedDSP_i_42/O
                         net (fo=2, routed)           0.645     8.577    m_vc/unamedDSP_i_42_n_0
    SLICE_X13Y93         LUT4 (Prop_lut4_I3_O)        0.332     8.909 r  m_vc/unamedDSP_i_46/O
                         net (fo=1, routed)           0.000     8.909    m_vc/unamedDSP_i_46_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.441 r  m_vc/unamedDSP_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.441    m_vc/unamedDSP_i_22_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.754 r  m_vc/unamedDSP_i_21/O[3]
                         net (fo=1, routed)           0.723    10.477    m_vc/unamedDSP_i_21_n_4
    SLICE_X11Y94         LUT4 (Prop_lut4_I3_O)        0.306    10.783 r  m_vc/unamedDSP_i_6/O
                         net (fo=2, routed)           0.542    11.325    m_vc/unamedDSP_i_6_n_0
    DSP48_X0Y38          DSP48E1                                      r  m_vc/unamedDSP/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.617    42.864    m_vc/clk
    DSP48_X0Y38          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.575    43.439    
                         clock uncertainty           -0.213    43.226    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.776    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.776    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                 31.451    

Slack (MET) :             31.460ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.131ns  (logic 7.311ns (60.267%)  route 4.820ns (39.733%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 42.865 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[21])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.737     8.092    m_vc/unamedDSP__8_n_84
    SLICE_X12Y95         LUT3 (Prop_lut3_I0_O)        0.153     8.245 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.924    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X12Y95         LUT4 (Prop_lut4_I3_O)        0.331     9.255 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.255    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.631 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.631    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.946 r  m_vc/unamedDSP__4_i_17/O[3]
                         net (fo=1, routed)           0.476    10.422    m_vc/unamedDSP__4_i_17_n_4
    SLICE_X11Y96         LUT4 (Prop_lut4_I3_O)        0.307    10.729 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.588    11.317    m_vc/unamedDSP__4_i_6_n_0
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.618    42.865    m_vc/clk
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.575    43.440    
                         clock uncertainty           -0.213    43.227    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.777    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.777    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                 31.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X10Y99         FDRE                                         r  m_i2s2/tx_data_l_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_l_reg[21]/Q
                         net (fo=1, routed)           0.135    -0.289    m_i2s2/tx_data_l_reg_n_0_[21]
    SLICE_X11Y99         LUT3 (Prop_lut3_I0_O)        0.046    -0.243 r  m_i2s2/tx_data_l_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    m_i2s2/tx_data_l_shift[21]_i_1_n_0
    SLICE_X11Y99         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X11Y99         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.213    -0.362    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.107    -0.255    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.188ns (50.514%)  route 0.184ns (49.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X13Y97         FDRE                                         r  m_i2s2/tx_data_l_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_i2s2/tx_data_l_reg[13]/Q
                         net (fo=1, routed)           0.184    -0.263    m_i2s2/tx_data_l_reg_n_0_[13]
    SLICE_X14Y97         LUT3 (Prop_lut3_I0_O)        0.047    -0.216 r  m_i2s2/tx_data_l_shift[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    m_i2s2/tx_data_l_shift[13]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.213    -0.359    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.131    -0.228    m_i2s2/tx_data_l_shift_reg[13]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_l_shift_reg[10]/Q
                         net (fo=1, routed)           0.163    -0.261    m_i2s2/tx_data_l_shift_reg_n_0_[10]
    SLICE_X14Y97         LUT3 (Prop_lut3_I2_O)        0.043    -0.218 r  m_i2s2/tx_data_l_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_i2s2/tx_data_l_shift[11]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.213    -0.375    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.131    -0.244    m_i2s2/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X14Y98         FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.135    -0.289    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X15Y98         LUT3 (Prop_lut3_I1_O)        0.045    -0.244 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    m_i2s2/tx_data_l_shift[16]_i_1_n_0
    SLICE_X15Y98         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X15Y98         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.213    -0.362    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.092    -0.270    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X12Y99         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_r_shift_reg[16]/Q
                         net (fo=1, routed)           0.163    -0.261    m_i2s2/tx_data_r_shift_reg_n_0_[16]
    SLICE_X12Y99         LUT3 (Prop_lut3_I2_O)        0.043    -0.218 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X12Y99         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.213    -0.375    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.131    -0.244    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_r_shift_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.261    m_i2s2/tx_data_r_shift_reg_n_0_[2]
    SLICE_X8Y98          LUT3 (Prop_lut3_I2_O)        0.043    -0.218 r  m_i2s2/tx_data_r_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_i2s2/tx_data_r_shift[3]_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[3]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.213    -0.375    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.131    -0.244    m_i2s2/tx_data_r_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.570    -0.594    m_i2s2/axis_clk
    SLICE_X10Y100        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  m_i2s2/tx_data_r_shift_reg[22]/Q
                         net (fo=1, routed)           0.163    -0.267    m_i2s2/tx_data_r_shift_reg_n_0_[22]
    SLICE_X10Y100        LUT3 (Prop_lut3_I2_O)        0.043    -0.224 r  m_i2s2/tx_data_r_shift[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    m_i2s2/tx_data_r_shift[23]_i_2_n_0
    SLICE_X10Y100        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.841    -0.832    m_i2s2/axis_clk
    SLICE_X10Y100        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.213    -0.381    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.131    -0.250    m_i2s2/tx_data_r_shift_reg[23]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.682%)  route 0.147ns (47.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.574    -0.590    m_i2s2/axis_clk
    SLICE_X12Y91         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  m_i2s2/rx_data_l_shift_reg[4]/Q
                         net (fo=2, routed)           0.147    -0.279    m_i2s2/rx_data_l_shift_reg_n_0_[4]
    SLICE_X13Y91         FDRE                                         r  m_i2s2/rx_data_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.845    -0.828    m_i2s2/axis_clk
    SLICE_X13Y91         FDRE                                         r  m_i2s2/rx_data_l_reg[4]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.213    -0.364    
    SLICE_X13Y91         FDRE (Hold_fdre_C_D)         0.059    -0.305    m_i2s2/rx_data_l_reg[4]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.969%)  route 0.185ns (53.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.574    -0.590    m_i2s2/axis_clk
    SLICE_X10Y90         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  m_i2s2/rx_data_l_shift_reg[16]/Q
                         net (fo=2, routed)           0.185    -0.241    m_i2s2/rx_data_l_shift_reg_n_0_[16]
    SLICE_X15Y89         FDRE                                         r  m_i2s2/rx_data_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.844    -0.829    m_i2s2/axis_clk
    SLICE_X15Y89         FDRE                                         r  m_i2s2/rx_data_l_reg[16]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.213    -0.341    
    SLICE_X15Y89         FDRE (Hold_fdre_C_D)         0.070    -0.271    m_i2s2/rx_data_l_reg[16]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.224ns (57.406%)  route 0.166ns (42.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X9Y98          FDRE                                         r  m_i2s2/tx_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  m_i2s2/tx_data_r_reg[5]/Q
                         net (fo=1, routed)           0.166    -0.294    m_i2s2/tx_data_r_reg_n_0_[5]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.096    -0.198 r  m_i2s2/tx_data_r_shift[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    m_i2s2/tx_data_r_shift[5]_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[5]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.213    -0.362    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.131    -0.231    m_i2s2/tx_data_r_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.033    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.157ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.410ns  (logic 7.466ns (60.159%)  route 4.944ns (39.841%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  m_vc/unamedDSP__5_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.910    m_vc/unamedDSP__5_i_18_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.233 r  m_vc/unamedDSP__4_i_19/O[1]
                         net (fo=1, routed)           0.298     9.531    m_vc/unamedDSP__4_i_19_n_6
    SLICE_X14Y94         LUT4 (Prop_lut4_I3_O)        0.306     9.837 r  m_vc/unamedDSP__5_i_1/O
                         net (fo=3, routed)           1.759    11.596    m_vc/unamedDSP__5_i_1_n_0
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.480    43.328    
                         clock uncertainty           -0.213    43.115    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    42.753    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                 31.157    

Slack (MET) :             31.255ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.313ns  (logic 7.342ns (59.629%)  route 4.971ns (40.371%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.108 r  m_vc/unamedDSP__5_i_18/O[3]
                         net (fo=1, routed)           0.968    10.076    m_vc/unamedDSP__5_i_18_n_4
    SLICE_X11Y94         LUT4 (Prop_lut4_I3_O)        0.307    10.383 r  m_vc/unamedDSP__5_i_3/O
                         net (fo=3, routed)           1.116    11.499    m_vc/unamedDSP__5_i_3_n_0
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.480    43.328    
                         clock uncertainty           -0.213    43.115    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    42.753    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 31.255    

Slack (MET) :             31.278ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.313ns  (logic 7.435ns (60.384%)  route 4.878ns (39.616%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 42.865 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[21])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.737     8.092    m_vc/unamedDSP__8_n_84
    SLICE_X12Y95         LUT3 (Prop_lut3_I0_O)        0.153     8.245 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.924    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X12Y95         LUT4 (Prop_lut4_I3_O)        0.331     9.255 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.255    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.631 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.631    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.748    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.071 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.554    10.625    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X11Y97         LUT4 (Prop_lut4_I3_O)        0.306    10.931 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.567    11.499    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.618    42.865    m_vc/clk
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.575    43.440    
                         clock uncertainty           -0.213    43.227    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.777    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.777    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 31.278    

Slack (MET) :             31.343ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__6/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.223ns  (logic 7.342ns (60.066%)  route 4.881ns (39.934%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 42.847 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.108 r  m_vc/unamedDSP__5_i_18/O[3]
                         net (fo=1, routed)           0.968    10.076    m_vc/unamedDSP__5_i_18_n_4
    SLICE_X11Y94         LUT4 (Prop_lut4_I3_O)        0.307    10.383 r  m_vc/unamedDSP__5_i_3/O
                         net (fo=3, routed)           1.026    11.409    m_vc/unamedDSP__5_i_3_n_0
    DSP48_X0Y41          DSP48E1                                      r  m_vc/unamedDSP__6/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.600    42.847    m_vc/clk
    DSP48_X0Y41          DSP48E1                                      r  m_vc/unamedDSP__6/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.213    43.114    
    DSP48_X0Y41          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    42.752    m_vc/unamedDSP__6
  -------------------------------------------------------------------
                         required time                         42.752    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                 31.343    

Slack (MET) :             31.345ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__6/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.221ns  (logic 7.466ns (61.092%)  route 4.755ns (38.908%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 42.847 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  m_vc/unamedDSP__5_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.910    m_vc/unamedDSP__5_i_18_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.233 r  m_vc/unamedDSP__4_i_19/O[1]
                         net (fo=1, routed)           0.298     9.531    m_vc/unamedDSP__4_i_19_n_6
    SLICE_X14Y94         LUT4 (Prop_lut4_I3_O)        0.306     9.837 r  m_vc/unamedDSP__5_i_1/O
                         net (fo=3, routed)           1.570    11.407    m_vc/unamedDSP__5_i_1_n_0
    DSP48_X0Y41          DSP48E1                                      r  m_vc/unamedDSP__6/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.600    42.847    m_vc/clk
    DSP48_X0Y41          DSP48E1                                      r  m_vc/unamedDSP__6/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.213    43.114    
    DSP48_X0Y41          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    42.752    m_vc/unamedDSP__6
  -------------------------------------------------------------------
                         required time                         42.752    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                 31.345    

Slack (MET) :             31.418ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.173ns  (logic 7.428ns (61.019%)  route 4.745ns (38.981%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 42.865 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[21])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.737     8.092    m_vc/unamedDSP__8_n_84
    SLICE_X12Y95         LUT3 (Prop_lut3_I0_O)        0.153     8.245 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.924    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X12Y95         LUT4 (Prop_lut4_I3_O)        0.331     9.255 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.255    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.631 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.631    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.748    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.063 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.577    10.640    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X13Y98         LUT4 (Prop_lut4_I3_O)        0.307    10.947 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.412    11.359    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.618    42.865    m_vc/clk
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.575    43.440    
                         clock uncertainty           -0.213    43.227    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.777    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.777    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 31.418    

Slack (MET) :             31.425ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.142ns  (logic 7.351ns (60.543%)  route 4.791ns (39.457%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  m_vc/unamedDSP__5_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.910    m_vc/unamedDSP__5_i_18_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.129 r  m_vc/unamedDSP__4_i_19/O[0]
                         net (fo=1, routed)           0.422     9.550    m_vc/unamedDSP__4_i_19_n_7
    SLICE_X14Y94         LUT4 (Prop_lut4_I3_O)        0.295     9.845 r  m_vc/unamedDSP__5_i_2/O
                         net (fo=3, routed)           1.482    11.328    m_vc/unamedDSP__5_i_2_n_0
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.480    43.328    
                         clock uncertainty           -0.213    43.115    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    42.753    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                 31.425    

Slack (MET) :             31.446ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.122ns  (logic 7.260ns (59.893%)  route 4.862ns (40.107%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[0])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.546     7.902    m_vc/unamedDSP__8_n_105
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.026 r  m_vc/unamedDSP__5_i_36/O
                         net (fo=1, routed)           0.000     8.026    m_vc/unamedDSP__5_i_36_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.559 r  m_vc/unamedDSP__5_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.559    m_vc/unamedDSP__5_i_21_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.676    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.793    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.032 r  m_vc/unamedDSP__5_i_18/O[2]
                         net (fo=1, routed)           0.554     9.586    m_vc/unamedDSP__5_i_18_n_5
    SLICE_X15Y93         LUT4 (Prop_lut4_I3_O)        0.301     9.887 r  m_vc/unamedDSP__5_i_4/O
                         net (fo=3, routed)           1.421    11.307    m_vc/unamedDSP__5_i_4_n_0
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.480    43.328    
                         clock uncertainty           -0.213    43.115    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362    42.753    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                         -11.307    
  -------------------------------------------------------------------
                         slack                                 31.446    

Slack (MET) :             31.451ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.133ns  (logic 7.461ns (61.493%)  route 4.672ns (38.507%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.864 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.732    -0.808    m_vc/clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.201 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.286     4.487    m_vc/unamedDSP__2_n_58
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[43]_P[18])
                                                      1.820     6.307 r  m_vc/unamedDSP__3/P[18]
                         net (fo=3, routed)           1.476     7.783    m_vc/unamedDSP__3_n_87
    SLICE_X13Y92         LUT3 (Prop_lut3_I0_O)        0.149     7.932 r  m_vc/unamedDSP_i_42/O
                         net (fo=2, routed)           0.645     8.577    m_vc/unamedDSP_i_42_n_0
    SLICE_X13Y93         LUT4 (Prop_lut4_I3_O)        0.332     8.909 r  m_vc/unamedDSP_i_46/O
                         net (fo=1, routed)           0.000     8.909    m_vc/unamedDSP_i_46_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.441 r  m_vc/unamedDSP_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.441    m_vc/unamedDSP_i_22_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.754 r  m_vc/unamedDSP_i_21/O[3]
                         net (fo=1, routed)           0.723    10.477    m_vc/unamedDSP_i_21_n_4
    SLICE_X11Y94         LUT4 (Prop_lut4_I3_O)        0.306    10.783 r  m_vc/unamedDSP_i_6/O
                         net (fo=2, routed)           0.542    11.325    m_vc/unamedDSP_i_6_n_0
    DSP48_X0Y38          DSP48E1                                      r  m_vc/unamedDSP/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.617    42.864    m_vc/clk
    DSP48_X0Y38          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.575    43.439    
                         clock uncertainty           -0.213    43.226    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.776    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.776    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                 31.451    

Slack (MET) :             31.460ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.131ns  (logic 7.311ns (60.267%)  route 4.820ns (39.733%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 42.865 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.726    -0.814    m_vc/clk
    DSP48_X0Y32          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.195 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.340     4.535    m_vc/unamedDSP__7_n_58
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[43]_P[21])
                                                      1.820     6.355 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.737     8.092    m_vc/unamedDSP__8_n_84
    SLICE_X12Y95         LUT3 (Prop_lut3_I0_O)        0.153     8.245 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.924    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X12Y95         LUT4 (Prop_lut4_I3_O)        0.331     9.255 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.255    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.631 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.631    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.946 r  m_vc/unamedDSP__4_i_17/O[3]
                         net (fo=1, routed)           0.476    10.422    m_vc/unamedDSP__4_i_17_n_4
    SLICE_X11Y96         LUT4 (Prop_lut4_I3_O)        0.307    10.729 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.588    11.317    m_vc/unamedDSP__4_i_6_n_0
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.618    42.865    m_vc/clk
    DSP48_X0Y39          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.575    43.440    
                         clock uncertainty           -0.213    43.227    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.777    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.777    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                 31.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X10Y99         FDRE                                         r  m_i2s2/tx_data_l_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_l_reg[21]/Q
                         net (fo=1, routed)           0.135    -0.289    m_i2s2/tx_data_l_reg_n_0_[21]
    SLICE_X11Y99         LUT3 (Prop_lut3_I0_O)        0.046    -0.243 r  m_i2s2/tx_data_l_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    m_i2s2/tx_data_l_shift[21]_i_1_n_0
    SLICE_X11Y99         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X11Y99         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.213    -0.362    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.107    -0.255    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.188ns (50.514%)  route 0.184ns (49.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X13Y97         FDRE                                         r  m_i2s2/tx_data_l_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_i2s2/tx_data_l_reg[13]/Q
                         net (fo=1, routed)           0.184    -0.263    m_i2s2/tx_data_l_reg_n_0_[13]
    SLICE_X14Y97         LUT3 (Prop_lut3_I0_O)        0.047    -0.216 r  m_i2s2/tx_data_l_shift[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    m_i2s2/tx_data_l_shift[13]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.213    -0.359    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.131    -0.228    m_i2s2/tx_data_l_shift_reg[13]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_l_shift_reg[10]/Q
                         net (fo=1, routed)           0.163    -0.261    m_i2s2/tx_data_l_shift_reg_n_0_[10]
    SLICE_X14Y97         LUT3 (Prop_lut3_I2_O)        0.043    -0.218 r  m_i2s2/tx_data_l_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_i2s2/tx_data_l_shift[11]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X14Y97         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.213    -0.375    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.131    -0.244    m_i2s2/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X14Y98         FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.135    -0.289    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X15Y98         LUT3 (Prop_lut3_I1_O)        0.045    -0.244 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    m_i2s2/tx_data_l_shift[16]_i_1_n_0
    SLICE_X15Y98         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X15Y98         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.213    -0.362    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.092    -0.270    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X12Y99         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_r_shift_reg[16]/Q
                         net (fo=1, routed)           0.163    -0.261    m_i2s2/tx_data_r_shift_reg_n_0_[16]
    SLICE_X12Y99         LUT3 (Prop_lut3_I2_O)        0.043    -0.218 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X12Y99         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.213    -0.375    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.131    -0.244    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/tx_data_r_shift_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.261    m_i2s2/tx_data_r_shift_reg_n_0_[2]
    SLICE_X8Y98          LUT3 (Prop_lut3_I2_O)        0.043    -0.218 r  m_i2s2/tx_data_r_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_i2s2/tx_data_r_shift[3]_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[3]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.213    -0.375    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.131    -0.244    m_i2s2/tx_data_r_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.570    -0.594    m_i2s2/axis_clk
    SLICE_X10Y100        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  m_i2s2/tx_data_r_shift_reg[22]/Q
                         net (fo=1, routed)           0.163    -0.267    m_i2s2/tx_data_r_shift_reg_n_0_[22]
    SLICE_X10Y100        LUT3 (Prop_lut3_I2_O)        0.043    -0.224 r  m_i2s2/tx_data_r_shift[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    m_i2s2/tx_data_r_shift[23]_i_2_n_0
    SLICE_X10Y100        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.841    -0.832    m_i2s2/axis_clk
    SLICE_X10Y100        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.213    -0.381    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.131    -0.250    m_i2s2/tx_data_r_shift_reg[23]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.682%)  route 0.147ns (47.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.574    -0.590    m_i2s2/axis_clk
    SLICE_X12Y91         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  m_i2s2/rx_data_l_shift_reg[4]/Q
                         net (fo=2, routed)           0.147    -0.279    m_i2s2/rx_data_l_shift_reg_n_0_[4]
    SLICE_X13Y91         FDRE                                         r  m_i2s2/rx_data_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.845    -0.828    m_i2s2/axis_clk
    SLICE_X13Y91         FDRE                                         r  m_i2s2/rx_data_l_reg[4]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.213    -0.364    
    SLICE_X13Y91         FDRE (Hold_fdre_C_D)         0.059    -0.305    m_i2s2/rx_data_l_reg[4]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.969%)  route 0.185ns (53.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.574    -0.590    m_i2s2/axis_clk
    SLICE_X10Y90         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  m_i2s2/rx_data_l_shift_reg[16]/Q
                         net (fo=2, routed)           0.185    -0.241    m_i2s2/rx_data_l_shift_reg_n_0_[16]
    SLICE_X15Y89         FDRE                                         r  m_i2s2/rx_data_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.844    -0.829    m_i2s2/axis_clk
    SLICE_X15Y89         FDRE                                         r  m_i2s2/rx_data_l_reg[16]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.213    -0.341    
    SLICE_X15Y89         FDRE (Hold_fdre_C_D)         0.070    -0.271    m_i2s2/rx_data_l_reg[16]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.224ns (57.406%)  route 0.166ns (42.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X9Y98          FDRE                                         r  m_i2s2/tx_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  m_i2s2/tx_data_r_reg[5]/Q
                         net (fo=1, routed)           0.166    -0.294    m_i2s2/tx_data_r_reg_n_0_[5]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.096    -0.198 r  m_i2s2/tx_data_r_shift[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    m_i2s2/tx_data_r_shift[5]_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X8Y98          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[5]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.213    -0.362    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.131    -0.231    m_i2s2/tx_data_r_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.033    





