<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1711297672">
  <File Type="PA-TCL" Name="ARM_MCU_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="ARM_MCU_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="ARM_MCU_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="ARM_MCU_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="ARM_MCU_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="ARM_MCU_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="ARM_MCU_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="ARM_MCU_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="ARM_MCU_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/tri_io_buf.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/ARM_MCU/ARM_MCU.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/ARM_MCU/hdl/ARM_MCU_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="ARM_MCU_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/usb104_a7.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/timing_usb104_a7.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_xlconstant_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_axi_bram_ctrl_0_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_util_vector_logic_5_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_tri_io_buf_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_axi_bram_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_xlconstant_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_axi_uartlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_util_vector_logic_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_rst_clk_wiz_0_50M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_CORTEXM3_AXI_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_util_vector_logic_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_util_vector_logic_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_util_vector_logic_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ARM_MCU_xbar_0"/>
</GenRun>
