{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 14:42:44 2020 " "Info: Processing started: Sat Feb 01 14:42:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part6a -c part6a --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part6a -c part6a --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter\[1\] " "Info: Detected ripple clock \"counter\[1\]\" as buffer" {  } { { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter\[25\] register counter\[0\] 219.73 MHz 4.551 ns Internal " "Info: Clock \"clk\" has Internal fmax of 219.73 MHz between source register \"counter\[25\]\" and destination register \"counter\[0\]\" (period= 4.551 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.340 ns + Longest register register " "Info: + Longest register to register delay is 4.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[25\] 1 REG LCFF_X19_Y32_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y32_N27; Fanout = 2; REG Node = 'counter\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[25] } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.406 ns) 1.409 ns Equal0~0 2 COMB LCCOMB_X21_Y29_N8 1 " "Info: 2: + IC(1.003 ns) + CELL(0.406 ns) = 1.409 ns; Loc. = LCCOMB_X21_Y29_N8; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { counter[25] Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.150 ns) 2.517 ns Equal0~4 3 COMB LCCOMB_X19_Y33_N2 1 " "Info: 3: + IC(0.958 ns) + CELL(0.150 ns) = 2.517 ns; Loc. = LCCOMB_X19_Y33_N2; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { Equal0~0 Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.150 ns) 3.379 ns Equal0~8 4 COMB LCCOMB_X20_Y32_N4 13 " "Info: 4: + IC(0.712 ns) + CELL(0.150 ns) = 3.379 ns; Loc. = LCCOMB_X20_Y32_N4; Fanout = 13; COMB Node = 'Equal0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { Equal0~4 Equal0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.150 ns) 4.256 ns counter~0 5 COMB LCCOMB_X19_Y33_N0 1 " "Info: 5: + IC(0.727 ns) + CELL(0.150 ns) = 4.256 ns; Loc. = LCCOMB_X19_Y33_N0; Fanout = 1; COMB Node = 'counter~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { Equal0~8 counter~0 } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.340 ns counter\[0\] 6 REG LCFF_X19_Y33_N1 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.340 ns; Loc. = LCFF_X19_Y33_N1; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter~0 counter[0] } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.940 ns ( 21.66 % ) " "Info: Total cell delay = 0.940 ns ( 21.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 78.34 % ) " "Info: Total interconnect delay = 3.400 ns ( 78.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.340 ns" { counter[25] Equal0~0 Equal0~4 Equal0~8 counter~0 counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.340 ns" { counter[25] {} Equal0~0 {} Equal0~4 {} Equal0~8 {} counter~0 {} counter[0] {} } { 0.000ns 1.003ns 0.958ns 0.712ns 0.727ns 0.000ns } { 0.000ns 0.406ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.682 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns counter\[0\] 3 REG LCFF_X19_Y33_N1 3 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X19_Y33_N1; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk~clkctrl counter[0] } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk clk~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk {} clk~combout {} clk~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.679 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns counter\[25\] 3 REG LCFF_X19_Y32_N27 2 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X19_Y32_N27; Fanout = 2; REG Node = 'counter\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clk~clkctrl counter[25] } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl counter[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} counter[25] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk clk~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk {} clk~combout {} clk~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl counter[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} counter[25] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.340 ns" { counter[25] Equal0~0 Equal0~4 Equal0~8 counter~0 counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.340 ns" { counter[25] {} Equal0~0 {} Equal0~4 {} Equal0~8 {} counter~0 {} counter[0] {} } { 0.000ns 1.003ns 0.958ns 0.712ns 0.727ns 0.000ns } { 0.000ns 0.406ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk clk~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk {} clk~combout {} clk~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl counter[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} counter[25] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "addr\[0\] Haz clk 1.926 ns register " "Info: tsu for register \"addr\[0\]\" (data pin = \"Haz\", clock pin = \"clk\") is 1.926 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.601 ns + Longest pin register " "Info: + Longest pin to register delay is 8.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Haz 1 PIN PIN_W19 11 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_W19; Fanout = 11; PIN Node = 'Haz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Haz } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.377 ns) + CELL(0.275 ns) 7.492 ns addr\[0\]~3 2 COMB LCCOMB_X59_Y34_N0 4 " "Info: 2: + IC(6.377 ns) + CELL(0.275 ns) = 7.492 ns; Loc. = LCCOMB_X59_Y34_N0; Fanout = 4; COMB Node = 'addr\[0\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.652 ns" { Haz addr[0]~3 } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.660 ns) 8.601 ns addr\[0\] 3 REG LCFF_X60_Y34_N17 10 " "Info: 3: + IC(0.449 ns) + CELL(0.660 ns) = 8.601 ns; Loc. = LCFF_X60_Y34_N17; Fanout = 10; REG Node = 'addr\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { addr[0]~3 addr[0] } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.775 ns ( 20.64 % ) " "Info: Total cell delay = 1.775 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.826 ns ( 79.36 % ) " "Info: Total interconnect delay = 6.826 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.601 ns" { Haz addr[0]~3 addr[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.601 ns" { Haz {} Haz~combout {} addr[0]~3 {} addr[0] {} } { 0.000ns 0.000ns 6.377ns 0.449ns } { 0.000ns 0.840ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.639 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.787 ns) 3.579 ns counter\[1\] 2 REG LCFF_X19_Y33_N9 4 " "Info: 2: + IC(1.793 ns) + CELL(0.787 ns) = 3.579 ns; Loc. = LCFF_X19_Y33_N9; Fanout = 4; REG Node = 'counter\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { clk counter[1] } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.000 ns) 5.076 ns counter\[1\]~clkctrl 3 COMB CLKCTRL_G10 10 " "Info: 3: + IC(1.497 ns) + CELL(0.000 ns) = 5.076 ns; Loc. = CLKCTRL_G10; Fanout = 10; COMB Node = 'counter\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { counter[1] counter[1]~clkctrl } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 6.639 ns addr\[0\] 4 REG LCFF_X60_Y34_N17 10 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 6.639 ns; Loc. = LCFF_X60_Y34_N17; Fanout = 10; REG Node = 'addr\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { counter[1]~clkctrl addr[0] } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.99 % ) " "Info: Total cell delay = 2.323 ns ( 34.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.316 ns ( 65.01 % ) " "Info: Total interconnect delay = 4.316 ns ( 65.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { clk counter[1] counter[1]~clkctrl addr[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { clk {} clk~combout {} counter[1] {} counter[1]~clkctrl {} addr[0] {} } { 0.000ns 0.000ns 1.793ns 1.497ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.601 ns" { Haz addr[0]~3 addr[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.601 ns" { Haz {} Haz~combout {} addr[0]~3 {} addr[0] {} } { 0.000ns 0.000ns 6.377ns 0.449ns } { 0.000ns 0.840ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { clk counter[1] counter[1]~clkctrl addr[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { clk {} clk~combout {} counter[1] {} counter[1]~clkctrl {} addr[0] {} } { 0.000ns 0.000ns 1.793ns 1.497ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk lights\[4\] lights\[4\]~reg0 12.872 ns register " "Info: tco from clock \"clk\" to destination pin \"lights\[4\]\" through register \"lights\[4\]~reg0\" is 12.872 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.638 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.787 ns) 3.579 ns counter\[1\] 2 REG LCFF_X19_Y33_N9 4 " "Info: 2: + IC(1.793 ns) + CELL(0.787 ns) = 3.579 ns; Loc. = LCFF_X19_Y33_N9; Fanout = 4; REG Node = 'counter\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { clk counter[1] } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.000 ns) 5.076 ns counter\[1\]~clkctrl 3 COMB CLKCTRL_G10 10 " "Info: 3: + IC(1.497 ns) + CELL(0.000 ns) = 5.076 ns; Loc. = CLKCTRL_G10; Fanout = 10; COMB Node = 'counter\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { counter[1] counter[1]~clkctrl } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 6.638 ns lights\[4\]~reg0 4 REG LCFF_X59_Y34_N19 1 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 6.638 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 1; REG Node = 'lights\[4\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { counter[1]~clkctrl lights[4]~reg0 } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.00 % ) " "Info: Total cell delay = 2.323 ns ( 35.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.315 ns ( 65.00 % ) " "Info: Total interconnect delay = 4.315 ns ( 65.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { clk counter[1] counter[1]~clkctrl lights[4]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { clk {} clk~combout {} counter[1] {} counter[1]~clkctrl {} lights[4]~reg0 {} } { 0.000ns 0.000ns 1.793ns 1.497ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 34 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.984 ns + Longest register pin " "Info: + Longest register to pin delay is 5.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lights\[4\]~reg0 1 REG LCFF_X59_Y34_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 1; REG Node = 'lights\[4\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lights[4]~reg0 } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.176 ns) + CELL(2.808 ns) 5.984 ns lights\[4\] 2 PIN PIN_AE22 0 " "Info: 2: + IC(3.176 ns) + CELL(2.808 ns) = 5.984 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'lights\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.984 ns" { lights[4]~reg0 lights[4] } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 46.93 % ) " "Info: Total cell delay = 2.808 ns ( 46.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.176 ns ( 53.07 % ) " "Info: Total interconnect delay = 3.176 ns ( 53.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.984 ns" { lights[4]~reg0 lights[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.984 ns" { lights[4]~reg0 {} lights[4] {} } { 0.000ns 3.176ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { clk counter[1] counter[1]~clkctrl lights[4]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { clk {} clk~combout {} counter[1] {} counter[1]~clkctrl {} lights[4]~reg0 {} } { 0.000ns 0.000ns 1.793ns 1.497ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.984 ns" { lights[4]~reg0 lights[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.984 ns" { lights[4]~reg0 {} lights[4] {} } { 0.000ns 3.176ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lights\[1\]~reg0 RT clk 3.999 ns register " "Info: th for register \"lights\[1\]~reg0\" (data pin = \"RT\", clock pin = \"clk\") is 3.999 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.638 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.787 ns) 3.579 ns counter\[1\] 2 REG LCFF_X19_Y33_N9 4 " "Info: 2: + IC(1.793 ns) + CELL(0.787 ns) = 3.579 ns; Loc. = LCFF_X19_Y33_N9; Fanout = 4; REG Node = 'counter\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { clk counter[1] } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.000 ns) 5.076 ns counter\[1\]~clkctrl 3 COMB CLKCTRL_G10 10 " "Info: 3: + IC(1.497 ns) + CELL(0.000 ns) = 5.076 ns; Loc. = CLKCTRL_G10; Fanout = 10; COMB Node = 'counter\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { counter[1] counter[1]~clkctrl } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 6.638 ns lights\[1\]~reg0 4 REG LCFF_X59_Y34_N25 1 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 6.638 ns; Loc. = LCFF_X59_Y34_N25; Fanout = 1; REG Node = 'lights\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { counter[1]~clkctrl lights[1]~reg0 } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.00 % ) " "Info: Total cell delay = 2.323 ns ( 35.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.315 ns ( 65.00 % ) " "Info: Total interconnect delay = 4.315 ns ( 65.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { clk counter[1] counter[1]~clkctrl lights[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { clk {} clk~combout {} counter[1] {} counter[1]~clkctrl {} lights[1]~reg0 {} } { 0.000ns 0.000ns 1.793ns 1.497ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 34 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.905 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns RT 1 PIN PIN_D13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 7; PIN Node = 'RT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RT } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.420 ns) 2.821 ns lights~1 2 COMB LCCOMB_X59_Y34_N24 1 " "Info: 2: + IC(1.422 ns) + CELL(0.420 ns) = 2.821 ns; Loc. = LCCOMB_X59_Y34_N24; Fanout = 1; COMB Node = 'lights~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { RT lights~1 } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.905 ns lights\[1\]~reg0 3 REG LCFF_X59_Y34_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.905 ns; Loc. = LCFF_X59_Y34_N25; Fanout = 1; REG Node = 'lights\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lights~1 lights[1]~reg0 } "NODE_NAME" } } { "part6a.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part6a/part6a.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 51.05 % ) " "Info: Total cell delay = 1.483 ns ( 51.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.422 ns ( 48.95 % ) " "Info: Total interconnect delay = 1.422 ns ( 48.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { RT lights~1 lights[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.905 ns" { RT {} RT~combout {} lights~1 {} lights[1]~reg0 {} } { 0.000ns 0.000ns 1.422ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { clk counter[1] counter[1]~clkctrl lights[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { clk {} clk~combout {} counter[1] {} counter[1]~clkctrl {} lights[1]~reg0 {} } { 0.000ns 0.000ns 1.793ns 1.497ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { RT lights~1 lights[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.905 ns" { RT {} RT~combout {} lights~1 {} lights[1]~reg0 {} } { 0.000ns 0.000ns 1.422ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 14:42:45 2020 " "Info: Processing ended: Sat Feb 01 14:42:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
