# CSL 202  - DIGITAL LAB
## KTU 2019 SCHEME
### Verilog Programs for Digital Electronics

| ExpNo | Experiment Name |
|----------|----------|
|1   | NOT Gate   |
|2   | AND Gate   |
|3   | OR Gate  |
|4   | XOR Gate   |
|5   | NAND Gate  |
|6   | NOR Gate   |
|7   | Multiplexer   |
|8   | Demultiplexer   |
|9   | Adders |
|10   | 4 Bit Adder   |
|11   | BCD Adder   |
|12   | Full Adder using Half Adder  |
|13   | Three and Four Variable K-Map   |
