# module_rtl

&check; means the module is done; blank means the module is not done yet.

|Module|Verification|Synthesis|
|---|---|---|
|accumulator|&check;||
|adder|&check;||
|adder_reg|&check;||
|mod_accumulator|&check;||
|mod_adder|&check;||
|mod_adder_reg|&check;||
|outerprodrc|&check;||
|register|&check;||
|sobolrng|&check;||

To allow synthesis on UCF CECS machines, please refer to automated scripts [here](https://github.com/UNARY-Lab/Tools/tree/main/script-auto-syn-pr-ucf-cecs).
