

================================================================
== Synthesis Summary Report of 'QuantumMonteCarloU50'
================================================================
+ General Information: 
    * Date:           Sat Sep 25 09:41:19 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        SQA-Vitis
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu35p-fsvh2892-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------------------------+--------+-------+----------+-----------+----------+----------+-------+----------+----------+-----------+--------------+--------------+-----+
    |                                    Modules                                   |  Issue |       | Latency  |  Latency  | Iteration|          |  Trip |          |          |           |              |              |     |
    |                                    & Loops                                   |  Type  | Slack | (cycles) |    (ns)   |  Latency | Interval | Count | Pipelined|   BRAM   |    DSP    |      FF      |      LUT     | URAM|
    +------------------------------------------------------------------------------+--------+-------+----------+-----------+----------+----------+-------+----------+----------+-----------+--------------+--------------+-----+
    |+ QuantumMonteCarloU50                                                        |  Timing|  -0.53|  26606840|  8.868e+07|         -|  26606841|      -|        no|  252 (9%)|  934 (15%)|  276681 (15%)|  187856 (21%)|    -|
    | + grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1_fu_961     |       -|   0.00|      2051|  6.836e+03|         -|      2051|      -|        no|         -|          -|    1018 (~0%)|     591 (~0%)|    -|
    |  o READ_TROTTERS_READ_TROTTERS_1                                             |       -|   2.43|      2049|  6.829e+03|         3|         1|   2048|       yes|         -|          -|             -|             -|    -|
    | + grp_QuantumMonteCarloU50_Pipeline_READ_JCOUP_fu_984                        |       -|   0.00|       842|  2.806e+03|         -|       842|      -|        no|         -|          -|    29005 (1%)|    2755 (~0%)|    -|
    |  o READ_JCOUP                                                                |      II|   2.43|       840|  2.800e+03|        76|         3|    256|       yes|         -|          -|             -|             -|    -|
    | + grp_Run_fu_997                                                             |  Timing|  -0.53|       427|  1.423e+03|         -|       427|      -|        no|         -|   128 (2%)|    30890 (1%)|    21583 (2%)|    -|
    |  + grp_Run_Pipeline_SUM_UP_fu_1303                                           |       -|   0.09|       312|  1.040e+03|         -|       312|      -|        no|         -|   118 (1%)|    27135 (1%)|    18235 (2%)|    -|
    |   o SUM_UP                                                                   |      II|   2.43|       310|  1.033e+03|        57|         2|    128|       yes|         -|          -|             -|             -|    -|
    | + grp_Run_fu_1005                                                            |  Timing|  -0.53|       427|  1.423e+03|         -|       427|      -|        no|         -|   128 (2%)|    30890 (1%)|    21583 (2%)|    -|
    |  + grp_Run_Pipeline_SUM_UP_fu_1303                                           |       -|   0.09|       312|  1.040e+03|         -|       312|      -|        no|         -|   118 (1%)|    27135 (1%)|    18235 (2%)|    -|
    |   o SUM_UP                                                                   |      II|   2.43|       310|  1.033e+03|        57|         2|    128|       yes|         -|          -|             -|             -|    -|
    | + grp_Run_fu_1013                                                            |  Timing|  -0.53|       427|  1.423e+03|         -|       427|      -|        no|         -|   128 (2%)|    30890 (1%)|    21583 (2%)|    -|
    |  + grp_Run_Pipeline_SUM_UP_fu_1303                                           |       -|   0.09|       312|  1.040e+03|         -|       312|      -|        no|         -|   118 (1%)|    27135 (1%)|    18235 (2%)|    -|
    |   o SUM_UP                                                                   |      II|   2.43|       310|  1.033e+03|        57|         2|    128|       yes|         -|          -|             -|             -|    -|
    | + grp_Run_fu_1021                                                            |  Timing|  -0.53|       427|  1.423e+03|         -|       427|      -|        no|         -|   128 (2%)|    30890 (1%)|    21583 (2%)|    -|
    |  + grp_Run_Pipeline_SUM_UP_fu_1303                                           |       -|   0.09|       312|  1.040e+03|         -|       312|      -|        no|         -|   118 (1%)|    27135 (1%)|    18235 (2%)|    -|
    |   o SUM_UP                                                                   |      II|   2.43|       310|  1.033e+03|        57|         2|    128|       yes|         -|          -|             -|             -|    -|
    | + grp_Run_fu_1029                                                            |  Timing|  -0.53|       427|  1.423e+03|         -|       427|      -|        no|         -|   128 (2%)|    30890 (1%)|    21583 (2%)|    -|
    |  + grp_Run_Pipeline_SUM_UP_fu_1303                                           |       -|   0.09|       312|  1.040e+03|         -|       312|      -|        no|         -|   118 (1%)|    27135 (1%)|    18235 (2%)|    -|
    |   o SUM_UP                                                                   |      II|   2.43|       310|  1.033e+03|        57|         2|    128|       yes|         -|          -|             -|             -|    -|
    | + grp_Run_fu_1037                                                            |  Timing|  -0.53|       427|  1.423e+03|         -|       427|      -|        no|         -|   128 (2%)|    30890 (1%)|    21583 (2%)|    -|
    |  + grp_Run_Pipeline_SUM_UP_fu_1303                                           |       -|   0.09|       312|  1.040e+03|         -|       312|      -|        no|         -|   118 (1%)|    27135 (1%)|    18235 (2%)|    -|
    |   o SUM_UP                                                                   |      II|   2.43|       310|  1.033e+03|        57|         2|    128|       yes|         -|          -|             -|             -|    -|
    | + grp_Run_fu_1045                                                            |  Timing|  -0.53|       427|  1.423e+03|         -|       427|      -|        no|         -|   128 (2%)|    30890 (1%)|    21583 (2%)|    -|
    |  + grp_Run_Pipeline_SUM_UP_fu_1303                                           |       -|   0.09|       312|  1.040e+03|         -|       312|      -|        no|         -|   118 (1%)|    27135 (1%)|    18235 (2%)|    -|
    |   o SUM_UP                                                                   |      II|   2.43|       310|  1.033e+03|        57|         2|    128|       yes|         -|          -|             -|             -|    -|
    | + grp_RunFinal_fu_1053                                                       |       -|   0.09|        22|     73.326|         -|        22|      -|        no|         -|    5 (~0%)|     800 (~0%)|     733 (~0%)|    -|
    | + grp_RunFinal_fu_1072                                                       |       -|   0.09|        22|     73.326|         -|        22|      -|        no|         -|    5 (~0%)|     800 (~0%)|     733 (~0%)|    -|
    | + grp_RunFinal_fu_1091                                                       |       -|   0.09|        22|     73.326|         -|        22|      -|        no|         -|    5 (~0%)|     800 (~0%)|     733 (~0%)|    -|
    | + grp_RunFinal_fu_1110                                                       |       -|   0.09|        22|     73.326|         -|        22|      -|        no|         -|    5 (~0%)|     800 (~0%)|     733 (~0%)|    -|
    | + grp_RunFinal_fu_1129                                                       |       -|   0.09|        22|     73.326|         -|        22|      -|        no|         -|    5 (~0%)|     800 (~0%)|     733 (~0%)|    -|
    | + grp_RunFinal_fu_1148                                                       |       -|   0.09|        22|     73.326|         -|        22|      -|        no|         -|    5 (~0%)|     800 (~0%)|     733 (~0%)|    -|
    | + grp_RunFinal_fu_1167                                                       |       -|   0.09|        22|     73.326|         -|        22|      -|        no|         -|    5 (~0%)|     800 (~0%)|     733 (~0%)|    -|
    | + grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_1187                      |       -|   0.23|       271|    903.243|         -|       271|      -|        no|         -|          -|   15078 (~0%)|    14714 (1%)|    -|
    |  o SHIFT_JCOUP                                                               |       -|   2.43|       269|    896.577|        15|         1|    256|       yes|         -|          -|             -|             -|    -|
    | + grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1_fu_1207  |       -|   0.00|      2052|  6.839e+03|         -|      2052|      -|        no|         -|          -|    1126 (~0%)|    1051 (~0%)|    -|
    |  o WRITE_TROTTERS_WRITE_TROTTERS_1                                           |       -|   2.43|      2050|  6.833e+03|         4|         1|   2048|       yes|         -|          -|             -|             -|    -|
    | o LOOP_STAGE                                                                 |       -|   2.43|  26602593|  8.867e+07|      1623|         -|  16391|        no|         -|          -|             -|             -|    -|
    +------------------------------------------------------------------------------+--------+-------+----------+-----------+----------+----------+-------+----------+----------+-----------+--------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+--------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width   | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)     |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+--------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 64 -> 512    | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_gmem1 | 2048 -> 1024 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_gmem2 | 32 -> 32     | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_gmem3 | 32 -> 32     | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+-------------+--------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| trotters | inout     | ap_uint<64>*  |
| jcoup    | in        |  const *      |
| h        | in        | float const * |
| jperp    | in        | float const   |
| beta     | in        | float const   |
| log_rand | in        | float const * |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+--------------------------+-----------+----------+-----------------------+
| Argument | HW Name                  | HW Type   | HW Usage | HW Info               |
+----------+--------------------------+-----------+----------+-----------------------+
| trotters | m_axi_gmem0              | interface |          |                       |
| trotters | s_axi_control trotters_1 | register  | offset   | offset=0x10, range=32 |
| trotters | s_axi_control trotters_2 | register  | offset   | offset=0x14, range=32 |
| jcoup    | m_axi_gmem1              | interface |          |                       |
| jcoup    | s_axi_control jcoup_1    | register  | offset   | offset=0x1c, range=32 |
| jcoup    | s_axi_control jcoup_2    | register  | offset   | offset=0x20, range=32 |
| h        | m_axi_gmem2              | interface |          |                       |
| h        | s_axi_control h_1        | register  | offset   | offset=0x28, range=32 |
| h        | s_axi_control h_2        | register  | offset   | offset=0x2c, range=32 |
| jperp    | s_axi_control jperp      | register  |          | offset=0x34, range=32 |
| beta     | s_axi_control beta       | register  |          | offset=0x3c, range=32 |
| log_rand | m_axi_gmem3              | interface |          |                       |
| log_rand | s_axi_control log_rand_1 | register  | offset   | offset=0x44, range=32 |
| log_rand | s_axi_control log_rand_2 | register  | offset   | offset=0x48, range=32 |
+----------+--------------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
| HW Interface | Message                                                                                                                                                                                                                         | Location                                                        |
+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
| m_axi_gmem0  | Multiple burst reads of length 256 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.       | Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:260:5  |
| m_axi_gmem1  | Multiple burst reads of variable length and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:319:23 |
| m_axi_gmem0  | Multiple burst writes of length 256 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.      | Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:351:5  |
+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+

* Bursts and Widening Missed
+--------------+----------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+
| HW Interface | Variable | Problem                                                                        | Resolution | Location                                                        |
+--------------+----------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+
| m_axi_gmem1  | jcoup    | Alignment is insufficient, current alignment is 64 byte(s) but 256 is required | 214-228    | Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:319:23 |
+--------------+----------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

