set verilog_files {\
	Adder.v\
	ALU.v\
	CPUDef.v\
	CU.v\
	PIC16C57.v\
	RegisterFile.v\
	Stack.v\
	TestPIC16C57.v\
}

set clk clk

set top_des_name PIC16C57

set dont_touch_module_name TSC
