DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "NSK600_lib"
unitName "typedef_p"
)
]
instances [
(Instance
name "i11_5_1_ram_dt"
duLibraryName "NSK600_lib"
duName "ram_s1"
elements [
]
mwi 0
uid 160,0
)
(Instance
name "i11_5_1_mux_tdm_rx"
duLibraryName "NSK600_lib"
duName "mux_tdm_rx"
elements [
]
mwi 0
uid 224,0
)
]
libraryRefs [
"ieee"
"NSK600_lib"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hdl_vm"
)
(vvPair
variable "HDSDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_2trans\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_2trans\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_2trans"
)
(vvPair
variable "d_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_2trans"
)
(vvPair
variable "date"
value "2011-07-01"
)
(vvPair
variable "day"
value "Fr"
)
(vvPair
variable "day_long"
value "Freitag"
)
(vvPair
variable "dd"
value "01"
)
(vvPair
variable "entity_name"
value "dt_2trans"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0014426"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_lib"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/NSK600_lib/work/"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/implementation"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "dt_2trans"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "Juli"
)
(vvPair
variable "p"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_2trans\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_2trans\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "NSK600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_pe_6.5a\\win32pe"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2010a_Update2.254\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "10:22:31"
)
(vvPair
variable "unit"
value "dt_2trans"
)
(vvPair
variable "user"
value "CHSTRUE"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (SaComponent
uid 160,0
optionalChildren [
*2 (CptPort
uid 132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,24625,40000,25375"
)
tg (CPTG
uid 134,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 135,0
va (VaSet
)
xt "41000,24500,42400,25500"
st "din"
blo "41000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 14
suid 11,0
)
)
)
*3 (CptPort
uid 136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,26625,54750,27375"
)
tg (CPTG
uid 138,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 139,0
va (VaSet
)
xt "51200,26500,53000,27500"
st "dout"
ju 2
blo "53000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 13
suid 12,0
)
)
)
*4 (CptPort
uid 140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 141,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,27625,54750,28375"
)
tg (CPTG
uid 142,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 143,0
va (VaSet
)
xt "50600,27500,53000,28500"
st "rd_ptr"
ju 2
blo "53000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_ptr"
t "integer"
b "RANGE 0 to 16383"
o 16
suid 13,0
)
)
)
*5 (CptPort
uid 144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 145,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,25625,40000,26375"
)
tg (CPTG
uid 146,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 147,0
va (VaSet
)
xt "41000,25500,42200,26500"
st "wr"
blo "41000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "wr"
t "std_logic"
o 18
suid 14,0
)
)
)
*6 (CptPort
uid 148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 149,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,26625,40000,27375"
)
tg (CPTG
uid 150,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 151,0
va (VaSet
)
xt "41000,26500,43500,27500"
st "wr_ptr"
blo "41000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_ptr"
t "integer"
b "RANGE 0 to 16383"
o 17
suid 15,0
)
)
)
*7 (CptPort
uid 152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 153,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,24625,54750,25375"
)
tg (CPTG
uid 154,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155,0
va (VaSet
)
xt "51700,24500,53000,25500"
st "clk"
ju 2
blo "53000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 16,0
)
)
)
*8 (CptPort
uid 156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 157,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,25625,54750,26375"
)
tg (CPTG
uid 158,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 159,0
va (VaSet
)
xt "50100,25500,53000,26500"
st "reset_n"
ju 2
blo "53000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 3
suid 17,0
)
)
)
]
shape (Rectangle
uid 161,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "40000,24000,54000,29000"
)
oxt "15000,7000,28000,12000"
ttg (MlTextGroup
uid 162,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*9 (Text
uid 163,0
va (VaSet
font "Arial,8,1"
)
xt "44500,25000,49500,26000"
st "NSK600_lib"
blo "44500,25800"
tm "BdLibraryNameMgr"
)
*10 (Text
uid 164,0
va (VaSet
font "Arial,8,1"
)
xt "44500,26000,47500,27000"
st "ram_s1"
blo "44500,26800"
tm "CptNameMgr"
)
*11 (Text
uid 165,0
va (VaSet
font "Arial,8,1"
)
xt "44500,27000,50900,28000"
st "i11_5_1_ram_dt"
blo "44500,27800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 166,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 167,0
text (MLText
uid 168,0
va (VaSet
font "Courier New,8,0"
)
xt "20000,19800,20000,19800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 169,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "40250,27250,41750,28750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*12 (SaComponent
uid 224,0
optionalChildren [
*13 (CptPort
uid 234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 235,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,16625,18000,17375"
)
tg (CPTG
uid 236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 237,0
va (VaSet
)
xt "19000,16500,20300,17500"
st "clk"
blo "19000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*14 (CptPort
uid 238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,17625,18000,18375"
)
tg (CPTG
uid 240,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 241,0
va (VaSet
)
xt "19000,17500,21900,18500"
st "reset_n"
blo "19000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 2
)
)
)
*15 (CptPort
uid 242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 243,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,26625,18000,27375"
)
tg (CPTG
uid 244,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 245,0
va (VaSet
)
xt "19000,26500,25300,27500"
st "control_digtrans"
blo "19000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "control_digtrans"
t "t_control_digtrans"
o 3
)
)
)
*16 (CptPort
uid 246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 247,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,19625,18000,20375"
)
tg (CPTG
uid 248,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 249,0
va (VaSet
)
xt "19000,19500,21400,20500"
st "rxd_in"
blo "19000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "rxd_in"
t "std_logic"
o 4
)
)
)
*17 (CptPort
uid 250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 251,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,16625,33750,17375"
)
tg (CPTG
uid 252,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 253,0
va (VaSet
)
xt "27200,16500,32000,17500"
st "rxd_out_tdm"
ju 2
blo "32000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd_out_tdm"
t "std_logic"
o 5
)
)
)
*18 (CptPort
uid 254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,24625,33750,25375"
)
tg (CPTG
uid 256,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 257,0
va (VaSet
)
xt "27800,24500,32000,25500"
st "rxd_out_dt"
ju 2
blo "32000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd_out_dt"
t "std_logic"
o 6
)
)
)
*19 (CptPort
uid 258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,20625,18000,21375"
)
tg (CPTG
uid 260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 261,0
va (VaSet
)
xt "19000,20500,23400,21500"
st "enp_rxd_in"
blo "19000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_rxd_in"
t "std_logic"
o 7
)
)
)
*20 (CptPort
uid 266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 267,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,21625,18000,22375"
)
tg (CPTG
uid 268,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 269,0
va (VaSet
)
xt "19000,21500,23900,22500"
st "wr_ptr_rx_in"
blo "19000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_ptr_rx_in"
t "integer"
b "range 0 to 16383"
o 10
)
)
)
*21 (CptPort
uid 270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,18625,33750,19375"
)
tg (CPTG
uid 272,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 273,0
va (VaSet
)
xt "25100,18500,32000,19500"
st "wr_ptr_rx_out_tdm"
ju 2
blo "32000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_ptr_rx_out_tdm"
t "integer"
b "range 0 to 16383"
o 11
)
)
)
*22 (CptPort
uid 274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 275,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,26625,33750,27375"
)
tg (CPTG
uid 276,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 277,0
va (VaSet
)
xt "25700,26500,32000,27500"
st "wr_ptr_rx_out_dt"
ju 2
blo "32000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_ptr_rx_out_dt"
t "integer"
b "range 0 to 16383"
o 12
)
)
)
*23 (CptPort
uid 678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,25625,33750,26375"
)
tg (CPTG
uid 680,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 681,0
va (VaSet
)
xt "26200,25500,32000,26500"
st "enp_rxd_out_dt"
ju 2
blo "32000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_rxd_out_dt"
t "std_logic"
o 9
)
)
)
*24 (CptPort
uid 682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,17625,33750,18375"
)
tg (CPTG
uid 684,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 685,0
va (VaSet
)
xt "25600,17500,32000,18500"
st "enp_rxd_out_tdm"
ju 2
blo "32000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_rxd_out_tdm"
t "std_logic"
o 8
)
)
)
]
shape (Rectangle
uid 225,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,16000,33000,29000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 226,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*25 (Text
uid 227,0
va (VaSet
font "Arial,8,1"
)
xt "24300,21000,29300,22000"
st "NSK600_lib"
blo "24300,21800"
tm "BdLibraryNameMgr"
)
*26 (Text
uid 228,0
va (VaSet
font "Arial,8,1"
)
xt "24300,22000,29700,23000"
st "mux_tdm_rx"
blo "24300,22800"
tm "CptNameMgr"
)
*27 (Text
uid 229,0
va (VaSet
font "Arial,8,1"
)
xt "24300,23000,32700,24000"
st "i11_5_1_mux_tdm_rx"
blo "24300,23800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 230,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 231,0
text (MLText
uid 232,0
va (VaSet
font "Courier New,8,0"
)
xt "33000,16000,33000,16000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 233,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,27250,19750,28750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*28 (PortIoIn
uid 278,0
shape (CompositeShape
uid 279,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 280,0
sl 0
ro 270
xt "9000,10625,10500,11375"
)
(Line
uid 281,0
sl 0
ro 270
xt "10500,11000,11000,11000"
pts [
"10500,11000"
"11000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 282,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 283,0
va (VaSet
)
xt "6700,10500,8000,11500"
st "clk"
ju 2
blo "8000,11300"
tm "WireNameMgr"
)
)
)
*29 (PortIoIn
uid 284,0
shape (CompositeShape
uid 285,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 286,0
sl 0
ro 270
xt "9000,12625,10500,13375"
)
(Line
uid 287,0
sl 0
ro 270
xt "10500,13000,11000,13000"
pts [
"10500,13000"
"11000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 288,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 289,0
va (VaSet
)
xt "5100,12500,8000,13500"
st "reset_n"
ju 2
blo "8000,13300"
tm "WireNameMgr"
)
)
)
*30 (PortIoIn
uid 290,0
shape (CompositeShape
uid 291,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 292,0
sl 0
ro 270
xt "9000,19625,10500,20375"
)
(Line
uid 293,0
sl 0
ro 270
xt "10500,20000,11000,20000"
pts [
"10500,20000"
"11000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 294,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 295,0
va (VaSet
)
xt "5600,19500,8000,20500"
st "rxd_in"
ju 2
blo "8000,20300"
tm "WireNameMgr"
)
)
)
*31 (PortIoIn
uid 296,0
shape (CompositeShape
uid 297,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 298,0
sl 0
ro 270
xt "9000,20625,10500,21375"
)
(Line
uid 299,0
sl 0
ro 270
xt "10500,21000,11000,21000"
pts [
"10500,21000"
"11000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 300,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 301,0
va (VaSet
)
xt "3600,20500,8000,21500"
st "enp_rxd_in"
ju 2
blo "8000,21300"
tm "WireNameMgr"
)
)
)
*32 (PortIoIn
uid 302,0
shape (CompositeShape
uid 303,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 304,0
sl 0
ro 270
xt "9000,21625,10500,22375"
)
(Line
uid 305,0
sl 0
ro 270
xt "10500,22000,11000,22000"
pts [
"10500,22000"
"11000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 306,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 307,0
va (VaSet
)
xt "3100,21500,8000,22500"
st "wr_ptr_rx_in"
ju 2
blo "8000,22300"
tm "WireNameMgr"
)
)
)
*33 (PortIoIn
uid 308,0
shape (CompositeShape
uid 309,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 310,0
sl 0
ro 270
xt "9000,26625,10500,27375"
)
(Line
uid 311,0
sl 0
ro 270
xt "10500,27000,11000,27000"
pts [
"10500,27000"
"11000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 312,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 313,0
va (VaSet
)
xt "1700,26500,8000,27500"
st "control_digtrans"
ju 2
blo "8000,27300"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 344,0
decl (Decl
n "rxd_in"
t "std_logic"
o 5
suid 3,0
)
declText (MLText
uid 345,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,38000,6800"
st "rxd_in            : std_logic"
)
)
*35 (Net
uid 350,0
decl (Decl
n "enp_rxd_in"
t "std_logic"
o 3
suid 4,0
)
declText (MLText
uid 351,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,38000,4400"
st "enp_rxd_in        : std_logic"
)
)
*36 (Net
uid 356,0
decl (Decl
n "wr_ptr_rx_in"
t "integer"
b "range 0 to 16383"
o 6
suid 5,0
)
declText (MLText
uid 357,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,46000,7600"
st "wr_ptr_rx_in      : integer range 0 to 16383"
)
)
*37 (Net
uid 368,0
decl (Decl
n "rxd_out_dt"
t "std_logic"
o 10
suid 7,0
)
declText (MLText
uid 369,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,41500,13400"
st "SIGNAL rxd_out_dt        : std_logic"
)
)
*38 (Net
uid 380,0
decl (Decl
n "rxd_out_tdm"
t "std_logic"
o 8
suid 9,0
)
declText (MLText
uid 381,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,38000,10000"
st "rxd_out_tdm       : std_logic"
)
)
*39 (Net
uid 392,0
decl (Decl
n "control_digtrans"
t "t_control_digtrans"
o 2
suid 11,0
)
declText (MLText
uid 393,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,42500,3600"
st "control_digtrans  : t_control_digtrans"
)
)
*40 (Net
uid 398,0
decl (Decl
n "wr_ptr_rx_out_dt"
t "integer"
b "range 0 to 16383"
o 11
suid 12,0
)
declText (MLText
uid 399,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,49500,14200"
st "SIGNAL wr_ptr_rx_out_dt  : integer range 0 to 16383"
)
)
*41 (Net
uid 404,0
decl (Decl
n "wr_ptr_rx_out_tdm"
t "integer"
b "range 0 to 16383"
o 9
suid 13,0
)
declText (MLText
uid 405,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,46000,10800"
st "wr_ptr_rx_out_tdm : integer range 0 to 16383"
)
)
*42 (Net
uid 410,0
decl (Decl
n "enp_rxd_out_tdm"
t "std_logic"
o 7
suid 14,0
)
declText (MLText
uid 411,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,38000,9200"
st "enp_rxd_out_tdm   : std_logic"
)
)
*43 (GlobalConnector
uid 422,0
shape (Circle
uid 423,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "14000,10000,16000,12000"
radius 1000
)
name (Text
uid 424,0
va (VaSet
font "Arial,8,1"
)
xt "14500,10500,15500,11500"
st "G"
blo "14500,11300"
)
)
*44 (GlobalConnector
uid 425,0
shape (Circle
uid 426,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "14000,12000,16000,14000"
radius 1000
)
name (Text
uid 427,0
va (VaSet
font "Arial,8,1"
)
xt "14500,12500,15500,13500"
st "G"
blo "14500,13300"
)
)
*45 (Net
uid 440,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 17,0
)
declText (MLText
uid 441,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,38000,2800"
st "clk               : std_logic"
)
)
*46 (Net
uid 442,0
decl (Decl
n "reset_n"
t "std_logic"
o 4
suid 18,0
)
declText (MLText
uid 443,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,38000,6000"
st "reset_n           : std_logic"
)
)
*47 (PortIoOut
uid 498,0
shape (CompositeShape
uid 499,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 500,0
sl 0
ro 270
xt "62500,18625,64000,19375"
)
(Line
uid 501,0
sl 0
ro 270
xt "62000,19000,62500,19000"
pts [
"62000,19000"
"62500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 502,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 503,0
va (VaSet
)
xt "65000,18500,71900,19500"
st "wr_ptr_rx_out_tdm"
blo "65000,19300"
tm "WireNameMgr"
)
)
)
*48 (PortIoOut
uid 504,0
shape (CompositeShape
uid 505,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 506,0
sl 0
ro 270
xt "62500,17625,64000,18375"
)
(Line
uid 507,0
sl 0
ro 270
xt "62000,18000,62500,18000"
pts [
"62000,18000"
"62500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 508,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 509,0
va (VaSet
)
xt "65000,17500,71400,18500"
st "enp_rxd_out_tdm"
blo "65000,18300"
tm "WireNameMgr"
)
)
)
*49 (PortIoOut
uid 510,0
shape (CompositeShape
uid 511,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 512,0
sl 0
ro 270
xt "62500,16625,64000,17375"
)
(Line
uid 513,0
sl 0
ro 270
xt "62000,17000,62500,17000"
pts [
"62000,17000"
"62500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 514,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 515,0
va (VaSet
)
xt "65000,16500,69800,17500"
st "rxd_out_tdm"
blo "65000,17300"
tm "WireNameMgr"
)
)
)
*50 (PortIoIn
uid 615,0
shape (CompositeShape
uid 616,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 617,0
sl 0
ro 90
xt "62500,27625,64000,28375"
)
(Line
uid 618,0
sl 0
ro 90
xt "62000,28000,62500,28000"
pts [
"62500,28000"
"62000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 619,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 620,0
va (VaSet
)
xt "65000,27500,70700,28500"
st "ptr_dt_tx_ram1"
blo "65000,28300"
tm "WireNameMgr"
)
)
)
*51 (PortIoOut
uid 621,0
shape (CompositeShape
uid 622,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 623,0
sl 0
ro 270
xt "62500,26625,64000,27375"
)
(Line
uid 624,0
sl 0
ro 270
xt "62000,27000,62500,27000"
pts [
"62000,27000"
"62500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 625,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 626,0
va (VaSet
)
xt "65000,26500,70100,27500"
st "data_dt_tx_in"
blo "65000,27300"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 639,0
decl (Decl
n "data_dt_tx_in"
t "std_logic"
o 12
suid 23,0
)
declText (MLText
uid 640,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,38000,8400"
st "data_dt_tx_in     : std_logic"
)
)
*53 (Net
uid 641,0
decl (Decl
n "ptr_dt_tx_ram1"
t "integer"
b "range 0 to 16383"
o 13
suid 24,0
)
declText (MLText
uid 642,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,46000,5200"
st "ptr_dt_tx_ram1    : integer range 0 to 16383"
)
)
*54 (Net
uid 686,0
decl (Decl
n "enp_rxd_out_dt"
t "std_logic"
o 14
suid 25,0
)
declText (MLText
uid 687,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,41500,12600"
st "SIGNAL enp_rxd_out_dt    : std_logic"
)
)
*55 (CommentText
uid 725,0
shape (Rectangle
uid 726,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "50198,5615,61198,8615"
)
autoResize 1
oxt "0,0,15000,5000"
text (MLText
uid 727,0
va (VaSet
fg "0,0,32768"
)
xt "50398,5815,60598,7815"
st "
Last edited:
110630: R4 implementation
"
tm "CommentText"
visibleHeight 3000
visibleWidth 11000
)
)
*56 (Wire
uid 346,0
shape (OrthoPolyLine
uid 347,0
va (VaSet
vasetType 3
)
xt "11000,20000,17250,20000"
pts [
"17250,20000"
"11000,20000"
]
)
start &16
end &30
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 349,0
va (VaSet
isHidden 1
)
xt "14250,19000,16650,20000"
st "rxd_in"
blo "14250,19800"
tm "WireNameMgr"
)
)
on &34
)
*57 (Wire
uid 352,0
shape (OrthoPolyLine
uid 353,0
va (VaSet
vasetType 3
)
xt "11000,21000,17250,21000"
pts [
"11000,21000"
"17250,21000"
]
)
start &31
end &19
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 355,0
va (VaSet
isHidden 1
)
xt "13000,20000,17400,21000"
st "enp_rxd_in"
blo "13000,20800"
tm "WireNameMgr"
)
)
on &35
)
*58 (Wire
uid 358,0
shape (OrthoPolyLine
uid 359,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,22000,17250,22000"
pts [
"17250,22000"
"11000,22000"
]
)
start &20
end &32
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 360,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 361,0
va (VaSet
isHidden 1
)
xt "11250,21000,16150,22000"
st "wr_ptr_rx_in"
blo "11250,21800"
tm "WireNameMgr"
)
)
on &36
)
*59 (Wire
uid 370,0
shape (OrthoPolyLine
uid 371,0
va (VaSet
vasetType 3
)
xt "33750,25000,39250,25000"
pts [
"33750,25000"
"39250,25000"
]
)
start &18
end &2
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 372,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 373,0
va (VaSet
isHidden 1
)
xt "35750,24000,39950,25000"
st "rxd_out_dt"
blo "35750,24800"
tm "WireNameMgr"
)
)
on &37
)
*60 (Wire
uid 382,0
shape (OrthoPolyLine
uid 383,0
va (VaSet
vasetType 3
)
xt "33750,17000,62000,17000"
pts [
"33750,17000"
"62000,17000"
]
)
start &17
end &49
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 384,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 385,0
va (VaSet
isHidden 1
)
xt "35750,16000,40550,17000"
st "rxd_out_tdm"
blo "35750,16800"
tm "WireNameMgr"
)
)
on &38
)
*61 (Wire
uid 394,0
shape (OrthoPolyLine
uid 395,0
va (VaSet
vasetType 3
)
xt "11000,27000,17250,27000"
pts [
"11000,27000"
"17250,27000"
]
)
start &33
end &15
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 397,0
va (VaSet
isHidden 1
)
xt "13000,26000,19300,27000"
st "control_digtrans"
blo "13000,26800"
tm "WireNameMgr"
)
)
on &39
)
*62 (Wire
uid 400,0
shape (OrthoPolyLine
uid 401,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33750,27000,39250,27000"
pts [
"33750,27000"
"39250,27000"
]
)
start &22
end &6
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 403,0
va (VaSet
isHidden 1
)
xt "35750,26000,42050,27000"
st "wr_ptr_rx_out_dt"
blo "35750,26800"
tm "WireNameMgr"
)
)
on &40
)
*63 (Wire
uid 406,0
shape (OrthoPolyLine
uid 407,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33750,19000,62000,19000"
pts [
"33750,19000"
"62000,19000"
]
)
start &21
end &47
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 409,0
va (VaSet
isHidden 1
)
xt "35750,18000,42650,19000"
st "wr_ptr_rx_out_tdm"
blo "35750,18800"
tm "WireNameMgr"
)
)
on &41
)
*64 (Wire
uid 412,0
shape (OrthoPolyLine
uid 413,0
va (VaSet
vasetType 3
)
xt "33750,18000,62000,18000"
pts [
"33750,18000"
"62000,18000"
]
)
start &24
end &48
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 415,0
va (VaSet
isHidden 1
)
xt "35750,17000,42150,18000"
st "enp_rxd_out_tdm"
blo "35750,17800"
tm "WireNameMgr"
)
)
on &42
)
*65 (Wire
uid 430,0
shape (OrthoPolyLine
uid 431,0
va (VaSet
vasetType 3
)
xt "11000,11000,14000,11000"
pts [
"11000,11000"
"14000,11000"
]
)
start &28
end &43
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 433,0
va (VaSet
isHidden 1
)
xt "13000,10000,14300,11000"
st "clk"
blo "13000,10800"
tm "WireNameMgr"
)
)
on &45
)
*66 (Wire
uid 436,0
shape (OrthoPolyLine
uid 437,0
va (VaSet
vasetType 3
)
xt "11000,13000,14000,13000"
pts [
"11000,13000"
"14000,13000"
]
)
start &29
end &44
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 439,0
va (VaSet
isHidden 1
)
xt "13000,12000,15900,13000"
st "reset_n"
blo "13000,12800"
tm "WireNameMgr"
)
)
on &46
)
*67 (Wire
uid 468,0
shape (OrthoPolyLine
uid 469,0
va (VaSet
vasetType 3
)
xt "13000,17000,17250,17000"
pts [
"17250,17000"
"13000,17000"
]
)
start &13
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 473,0
va (VaSet
)
xt "14000,16000,15300,17000"
st "clk"
blo "14000,16800"
tm "WireNameMgr"
)
)
on &45
)
*68 (Wire
uid 476,0
shape (OrthoPolyLine
uid 477,0
va (VaSet
vasetType 3
)
xt "13000,18000,17250,18000"
pts [
"17250,18000"
"13000,18000"
]
)
start &14
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 481,0
va (VaSet
)
xt "14000,17000,16900,18000"
st "reset_n"
blo "14000,17800"
tm "WireNameMgr"
)
)
on &46
)
*69 (Wire
uid 484,0
shape (OrthoPolyLine
uid 485,0
va (VaSet
vasetType 3
)
xt "54750,25000,60000,25000"
pts [
"54750,25000"
"60000,25000"
]
)
start &7
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 489,0
va (VaSet
)
xt "56000,24000,57300,25000"
st "clk"
blo "56000,24800"
tm "WireNameMgr"
)
)
on &45
)
*70 (Wire
uid 492,0
shape (OrthoPolyLine
uid 493,0
va (VaSet
vasetType 3
)
xt "54750,26000,60000,26000"
pts [
"54750,26000"
"60000,26000"
]
)
start &8
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 496,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 497,0
va (VaSet
)
xt "56000,25000,58900,26000"
st "reset_n"
blo "56000,25800"
tm "WireNameMgr"
)
)
on &46
)
*71 (Wire
uid 627,0
shape (OrthoPolyLine
uid 628,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54750,28000,62000,28000"
pts [
"62000,28000"
"54750,28000"
]
)
start &50
end &4
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 632,0
va (VaSet
isHidden 1
)
xt "47000,27000,60300,28000"
st "ptr_dt_tx_ram1 :  RANGE 0 to 16383"
blo "47000,27800"
tm "WireNameMgr"
)
)
on &53
)
*72 (Wire
uid 633,0
shape (OrthoPolyLine
uid 634,0
va (VaSet
vasetType 3
)
xt "54750,27000,62000,27000"
pts [
"54750,27000"
"62000,27000"
]
)
start &3
end &51
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 638,0
va (VaSet
isHidden 1
)
xt "57000,26000,62100,27000"
st "data_dt_tx_in"
blo "57000,26800"
tm "WireNameMgr"
)
)
on &52
)
*73 (Wire
uid 688,0
shape (OrthoPolyLine
uid 689,0
va (VaSet
vasetType 3
)
xt "33750,26000,39250,26000"
pts [
"33750,26000"
"39250,26000"
]
)
start &23
end &5
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 690,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 691,0
va (VaSet
isHidden 1
)
xt "35750,25000,41550,26000"
st "enp_rxd_out_dt"
blo "35750,25800"
tm "WireNameMgr"
)
)
on &54
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *74 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*76 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,11500,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.numeric_std.all;
LIBRARY NSK600_lib;
USE NSK600_lib.typedef_p.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*78 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*79 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*80 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*81 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*82 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*83 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1281,800"
viewArea "-11700,-3300,78570,52800"
cachedDiagramExtent "0,0,71900,29000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 758,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*85 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*86 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*88 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*89 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*91 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*92 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*94 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*95 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*97 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*98 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*100 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*102 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*104 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,10800,27100,11800"
st "Diagram Signals:"
blo "20000,11600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 25,0
usingSuid 1
emptyRow *105 (LEmptyRow
)
uid 54,0
optionalChildren [
*106 (RefLabelRowHdr
)
*107 (TitleRowHdr
)
*108 (FilterRowHdr
)
*109 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*110 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*111 (GroupColHdr
tm "GroupColHdrMgr"
)
*112 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*113 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*114 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*115 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*116 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*117 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*118 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxd_in"
t "std_logic"
o 5
suid 3,0
)
)
uid 444,0
)
*119 (LeafLogPort
port (LogicalPort
decl (Decl
n "enp_rxd_in"
t "std_logic"
o 3
suid 4,0
)
)
uid 446,0
)
*120 (LeafLogPort
port (LogicalPort
decl (Decl
n "wr_ptr_rx_in"
t "integer"
b "range 0 to 16383"
o 6
suid 5,0
)
)
uid 448,0
)
*121 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxd_out_dt"
t "std_logic"
o 10
suid 7,0
)
)
uid 450,0
)
*122 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxd_out_tdm"
t "std_logic"
o 8
suid 9,0
)
)
uid 452,0
)
*123 (LeafLogPort
port (LogicalPort
decl (Decl
n "control_digtrans"
t "t_control_digtrans"
o 2
suid 11,0
)
)
uid 454,0
)
*124 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_ptr_rx_out_dt"
t "integer"
b "range 0 to 16383"
o 11
suid 12,0
)
)
uid 456,0
)
*125 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "wr_ptr_rx_out_tdm"
t "integer"
b "range 0 to 16383"
o 9
suid 13,0
)
)
uid 458,0
)
*126 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "enp_rxd_out_tdm"
t "std_logic"
o 7
suid 14,0
)
)
uid 460,0
)
*127 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 17,0
)
)
uid 462,0
)
*128 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 4
suid 18,0
)
)
uid 464,0
)
*129 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "data_dt_tx_in"
t "std_logic"
o 12
suid 23,0
)
)
uid 643,0
)
*130 (LeafLogPort
port (LogicalPort
decl (Decl
n "ptr_dt_tx_ram1"
t "integer"
b "range 0 to 16383"
o 13
suid 24,0
)
)
uid 645,0
)
*131 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enp_rxd_out_dt"
t "std_logic"
o 14
suid 25,0
)
)
uid 692,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*132 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *133 (MRCItem
litem &105
pos 14
dimension 20
)
uid 69,0
optionalChildren [
*134 (MRCItem
litem &106
pos 0
dimension 20
uid 70,0
)
*135 (MRCItem
litem &107
pos 1
dimension 23
uid 71,0
)
*136 (MRCItem
litem &108
pos 2
hidden 1
dimension 20
uid 72,0
)
*137 (MRCItem
litem &118
pos 0
dimension 20
uid 445,0
)
*138 (MRCItem
litem &119
pos 1
dimension 20
uid 447,0
)
*139 (MRCItem
litem &120
pos 2
dimension 20
uid 449,0
)
*140 (MRCItem
litem &121
pos 9
dimension 20
uid 451,0
)
*141 (MRCItem
litem &122
pos 3
dimension 20
uid 453,0
)
*142 (MRCItem
litem &123
pos 4
dimension 20
uid 455,0
)
*143 (MRCItem
litem &124
pos 10
dimension 20
uid 457,0
)
*144 (MRCItem
litem &125
pos 5
dimension 20
uid 459,0
)
*145 (MRCItem
litem &126
pos 6
dimension 20
uid 461,0
)
*146 (MRCItem
litem &127
pos 7
dimension 20
uid 463,0
)
*147 (MRCItem
litem &128
pos 8
dimension 20
uid 465,0
)
*148 (MRCItem
litem &129
pos 11
dimension 20
uid 644,0
)
*149 (MRCItem
litem &130
pos 12
dimension 20
uid 646,0
)
*150 (MRCItem
litem &131
pos 13
dimension 20
uid 693,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*151 (MRCItem
litem &109
pos 0
dimension 20
uid 74,0
)
*152 (MRCItem
litem &111
pos 1
dimension 50
uid 75,0
)
*153 (MRCItem
litem &112
pos 2
dimension 100
uid 76,0
)
*154 (MRCItem
litem &113
pos 3
dimension 50
uid 77,0
)
*155 (MRCItem
litem &114
pos 4
dimension 100
uid 78,0
)
*156 (MRCItem
litem &115
pos 5
dimension 100
uid 79,0
)
*157 (MRCItem
litem &116
pos 6
dimension 50
uid 80,0
)
*158 (MRCItem
litem &117
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *159 (LEmptyRow
)
uid 83,0
optionalChildren [
*160 (RefLabelRowHdr
)
*161 (TitleRowHdr
)
*162 (FilterRowHdr
)
*163 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*164 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*165 (GroupColHdr
tm "GroupColHdrMgr"
)
*166 (NameColHdr
tm "GenericNameColHdrMgr"
)
*167 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*168 (InitColHdr
tm "GenericValueColHdrMgr"
)
*169 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*170 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*171 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *172 (MRCItem
litem &159
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*173 (MRCItem
litem &160
pos 0
dimension 20
uid 98,0
)
*174 (MRCItem
litem &161
pos 1
dimension 23
uid 99,0
)
*175 (MRCItem
litem &162
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*176 (MRCItem
litem &163
pos 0
dimension 20
uid 102,0
)
*177 (MRCItem
litem &165
pos 1
dimension 50
uid 103,0
)
*178 (MRCItem
litem &166
pos 2
dimension 100
uid 104,0
)
*179 (MRCItem
litem &167
pos 3
dimension 100
uid 105,0
)
*180 (MRCItem
litem &168
pos 4
dimension 50
uid 106,0
)
*181 (MRCItem
litem &169
pos 5
dimension 50
uid 107,0
)
*182 (MRCItem
litem &170
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
