--cpu=Cortex-M4.fp.sp
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/analogin_api.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/analogin_device.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/analogout_api.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/analogout_device.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/can_api.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/flash_api.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/gpio_api.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/gpio_irq_api.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/gpio_irq_device.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/hal_init_pre.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/hal_tick_overrides.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/i2c_api.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/lp_ticker.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/mbed.ar"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/mbed_board.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/mbed_crc_api.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/mbed_overrides.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/mbed_retarget.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/mbed_sdk_boot.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/mbed_tz_context.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/PeripheralPins.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/pinmap.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/port_api.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/pwmout_api.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/pwmout_device.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/qspi_api.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/rtc_api.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/serial_api.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/serial_device.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/sleep.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/spi_api.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/startup_stm32f401xe.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_adc.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_adc_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_can.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_can_legacy.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_cec.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_cortex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_crc.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_cryp.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_cryp_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_dac.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_dac_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_dcmi.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_dcmi_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_dfsdm.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_dma.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_dma2d.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_dma_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_dsi.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_eth.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_flash.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_flash_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_flash_ramfunc.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_fmpi2c.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_fmpi2c_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_gpio.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_hash.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_hash_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_hcd.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_i2c.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_i2c_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_i2s.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_i2s_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_irda.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_iwdg.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_lptim.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_ltdc.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_ltdc_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_mmc.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_nand.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_nor.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_pccard.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_pcd.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_pcd_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_pwr.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_pwr_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_qspi.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_rcc.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_rcc_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_rng.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_rtc.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_rtc_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_sai.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_sai_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_sd.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_sdram.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_smartcard.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_spdifrx.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_spi.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_sram.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_tim.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_tim_ex.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_uart.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_usart.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_wwdg.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_adc.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_crc.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_dac.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_dma.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_dma2d.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_exti.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_fmc.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_fsmc.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_gpio.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_i2c.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_lptim.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_pwr.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_rcc.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_rng.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_rtc.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_sdmmc.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_spi.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_tim.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_usart.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_usb.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_utils.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm_spi_api.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/system_clock.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/system_stm32f4xx.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/trng_api.o"
"mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/us_ticker.o"
".\build\arm_abs_f32.o"
".\build\arm_abs_q15.o"
".\build\arm_abs_q31.o"
".\build\arm_abs_q7.o"
".\build\arm_add_f32.o"
".\build\arm_add_q15.o"
".\build\arm_add_q31.o"
".\build\arm_add_q7.o"
".\build\arm_biquad_cascade_df1_32x64_init_q31.o"
".\build\arm_biquad_cascade_df1_32x64_q31.o"
".\build\arm_biquad_cascade_df1_f32.o"
".\build\arm_biquad_cascade_df1_fast_q15.o"
".\build\arm_biquad_cascade_df1_fast_q31.o"
".\build\arm_biquad_cascade_df1_init_f32.o"
".\build\arm_biquad_cascade_df1_init_q15.o"
".\build\arm_biquad_cascade_df1_init_q31.o"
".\build\arm_biquad_cascade_df1_q15.o"
".\build\arm_biquad_cascade_df1_q31.o"
".\build\arm_biquad_cascade_df2t_f32.o"
".\build\arm_biquad_cascade_df2t_f64.o"
".\build\arm_biquad_cascade_df2t_init_f32.o"
".\build\arm_biquad_cascade_df2t_init_f64.o"
".\build\arm_biquad_cascade_stereo_df2t_f32.o"
".\build\arm_biquad_cascade_stereo_df2t_init_f32.o"
".\build\arm_bitreversal.o"
".\build\arm_bitreversal2.o"
".\build\arm_cfft_f32.o"
".\build\arm_cfft_q15.o"
".\build\arm_cfft_q31.o"
".\build\arm_cfft_radix2_f32.o"
".\build\arm_cfft_radix2_init_f32.o"
".\build\arm_cfft_radix2_init_q15.o"
".\build\arm_cfft_radix2_init_q31.o"
".\build\arm_cfft_radix2_q15.o"
".\build\arm_cfft_radix2_q31.o"
".\build\arm_cfft_radix4_f32.o"
".\build\arm_cfft_radix4_init_f32.o"
".\build\arm_cfft_radix4_init_q15.o"
".\build\arm_cfft_radix4_init_q31.o"
".\build\arm_cfft_radix4_q15.o"
".\build\arm_cfft_radix4_q31.o"
".\build\arm_cfft_radix8_f32.o"
".\build\arm_cmplx_conj_f32.o"
".\build\arm_cmplx_conj_q15.o"
".\build\arm_cmplx_conj_q31.o"
".\build\arm_cmplx_dot_prod_f32.o"
".\build\arm_cmplx_dot_prod_q15.o"
".\build\arm_cmplx_dot_prod_q31.o"
".\build\arm_cmplx_mag_f32.o"
".\build\arm_cmplx_mag_q15.o"
".\build\arm_cmplx_mag_q31.o"
".\build\arm_cmplx_mag_squared_f32.o"
".\build\arm_cmplx_mag_squared_q15.o"
".\build\arm_cmplx_mag_squared_q31.o"
".\build\arm_cmplx_mult_cmplx_f32.o"
".\build\arm_cmplx_mult_cmplx_q15.o"
".\build\arm_cmplx_mult_cmplx_q31.o"
".\build\arm_cmplx_mult_real_f32.o"
".\build\arm_cmplx_mult_real_q15.o"
".\build\arm_cmplx_mult_real_q31.o"
".\build\arm_common_tables.o"
".\build\arm_const_structs.o"
".\build\arm_conv_f32.o"
".\build\arm_conv_fast_opt_q15.o"
".\build\arm_conv_fast_q15.o"
".\build\arm_conv_fast_q31.o"
".\build\arm_conv_opt_q15.o"
".\build\arm_conv_opt_q7.o"
".\build\arm_conv_partial_f32.o"
".\build\arm_conv_partial_fast_opt_q15.o"
".\build\arm_conv_partial_fast_q15.o"
".\build\arm_conv_partial_fast_q31.o"
".\build\arm_conv_partial_opt_q15.o"
".\build\arm_conv_partial_opt_q7.o"
".\build\arm_conv_partial_q15.o"
".\build\arm_conv_partial_q31.o"
".\build\arm_conv_partial_q7.o"
".\build\arm_conv_q15.o"
".\build\arm_conv_q31.o"
".\build\arm_conv_q7.o"
".\build\arm_copy_f32.o"
".\build\arm_copy_q15.o"
".\build\arm_copy_q31.o"
".\build\arm_copy_q7.o"
".\build\arm_correlate_f32.o"
".\build\arm_correlate_fast_opt_q15.o"
".\build\arm_correlate_fast_q15.o"
".\build\arm_correlate_fast_q31.o"
".\build\arm_correlate_opt_q15.o"
".\build\arm_correlate_opt_q7.o"
".\build\arm_correlate_q15.o"
".\build\arm_correlate_q31.o"
".\build\arm_correlate_q7.o"
".\build\arm_cos_f32.o"
".\build\arm_cos_q15.o"
".\build\arm_cos_q31.o"
".\build\arm_dct4_f32.o"
".\build\arm_dct4_init_f32.o"
".\build\arm_dct4_init_q15.o"
".\build\arm_dct4_init_q31.o"
".\build\arm_dct4_q15.o"
".\build\arm_dct4_q31.o"
".\build\arm_dot_prod_f32.o"
".\build\arm_dot_prod_q15.o"
".\build\arm_dot_prod_q31.o"
".\build\arm_dot_prod_q7.o"
".\build\arm_fill_f32.o"
".\build\arm_fill_q15.o"
".\build\arm_fill_q31.o"
".\build\arm_fill_q7.o"
".\build\arm_fir_decimate_f32.o"
".\build\arm_fir_decimate_fast_q15.o"
".\build\arm_fir_decimate_fast_q31.o"
".\build\arm_fir_decimate_init_f32.o"
".\build\arm_fir_decimate_init_q15.o"
".\build\arm_fir_decimate_init_q31.o"
".\build\arm_fir_decimate_q15.o"
".\build\arm_fir_decimate_q31.o"
".\build\arm_fir_f32.o"
".\build\arm_fir_fast_q15.o"
".\build\arm_fir_fast_q31.o"
".\build\arm_fir_init_f32.o"
".\build\arm_fir_init_q15.o"
".\build\arm_fir_init_q31.o"
".\build\arm_fir_init_q7.o"
".\build\arm_fir_interpolate_f32.o"
".\build\arm_fir_interpolate_init_f32.o"
".\build\arm_fir_interpolate_init_q15.o"
".\build\arm_fir_interpolate_init_q31.o"
".\build\arm_fir_interpolate_q15.o"
".\build\arm_fir_interpolate_q31.o"
".\build\arm_fir_lattice_f32.o"
".\build\arm_fir_lattice_init_f32.o"
".\build\arm_fir_lattice_init_q15.o"
".\build\arm_fir_lattice_init_q31.o"
".\build\arm_fir_lattice_q15.o"
".\build\arm_fir_lattice_q31.o"
".\build\arm_fir_q15.o"
".\build\arm_fir_q31.o"
".\build\arm_fir_q7.o"
".\build\arm_fir_sparse_f32.o"
".\build\arm_fir_sparse_init_f32.o"
".\build\arm_fir_sparse_init_q15.o"
".\build\arm_fir_sparse_init_q31.o"
".\build\arm_fir_sparse_init_q7.o"
".\build\arm_fir_sparse_q15.o"
".\build\arm_fir_sparse_q31.o"
".\build\arm_fir_sparse_q7.o"
".\build\arm_float_to_q15.o"
".\build\arm_float_to_q31.o"
".\build\arm_float_to_q7.o"
".\build\arm_iir_lattice_f32.o"
".\build\arm_iir_lattice_init_f32.o"
".\build\arm_iir_lattice_init_q15.o"
".\build\arm_iir_lattice_init_q31.o"
".\build\arm_iir_lattice_q15.o"
".\build\arm_iir_lattice_q31.o"
".\build\arm_lms_f32.o"
".\build\arm_lms_init_f32.o"
".\build\arm_lms_init_q15.o"
".\build\arm_lms_init_q31.o"
".\build\arm_lms_norm_f32.o"
".\build\arm_lms_norm_init_f32.o"
".\build\arm_lms_norm_init_q15.o"
".\build\arm_lms_norm_init_q31.o"
".\build\arm_lms_norm_q15.o"
".\build\arm_lms_norm_q31.o"
".\build\arm_lms_q15.o"
".\build\arm_lms_q31.o"
".\build\arm_mat_add_f32.o"
".\build\arm_mat_add_q15.o"
".\build\arm_mat_add_q31.o"
".\build\arm_mat_cmplx_mult_f32.o"
".\build\arm_mat_cmplx_mult_q15.o"
".\build\arm_mat_cmplx_mult_q31.o"
".\build\arm_mat_init_f32.o"
".\build\arm_mat_init_q15.o"
".\build\arm_mat_init_q31.o"
".\build\arm_mat_inverse_f32.o"
".\build\arm_mat_inverse_f64.o"
".\build\arm_mat_mult_f32.o"
".\build\arm_mat_mult_fast_q15.o"
".\build\arm_mat_mult_fast_q31.o"
".\build\arm_mat_mult_q15.o"
".\build\arm_mat_mult_q31.o"
".\build\arm_mat_scale_f32.o"
".\build\arm_mat_scale_q15.o"
".\build\arm_mat_scale_q31.o"
".\build\arm_mat_sub_f32.o"
".\build\arm_mat_sub_q15.o"
".\build\arm_mat_sub_q31.o"
".\build\arm_mat_trans_f32.o"
".\build\arm_mat_trans_q15.o"
".\build\arm_mat_trans_q31.o"
".\build\arm_max_f32.o"
".\build\arm_max_q15.o"
".\build\arm_max_q31.o"
".\build\arm_max_q7.o"
".\build\arm_mean_f32.o"
".\build\arm_mean_q15.o"
".\build\arm_mean_q31.o"
".\build\arm_mean_q7.o"
".\build\arm_min_f32.o"
".\build\arm_min_q15.o"
".\build\arm_min_q31.o"
".\build\arm_min_q7.o"
".\build\arm_mult_f32.o"
".\build\arm_mult_q15.o"
".\build\arm_mult_q31.o"
".\build\arm_mult_q7.o"
".\build\arm_negate_f32.o"
".\build\arm_negate_q15.o"
".\build\arm_negate_q31.o"
".\build\arm_negate_q7.o"
".\build\arm_offset_f32.o"
".\build\arm_offset_q15.o"
".\build\arm_offset_q31.o"
".\build\arm_offset_q7.o"
".\build\arm_pid_init_f32.o"
".\build\arm_pid_init_q15.o"
".\build\arm_pid_init_q31.o"
".\build\arm_pid_reset_f32.o"
".\build\arm_pid_reset_q15.o"
".\build\arm_pid_reset_q31.o"
".\build\arm_power_f32.o"
".\build\arm_power_q15.o"
".\build\arm_power_q31.o"
".\build\arm_power_q7.o"
".\build\arm_q15_to_float.o"
".\build\arm_q15_to_q31.o"
".\build\arm_q15_to_q7.o"
".\build\arm_q31_to_float.o"
".\build\arm_q31_to_q15.o"
".\build\arm_q31_to_q7.o"
".\build\arm_q7_to_float.o"
".\build\arm_q7_to_q15.o"
".\build\arm_q7_to_q31.o"
".\build\arm_rfft_f32.o"
".\build\arm_rfft_fast_f32.o"
".\build\arm_rfft_fast_init_f32.o"
".\build\arm_rfft_init_f32.o"
".\build\arm_rfft_init_q15.o"
".\build\arm_rfft_init_q31.o"
".\build\arm_rfft_q15.o"
".\build\arm_rfft_q31.o"
".\build\arm_rms_f32.o"
".\build\arm_rms_q15.o"
".\build\arm_rms_q31.o"
".\build\arm_scale_f32.o"
".\build\arm_scale_q15.o"
".\build\arm_scale_q31.o"
".\build\arm_scale_q7.o"
".\build\arm_shift_q15.o"
".\build\arm_shift_q31.o"
".\build\arm_shift_q7.o"
".\build\arm_sin_cos_f32.o"
".\build\arm_sin_cos_q31.o"
".\build\arm_sin_f32.o"
".\build\arm_sin_q15.o"
".\build\arm_sin_q31.o"
".\build\arm_sqrt_q15.o"
".\build\arm_sqrt_q31.o"
".\build\arm_std_f32.o"
".\build\arm_std_q15.o"
".\build\arm_std_q31.o"
".\build\arm_sub_f32.o"
".\build\arm_sub_q15.o"
".\build\arm_sub_q31.o"
".\build\arm_sub_q7.o"
".\build\arm_var_f32.o"
".\build\arm_var_q15.o"
".\build\arm_var_q31.o"
".\build\math_helper.o"
".\build\sine_f32.o"
".\build\main.o"
--scatter "mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f401xe.sct"
--predefine="-DMBED_ROM_START=0x8000000" --keep=os_cb_sections --any_contingency --cpu=Cortex-M4 --show_full_path --inline --predefine="-DMBED_RAM_SIZE=0x18000" --predefine="-DMBED_ROM_SIZE=0x80000" --predefine="-DXIP_ENABLE=0" --legacyalign --predefine="-DMBED_RAM_START=0x20000000" --predefine="-DMBED_BOOT_STACK_SIZE=4096" --summary_stderr --info summarysizes --map --load_addr_map_info --xref --callgraph --symbols
--info sizes --info totals --info unused --info veneers
--list ".\BUILD\spectrum_analyzer_m4.map" -o .\BUILD\spectrum_analyzer_m4.axf