
micro_ros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001e998  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d20  0801eb38  0801eb38  0001fb38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020858  08020858  00024e90  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08020858  08020858  00021858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08020860  08020860  00024e90  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  08020860  08020860  00021860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08020870  08020870  00021870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00002e90  20000000  08020874  00022000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e948  20002e90  08023704  00024e90  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200117d8  08023704  000257d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00024e90  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021286  00000000  00000000  00024ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046b1  00000000  00000000  00046146  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a78  00000000  00000000  0004a7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014a8  00000000  00000000  0004c270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00009f9c  00000000  00000000  0004d718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000204d7  00000000  00000000  000576b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ad299  00000000  00000000  00077b8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000069  00000000  00000000  00124e24  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000847c  00000000  00000000  00124e90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0012d30c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20002e90 	.word	0x20002e90
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801eb20 	.word	0x0801eb20

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20002e94 	.word	0x20002e94
 80001dc:	0801eb20 	.word	0x0801eb20

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_ldivmod>:
 8000cb8:	b97b      	cbnz	r3, 8000cda <__aeabi_ldivmod+0x22>
 8000cba:	b972      	cbnz	r2, 8000cda <__aeabi_ldivmod+0x22>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bfbe      	ittt	lt
 8000cc0:	2000      	movlt	r0, #0
 8000cc2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000cc6:	e006      	blt.n	8000cd6 <__aeabi_ldivmod+0x1e>
 8000cc8:	bf08      	it	eq
 8000cca:	2800      	cmpeq	r0, #0
 8000ccc:	bf1c      	itt	ne
 8000cce:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000cd2:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cd6:	f000 b9d3 	b.w	8001080 <__aeabi_idiv0>
 8000cda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	db09      	blt.n	8000cfa <__aeabi_ldivmod+0x42>
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	db1a      	blt.n	8000d20 <__aeabi_ldivmod+0x68>
 8000cea:	f000 f84d 	bl	8000d88 <__udivmoddi4>
 8000cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf6:	b004      	add	sp, #16
 8000cf8:	4770      	bx	lr
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	db1b      	blt.n	8000d3c <__aeabi_ldivmod+0x84>
 8000d04:	f000 f840 	bl	8000d88 <__udivmoddi4>
 8000d08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d10:	b004      	add	sp, #16
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	4252      	negs	r2, r2
 8000d1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1e:	4770      	bx	lr
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	f000 f82f 	bl	8000d88 <__udivmoddi4>
 8000d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d32:	b004      	add	sp, #16
 8000d34:	4240      	negs	r0, r0
 8000d36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3a:	4770      	bx	lr
 8000d3c:	4252      	negs	r2, r2
 8000d3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d42:	f000 f821 	bl	8000d88 <__udivmoddi4>
 8000d46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d4e:	b004      	add	sp, #16
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_uldivmod>:
 8000d58:	b953      	cbnz	r3, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5a:	b94a      	cbnz	r2, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	bf08      	it	eq
 8000d60:	2800      	cmpeq	r0, #0
 8000d62:	bf1c      	itt	ne
 8000d64:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d68:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d6c:	f000 b988 	b.w	8001080 <__aeabi_idiv0>
 8000d70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d78:	f000 f806 	bl	8000d88 <__udivmoddi4>
 8000d7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d84:	b004      	add	sp, #16
 8000d86:	4770      	bx	lr

08000d88 <__udivmoddi4>:
 8000d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d8c:	9d08      	ldr	r5, [sp, #32]
 8000d8e:	468e      	mov	lr, r1
 8000d90:	4604      	mov	r4, r0
 8000d92:	4688      	mov	r8, r1
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d14a      	bne.n	8000e2e <__udivmoddi4+0xa6>
 8000d98:	428a      	cmp	r2, r1
 8000d9a:	4617      	mov	r7, r2
 8000d9c:	d962      	bls.n	8000e64 <__udivmoddi4+0xdc>
 8000d9e:	fab2 f682 	clz	r6, r2
 8000da2:	b14e      	cbz	r6, 8000db8 <__udivmoddi4+0x30>
 8000da4:	f1c6 0320 	rsb	r3, r6, #32
 8000da8:	fa01 f806 	lsl.w	r8, r1, r6
 8000dac:	fa20 f303 	lsr.w	r3, r0, r3
 8000db0:	40b7      	lsls	r7, r6
 8000db2:	ea43 0808 	orr.w	r8, r3, r8
 8000db6:	40b4      	lsls	r4, r6
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	fa1f fc87 	uxth.w	ip, r7
 8000dc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc4:	0c23      	lsrs	r3, r4, #16
 8000dc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dce:	fb01 f20c 	mul.w	r2, r1, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d909      	bls.n	8000dea <__udivmoddi4+0x62>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000ddc:	f080 80ea 	bcs.w	8000fb4 <__udivmoddi4+0x22c>
 8000de0:	429a      	cmp	r2, r3
 8000de2:	f240 80e7 	bls.w	8000fb4 <__udivmoddi4+0x22c>
 8000de6:	3902      	subs	r1, #2
 8000de8:	443b      	add	r3, r7
 8000dea:	1a9a      	subs	r2, r3, r2
 8000dec:	b2a3      	uxth	r3, r4
 8000dee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000df2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000df6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dfe:	459c      	cmp	ip, r3
 8000e00:	d909      	bls.n	8000e16 <__udivmoddi4+0x8e>
 8000e02:	18fb      	adds	r3, r7, r3
 8000e04:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000e08:	f080 80d6 	bcs.w	8000fb8 <__udivmoddi4+0x230>
 8000e0c:	459c      	cmp	ip, r3
 8000e0e:	f240 80d3 	bls.w	8000fb8 <__udivmoddi4+0x230>
 8000e12:	443b      	add	r3, r7
 8000e14:	3802      	subs	r0, #2
 8000e16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e1a:	eba3 030c 	sub.w	r3, r3, ip
 8000e1e:	2100      	movs	r1, #0
 8000e20:	b11d      	cbz	r5, 8000e2a <__udivmoddi4+0xa2>
 8000e22:	40f3      	lsrs	r3, r6
 8000e24:	2200      	movs	r2, #0
 8000e26:	e9c5 3200 	strd	r3, r2, [r5]
 8000e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d905      	bls.n	8000e3e <__udivmoddi4+0xb6>
 8000e32:	b10d      	cbz	r5, 8000e38 <__udivmoddi4+0xb0>
 8000e34:	e9c5 0100 	strd	r0, r1, [r5]
 8000e38:	2100      	movs	r1, #0
 8000e3a:	4608      	mov	r0, r1
 8000e3c:	e7f5      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000e3e:	fab3 f183 	clz	r1, r3
 8000e42:	2900      	cmp	r1, #0
 8000e44:	d146      	bne.n	8000ed4 <__udivmoddi4+0x14c>
 8000e46:	4573      	cmp	r3, lr
 8000e48:	d302      	bcc.n	8000e50 <__udivmoddi4+0xc8>
 8000e4a:	4282      	cmp	r2, r0
 8000e4c:	f200 8105 	bhi.w	800105a <__udivmoddi4+0x2d2>
 8000e50:	1a84      	subs	r4, r0, r2
 8000e52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e56:	2001      	movs	r0, #1
 8000e58:	4690      	mov	r8, r2
 8000e5a:	2d00      	cmp	r5, #0
 8000e5c:	d0e5      	beq.n	8000e2a <__udivmoddi4+0xa2>
 8000e5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e62:	e7e2      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f000 8090 	beq.w	8000f8a <__udivmoddi4+0x202>
 8000e6a:	fab2 f682 	clz	r6, r2
 8000e6e:	2e00      	cmp	r6, #0
 8000e70:	f040 80a4 	bne.w	8000fbc <__udivmoddi4+0x234>
 8000e74:	1a8a      	subs	r2, r1, r2
 8000e76:	0c03      	lsrs	r3, r0, #16
 8000e78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e7c:	b280      	uxth	r0, r0
 8000e7e:	b2bc      	uxth	r4, r7
 8000e80:	2101      	movs	r1, #1
 8000e82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x11e>
 8000e96:	18fb      	adds	r3, r7, r3
 8000e98:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e9c:	d202      	bcs.n	8000ea4 <__udivmoddi4+0x11c>
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	f200 80e0 	bhi.w	8001064 <__udivmoddi4+0x2dc>
 8000ea4:	46c4      	mov	ip, r8
 8000ea6:	1a9b      	subs	r3, r3, r2
 8000ea8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eb0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb4:	fb02 f404 	mul.w	r4, r2, r4
 8000eb8:	429c      	cmp	r4, r3
 8000eba:	d907      	bls.n	8000ecc <__udivmoddi4+0x144>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000ec2:	d202      	bcs.n	8000eca <__udivmoddi4+0x142>
 8000ec4:	429c      	cmp	r4, r3
 8000ec6:	f200 80ca 	bhi.w	800105e <__udivmoddi4+0x2d6>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	1b1b      	subs	r3, r3, r4
 8000ece:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ed2:	e7a5      	b.n	8000e20 <__udivmoddi4+0x98>
 8000ed4:	f1c1 0620 	rsb	r6, r1, #32
 8000ed8:	408b      	lsls	r3, r1
 8000eda:	fa22 f706 	lsr.w	r7, r2, r6
 8000ede:	431f      	orrs	r7, r3
 8000ee0:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee4:	fa20 f306 	lsr.w	r3, r0, r6
 8000ee8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000eec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ef0:	4323      	orrs	r3, r4
 8000ef2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ef6:	fa1f fc87 	uxth.w	ip, r7
 8000efa:	fbbe f0f9 	udiv	r0, lr, r9
 8000efe:	0c1c      	lsrs	r4, r3, #16
 8000f00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f0c:	45a6      	cmp	lr, r4
 8000f0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f12:	d909      	bls.n	8000f28 <__udivmoddi4+0x1a0>
 8000f14:	193c      	adds	r4, r7, r4
 8000f16:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000f1a:	f080 809c 	bcs.w	8001056 <__udivmoddi4+0x2ce>
 8000f1e:	45a6      	cmp	lr, r4
 8000f20:	f240 8099 	bls.w	8001056 <__udivmoddi4+0x2ce>
 8000f24:	3802      	subs	r0, #2
 8000f26:	443c      	add	r4, r7
 8000f28:	eba4 040e 	sub.w	r4, r4, lr
 8000f2c:	fa1f fe83 	uxth.w	lr, r3
 8000f30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f34:	fb09 4413 	mls	r4, r9, r3, r4
 8000f38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f40:	45a4      	cmp	ip, r4
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1ce>
 8000f44:	193c      	adds	r4, r7, r4
 8000f46:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f4a:	f080 8082 	bcs.w	8001052 <__udivmoddi4+0x2ca>
 8000f4e:	45a4      	cmp	ip, r4
 8000f50:	d97f      	bls.n	8001052 <__udivmoddi4+0x2ca>
 8000f52:	3b02      	subs	r3, #2
 8000f54:	443c      	add	r4, r7
 8000f56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f5a:	eba4 040c 	sub.w	r4, r4, ip
 8000f5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f62:	4564      	cmp	r4, ip
 8000f64:	4673      	mov	r3, lr
 8000f66:	46e1      	mov	r9, ip
 8000f68:	d362      	bcc.n	8001030 <__udivmoddi4+0x2a8>
 8000f6a:	d05f      	beq.n	800102c <__udivmoddi4+0x2a4>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x1fe>
 8000f6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000f72:	eb64 0409 	sbc.w	r4, r4, r9
 8000f76:	fa04 f606 	lsl.w	r6, r4, r6
 8000f7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f7e:	431e      	orrs	r6, r3
 8000f80:	40cc      	lsrs	r4, r1
 8000f82:	e9c5 6400 	strd	r6, r4, [r5]
 8000f86:	2100      	movs	r1, #0
 8000f88:	e74f      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000f8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f8e:	0c01      	lsrs	r1, r0, #16
 8000f90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f94:	b280      	uxth	r0, r0
 8000f96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f9a:	463b      	mov	r3, r7
 8000f9c:	4638      	mov	r0, r7
 8000f9e:	463c      	mov	r4, r7
 8000fa0:	46b8      	mov	r8, r7
 8000fa2:	46be      	mov	lr, r7
 8000fa4:	2620      	movs	r6, #32
 8000fa6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000faa:	eba2 0208 	sub.w	r2, r2, r8
 8000fae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fb2:	e766      	b.n	8000e82 <__udivmoddi4+0xfa>
 8000fb4:	4601      	mov	r1, r0
 8000fb6:	e718      	b.n	8000dea <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e72c      	b.n	8000e16 <__udivmoddi4+0x8e>
 8000fbc:	f1c6 0220 	rsb	r2, r6, #32
 8000fc0:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc4:	40b7      	lsls	r7, r6
 8000fc6:	40b1      	lsls	r1, r6
 8000fc8:	fa20 f202 	lsr.w	r2, r0, r2
 8000fcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fd6:	b2bc      	uxth	r4, r7
 8000fd8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fdc:	0c11      	lsrs	r1, r2, #16
 8000fde:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe2:	fb08 f904 	mul.w	r9, r8, r4
 8000fe6:	40b0      	lsls	r0, r6
 8000fe8:	4589      	cmp	r9, r1
 8000fea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fee:	b280      	uxth	r0, r0
 8000ff0:	d93e      	bls.n	8001070 <__udivmoddi4+0x2e8>
 8000ff2:	1879      	adds	r1, r7, r1
 8000ff4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000ff8:	d201      	bcs.n	8000ffe <__udivmoddi4+0x276>
 8000ffa:	4589      	cmp	r9, r1
 8000ffc:	d81f      	bhi.n	800103e <__udivmoddi4+0x2b6>
 8000ffe:	eba1 0109 	sub.w	r1, r1, r9
 8001002:	fbb1 f9fe 	udiv	r9, r1, lr
 8001006:	fb09 f804 	mul.w	r8, r9, r4
 800100a:	fb0e 1119 	mls	r1, lr, r9, r1
 800100e:	b292      	uxth	r2, r2
 8001010:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001014:	4542      	cmp	r2, r8
 8001016:	d229      	bcs.n	800106c <__udivmoddi4+0x2e4>
 8001018:	18ba      	adds	r2, r7, r2
 800101a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800101e:	d2c4      	bcs.n	8000faa <__udivmoddi4+0x222>
 8001020:	4542      	cmp	r2, r8
 8001022:	d2c2      	bcs.n	8000faa <__udivmoddi4+0x222>
 8001024:	f1a9 0102 	sub.w	r1, r9, #2
 8001028:	443a      	add	r2, r7
 800102a:	e7be      	b.n	8000faa <__udivmoddi4+0x222>
 800102c:	45f0      	cmp	r8, lr
 800102e:	d29d      	bcs.n	8000f6c <__udivmoddi4+0x1e4>
 8001030:	ebbe 0302 	subs.w	r3, lr, r2
 8001034:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001038:	3801      	subs	r0, #1
 800103a:	46e1      	mov	r9, ip
 800103c:	e796      	b.n	8000f6c <__udivmoddi4+0x1e4>
 800103e:	eba7 0909 	sub.w	r9, r7, r9
 8001042:	4449      	add	r1, r9
 8001044:	f1a8 0c02 	sub.w	ip, r8, #2
 8001048:	fbb1 f9fe 	udiv	r9, r1, lr
 800104c:	fb09 f804 	mul.w	r8, r9, r4
 8001050:	e7db      	b.n	800100a <__udivmoddi4+0x282>
 8001052:	4673      	mov	r3, lr
 8001054:	e77f      	b.n	8000f56 <__udivmoddi4+0x1ce>
 8001056:	4650      	mov	r0, sl
 8001058:	e766      	b.n	8000f28 <__udivmoddi4+0x1a0>
 800105a:	4608      	mov	r0, r1
 800105c:	e6fd      	b.n	8000e5a <__udivmoddi4+0xd2>
 800105e:	443b      	add	r3, r7
 8001060:	3a02      	subs	r2, #2
 8001062:	e733      	b.n	8000ecc <__udivmoddi4+0x144>
 8001064:	f1ac 0c02 	sub.w	ip, ip, #2
 8001068:	443b      	add	r3, r7
 800106a:	e71c      	b.n	8000ea6 <__udivmoddi4+0x11e>
 800106c:	4649      	mov	r1, r9
 800106e:	e79c      	b.n	8000faa <__udivmoddi4+0x222>
 8001070:	eba1 0109 	sub.w	r1, r1, r9
 8001074:	46c4      	mov	ip, r8
 8001076:	fbb1 f9fe 	udiv	r9, r1, lr
 800107a:	fb09 f804 	mul.w	r8, r9, r4
 800107e:	e7c4      	b.n	800100a <__udivmoddi4+0x282>

08001080 <__aeabi_idiv0>:
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	@ 0x28
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800108c:	2300      	movs	r3, #0
 800108e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8001090:	f008 fbae 	bl	80097f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001094:	4b5a      	ldr	r3, [pc, #360]	@ (8001200 <pvPortMallocMicroROS+0x17c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d101      	bne.n	80010a0 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 800109c:	f000 f986 	bl	80013ac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80010a0:	4b58      	ldr	r3, [pc, #352]	@ (8001204 <pvPortMallocMicroROS+0x180>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	4013      	ands	r3, r2
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	f040 8090 	bne.w	80011ce <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d01e      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80010b4:	2208      	movs	r2, #8
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f003 0307 	and.w	r3, r3, #7
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d015      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	f023 0307 	bic.w	r3, r3, #7
 80010cc:	3308      	adds	r3, #8
 80010ce:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d00b      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80010da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010de:	f383 8811 	msr	BASEPRI, r3
 80010e2:	f3bf 8f6f 	isb	sy
 80010e6:	f3bf 8f4f 	dsb	sy
 80010ea:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80010ec:	bf00      	nop
 80010ee:	bf00      	nop
 80010f0:	e7fd      	b.n	80010ee <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d06a      	beq.n	80011ce <pvPortMallocMicroROS+0x14a>
 80010f8:	4b43      	ldr	r3, [pc, #268]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	687a      	ldr	r2, [r7, #4]
 80010fe:	429a      	cmp	r2, r3
 8001100:	d865      	bhi.n	80011ce <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001102:	4b42      	ldr	r3, [pc, #264]	@ (800120c <pvPortMallocMicroROS+0x188>)
 8001104:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8001106:	4b41      	ldr	r3, [pc, #260]	@ (800120c <pvPortMallocMicroROS+0x188>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800110c:	e004      	b.n	8001118 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 800110e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001110:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	429a      	cmp	r2, r3
 8001120:	d903      	bls.n	800112a <pvPortMallocMicroROS+0xa6>
 8001122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d1f1      	bne.n	800110e <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800112a:	4b35      	ldr	r3, [pc, #212]	@ (8001200 <pvPortMallocMicroROS+0x17c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001130:	429a      	cmp	r2, r3
 8001132:	d04c      	beq.n	80011ce <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001134:	6a3b      	ldr	r3, [r7, #32]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2208      	movs	r2, #8
 800113a:	4413      	add	r3, r2
 800113c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800113e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	6a3b      	ldr	r3, [r7, #32]
 8001144:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001148:	685a      	ldr	r2, [r3, #4]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	1ad2      	subs	r2, r2, r3
 800114e:	2308      	movs	r3, #8
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	429a      	cmp	r2, r3
 8001154:	d920      	bls.n	8001198 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	4413      	add	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800115e:	69bb      	ldr	r3, [r7, #24]
 8001160:	f003 0307 	and.w	r3, r3, #7
 8001164:	2b00      	cmp	r3, #0
 8001166:	d00b      	beq.n	8001180 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8001168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800116c:	f383 8811 	msr	BASEPRI, r3
 8001170:	f3bf 8f6f 	isb	sy
 8001174:	f3bf 8f4f 	dsb	sy
 8001178:	613b      	str	r3, [r7, #16]
}
 800117a:	bf00      	nop
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001182:	685a      	ldr	r2, [r3, #4]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	1ad2      	subs	r2, r2, r3
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800118c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001192:	69b8      	ldr	r0, [r7, #24]
 8001194:	f000 f96c 	bl	8001470 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001198:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	4a19      	ldr	r2, [pc, #100]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80011a6:	4b18      	ldr	r3, [pc, #96]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <pvPortMallocMicroROS+0x18c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d203      	bcs.n	80011ba <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80011b2:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a16      	ldr	r2, [pc, #88]	@ (8001210 <pvPortMallocMicroROS+0x18c>)
 80011b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80011ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011bc:	685a      	ldr	r2, [r3, #4]
 80011be:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <pvPortMallocMicroROS+0x180>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	431a      	orrs	r2, r3
 80011c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80011c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80011ce:	f008 fb1d 	bl	800980c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	f003 0307 	and.w	r3, r3, #7
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d00b      	beq.n	80011f4 <pvPortMallocMicroROS+0x170>
	__asm volatile
 80011dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011e0:	f383 8811 	msr	BASEPRI, r3
 80011e4:	f3bf 8f6f 	isb	sy
 80011e8:	f3bf 8f4f 	dsb	sy
 80011ec:	60fb      	str	r3, [r7, #12]
}
 80011ee:	bf00      	nop
 80011f0:	bf00      	nop
 80011f2:	e7fd      	b.n	80011f0 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 80011f4:	69fb      	ldr	r3, [r7, #28]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3728      	adds	r7, #40	@ 0x28
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20006ab4 	.word	0x20006ab4
 8001204:	20006ac0 	.word	0x20006ac0
 8001208:	20006ab8 	.word	0x20006ab8
 800120c:	20006aac 	.word	0x20006aac
 8001210:	20006abc 	.word	0x20006abc

08001214 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d04a      	beq.n	80012bc <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001226:	2308      	movs	r3, #8
 8001228:	425b      	negs	r3, r3
 800122a:	697a      	ldr	r2, [r7, #20]
 800122c:	4413      	add	r3, r2
 800122e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	685a      	ldr	r2, [r3, #4]
 8001238:	4b22      	ldr	r3, [pc, #136]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4013      	ands	r3, r2
 800123e:	2b00      	cmp	r3, #0
 8001240:	d10b      	bne.n	800125a <vPortFreeMicroROS+0x46>
	__asm volatile
 8001242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001246:	f383 8811 	msr	BASEPRI, r3
 800124a:	f3bf 8f6f 	isb	sy
 800124e:	f3bf 8f4f 	dsb	sy
 8001252:	60fb      	str	r3, [r7, #12]
}
 8001254:	bf00      	nop
 8001256:	bf00      	nop
 8001258:	e7fd      	b.n	8001256 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d00b      	beq.n	800127a <vPortFreeMicroROS+0x66>
	__asm volatile
 8001262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001266:	f383 8811 	msr	BASEPRI, r3
 800126a:	f3bf 8f6f 	isb	sy
 800126e:	f3bf 8f4f 	dsb	sy
 8001272:	60bb      	str	r3, [r7, #8]
}
 8001274:	bf00      	nop
 8001276:	bf00      	nop
 8001278:	e7fd      	b.n	8001276 <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	685a      	ldr	r2, [r3, #4]
 800127e:	4b11      	ldr	r3, [pc, #68]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4013      	ands	r3, r2
 8001284:	2b00      	cmp	r3, #0
 8001286:	d019      	beq.n	80012bc <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d115      	bne.n	80012bc <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	685a      	ldr	r2, [r3, #4]
 8001294:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	43db      	mvns	r3, r3
 800129a:	401a      	ands	r2, r3
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80012a0:	f008 faa6 	bl	80097f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	685a      	ldr	r2, [r3, #4]
 80012a8:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <vPortFreeMicroROS+0xb4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4413      	add	r3, r2
 80012ae:	4a06      	ldr	r2, [pc, #24]	@ (80012c8 <vPortFreeMicroROS+0xb4>)
 80012b0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80012b2:	6938      	ldr	r0, [r7, #16]
 80012b4:	f000 f8dc 	bl	8001470 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80012b8:	f008 faa8 	bl	800980c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80012bc:	bf00      	nop
 80012be:	3718      	adds	r7, #24
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20006ac0 	.word	0x20006ac0
 80012c8:	20006ab8 	.word	0x20006ab8

080012cc <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80012cc:	b480      	push	{r7}
 80012ce:	b087      	sub	sp, #28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 80012d8:	2308      	movs	r3, #8
 80012da:	425b      	negs	r3, r3
 80012dc:	697a      	ldr	r2, [r7, #20]
 80012de:	4413      	add	r3, r2
 80012e0:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	685a      	ldr	r2, [r3, #4]
 80012ea:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <getBlockSize+0x38>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	43db      	mvns	r3, r3
 80012f0:	4013      	ands	r3, r2
 80012f2:	60fb      	str	r3, [r7, #12]

	return count;
 80012f4:	68fb      	ldr	r3, [r7, #12]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	371c      	adds	r7, #28
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	20006ac0 	.word	0x20006ac0

08001308 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8001312:	f008 fa6d 	bl	80097f0 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8001316:	6838      	ldr	r0, [r7, #0]
 8001318:	f7ff feb4 	bl	8001084 <pvPortMallocMicroROS>
 800131c:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d017      	beq.n	8001354 <pvPortReallocMicroROS+0x4c>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d014      	beq.n	8001354 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f7ff ffce 	bl	80012cc <getBlockSize>
 8001330:	4603      	mov	r3, r0
 8001332:	2208      	movs	r2, #8
 8001334:	1a9b      	subs	r3, r3, r2
 8001336:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8001338:	683a      	ldr	r2, [r7, #0]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	429a      	cmp	r2, r3
 800133e:	d201      	bcs.n	8001344 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8001344:	68fa      	ldr	r2, [r7, #12]
 8001346:	6879      	ldr	r1, [r7, #4]
 8001348:	68b8      	ldr	r0, [r7, #8]
 800134a:	f01b f9ca 	bl	801c6e2 <memcpy>

		vPortFreeMicroROS(pv);
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff ff60 	bl	8001214 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8001354:	f008 fa5a 	bl	800980c <xTaskResumeAll>

	return newmem;
 8001358:	68bb      	ldr	r3, [r7, #8]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8001362:	b580      	push	{r7, lr}
 8001364:	b086      	sub	sp, #24
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
 800136a:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800136c:	f008 fa40 	bl	80097f0 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	fb02 f303 	mul.w	r3, r2, r3
 8001378:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 800137a:	6978      	ldr	r0, [r7, #20]
 800137c:	f7ff fe82 	bl	8001084 <pvPortMallocMicroROS>
 8001380:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	613b      	str	r3, [r7, #16]

  	while(count--)
 8001386:	e004      	b.n	8001392 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	1c5a      	adds	r2, r3, #1
 800138c:	613a      	str	r2, [r7, #16]
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	1e5a      	subs	r2, r3, #1
 8001396:	617a      	str	r2, [r7, #20]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d1f5      	bne.n	8001388 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 800139c:	f008 fa36 	bl	800980c <xTaskResumeAll>
  	return mem;
 80013a0:	68fb      	ldr	r3, [r7, #12]
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3718      	adds	r7, #24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80013b2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80013b6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80013b8:	4b27      	ldr	r3, [pc, #156]	@ (8001458 <prvHeapInit+0xac>)
 80013ba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00c      	beq.n	80013e0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	3307      	adds	r3, #7
 80013ca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f023 0307 	bic.w	r3, r3, #7
 80013d2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80013d4:	68ba      	ldr	r2, [r7, #8]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	4a1f      	ldr	r2, [pc, #124]	@ (8001458 <prvHeapInit+0xac>)
 80013dc:	4413      	add	r3, r2
 80013de:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80013e4:	4a1d      	ldr	r2, [pc, #116]	@ (800145c <prvHeapInit+0xb0>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80013ea:	4b1c      	ldr	r3, [pc, #112]	@ (800145c <prvHeapInit+0xb0>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	68ba      	ldr	r2, [r7, #8]
 80013f4:	4413      	add	r3, r2
 80013f6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80013f8:	2208      	movs	r2, #8
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	1a9b      	subs	r3, r3, r2
 80013fe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f023 0307 	bic.w	r3, r3, #7
 8001406:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	4a15      	ldr	r2, [pc, #84]	@ (8001460 <prvHeapInit+0xb4>)
 800140c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800140e:	4b14      	ldr	r3, [pc, #80]	@ (8001460 <prvHeapInit+0xb4>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2200      	movs	r2, #0
 8001414:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001416:	4b12      	ldr	r3, [pc, #72]	@ (8001460 <prvHeapInit+0xb4>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	1ad2      	subs	r2, r2, r3
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800142c:	4b0c      	ldr	r3, [pc, #48]	@ (8001460 <prvHeapInit+0xb4>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	4a0a      	ldr	r2, [pc, #40]	@ (8001464 <prvHeapInit+0xb8>)
 800143a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	4a09      	ldr	r2, [pc, #36]	@ (8001468 <prvHeapInit+0xbc>)
 8001442:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001444:	4b09      	ldr	r3, [pc, #36]	@ (800146c <prvHeapInit+0xc0>)
 8001446:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800144a:	601a      	str	r2, [r3, #0]
}
 800144c:	bf00      	nop
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	20002eac 	.word	0x20002eac
 800145c:	20006aac 	.word	0x20006aac
 8001460:	20006ab4 	.word	0x20006ab4
 8001464:	20006abc 	.word	0x20006abc
 8001468:	20006ab8 	.word	0x20006ab8
 800146c:	20006ac0 	.word	0x20006ac0

08001470 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001478:	4b28      	ldr	r3, [pc, #160]	@ (800151c <prvInsertBlockIntoFreeList+0xac>)
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	e002      	b.n	8001484 <prvInsertBlockIntoFreeList+0x14>
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	429a      	cmp	r2, r3
 800148c:	d8f7      	bhi.n	800147e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	4413      	add	r3, r2
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	429a      	cmp	r2, r3
 800149e:	d108      	bne.n	80014b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	685a      	ldr	r2, [r3, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	441a      	add	r2, r3
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	68ba      	ldr	r2, [r7, #8]
 80014bc:	441a      	add	r2, r3
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d118      	bne.n	80014f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	4b15      	ldr	r3, [pc, #84]	@ (8001520 <prvInsertBlockIntoFreeList+0xb0>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d00d      	beq.n	80014ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685a      	ldr	r2, [r3, #4]
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	441a      	add	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	e008      	b.n	8001500 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80014ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001520 <prvInsertBlockIntoFreeList+0xb0>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	e003      	b.n	8001500 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	429a      	cmp	r2, r3
 8001506:	d002      	beq.n	800150e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800150e:	bf00      	nop
 8001510:	3714      	adds	r7, #20
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	20006aac 	.word	0x20006aac
 8001520:	20006ab4 	.word	0x20006ab4

08001524 <cmd_vel_callback>:
Motor *pRight = &Right_motor;
PID_TypeDef RPID;
PID_TypeDef LPID;

void cmd_vel_callback(const void * msgin)
{
 8001524:	b5b0      	push	{r4, r5, r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  // Cast received message to used type
  const geometry_msgs__msg__Twist * msg = (const geometry_msgs__msg__Twist *)msgin;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	60fb      	str	r3, [r7, #12]

   v_mps = msg->linear.x;
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001536:	4931      	ldr	r1, [pc, #196]	@ (80015fc <cmd_vel_callback+0xd8>)
 8001538:	e9c1 2300 	strd	r2, r3, [r1]
   omega = msg->angular.z;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001542:	492f      	ldr	r1, [pc, #188]	@ (8001600 <cmd_vel_callback+0xdc>)
 8001544:	e9c1 2300 	strd	r2, r3, [r1]

   vl = (2 * v_mps - omega * L) / 2; // m/s
 8001548:	4b2c      	ldr	r3, [pc, #176]	@ (80015fc <cmd_vel_callback+0xd8>)
 800154a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	f7fe feb3 	bl	80002bc <__adddf3>
 8001556:	4602      	mov	r2, r0
 8001558:	460b      	mov	r3, r1
 800155a:	4614      	mov	r4, r2
 800155c:	461d      	mov	r5, r3
 800155e:	4b28      	ldr	r3, [pc, #160]	@ (8001600 <cmd_vel_callback+0xdc>)
 8001560:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001564:	4b27      	ldr	r3, [pc, #156]	@ (8001604 <cmd_vel_callback+0xe0>)
 8001566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156a:	f7ff f85d 	bl	8000628 <__aeabi_dmul>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	4620      	mov	r0, r4
 8001574:	4629      	mov	r1, r5
 8001576:	f7fe fe9f 	bl	80002b8 <__aeabi_dsub>
 800157a:	4602      	mov	r2, r0
 800157c:	460b      	mov	r3, r1
 800157e:	4610      	mov	r0, r2
 8001580:	4619      	mov	r1, r3
 8001582:	f04f 0200 	mov.w	r2, #0
 8001586:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800158a:	f7ff f977 	bl	800087c <__aeabi_ddiv>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	491d      	ldr	r1, [pc, #116]	@ (8001608 <cmd_vel_callback+0xe4>)
 8001594:	e9c1 2300 	strd	r2, r3, [r1]
   vr = (2 * v_mps + omega * L) / 2; // m/s
 8001598:	4b18      	ldr	r3, [pc, #96]	@ (80015fc <cmd_vel_callback+0xd8>)
 800159a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800159e:	4602      	mov	r2, r0
 80015a0:	460b      	mov	r3, r1
 80015a2:	f7fe fe8b 	bl	80002bc <__adddf3>
 80015a6:	4602      	mov	r2, r0
 80015a8:	460b      	mov	r3, r1
 80015aa:	4614      	mov	r4, r2
 80015ac:	461d      	mov	r5, r3
 80015ae:	4b14      	ldr	r3, [pc, #80]	@ (8001600 <cmd_vel_callback+0xdc>)
 80015b0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015b4:	4b13      	ldr	r3, [pc, #76]	@ (8001604 <cmd_vel_callback+0xe0>)
 80015b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ba:	f7ff f835 	bl	8000628 <__aeabi_dmul>
 80015be:	4602      	mov	r2, r0
 80015c0:	460b      	mov	r3, r1
 80015c2:	4620      	mov	r0, r4
 80015c4:	4629      	mov	r1, r5
 80015c6:	f7fe fe79 	bl	80002bc <__adddf3>
 80015ca:	4602      	mov	r2, r0
 80015cc:	460b      	mov	r3, r1
 80015ce:	4610      	mov	r0, r2
 80015d0:	4619      	mov	r1, r3
 80015d2:	f04f 0200 	mov.w	r2, #0
 80015d6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80015da:	f7ff f94f 	bl	800087c <__aeabi_ddiv>
 80015de:	4602      	mov	r2, r0
 80015e0:	460b      	mov	r3, r1
 80015e2:	490a      	ldr	r1, [pc, #40]	@ (800160c <cmd_vel_callback+0xe8>)
 80015e4:	e9c1 2300 	strd	r2, r3, [r1]
  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80015e8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015ec:	4808      	ldr	r0, [pc, #32]	@ (8001610 <cmd_vel_callback+0xec>)
 80015ee:	f002 fede 	bl	80043ae <HAL_GPIO_TogglePin>
}
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bdb0      	pop	{r4, r5, r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20006de0 	.word	0x20006de0
 8001600:	20006de8 	.word	0x20006de8
 8001604:	20000000 	.word	0x20000000
 8001608:	20006df0 	.word	0x20006df0
 800160c:	20006df8 	.word	0x20006df8
 8001610:	40020800 	.word	0x40020800
 8001614:	00000000 	.word	0x00000000

08001618 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800161c:	b087      	sub	sp, #28
 800161e:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001620:	f001 ffa2 	bl	8003568 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001624:	f000 f934 	bl	8001890 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001628:	f000 fba0 	bl	8001d6c <MX_GPIO_Init>
  MX_DMA_Init();
 800162c:	f000 fb76 	bl	8001d1c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001630:	f000 fb4a 	bl	8001cc8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001634:	f000 f994 	bl	8001960 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001638:	f000 f9c0 	bl	80019bc <MX_TIM1_Init>
  MX_TIM2_Init();
 800163c:	f000 fa0e 	bl	8001a5c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001640:	f000 fa60 	bl	8001b04 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001644:	f000 fac2 	bl	8001bcc <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001648:	f000 fb14 	bl	8001c74 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MPU6050_init();
 800164c:	f009 fff0 	bl	800b630 <MPU6050_init>

	HAL_TIM_Base_Start_IT(&htim1);
 8001650:	4879      	ldr	r0, [pc, #484]	@ (8001838 <main+0x220>)
 8001652:	f004 fb93 	bl	8005d7c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL); //LEFT
 8001656:	213c      	movs	r1, #60	@ 0x3c
 8001658:	4878      	ldr	r0, [pc, #480]	@ (800183c <main+0x224>)
 800165a:	f004 fe25 	bl	80062a8 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL); //RIGHT
 800165e:	213c      	movs	r1, #60	@ 0x3c
 8001660:	4877      	ldr	r0, [pc, #476]	@ (8001840 <main+0x228>)
 8001662:	f004 fe21 	bl	80062a8 <HAL_TIM_Encoder_Start_IT>

	// --- PWM start ---
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001666:	2100      	movs	r1, #0
 8001668:	4876      	ldr	r0, [pc, #472]	@ (8001844 <main+0x22c>)
 800166a:	f004 fc39 	bl	8005ee0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800166e:	2104      	movs	r1, #4
 8001670:	4874      	ldr	r0, [pc, #464]	@ (8001844 <main+0x22c>)
 8001672:	f004 fc35 	bl	8005ee0 <HAL_TIM_PWM_Start>
	HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001676:	2200      	movs	r2, #0
 8001678:	2100      	movs	r1, #0
 800167a:	2019      	movs	r0, #25
 800167c:	f002 f8c1 	bl	8003802 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001680:	2019      	movs	r0, #25
 8001682:	f002 f8da 	bl	800383a <HAL_NVIC_EnableIRQ>

	// --- Base timer for control loop (interrupt) ---
    // Khoi tao 2 banh xe
	Motor_Init(&Left_motor, LEFT,GPIOB, GPIO_PIN_12, GPIOB, GPIO_PIN_13,&htim3, TIM_CHANNEL_1, &htim2, 10, 1.2, 0.03);
 8001686:	4b6d      	ldr	r3, [pc, #436]	@ (800183c <main+0x224>)
 8001688:	9304      	str	r3, [sp, #16]
 800168a:	2300      	movs	r3, #0
 800168c:	9303      	str	r3, [sp, #12]
 800168e:	4b6d      	ldr	r3, [pc, #436]	@ (8001844 <main+0x22c>)
 8001690:	9302      	str	r3, [sp, #8]
 8001692:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001696:	9301      	str	r3, [sp, #4]
 8001698:	4b6b      	ldr	r3, [pc, #428]	@ (8001848 <main+0x230>)
 800169a:	9300      	str	r3, [sp, #0]
 800169c:	ed9f 1a6b 	vldr	s2, [pc, #428]	@ 800184c <main+0x234>
 80016a0:	eddf 0a6b 	vldr	s1, [pc, #428]	@ 8001850 <main+0x238>
 80016a4:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 80016a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016ac:	4a66      	ldr	r2, [pc, #408]	@ (8001848 <main+0x230>)
 80016ae:	2100      	movs	r1, #0
 80016b0:	4868      	ldr	r0, [pc, #416]	@ (8001854 <main+0x23c>)
 80016b2:	f009 fd39 	bl	800b128 <Motor_Init>
	Motor_Init(&Right_motor,RIGHT,GPIOB, GPIO_PIN_14, GPIOB, GPIO_PIN_15,&htim3, TIM_CHANNEL_2, &htim4	, 10, 1.2, 0.03);
 80016b6:	4b62      	ldr	r3, [pc, #392]	@ (8001840 <main+0x228>)
 80016b8:	9304      	str	r3, [sp, #16]
 80016ba:	2304      	movs	r3, #4
 80016bc:	9303      	str	r3, [sp, #12]
 80016be:	4b61      	ldr	r3, [pc, #388]	@ (8001844 <main+0x22c>)
 80016c0:	9302      	str	r3, [sp, #8]
 80016c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80016c6:	9301      	str	r3, [sp, #4]
 80016c8:	4b5f      	ldr	r3, [pc, #380]	@ (8001848 <main+0x230>)
 80016ca:	9300      	str	r3, [sp, #0]
 80016cc:	ed9f 1a5f 	vldr	s2, [pc, #380]	@ 800184c <main+0x234>
 80016d0:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 8001850 <main+0x238>
 80016d4:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 80016d8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80016dc:	4a5a      	ldr	r2, [pc, #360]	@ (8001848 <main+0x230>)
 80016de:	2101      	movs	r1, #1
 80016e0:	485d      	ldr	r0, [pc, #372]	@ (8001858 <main+0x240>)
 80016e2:	f009 fd21 	bl	800b128 <Motor_Init>

   // Khoi tao PID
	PID(&LPID, &(pLeft->cur_speed),&(pLeft->Pid_output),&(pLeft->target_speed),pLeft->kp, pLeft->ki, pLeft->kd,_PID_P_ON_E, _PID_CD_DIRECT);
 80016e6:	4b5d      	ldr	r3, [pc, #372]	@ (800185c <main+0x244>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 80016ee:	4b5b      	ldr	r3, [pc, #364]	@ (800185c <main+0x244>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f103 0548 	add.w	r5, r3, #72	@ 0x48
 80016f6:	4b59      	ldr	r3, [pc, #356]	@ (800185c <main+0x244>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f103 0640 	add.w	r6, r3, #64	@ 0x40
 80016fe:	4b57      	ldr	r3, [pc, #348]	@ (800185c <main+0x244>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	6a1b      	ldr	r3, [r3, #32]
 8001704:	4618      	mov	r0, r3
 8001706:	f7fe ff37 	bl	8000578 <__aeabi_f2d>
 800170a:	4680      	mov	r8, r0
 800170c:	4689      	mov	r9, r1
 800170e:	4b53      	ldr	r3, [pc, #332]	@ (800185c <main+0x244>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe ff2f 	bl	8000578 <__aeabi_f2d>
 800171a:	4682      	mov	sl, r0
 800171c:	468b      	mov	fp, r1
 800171e:	4b4f      	ldr	r3, [pc, #316]	@ (800185c <main+0x244>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001724:	4618      	mov	r0, r3
 8001726:	f7fe ff27 	bl	8000578 <__aeabi_f2d>
 800172a:	2300      	movs	r3, #0
 800172c:	9301      	str	r3, [sp, #4]
 800172e:	2301      	movs	r3, #1
 8001730:	9300      	str	r3, [sp, #0]
 8001732:	ec41 0b12 	vmov	d2, r0, r1
 8001736:	ec4b ab11 	vmov	d1, sl, fp
 800173a:	ec49 8b10 	vmov	d0, r8, r9
 800173e:	4633      	mov	r3, r6
 8001740:	462a      	mov	r2, r5
 8001742:	4621      	mov	r1, r4
 8001744:	4846      	ldr	r0, [pc, #280]	@ (8001860 <main+0x248>)
 8001746:	f00a fa2b 	bl	800bba0 <PID>
	PID_SetMode(&LPID, _PID_MODE_AUTOMATIC);
 800174a:	2101      	movs	r1, #1
 800174c:	4844      	ldr	r0, [pc, #272]	@ (8001860 <main+0x248>)
 800174e:	f00a fb5d 	bl	800be0c <PID_SetMode>
	PID_SetSampleTime(&LPID, 2);
 8001752:	2102      	movs	r1, #2
 8001754:	4842      	ldr	r0, [pc, #264]	@ (8001860 <main+0x248>)
 8001756:	f00a fccd 	bl	800c0f4 <PID_SetSampleTime>
	PID_SetOutputLimits(&LPID, -3199, 3199);
 800175a:	ed9f 1b33 	vldr	d1, [pc, #204]	@ 8001828 <main+0x210>
 800175e:	ed9f 0b34 	vldr	d0, [pc, #208]	@ 8001830 <main+0x218>
 8001762:	483f      	ldr	r0, [pc, #252]	@ (8001860 <main+0x248>)
 8001764:	f00a fb70 	bl	800be48 <PID_SetOutputLimits>

	PID(&RPID,&(pRight->cur_speed),&(pRight->Pid_output), &(pRight->target_speed),pRight->kp, pRight->ki, pRight->kd,_PID_P_ON_E, _PID_CD_DIRECT);
 8001768:	4b3e      	ldr	r3, [pc, #248]	@ (8001864 <main+0x24c>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8001770:	4b3c      	ldr	r3, [pc, #240]	@ (8001864 <main+0x24c>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f103 0548 	add.w	r5, r3, #72	@ 0x48
 8001778:	4b3a      	ldr	r3, [pc, #232]	@ (8001864 <main+0x24c>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f103 0640 	add.w	r6, r3, #64	@ 0x40
 8001780:	4b38      	ldr	r3, [pc, #224]	@ (8001864 <main+0x24c>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	6a1b      	ldr	r3, [r3, #32]
 8001786:	4618      	mov	r0, r3
 8001788:	f7fe fef6 	bl	8000578 <__aeabi_f2d>
 800178c:	4680      	mov	r8, r0
 800178e:	4689      	mov	r9, r1
 8001790:	4b34      	ldr	r3, [pc, #208]	@ (8001864 <main+0x24c>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001796:	4618      	mov	r0, r3
 8001798:	f7fe feee 	bl	8000578 <__aeabi_f2d>
 800179c:	4682      	mov	sl, r0
 800179e:	468b      	mov	fp, r1
 80017a0:	4b30      	ldr	r3, [pc, #192]	@ (8001864 <main+0x24c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7fe fee6 	bl	8000578 <__aeabi_f2d>
 80017ac:	2300      	movs	r3, #0
 80017ae:	9301      	str	r3, [sp, #4]
 80017b0:	2301      	movs	r3, #1
 80017b2:	9300      	str	r3, [sp, #0]
 80017b4:	ec41 0b12 	vmov	d2, r0, r1
 80017b8:	ec4b ab11 	vmov	d1, sl, fp
 80017bc:	ec49 8b10 	vmov	d0, r8, r9
 80017c0:	4633      	mov	r3, r6
 80017c2:	462a      	mov	r2, r5
 80017c4:	4621      	mov	r1, r4
 80017c6:	4828      	ldr	r0, [pc, #160]	@ (8001868 <main+0x250>)
 80017c8:	f00a f9ea 	bl	800bba0 <PID>
    PID_SetMode(&RPID, _PID_MODE_AUTOMATIC);
 80017cc:	2101      	movs	r1, #1
 80017ce:	4826      	ldr	r0, [pc, #152]	@ (8001868 <main+0x250>)
 80017d0:	f00a fb1c 	bl	800be0c <PID_SetMode>
    PID_SetSampleTime(&RPID, 2);
 80017d4:	2102      	movs	r1, #2
 80017d6:	4824      	ldr	r0, [pc, #144]	@ (8001868 <main+0x250>)
 80017d8:	f00a fc8c 	bl	800c0f4 <PID_SetSampleTime>
    PID_SetOutputLimits(&RPID, -3199, 3199);
 80017dc:	ed9f 1b12 	vldr	d1, [pc, #72]	@ 8001828 <main+0x210>
 80017e0:	ed9f 0b13 	vldr	d0, [pc, #76]	@ 8001830 <main+0x218>
 80017e4:	4820      	ldr	r0, [pc, #128]	@ (8001868 <main+0x250>)
 80017e6:	f00a fb2f 	bl	800be48 <PID_SetOutputLimits>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80017ea:	f006 fec3 	bl	8008574 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of myTask1 */
  myTask1Handle = osThreadNew(Task_pub_sub, NULL, &myTask1_attributes);
 80017ee:	4a1f      	ldr	r2, [pc, #124]	@ (800186c <main+0x254>)
 80017f0:	2100      	movs	r1, #0
 80017f2:	481f      	ldr	r0, [pc, #124]	@ (8001870 <main+0x258>)
 80017f4:	f006 ff08 	bl	8008608 <osThreadNew>
 80017f8:	4603      	mov	r3, r0
 80017fa:	4a1e      	ldr	r2, [pc, #120]	@ (8001874 <main+0x25c>)
 80017fc:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(Task_IMU, NULL, &myTask02_attributes);
 80017fe:	4a1e      	ldr	r2, [pc, #120]	@ (8001878 <main+0x260>)
 8001800:	2100      	movs	r1, #0
 8001802:	481e      	ldr	r0, [pc, #120]	@ (800187c <main+0x264>)
 8001804:	f006 ff00 	bl	8008608 <osThreadNew>
 8001808:	4603      	mov	r3, r0
 800180a:	4a1d      	ldr	r2, [pc, #116]	@ (8001880 <main+0x268>)
 800180c:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(Task_control, NULL, &myTask03_attributes);
 800180e:	4a1d      	ldr	r2, [pc, #116]	@ (8001884 <main+0x26c>)
 8001810:	2100      	movs	r1, #0
 8001812:	481d      	ldr	r0, [pc, #116]	@ (8001888 <main+0x270>)
 8001814:	f006 fef8 	bl	8008608 <osThreadNew>
 8001818:	4603      	mov	r3, r0
 800181a:	4a1c      	ldr	r2, [pc, #112]	@ (800188c <main+0x274>)
 800181c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800181e:	f006 fecd 	bl	80085bc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001822:	bf00      	nop
 8001824:	e7fd      	b.n	8001822 <main+0x20a>
 8001826:	bf00      	nop
 8001828:	00000000 	.word	0x00000000
 800182c:	40a8fe00 	.word	0x40a8fe00
 8001830:	00000000 	.word	0x00000000
 8001834:	c0a8fe00 	.word	0xc0a8fe00
 8001838:	20006b34 	.word	0x20006b34
 800183c:	20006b7c 	.word	0x20006b7c
 8001840:	20006c0c 	.word	0x20006c0c
 8001844:	20006bc4 	.word	0x20006bc4
 8001848:	40020400 	.word	0x40020400
 800184c:	3cf5c28f 	.word	0x3cf5c28f
 8001850:	3f99999a 	.word	0x3f99999a
 8001854:	20006e00 	.word	0x20006e00
 8001858:	20006e50 	.word	0x20006e50
 800185c:	20000008 	.word	0x20000008
 8001860:	20006f10 	.word	0x20006f10
 8001864:	2000000c 	.word	0x2000000c
 8001868:	20006ea0 	.word	0x20006ea0
 800186c:	0801ec60 	.word	0x0801ec60
 8001870:	08002525 	.word	0x08002525
 8001874:	20006da4 	.word	0x20006da4
 8001878:	0801ec84 	.word	0x0801ec84
 800187c:	080027bd 	.word	0x080027bd
 8001880:	20006da8 	.word	0x20006da8
 8001884:	0801eca8 	.word	0x0801eca8
 8001888:	08002915 	.word	0x08002915
 800188c:	20006dac 	.word	0x20006dac

08001890 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b094      	sub	sp, #80	@ 0x50
 8001894:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001896:	f107 0320 	add.w	r3, r7, #32
 800189a:	2230      	movs	r2, #48	@ 0x30
 800189c:	2100      	movs	r1, #0
 800189e:	4618      	mov	r0, r3
 80018a0:	f01a fde6 	bl	801c470 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018a4:	f107 030c 	add.w	r3, r7, #12
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b4:	2300      	movs	r3, #0
 80018b6:	60bb      	str	r3, [r7, #8]
 80018b8:	4b27      	ldr	r3, [pc, #156]	@ (8001958 <SystemClock_Config+0xc8>)
 80018ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018bc:	4a26      	ldr	r2, [pc, #152]	@ (8001958 <SystemClock_Config+0xc8>)
 80018be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80018c4:	4b24      	ldr	r3, [pc, #144]	@ (8001958 <SystemClock_Config+0xc8>)
 80018c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018d0:	2300      	movs	r3, #0
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	4b21      	ldr	r3, [pc, #132]	@ (800195c <SystemClock_Config+0xcc>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a20      	ldr	r2, [pc, #128]	@ (800195c <SystemClock_Config+0xcc>)
 80018da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80018de:	6013      	str	r3, [r2, #0]
 80018e0:	4b1e      	ldr	r3, [pc, #120]	@ (800195c <SystemClock_Config+0xcc>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80018e8:	607b      	str	r3, [r7, #4]
 80018ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018ec:	2302      	movs	r3, #2
 80018ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018f0:	2301      	movs	r3, #1
 80018f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018f4:	2310      	movs	r3, #16
 80018f6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018f8:	2302      	movs	r3, #2
 80018fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018fc:	2300      	movs	r3, #0
 80018fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001900:	2308      	movs	r3, #8
 8001902:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8001904:	2340      	movs	r3, #64	@ 0x40
 8001906:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001908:	2302      	movs	r3, #2
 800190a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800190c:	2304      	movs	r3, #4
 800190e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001910:	f107 0320 	add.w	r3, r7, #32
 8001914:	4618      	mov	r0, r3
 8001916:	f003 fd89 	bl	800542c <HAL_RCC_OscConfig>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001920:	f001 f832 	bl	8002988 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001924:	230f      	movs	r3, #15
 8001926:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001928:	2302      	movs	r3, #2
 800192a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001930:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001934:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800193a:	f107 030c 	add.w	r3, r7, #12
 800193e:	2103      	movs	r1, #3
 8001940:	4618      	mov	r0, r3
 8001942:	f003 ffeb 	bl	800591c <HAL_RCC_ClockConfig>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800194c:	f001 f81c 	bl	8002988 <Error_Handler>
  }
}
 8001950:	bf00      	nop
 8001952:	3750      	adds	r7, #80	@ 0x50
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40023800 	.word	0x40023800
 800195c:	40007000 	.word	0x40007000

08001960 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001964:	4b12      	ldr	r3, [pc, #72]	@ (80019b0 <MX_I2C1_Init+0x50>)
 8001966:	4a13      	ldr	r2, [pc, #76]	@ (80019b4 <MX_I2C1_Init+0x54>)
 8001968:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800196a:	4b11      	ldr	r3, [pc, #68]	@ (80019b0 <MX_I2C1_Init+0x50>)
 800196c:	4a12      	ldr	r2, [pc, #72]	@ (80019b8 <MX_I2C1_Init+0x58>)
 800196e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001970:	4b0f      	ldr	r3, [pc, #60]	@ (80019b0 <MX_I2C1_Init+0x50>)
 8001972:	2200      	movs	r2, #0
 8001974:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001976:	4b0e      	ldr	r3, [pc, #56]	@ (80019b0 <MX_I2C1_Init+0x50>)
 8001978:	2200      	movs	r2, #0
 800197a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800197c:	4b0c      	ldr	r3, [pc, #48]	@ (80019b0 <MX_I2C1_Init+0x50>)
 800197e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001982:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001984:	4b0a      	ldr	r3, [pc, #40]	@ (80019b0 <MX_I2C1_Init+0x50>)
 8001986:	2200      	movs	r2, #0
 8001988:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800198a:	4b09      	ldr	r3, [pc, #36]	@ (80019b0 <MX_I2C1_Init+0x50>)
 800198c:	2200      	movs	r2, #0
 800198e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001990:	4b07      	ldr	r3, [pc, #28]	@ (80019b0 <MX_I2C1_Init+0x50>)
 8001992:	2200      	movs	r2, #0
 8001994:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001996:	4b06      	ldr	r3, [pc, #24]	@ (80019b0 <MX_I2C1_Init+0x50>)
 8001998:	2200      	movs	r2, #0
 800199a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800199c:	4804      	ldr	r0, [pc, #16]	@ (80019b0 <MX_I2C1_Init+0x50>)
 800199e:	f002 fd21 	bl	80043e4 <HAL_I2C_Init>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019a8:	f000 ffee 	bl	8002988 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019ac:	bf00      	nop
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	20006ae0 	.word	0x20006ae0
 80019b4:	40005400 	.word	0x40005400
 80019b8:	000186a0 	.word	0x000186a0

080019bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019c2:	f107 0308 	add.w	r3, r7, #8
 80019c6:	2200      	movs	r2, #0
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	605a      	str	r2, [r3, #4]
 80019cc:	609a      	str	r2, [r3, #8]
 80019ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d0:	463b      	mov	r3, r7
 80019d2:	2200      	movs	r2, #0
 80019d4:	601a      	str	r2, [r3, #0]
 80019d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001a54 <MX_TIM1_Init+0x98>)
 80019da:	4a1f      	ldr	r2, [pc, #124]	@ (8001a58 <MX_TIM1_Init+0x9c>)
 80019dc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 80019de:	4b1d      	ldr	r3, [pc, #116]	@ (8001a54 <MX_TIM1_Init+0x98>)
 80019e0:	223f      	movs	r2, #63	@ 0x3f
 80019e2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a54 <MX_TIM1_Init+0x98>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1999;
 80019ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001a54 <MX_TIM1_Init+0x98>)
 80019ec:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80019f0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019f2:	4b18      	ldr	r3, [pc, #96]	@ (8001a54 <MX_TIM1_Init+0x98>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019f8:	4b16      	ldr	r3, [pc, #88]	@ (8001a54 <MX_TIM1_Init+0x98>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019fe:	4b15      	ldr	r3, [pc, #84]	@ (8001a54 <MX_TIM1_Init+0x98>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a04:	4813      	ldr	r0, [pc, #76]	@ (8001a54 <MX_TIM1_Init+0x98>)
 8001a06:	f004 f969 	bl	8005cdc <HAL_TIM_Base_Init>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001a10:	f000 ffba 	bl	8002988 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a1a:	f107 0308 	add.w	r3, r7, #8
 8001a1e:	4619      	mov	r1, r3
 8001a20:	480c      	ldr	r0, [pc, #48]	@ (8001a54 <MX_TIM1_Init+0x98>)
 8001a22:	f004 fea1 	bl	8006768 <HAL_TIM_ConfigClockSource>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001a2c:	f000 ffac 	bl	8002988 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a30:	2300      	movs	r3, #0
 8001a32:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a34:	2300      	movs	r3, #0
 8001a36:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a38:	463b      	mov	r3, r7
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4805      	ldr	r0, [pc, #20]	@ (8001a54 <MX_TIM1_Init+0x98>)
 8001a3e:	f005 fa55 	bl	8006eec <HAL_TIMEx_MasterConfigSynchronization>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001a48:	f000 ff9e 	bl	8002988 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a4c:	bf00      	nop
 8001a4e:	3718      	adds	r7, #24
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20006b34 	.word	0x20006b34
 8001a58:	40010000 	.word	0x40010000

08001a5c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b08c      	sub	sp, #48	@ 0x30
 8001a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a62:	f107 030c 	add.w	r3, r7, #12
 8001a66:	2224      	movs	r2, #36	@ 0x24
 8001a68:	2100      	movs	r1, #0
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f01a fd00 	bl	801c470 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a70:	1d3b      	adds	r3, r7, #4
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a78:	4b21      	ldr	r3, [pc, #132]	@ (8001b00 <MX_TIM2_Init+0xa4>)
 8001a7a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a7e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001a80:	4b1f      	ldr	r3, [pc, #124]	@ (8001b00 <MX_TIM2_Init+0xa4>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a86:	4b1e      	ldr	r3, [pc, #120]	@ (8001b00 <MX_TIM2_Init+0xa4>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001a8c:	4b1c      	ldr	r3, [pc, #112]	@ (8001b00 <MX_TIM2_Init+0xa4>)
 8001a8e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a92:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a94:	4b1a      	ldr	r3, [pc, #104]	@ (8001b00 <MX_TIM2_Init+0xa4>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a9a:	4b19      	ldr	r3, [pc, #100]	@ (8001b00 <MX_TIM2_Init+0xa4>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001aac:	2300      	movs	r3, #0
 8001aae:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001abc:	2300      	movs	r3, #0
 8001abe:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001ac4:	f107 030c 	add.w	r3, r7, #12
 8001ac8:	4619      	mov	r1, r3
 8001aca:	480d      	ldr	r0, [pc, #52]	@ (8001b00 <MX_TIM2_Init+0xa4>)
 8001acc:	f004 fab8 	bl	8006040 <HAL_TIM_Encoder_Init>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001ad6:	f000 ff57 	bl	8002988 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ada:	2300      	movs	r3, #0
 8001adc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ae2:	1d3b      	adds	r3, r7, #4
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4806      	ldr	r0, [pc, #24]	@ (8001b00 <MX_TIM2_Init+0xa4>)
 8001ae8:	f005 fa00 	bl	8006eec <HAL_TIMEx_MasterConfigSynchronization>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001af2:	f000 ff49 	bl	8002988 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001af6:	bf00      	nop
 8001af8:	3730      	adds	r7, #48	@ 0x30
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20006b7c 	.word	0x20006b7c

08001b04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08a      	sub	sp, #40	@ 0x28
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b0a:	f107 0320 	add.w	r3, r7, #32
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b14:	1d3b      	adds	r3, r7, #4
 8001b16:	2200      	movs	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]
 8001b1a:	605a      	str	r2, [r3, #4]
 8001b1c:	609a      	str	r2, [r3, #8]
 8001b1e:	60da      	str	r2, [r3, #12]
 8001b20:	611a      	str	r2, [r3, #16]
 8001b22:	615a      	str	r2, [r3, #20]
 8001b24:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b26:	4b27      	ldr	r3, [pc, #156]	@ (8001bc4 <MX_TIM3_Init+0xc0>)
 8001b28:	4a27      	ldr	r2, [pc, #156]	@ (8001bc8 <MX_TIM3_Init+0xc4>)
 8001b2a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b2c:	4b25      	ldr	r3, [pc, #148]	@ (8001bc4 <MX_TIM3_Init+0xc0>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b32:	4b24      	ldr	r3, [pc, #144]	@ (8001bc4 <MX_TIM3_Init+0xc0>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3199;
 8001b38:	4b22      	ldr	r3, [pc, #136]	@ (8001bc4 <MX_TIM3_Init+0xc0>)
 8001b3a:	f640 427f 	movw	r2, #3199	@ 0xc7f
 8001b3e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b40:	4b20      	ldr	r3, [pc, #128]	@ (8001bc4 <MX_TIM3_Init+0xc0>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b46:	4b1f      	ldr	r3, [pc, #124]	@ (8001bc4 <MX_TIM3_Init+0xc0>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b4c:	481d      	ldr	r0, [pc, #116]	@ (8001bc4 <MX_TIM3_Init+0xc0>)
 8001b4e:	f004 f977 	bl	8005e40 <HAL_TIM_PWM_Init>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001b58:	f000 ff16 	bl	8002988 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b60:	2300      	movs	r3, #0
 8001b62:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b64:	f107 0320 	add.w	r3, r7, #32
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4816      	ldr	r0, [pc, #88]	@ (8001bc4 <MX_TIM3_Init+0xc0>)
 8001b6c:	f005 f9be 	bl	8006eec <HAL_TIMEx_MasterConfigSynchronization>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001b76:	f000 ff07 	bl	8002988 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b7a:	2360      	movs	r3, #96	@ 0x60
 8001b7c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b82:	2300      	movs	r3, #0
 8001b84:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b86:	2300      	movs	r3, #0
 8001b88:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b8a:	1d3b      	adds	r3, r7, #4
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	4619      	mov	r1, r3
 8001b90:	480c      	ldr	r0, [pc, #48]	@ (8001bc4 <MX_TIM3_Init+0xc0>)
 8001b92:	f004 fd27 	bl	80065e4 <HAL_TIM_PWM_ConfigChannel>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001b9c:	f000 fef4 	bl	8002988 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ba0:	1d3b      	adds	r3, r7, #4
 8001ba2:	2204      	movs	r2, #4
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	4807      	ldr	r0, [pc, #28]	@ (8001bc4 <MX_TIM3_Init+0xc0>)
 8001ba8:	f004 fd1c 	bl	80065e4 <HAL_TIM_PWM_ConfigChannel>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001bb2:	f000 fee9 	bl	8002988 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001bb6:	4803      	ldr	r0, [pc, #12]	@ (8001bc4 <MX_TIM3_Init+0xc0>)
 8001bb8:	f001 f99c 	bl	8002ef4 <HAL_TIM_MspPostInit>

}
 8001bbc:	bf00      	nop
 8001bbe:	3728      	adds	r7, #40	@ 0x28
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	20006bc4 	.word	0x20006bc4
 8001bc8:	40000400 	.word	0x40000400

08001bcc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b08c      	sub	sp, #48	@ 0x30
 8001bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bd2:	f107 030c 	add.w	r3, r7, #12
 8001bd6:	2224      	movs	r2, #36	@ 0x24
 8001bd8:	2100      	movs	r1, #0
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f01a fc48 	bl	801c470 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001be0:	1d3b      	adds	r3, r7, #4
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001be8:	4b20      	ldr	r3, [pc, #128]	@ (8001c6c <MX_TIM4_Init+0xa0>)
 8001bea:	4a21      	ldr	r2, [pc, #132]	@ (8001c70 <MX_TIM4_Init+0xa4>)
 8001bec:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001bee:	4b1f      	ldr	r3, [pc, #124]	@ (8001c6c <MX_TIM4_Init+0xa0>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8001c6c <MX_TIM4_Init+0xa0>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001bfa:	4b1c      	ldr	r3, [pc, #112]	@ (8001c6c <MX_TIM4_Init+0xa0>)
 8001bfc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c00:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c02:	4b1a      	ldr	r3, [pc, #104]	@ (8001c6c <MX_TIM4_Init+0xa0>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c08:	4b18      	ldr	r3, [pc, #96]	@ (8001c6c <MX_TIM4_Init+0xa0>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c12:	2300      	movs	r3, #0
 8001c14:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c16:	2301      	movs	r3, #1
 8001c18:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c22:	2300      	movs	r3, #0
 8001c24:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c26:	2301      	movs	r3, #1
 8001c28:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001c32:	f107 030c 	add.w	r3, r7, #12
 8001c36:	4619      	mov	r1, r3
 8001c38:	480c      	ldr	r0, [pc, #48]	@ (8001c6c <MX_TIM4_Init+0xa0>)
 8001c3a:	f004 fa01 	bl	8006040 <HAL_TIM_Encoder_Init>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001c44:	f000 fea0 	bl	8002988 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c50:	1d3b      	adds	r3, r7, #4
 8001c52:	4619      	mov	r1, r3
 8001c54:	4805      	ldr	r0, [pc, #20]	@ (8001c6c <MX_TIM4_Init+0xa0>)
 8001c56:	f005 f949 	bl	8006eec <HAL_TIMEx_MasterConfigSynchronization>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001c60:	f000 fe92 	bl	8002988 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c64:	bf00      	nop
 8001c66:	3730      	adds	r7, #48	@ 0x30
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20006c0c 	.word	0x20006c0c
 8001c70:	40000800 	.word	0x40000800

08001c74 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c78:	4b11      	ldr	r3, [pc, #68]	@ (8001cc0 <MX_USART1_UART_Init+0x4c>)
 8001c7a:	4a12      	ldr	r2, [pc, #72]	@ (8001cc4 <MX_USART1_UART_Init+0x50>)
 8001c7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c7e:	4b10      	ldr	r3, [pc, #64]	@ (8001cc0 <MX_USART1_UART_Init+0x4c>)
 8001c80:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c86:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc0 <MX_USART1_UART_Init+0x4c>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc0 <MX_USART1_UART_Init+0x4c>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c92:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc0 <MX_USART1_UART_Init+0x4c>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c98:	4b09      	ldr	r3, [pc, #36]	@ (8001cc0 <MX_USART1_UART_Init+0x4c>)
 8001c9a:	220c      	movs	r2, #12
 8001c9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c9e:	4b08      	ldr	r3, [pc, #32]	@ (8001cc0 <MX_USART1_UART_Init+0x4c>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ca4:	4b06      	ldr	r3, [pc, #24]	@ (8001cc0 <MX_USART1_UART_Init+0x4c>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001caa:	4805      	ldr	r0, [pc, #20]	@ (8001cc0 <MX_USART1_UART_Init+0x4c>)
 8001cac:	f005 f9a0 	bl	8006ff0 <HAL_UART_Init>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001cb6:	f000 fe67 	bl	8002988 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001cba:	bf00      	nop
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20006c54 	.word	0x20006c54
 8001cc4:	40011000 	.word	0x40011000

08001cc8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ccc:	4b11      	ldr	r3, [pc, #68]	@ (8001d14 <MX_USART2_UART_Init+0x4c>)
 8001cce:	4a12      	ldr	r2, [pc, #72]	@ (8001d18 <MX_USART2_UART_Init+0x50>)
 8001cd0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cd2:	4b10      	ldr	r3, [pc, #64]	@ (8001d14 <MX_USART2_UART_Init+0x4c>)
 8001cd4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cd8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cda:	4b0e      	ldr	r3, [pc, #56]	@ (8001d14 <MX_USART2_UART_Init+0x4c>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8001d14 <MX_USART2_UART_Init+0x4c>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8001d14 <MX_USART2_UART_Init+0x4c>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cec:	4b09      	ldr	r3, [pc, #36]	@ (8001d14 <MX_USART2_UART_Init+0x4c>)
 8001cee:	220c      	movs	r2, #12
 8001cf0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cf2:	4b08      	ldr	r3, [pc, #32]	@ (8001d14 <MX_USART2_UART_Init+0x4c>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cf8:	4b06      	ldr	r3, [pc, #24]	@ (8001d14 <MX_USART2_UART_Init+0x4c>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cfe:	4805      	ldr	r0, [pc, #20]	@ (8001d14 <MX_USART2_UART_Init+0x4c>)
 8001d00:	f005 f976 	bl	8006ff0 <HAL_UART_Init>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d0a:	f000 fe3d 	bl	8002988 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20006c9c 	.word	0x20006c9c
 8001d18:	40004400 	.word	0x40004400

08001d1c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	607b      	str	r3, [r7, #4]
 8001d26:	4b10      	ldr	r3, [pc, #64]	@ (8001d68 <MX_DMA_Init+0x4c>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2a:	4a0f      	ldr	r2, [pc, #60]	@ (8001d68 <MX_DMA_Init+0x4c>)
 8001d2c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d32:	4b0d      	ldr	r3, [pc, #52]	@ (8001d68 <MX_DMA_Init+0x4c>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d3a:	607b      	str	r3, [r7, #4]
 8001d3c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001d3e:	2200      	movs	r2, #0
 8001d40:	2105      	movs	r1, #5
 8001d42:	2010      	movs	r0, #16
 8001d44:	f001 fd5d 	bl	8003802 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001d48:	2010      	movs	r0, #16
 8001d4a:	f001 fd76 	bl	800383a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001d4e:	2200      	movs	r2, #0
 8001d50:	2105      	movs	r1, #5
 8001d52:	2011      	movs	r0, #17
 8001d54:	f001 fd55 	bl	8003802 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001d58:	2011      	movs	r0, #17
 8001d5a:	f001 fd6e 	bl	800383a <HAL_NVIC_EnableIRQ>

}
 8001d5e:	bf00      	nop
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40023800 	.word	0x40023800

08001d6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b088      	sub	sp, #32
 8001d70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d72:	f107 030c 	add.w	r3, r7, #12
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]
 8001d7a:	605a      	str	r2, [r3, #4]
 8001d7c:	609a      	str	r2, [r3, #8]
 8001d7e:	60da      	str	r2, [r3, #12]
 8001d80:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	4b2b      	ldr	r3, [pc, #172]	@ (8001e34 <MX_GPIO_Init+0xc8>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8a:	4a2a      	ldr	r2, [pc, #168]	@ (8001e34 <MX_GPIO_Init+0xc8>)
 8001d8c:	f043 0304 	orr.w	r3, r3, #4
 8001d90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d92:	4b28      	ldr	r3, [pc, #160]	@ (8001e34 <MX_GPIO_Init+0xc8>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d96:	f003 0304 	and.w	r3, r3, #4
 8001d9a:	60bb      	str	r3, [r7, #8]
 8001d9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	607b      	str	r3, [r7, #4]
 8001da2:	4b24      	ldr	r3, [pc, #144]	@ (8001e34 <MX_GPIO_Init+0xc8>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da6:	4a23      	ldr	r2, [pc, #140]	@ (8001e34 <MX_GPIO_Init+0xc8>)
 8001da8:	f043 0301 	orr.w	r3, r3, #1
 8001dac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dae:	4b21      	ldr	r3, [pc, #132]	@ (8001e34 <MX_GPIO_Init+0xc8>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	607b      	str	r3, [r7, #4]
 8001db8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	603b      	str	r3, [r7, #0]
 8001dbe:	4b1d      	ldr	r3, [pc, #116]	@ (8001e34 <MX_GPIO_Init+0xc8>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc2:	4a1c      	ldr	r2, [pc, #112]	@ (8001e34 <MX_GPIO_Init+0xc8>)
 8001dc4:	f043 0302 	orr.w	r3, r3, #2
 8001dc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dca:	4b1a      	ldr	r3, [pc, #104]	@ (8001e34 <MX_GPIO_Init+0xc8>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	603b      	str	r3, [r7, #0]
 8001dd4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ddc:	4816      	ldr	r0, [pc, #88]	@ (8001e38 <MX_GPIO_Init+0xcc>)
 8001dde:	f002 facd 	bl	800437c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001de2:	2200      	movs	r2, #0
 8001de4:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001de8:	4814      	ldr	r0, [pc, #80]	@ (8001e3c <MX_GPIO_Init+0xd0>)
 8001dea:	f002 fac7 	bl	800437c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001dee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001df2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df4:	2301      	movs	r3, #1
 8001df6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e00:	f107 030c 	add.w	r3, r7, #12
 8001e04:	4619      	mov	r1, r3
 8001e06:	480c      	ldr	r0, [pc, #48]	@ (8001e38 <MX_GPIO_Init+0xcc>)
 8001e08:	f002 f934 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001e0c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001e10:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e12:	2301      	movs	r3, #1
 8001e14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e16:	2300      	movs	r3, #0
 8001e18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e1e:	f107 030c 	add.w	r3, r7, #12
 8001e22:	4619      	mov	r1, r3
 8001e24:	4805      	ldr	r0, [pc, #20]	@ (8001e3c <MX_GPIO_Init+0xd0>)
 8001e26:	f002 f925 	bl	8004074 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001e2a:	bf00      	nop
 8001e2c:	3720      	adds	r7, #32
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	40023800 	.word	0x40023800
 8001e38:	40020800 	.word	0x40020800
 8001e3c:	40020400 	.word	0x40020400

08001e40 <euler_to_quaternion>:
geometry_msgs__msg__TransformStamped tf;
tf2_msgs__msg__TFMessage tf_msg;
double x_pos = 0, y_pos = 0, z_pos = 0;
double vx = 0, vy = 0;
double v_yaw = 0;
geometry_msgs__msg__Quaternion euler_to_quaternion(double roll, double pitch, double yaw) {
 8001e40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001e44:	b0aa      	sub	sp, #168	@ 0xa8
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8001e4c:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8001e50:	ed87 2b08 	vstr	d2, [r7, #32]
    geometry_msgs__msg__Quaternion q;

    double cy = cos(yaw * 0.5);
 8001e54:	f04f 0200 	mov.w	r2, #0
 8001e58:	4ba2      	ldr	r3, [pc, #648]	@ (80020e4 <euler_to_quaternion+0x2a4>)
 8001e5a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e5e:	f7fe fbe3 	bl	8000628 <__aeabi_dmul>
 8001e62:	4602      	mov	r2, r0
 8001e64:	460b      	mov	r3, r1
 8001e66:	ec43 2b17 	vmov	d7, r2, r3
 8001e6a:	eeb0 0a47 	vmov.f32	s0, s14
 8001e6e:	eef0 0a67 	vmov.f32	s1, s15
 8001e72:	f01b faa5 	bl	801d3c0 <cos>
 8001e76:	ed87 0b28 	vstr	d0, [r7, #160]	@ 0xa0
    double sy = sin(yaw * 0.5);
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	4b99      	ldr	r3, [pc, #612]	@ (80020e4 <euler_to_quaternion+0x2a4>)
 8001e80:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e84:	f7fe fbd0 	bl	8000628 <__aeabi_dmul>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	ec43 2b17 	vmov	d7, r2, r3
 8001e90:	eeb0 0a47 	vmov.f32	s0, s14
 8001e94:	eef0 0a67 	vmov.f32	s1, s15
 8001e98:	f01b fae6 	bl	801d468 <sin>
 8001e9c:	ed87 0b26 	vstr	d0, [r7, #152]	@ 0x98
    double cp = cos(pitch * 0.5);
 8001ea0:	f04f 0200 	mov.w	r2, #0
 8001ea4:	4b8f      	ldr	r3, [pc, #572]	@ (80020e4 <euler_to_quaternion+0x2a4>)
 8001ea6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001eaa:	f7fe fbbd 	bl	8000628 <__aeabi_dmul>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	ec43 2b17 	vmov	d7, r2, r3
 8001eb6:	eeb0 0a47 	vmov.f32	s0, s14
 8001eba:	eef0 0a67 	vmov.f32	s1, s15
 8001ebe:	f01b fa7f 	bl	801d3c0 <cos>
 8001ec2:	ed87 0b24 	vstr	d0, [r7, #144]	@ 0x90
    double sp = sin(pitch * 0.5);
 8001ec6:	f04f 0200 	mov.w	r2, #0
 8001eca:	4b86      	ldr	r3, [pc, #536]	@ (80020e4 <euler_to_quaternion+0x2a4>)
 8001ecc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001ed0:	f7fe fbaa 	bl	8000628 <__aeabi_dmul>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	ec43 2b17 	vmov	d7, r2, r3
 8001edc:	eeb0 0a47 	vmov.f32	s0, s14
 8001ee0:	eef0 0a67 	vmov.f32	s1, s15
 8001ee4:	f01b fac0 	bl	801d468 <sin>
 8001ee8:	ed87 0b22 	vstr	d0, [r7, #136]	@ 0x88
    double cr = cos(roll * 0.5);
 8001eec:	f04f 0200 	mov.w	r2, #0
 8001ef0:	4b7c      	ldr	r3, [pc, #496]	@ (80020e4 <euler_to_quaternion+0x2a4>)
 8001ef2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001ef6:	f7fe fb97 	bl	8000628 <__aeabi_dmul>
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	ec43 2b17 	vmov	d7, r2, r3
 8001f02:	eeb0 0a47 	vmov.f32	s0, s14
 8001f06:	eef0 0a67 	vmov.f32	s1, s15
 8001f0a:	f01b fa59 	bl	801d3c0 <cos>
 8001f0e:	ed87 0b20 	vstr	d0, [r7, #128]	@ 0x80
    double sr = sin(roll * 0.5);
 8001f12:	f04f 0200 	mov.w	r2, #0
 8001f16:	4b73      	ldr	r3, [pc, #460]	@ (80020e4 <euler_to_quaternion+0x2a4>)
 8001f18:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001f1c:	f7fe fb84 	bl	8000628 <__aeabi_dmul>
 8001f20:	4602      	mov	r2, r0
 8001f22:	460b      	mov	r3, r1
 8001f24:	ec43 2b17 	vmov	d7, r2, r3
 8001f28:	eeb0 0a47 	vmov.f32	s0, s14
 8001f2c:	eef0 0a67 	vmov.f32	s1, s15
 8001f30:	f01b fa9a 	bl	801d468 <sin>
 8001f34:	ed87 0b1e 	vstr	d0, [r7, #120]	@ 0x78

    q.w = cr * cp * cy + sr * sp * sy;
 8001f38:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001f3c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001f40:	f7fe fb72 	bl	8000628 <__aeabi_dmul>
 8001f44:	4602      	mov	r2, r0
 8001f46:	460b      	mov	r3, r1
 8001f48:	4610      	mov	r0, r2
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001f50:	f7fe fb6a 	bl	8000628 <__aeabi_dmul>
 8001f54:	4602      	mov	r2, r0
 8001f56:	460b      	mov	r3, r1
 8001f58:	4614      	mov	r4, r2
 8001f5a:	461d      	mov	r5, r3
 8001f5c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001f60:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001f64:	f7fe fb60 	bl	8000628 <__aeabi_dmul>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	4610      	mov	r0, r2
 8001f6e:	4619      	mov	r1, r3
 8001f70:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001f74:	f7fe fb58 	bl	8000628 <__aeabi_dmul>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	4620      	mov	r0, r4
 8001f7e:	4629      	mov	r1, r5
 8001f80:	f7fe f99c 	bl	80002bc <__adddf3>
 8001f84:	4602      	mov	r2, r0
 8001f86:	460b      	mov	r3, r1
 8001f88:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    q.x = sr * cp * cy - cr * sp * sy;
 8001f8c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001f90:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001f94:	f7fe fb48 	bl	8000628 <__aeabi_dmul>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	4610      	mov	r0, r2
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001fa4:	f7fe fb40 	bl	8000628 <__aeabi_dmul>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	460b      	mov	r3, r1
 8001fac:	4614      	mov	r4, r2
 8001fae:	461d      	mov	r5, r3
 8001fb0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001fb4:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001fb8:	f7fe fb36 	bl	8000628 <__aeabi_dmul>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	4610      	mov	r0, r2
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001fc8:	f7fe fb2e 	bl	8000628 <__aeabi_dmul>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	460b      	mov	r3, r1
 8001fd0:	4620      	mov	r0, r4
 8001fd2:	4629      	mov	r1, r5
 8001fd4:	f7fe f970 	bl	80002b8 <__aeabi_dsub>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	460b      	mov	r3, r1
 8001fdc:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    q.y = cr * sp * cy + sr * cp * sy;
 8001fe0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001fe4:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001fe8:	f7fe fb1e 	bl	8000628 <__aeabi_dmul>
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
 8001ff0:	4610      	mov	r0, r2
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001ff8:	f7fe fb16 	bl	8000628 <__aeabi_dmul>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	460b      	mov	r3, r1
 8002000:	4614      	mov	r4, r2
 8002002:	461d      	mov	r5, r3
 8002004:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8002008:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800200c:	f7fe fb0c 	bl	8000628 <__aeabi_dmul>
 8002010:	4602      	mov	r2, r0
 8002012:	460b      	mov	r3, r1
 8002014:	4610      	mov	r0, r2
 8002016:	4619      	mov	r1, r3
 8002018:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800201c:	f7fe fb04 	bl	8000628 <__aeabi_dmul>
 8002020:	4602      	mov	r2, r0
 8002022:	460b      	mov	r3, r1
 8002024:	4620      	mov	r0, r4
 8002026:	4629      	mov	r1, r5
 8002028:	f7fe f948 	bl	80002bc <__adddf3>
 800202c:	4602      	mov	r2, r0
 800202e:	460b      	mov	r3, r1
 8002030:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    q.z = cr * cp * sy - sr * sp * cy;
 8002034:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8002038:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800203c:	f7fe faf4 	bl	8000628 <__aeabi_dmul>
 8002040:	4602      	mov	r2, r0
 8002042:	460b      	mov	r3, r1
 8002044:	4610      	mov	r0, r2
 8002046:	4619      	mov	r1, r3
 8002048:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800204c:	f7fe faec 	bl	8000628 <__aeabi_dmul>
 8002050:	4602      	mov	r2, r0
 8002052:	460b      	mov	r3, r1
 8002054:	4614      	mov	r4, r2
 8002056:	461d      	mov	r5, r3
 8002058:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800205c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002060:	f7fe fae2 	bl	8000628 <__aeabi_dmul>
 8002064:	4602      	mov	r2, r0
 8002066:	460b      	mov	r3, r1
 8002068:	4610      	mov	r0, r2
 800206a:	4619      	mov	r1, r3
 800206c:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8002070:	f7fe fada 	bl	8000628 <__aeabi_dmul>
 8002074:	4602      	mov	r2, r0
 8002076:	460b      	mov	r3, r1
 8002078:	4620      	mov	r0, r4
 800207a:	4629      	mov	r1, r5
 800207c:	f7fe f91c 	bl	80002b8 <__aeabi_dsub>
 8002080:	4602      	mov	r2, r0
 8002082:	460b      	mov	r3, r1
 8002084:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    return q;
 8002088:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800208c:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 8002090:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002092:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002094:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002098:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800209c:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 80020a0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80020a4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80020a8:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80020ac:	ec49 8b14 	vmov	d4, r8, r9
 80020b0:	ec45 4b15 	vmov	d5, r4, r5
 80020b4:	ec41 0b16 	vmov	d6, r0, r1
 80020b8:	ec43 2b17 	vmov	d7, r2, r3
}
 80020bc:	eeb0 0a44 	vmov.f32	s0, s8
 80020c0:	eef0 0a64 	vmov.f32	s1, s9
 80020c4:	eeb0 1a45 	vmov.f32	s2, s10
 80020c8:	eef0 1a65 	vmov.f32	s3, s11
 80020cc:	eeb0 2a46 	vmov.f32	s4, s12
 80020d0:	eef0 2a66 	vmov.f32	s5, s13
 80020d4:	eeb0 3a47 	vmov.f32	s6, s14
 80020d8:	eef0 3a67 	vmov.f32	s7, s15
 80020dc:	37a8      	adds	r7, #168	@ 0xa8
 80020de:	46bd      	mov	sp, r7
 80020e0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80020e4:	3fe00000 	.word	0x3fe00000

080020e8 <convertVrVlYaw>:
    double v_yaw;   // rad/s
} Velocity;

double vl_cur_mps, vr_cur_mps;
// Differential Drive Kinematic Model
Velocity convertVrVlYaw(double vl_cur, double vr_cur, double yaw, double L) {
 80020e8:	b5b0      	push	{r4, r5, r7, lr}
 80020ea:	b09c      	sub	sp, #112	@ 0x70
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 80020f2:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 80020f6:	ed87 2b08 	vstr	d2, [r7, #32]
 80020fa:	ed87 3b06 	vstr	d3, [r7, #24]
    Velocity vel;
    vl_cur_mps = vl_cur * ((2.0f * 3.1415926f * WHEEL_RADIUS_M)) / 60;   // rpm -> mps
 80020fe:	a34a      	add	r3, pc, #296	@ (adr r3, 8002228 <convertVrVlYaw+0x140>)
 8002100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002104:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002108:	f7fe fa8e 	bl	8000628 <__aeabi_dmul>
 800210c:	4602      	mov	r2, r0
 800210e:	460b      	mov	r3, r1
 8002110:	4610      	mov	r0, r2
 8002112:	4619      	mov	r1, r3
 8002114:	f04f 0200 	mov.w	r2, #0
 8002118:	4b45      	ldr	r3, [pc, #276]	@ (8002230 <convertVrVlYaw+0x148>)
 800211a:	f7fe fbaf 	bl	800087c <__aeabi_ddiv>
 800211e:	4602      	mov	r2, r0
 8002120:	460b      	mov	r3, r1
 8002122:	4944      	ldr	r1, [pc, #272]	@ (8002234 <convertVrVlYaw+0x14c>)
 8002124:	e9c1 2300 	strd	r2, r3, [r1]
    vr_cur_mps = vr_cur * ((2.0f * 3.1415926f * WHEEL_RADIUS_M)) / 60;   // rpm -> mps
 8002128:	a33f      	add	r3, pc, #252	@ (adr r3, 8002228 <convertVrVlYaw+0x140>)
 800212a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800212e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002132:	f7fe fa79 	bl	8000628 <__aeabi_dmul>
 8002136:	4602      	mov	r2, r0
 8002138:	460b      	mov	r3, r1
 800213a:	4610      	mov	r0, r2
 800213c:	4619      	mov	r1, r3
 800213e:	f04f 0200 	mov.w	r2, #0
 8002142:	4b3b      	ldr	r3, [pc, #236]	@ (8002230 <convertVrVlYaw+0x148>)
 8002144:	f7fe fb9a 	bl	800087c <__aeabi_ddiv>
 8002148:	4602      	mov	r2, r0
 800214a:	460b      	mov	r3, r1
 800214c:	493a      	ldr	r1, [pc, #232]	@ (8002238 <convertVrVlYaw+0x150>)
 800214e:	e9c1 2300 	strd	r2, r3, [r1]

    double v = (vl_cur_mps + vr_cur_mps) / 2.0;   // mps
 8002152:	4b38      	ldr	r3, [pc, #224]	@ (8002234 <convertVrVlYaw+0x14c>)
 8002154:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002158:	4b37      	ldr	r3, [pc, #220]	@ (8002238 <convertVrVlYaw+0x150>)
 800215a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800215e:	f7fe f8ad 	bl	80002bc <__adddf3>
 8002162:	4602      	mov	r2, r0
 8002164:	460b      	mov	r3, r1
 8002166:	4610      	mov	r0, r2
 8002168:	4619      	mov	r1, r3
 800216a:	f04f 0200 	mov.w	r2, #0
 800216e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002172:	f7fe fb83 	bl	800087c <__aeabi_ddiv>
 8002176:	4602      	mov	r2, r0
 8002178:	460b      	mov	r3, r1
 800217a:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
    vel.vx = v * cos(yaw);
 800217e:	ed97 0b08 	vldr	d0, [r7, #32]
 8002182:	f01b f91d 	bl	801d3c0 <cos>
 8002186:	ec51 0b10 	vmov	r0, r1, d0
 800218a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800218e:	f7fe fa4b 	bl	8000628 <__aeabi_dmul>
 8002192:	4602      	mov	r2, r0
 8002194:	460b      	mov	r3, r1
 8002196:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    vel.vy = v * sin(yaw);
 800219a:	ed97 0b08 	vldr	d0, [r7, #32]
 800219e:	f01b f963 	bl	801d468 <sin>
 80021a2:	ec51 0b10 	vmov	r0, r1, d0
 80021a6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80021aa:	f7fe fa3d 	bl	8000628 <__aeabi_dmul>
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    vel.v_yaw = (vr_cur_mps - vl_cur_mps) / L;    // rad/s
 80021b6:	4b20      	ldr	r3, [pc, #128]	@ (8002238 <convertVrVlYaw+0x150>)
 80021b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002234 <convertVrVlYaw+0x14c>)
 80021be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c2:	f7fe f879 	bl	80002b8 <__aeabi_dsub>
 80021c6:	4602      	mov	r2, r0
 80021c8:	460b      	mov	r3, r1
 80021ca:	4610      	mov	r0, r2
 80021cc:	4619      	mov	r1, r3
 80021ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021d2:	f7fe fb53 	bl	800087c <__aeabi_ddiv>
 80021d6:	4602      	mov	r2, r0
 80021d8:	460b      	mov	r3, r1
 80021da:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    return vel;
 80021de:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 80021e2:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 80021e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021ea:	e895 0003 	ldmia.w	r5, {r0, r1}
 80021ee:	e884 0003 	stmia.w	r4, {r0, r1}
 80021f2:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80021f6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80021fa:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80021fe:	ec45 4b15 	vmov	d5, r4, r5
 8002202:	ec41 0b16 	vmov	d6, r0, r1
 8002206:	ec43 2b17 	vmov	d7, r2, r3
}
 800220a:	eeb0 0a45 	vmov.f32	s0, s10
 800220e:	eef0 0a65 	vmov.f32	s1, s11
 8002212:	eeb0 1a46 	vmov.f32	s2, s12
 8002216:	eef0 1a66 	vmov.f32	s3, s13
 800221a:	eeb0 2a47 	vmov.f32	s4, s14
 800221e:	eef0 2a67 	vmov.f32	s5, s15
 8002222:	3770      	adds	r7, #112	@ 0x70
 8002224:	46bd      	mov	sp, r7
 8002226:	bdb0      	pop	{r4, r5, r7, pc}
 8002228:	20000000 	.word	0x20000000
 800222c:	3fcb582c 	.word	0x3fcb582c
 8002230:	404e0000 	.word	0x404e0000
 8002234:	20007340 	.word	0x20007340
 8002238:	20007348 	.word	0x20007348
 800223c:	00000000 	.word	0x00000000

08002240 <timer_callback>:
double vr_cur, vl_cur;
void timer_callback(rcl_timer_t * timer, int64_t last_call_time)
{
 8002240:	b5b0      	push	{r4, r5, r7, lr}
 8002242:	ed2d 8b04 	vpush	{d8-d9}
 8002246:	b098      	sub	sp, #96	@ 0x60
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	e9c7 2300 	strd	r2, r3, [r7]
	if (timer != NULL) {
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2b00      	cmp	r3, #0
 8002254:	f000 8134 	beq.w	80024c0 <timer_callback+0x280>
		//Get time actual from agent ros to mcu
		static uint64_t last_time_ns = 0;
        uint64_t time_ns = rmw_uros_epoch_nanos();
 8002258:	f00c ffdc 	bl	800f214 <rmw_uros_epoch_nanos>
 800225c:	4602      	mov	r2, r0
 800225e:	460b      	mov	r3, r1
 8002260:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        odom_msg.header.stamp.sec     = time_ns / 1000000000ULL;
 8002264:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8002268:	a399      	add	r3, pc, #612	@ (adr r3, 80024d0 <timer_callback+0x290>)
 800226a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800226e:	f7fe fd73 	bl	8000d58 <__aeabi_uldivmod>
 8002272:	4602      	mov	r2, r0
 8002274:	460b      	mov	r3, r1
 8002276:	4b9e      	ldr	r3, [pc, #632]	@ (80024f0 <timer_callback+0x2b0>)
 8002278:	601a      	str	r2, [r3, #0]
        odom_msg.header.stamp.nanosec = time_ns % 1000000000ULL;
 800227a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800227e:	a394      	add	r3, pc, #592	@ (adr r3, 80024d0 <timer_callback+0x290>)
 8002280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002284:	f7fe fd68 	bl	8000d58 <__aeabi_uldivmod>
 8002288:	4b99      	ldr	r3, [pc, #612]	@ (80024f0 <timer_callback+0x2b0>)
 800228a:	605a      	str	r2, [r3, #4]

        geometry_msgs__msg__Quaternion q = euler_to_quaternion(0, 0, yaw);
 800228c:	4b99      	ldr	r3, [pc, #612]	@ (80024f4 <timer_callback+0x2b4>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4618      	mov	r0, r3
 8002292:	f7fe f971 	bl	8000578 <__aeabi_f2d>
 8002296:	4602      	mov	r2, r0
 8002298:	460b      	mov	r3, r1
 800229a:	ec43 2b12 	vmov	d2, r2, r3
 800229e:	ed9f 1b8e 	vldr	d1, [pc, #568]	@ 80024d8 <timer_callback+0x298>
 80022a2:	ed9f 0b8d 	vldr	d0, [pc, #564]	@ 80024d8 <timer_callback+0x298>
 80022a6:	f7ff fdcb 	bl	8001e40 <euler_to_quaternion>
 80022aa:	eeb0 4a40 	vmov.f32	s8, s0
 80022ae:	eef0 4a60 	vmov.f32	s9, s1
 80022b2:	eeb0 5a41 	vmov.f32	s10, s2
 80022b6:	eef0 5a61 	vmov.f32	s11, s3
 80022ba:	eeb0 6a42 	vmov.f32	s12, s4
 80022be:	eef0 6a62 	vmov.f32	s13, s5
 80022c2:	eeb0 7a43 	vmov.f32	s14, s6
 80022c6:	eef0 7a63 	vmov.f32	s15, s7
 80022ca:	ed87 4b04 	vstr	d4, [r7, #16]
 80022ce:	ed87 5b06 	vstr	d5, [r7, #24]
 80022d2:	ed87 6b08 	vstr	d6, [r7, #32]
 80022d6:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28


        Velocity vel = convertVrVlYaw(vr_cur, vl_cur, yaw, TRACK_WIDTH_M); // vr_cur: rpm
 80022da:	4b87      	ldr	r3, [pc, #540]	@ (80024f8 <timer_callback+0x2b8>)
 80022dc:	ed93 8b00 	vldr	d8, [r3]
 80022e0:	4b86      	ldr	r3, [pc, #536]	@ (80024fc <timer_callback+0x2bc>)
 80022e2:	ed93 9b00 	vldr	d9, [r3]
 80022e6:	4b83      	ldr	r3, [pc, #524]	@ (80024f4 <timer_callback+0x2b4>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7fe f944 	bl	8000578 <__aeabi_f2d>
 80022f0:	4602      	mov	r2, r0
 80022f2:	460b      	mov	r3, r1
 80022f4:	ed9f 3b7a 	vldr	d3, [pc, #488]	@ 80024e0 <timer_callback+0x2a0>
 80022f8:	ec43 2b12 	vmov	d2, r2, r3
 80022fc:	eeb0 1a49 	vmov.f32	s2, s18
 8002300:	eef0 1a69 	vmov.f32	s3, s19
 8002304:	eeb0 0a48 	vmov.f32	s0, s16
 8002308:	eef0 0a68 	vmov.f32	s1, s17
 800230c:	f7ff feec 	bl	80020e8 <convertVrVlYaw>
 8002310:	eeb0 5a40 	vmov.f32	s10, s0
 8002314:	eef0 5a60 	vmov.f32	s11, s1
 8002318:	eeb0 6a41 	vmov.f32	s12, s2
 800231c:	eef0 6a61 	vmov.f32	s13, s3
 8002320:	eeb0 7a42 	vmov.f32	s14, s4
 8002324:	eef0 7a62 	vmov.f32	s15, s5
 8002328:	ed87 5b0c 	vstr	d5, [r7, #48]	@ 0x30
 800232c:	ed87 6b0e 	vstr	d6, [r7, #56]	@ 0x38
 8002330:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
        // update data /odom

        double dt = (time_ns - last_time_ns) / 1e9;
 8002334:	4b72      	ldr	r3, [pc, #456]	@ (8002500 <timer_callback+0x2c0>)
 8002336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800233a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800233e:	1a84      	subs	r4, r0, r2
 8002340:	eb61 0503 	sbc.w	r5, r1, r3
 8002344:	4620      	mov	r0, r4
 8002346:	4629      	mov	r1, r5
 8002348:	f7fe f938 	bl	80005bc <__aeabi_ul2d>
 800234c:	a366      	add	r3, pc, #408	@ (adr r3, 80024e8 <timer_callback+0x2a8>)
 800234e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002352:	f7fe fa93 	bl	800087c <__aeabi_ddiv>
 8002356:	4602      	mov	r2, r0
 8002358:	460b      	mov	r3, r1
 800235a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
        last_time_ns = time_ns;
 800235e:	4968      	ldr	r1, [pc, #416]	@ (8002500 <timer_callback+0x2c0>)
 8002360:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002364:	e9c1 2300 	strd	r2, r3, [r1]

        x_pos = x_pos + vel.vx * dt;
 8002368:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800236c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002370:	f7fe f95a 	bl	8000628 <__aeabi_dmul>
 8002374:	4602      	mov	r2, r0
 8002376:	460b      	mov	r3, r1
 8002378:	4610      	mov	r0, r2
 800237a:	4619      	mov	r1, r3
 800237c:	4b61      	ldr	r3, [pc, #388]	@ (8002504 <timer_callback+0x2c4>)
 800237e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002382:	f7fd ff9b 	bl	80002bc <__adddf3>
 8002386:	4602      	mov	r2, r0
 8002388:	460b      	mov	r3, r1
 800238a:	495e      	ldr	r1, [pc, #376]	@ (8002504 <timer_callback+0x2c4>)
 800238c:	e9c1 2300 	strd	r2, r3, [r1]
        y_pos = y_pos + vel.vy * dt;
 8002390:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8002394:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002398:	f7fe f946 	bl	8000628 <__aeabi_dmul>
 800239c:	4602      	mov	r2, r0
 800239e:	460b      	mov	r3, r1
 80023a0:	4610      	mov	r0, r2
 80023a2:	4619      	mov	r1, r3
 80023a4:	4b58      	ldr	r3, [pc, #352]	@ (8002508 <timer_callback+0x2c8>)
 80023a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023aa:	f7fd ff87 	bl	80002bc <__adddf3>
 80023ae:	4602      	mov	r2, r0
 80023b0:	460b      	mov	r3, r1
 80023b2:	4955      	ldr	r1, [pc, #340]	@ (8002508 <timer_callback+0x2c8>)
 80023b4:	e9c1 2300 	strd	r2, r3, [r1]

        odom_msg.pose.pose.position.x = x_pos;
 80023b8:	4b52      	ldr	r3, [pc, #328]	@ (8002504 <timer_callback+0x2c4>)
 80023ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023be:	494c      	ldr	r1, [pc, #304]	@ (80024f0 <timer_callback+0x2b0>)
 80023c0:	e9c1 2308 	strd	r2, r3, [r1, #32]
        odom_msg.pose.pose.position.y = y_pos;
 80023c4:	4b50      	ldr	r3, [pc, #320]	@ (8002508 <timer_callback+0x2c8>)
 80023c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ca:	4949      	ldr	r1, [pc, #292]	@ (80024f0 <timer_callback+0x2b0>)
 80023cc:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        odom_msg.pose.pose.position.z = z_pos;
 80023d0:	4b4e      	ldr	r3, [pc, #312]	@ (800250c <timer_callback+0x2cc>)
 80023d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023d6:	4946      	ldr	r1, [pc, #280]	@ (80024f0 <timer_callback+0x2b0>)
 80023d8:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        odom_msg.pose.pose.orientation = q;
 80023dc:	4b44      	ldr	r3, [pc, #272]	@ (80024f0 <timer_callback+0x2b0>)
 80023de:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 80023e2:	f107 0510 	add.w	r5, r7, #16
 80023e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023ea:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80023ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        odom_msg.twist.twist.linear.x = vel.vx;
 80023f2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80023f6:	493e      	ldr	r1, [pc, #248]	@ (80024f0 <timer_callback+0x2b0>)
 80023f8:	e9c1 235e 	strd	r2, r3, [r1, #376]	@ 0x178
        odom_msg.twist.twist.linear.y = vel.vy;
 80023fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002400:	493b      	ldr	r1, [pc, #236]	@ (80024f0 <timer_callback+0x2b0>)
 8002402:	e9c1 2360 	strd	r2, r3, [r1, #384]	@ 0x180
        odom_msg.twist.twist.angular.z = vel.v_yaw;
 8002406:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800240a:	4939      	ldr	r1, [pc, #228]	@ (80024f0 <timer_callback+0x2b0>)
 800240c:	e9c1 2368 	strd	r2, r3, [r1, #416]	@ 0x1a0


        tf.header.stamp.sec = time_ns / 1000000000ULL;
 8002410:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8002414:	a32e      	add	r3, pc, #184	@ (adr r3, 80024d0 <timer_callback+0x290>)
 8002416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800241a:	f7fe fc9d 	bl	8000d58 <__aeabi_uldivmod>
 800241e:	4602      	mov	r2, r0
 8002420:	460b      	mov	r3, r1
 8002422:	4b3b      	ldr	r3, [pc, #236]	@ (8002510 <timer_callback+0x2d0>)
 8002424:	601a      	str	r2, [r3, #0]
        tf.header.stamp.nanosec = time_ns % 1000000000ULL;
 8002426:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800242a:	a329      	add	r3, pc, #164	@ (adr r3, 80024d0 <timer_callback+0x290>)
 800242c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002430:	f7fe fc92 	bl	8000d58 <__aeabi_uldivmod>
 8002434:	4b36      	ldr	r3, [pc, #216]	@ (8002510 <timer_callback+0x2d0>)
 8002436:	605a      	str	r2, [r3, #4]

        tf.transform.translation.x = x_pos;
 8002438:	4b32      	ldr	r3, [pc, #200]	@ (8002504 <timer_callback+0x2c4>)
 800243a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800243e:	4934      	ldr	r1, [pc, #208]	@ (8002510 <timer_callback+0x2d0>)
 8002440:	e9c1 2308 	strd	r2, r3, [r1, #32]
        tf.transform.translation.y = y_pos;
 8002444:	4b30      	ldr	r3, [pc, #192]	@ (8002508 <timer_callback+0x2c8>)
 8002446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800244a:	4931      	ldr	r1, [pc, #196]	@ (8002510 <timer_callback+0x2d0>)
 800244c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        tf.transform.translation.z = z_pos;
 8002450:	4b2e      	ldr	r3, [pc, #184]	@ (800250c <timer_callback+0x2cc>)
 8002452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002456:	492e      	ldr	r1, [pc, #184]	@ (8002510 <timer_callback+0x2d0>)
 8002458:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30

        tf.transform.rotation = q;
 800245c:	4b2c      	ldr	r3, [pc, #176]	@ (8002510 <timer_callback+0x2d0>)
 800245e:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8002462:	f107 0510 	add.w	r5, r7, #16
 8002466:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002468:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800246a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800246e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        tf_msg.transforms.data = &tf;
 8002472:	4b28      	ldr	r3, [pc, #160]	@ (8002514 <timer_callback+0x2d4>)
 8002474:	4a26      	ldr	r2, [pc, #152]	@ (8002510 <timer_callback+0x2d0>)
 8002476:	601a      	str	r2, [r3, #0]
        tf_msg.transforms.size = 1;
 8002478:	4b26      	ldr	r3, [pc, #152]	@ (8002514 <timer_callback+0x2d4>)
 800247a:	2201      	movs	r2, #1
 800247c:	605a      	str	r2, [r3, #4]
        tf_msg.transforms.capacity = 1;
 800247e:	4b25      	ldr	r3, [pc, #148]	@ (8002514 <timer_callback+0x2d4>)
 8002480:	2201      	movs	r2, #1
 8002482:	609a      	str	r2, [r3, #8]
		RCSOFTCHECK(rcl_publish(&odom_pub, &odom_msg, NULL));
 8002484:	2200      	movs	r2, #0
 8002486:	491a      	ldr	r1, [pc, #104]	@ (80024f0 <timer_callback+0x2b0>)
 8002488:	4823      	ldr	r0, [pc, #140]	@ (8002518 <timer_callback+0x2d8>)
 800248a:	f00b fcd7 	bl	800de3c <rcl_publish>
 800248e:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8002490:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002492:	2b00      	cmp	r3, #0
 8002494:	d005      	beq.n	80024a2 <timer_callback+0x262>
 8002496:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002498:	f240 310d 	movw	r1, #781	@ 0x30d
 800249c:	481f      	ldr	r0, [pc, #124]	@ (800251c <timer_callback+0x2dc>)
 800249e:	f019 fe03 	bl	801c0a8 <iprintf>
		RCSOFTCHECK(rcl_publish(&tf_pub, &tf_msg, NULL));
 80024a2:	2200      	movs	r2, #0
 80024a4:	491b      	ldr	r1, [pc, #108]	@ (8002514 <timer_callback+0x2d4>)
 80024a6:	481e      	ldr	r0, [pc, #120]	@ (8002520 <timer_callback+0x2e0>)
 80024a8:	f00b fcc8 	bl	800de3c <rcl_publish>
 80024ac:	64b8      	str	r0, [r7, #72]	@ 0x48
 80024ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d005      	beq.n	80024c0 <timer_callback+0x280>
 80024b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80024b6:	f240 310e 	movw	r1, #782	@ 0x30e
 80024ba:	4818      	ldr	r0, [pc, #96]	@ (800251c <timer_callback+0x2dc>)
 80024bc:	f019 fdf4 	bl	801c0a8 <iprintf>
	}
}
 80024c0:	bf00      	nop
 80024c2:	3760      	adds	r7, #96	@ 0x60
 80024c4:	46bd      	mov	sp, r7
 80024c6:	ecbd 8b04 	vpop	{d8-d9}
 80024ca:	bdb0      	pop	{r4, r5, r7, pc}
 80024cc:	f3af 8000 	nop.w
 80024d0:	3b9aca00 	.word	0x3b9aca00
	...
 80024e0:	40000000 	.word	0x40000000
 80024e4:	3fd33333 	.word	0x3fd33333
 80024e8:	00000000 	.word	0x00000000
 80024ec:	41cdcd65 	.word	0x41cdcd65
 80024f0:	20006ff8 	.word	0x20006ff8
 80024f4:	2000c5a0 	.word	0x2000c5a0
 80024f8:	20007350 	.word	0x20007350
 80024fc:	20007358 	.word	0x20007358
 8002500:	20007368 	.word	0x20007368
 8002504:	20007328 	.word	0x20007328
 8002508:	20007330 	.word	0x20007330
 800250c:	20007338 	.word	0x20007338
 8002510:	200072c0 	.word	0x200072c0
 8002514:	20007318 	.word	0x20007318
 8002518:	20006f98 	.word	0x20006f98
 800251c:	0801eb58 	.word	0x0801eb58
 8002520:	20006f9c 	.word	0x20006f9c

08002524 <Task_pub_sub>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task_pub_sub */
void Task_pub_sub(void *argument)
{
 8002524:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002528:	b0bc      	sub	sp, #240	@ 0xf0
 800252a:	af02      	add	r7, sp, #8
 800252c:	6378      	str	r0, [r7, #52]	@ 0x34
  /* USER CODE BEGIN 5 */

	  // micro-ROS configuration

	  rmw_uros_set_custom_transport(
 800252e:	4b82      	ldr	r3, [pc, #520]	@ (8002738 <Task_pub_sub+0x214>)
 8002530:	9301      	str	r3, [sp, #4]
 8002532:	4b82      	ldr	r3, [pc, #520]	@ (800273c <Task_pub_sub+0x218>)
 8002534:	9300      	str	r3, [sp, #0]
 8002536:	4b82      	ldr	r3, [pc, #520]	@ (8002740 <Task_pub_sub+0x21c>)
 8002538:	4a82      	ldr	r2, [pc, #520]	@ (8002744 <Task_pub_sub+0x220>)
 800253a:	4983      	ldr	r1, [pc, #524]	@ (8002748 <Task_pub_sub+0x224>)
 800253c:	2001      	movs	r0, #1
 800253e:	f00c fcb3 	bl	800eea8 <rmw_uros_set_custom_transport>
	    cubemx_transport_open,
	    cubemx_transport_close,
	    cubemx_transport_write,
	    cubemx_transport_read);

	  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8002542:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002546:	4618      	mov	r0, r3
 8002548:	f00c fbd4 	bl	800ecf4 <rcutils_get_zero_initialized_allocator>
	  freeRTOS_allocator.allocate = microros_allocate;
 800254c:	4b7f      	ldr	r3, [pc, #508]	@ (800274c <Task_pub_sub+0x228>)
 800254e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	  freeRTOS_allocator.deallocate = microros_deallocate;
 8002552:	4b7f      	ldr	r3, [pc, #508]	@ (8002750 <Task_pub_sub+0x22c>)
 8002554:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
	  freeRTOS_allocator.reallocate = microros_reallocate;
 8002558:	4b7e      	ldr	r3, [pc, #504]	@ (8002754 <Task_pub_sub+0x230>)
 800255a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 800255e:	4b7e      	ldr	r3, [pc, #504]	@ (8002758 <Task_pub_sub+0x234>)
 8002560:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

	  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8002564:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002568:	4618      	mov	r0, r3
 800256a:	f00c fbdf 	bl	800ed2c <rcutils_set_default_allocator>
 800256e:	4603      	mov	r3, r0
 8002570:	f083 0301 	eor.w	r3, r3, #1
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d004      	beq.n	8002584 <Task_pub_sub+0x60>
	      printf("Error on default allocators (line %d)\n", __LINE__);
 800257a:	f240 312f 	movw	r1, #815	@ 0x32f
 800257e:	4877      	ldr	r0, [pc, #476]	@ (800275c <Task_pub_sub+0x238>)
 8002580:	f019 fd92 	bl	801c0a8 <iprintf>
	  }

	 // Initialize micro-ROS allocator
	 allocator = rcl_get_default_allocator();
 8002584:	4c76      	ldr	r4, [pc, #472]	@ (8002760 <Task_pub_sub+0x23c>)
 8002586:	f107 0318 	add.w	r3, r7, #24
 800258a:	4618      	mov	r0, r3
 800258c:	f00c fbc0 	bl	800ed10 <rcutils_get_default_allocator>
 8002590:	4625      	mov	r5, r4
 8002592:	f107 0418 	add.w	r4, r7, #24
 8002596:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002598:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800259a:	6823      	ldr	r3, [r4, #0]
 800259c:	602b      	str	r3, [r5, #0]

	 // create init_options
	 rclc_support_init(&support, 0, NULL, &allocator);
 800259e:	4b70      	ldr	r3, [pc, #448]	@ (8002760 <Task_pub_sub+0x23c>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	2100      	movs	r1, #0
 80025a4:	486f      	ldr	r0, [pc, #444]	@ (8002764 <Task_pub_sub+0x240>)
 80025a6:	f00c fa7d 	bl	800eaa4 <rclc_support_init>

	 //create node_sub
	 rclc_node_init_default(&node, "stm32_node","", &support);
 80025aa:	4b6e      	ldr	r3, [pc, #440]	@ (8002764 <Task_pub_sub+0x240>)
 80025ac:	4a6e      	ldr	r2, [pc, #440]	@ (8002768 <Task_pub_sub+0x244>)
 80025ae:	496f      	ldr	r1, [pc, #444]	@ (800276c <Task_pub_sub+0x248>)
 80025b0:	486f      	ldr	r0, [pc, #444]	@ (8002770 <Task_pub_sub+0x24c>)
 80025b2:	f00c fac1 	bl	800eb38 <rclc_node_init_default>

	  // create publisher
	 rclc_publisher_init_default(
 80025b6:	f00b fa7d 	bl	800dab4 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>
 80025ba:	4602      	mov	r2, r0
 80025bc:	4b6d      	ldr	r3, [pc, #436]	@ (8002774 <Task_pub_sub+0x250>)
 80025be:	496c      	ldr	r1, [pc, #432]	@ (8002770 <Task_pub_sub+0x24c>)
 80025c0:	486d      	ldr	r0, [pc, #436]	@ (8002778 <Task_pub_sub+0x254>)
 80025c2:	f00c faf5 	bl	800ebb0 <rclc_publisher_init_default>
		ROSIDL_GET_MSG_TYPE_SUPPORT(nav_msgs, msg, Odometry),
	    "/odom_data");


	//create subscriber
	rclc_subscription_init_default(
 80025c6:	f009 fdd1 	bl	800c16c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 80025ca:	4602      	mov	r2, r0
 80025cc:	4b6b      	ldr	r3, [pc, #428]	@ (800277c <Task_pub_sub+0x258>)
 80025ce:	4968      	ldr	r1, [pc, #416]	@ (8002770 <Task_pub_sub+0x24c>)
 80025d0:	486b      	ldr	r0, [pc, #428]	@ (8002780 <Task_pub_sub+0x25c>)
 80025d2:	f00c fb21 	bl	800ec18 <rclc_subscription_init_default>
		&subscriber,
		&node,
		ROSIDL_GET_MSG_TYPE_SUPPORT(geometry_msgs, msg, Twist),
		"/cmd_vel");

	rclc_publisher_init_default(
 80025d6:	f00d fa9b 	bl	800fb10 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>
 80025da:	4602      	mov	r2, r0
 80025dc:	4b69      	ldr	r3, [pc, #420]	@ (8002784 <Task_pub_sub+0x260>)
 80025de:	4964      	ldr	r1, [pc, #400]	@ (8002770 <Task_pub_sub+0x24c>)
 80025e0:	4869      	ldr	r0, [pc, #420]	@ (8002788 <Task_pub_sub+0x264>)
 80025e2:	f00c fae5 	bl	800ebb0 <rclc_publisher_init_default>
	    &node,
	    ROSIDL_GET_MSG_TYPE_SUPPORT(tf2_msgs, msg, TFMessage),
	    "/tf");
	// create timer
	rcl_timer_t timer;
	const unsigned int timer_timeout = 1000;
 80025e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
	RCCHECK(rclc_timer_init_default(
 80025ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025f2:	2200      	movs	r2, #0
 80025f4:	613b      	str	r3, [r7, #16]
 80025f6:	617a      	str	r2, [r7, #20]
 80025f8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80025fc:	4622      	mov	r2, r4
 80025fe:	462b      	mov	r3, r5
 8002600:	f04f 0000 	mov.w	r0, #0
 8002604:	f04f 0100 	mov.w	r1, #0
 8002608:	0159      	lsls	r1, r3, #5
 800260a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800260e:	0150      	lsls	r0, r2, #5
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	4621      	mov	r1, r4
 8002616:	ebb2 0801 	subs.w	r8, r2, r1
 800261a:	4629      	mov	r1, r5
 800261c:	eb63 0901 	sbc.w	r9, r3, r1
 8002620:	f04f 0200 	mov.w	r2, #0
 8002624:	f04f 0300 	mov.w	r3, #0
 8002628:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800262c:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002630:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8002634:	4690      	mov	r8, r2
 8002636:	4699      	mov	r9, r3
 8002638:	4623      	mov	r3, r4
 800263a:	eb18 0a03 	adds.w	sl, r8, r3
 800263e:	462b      	mov	r3, r5
 8002640:	eb49 0b03 	adc.w	fp, r9, r3
 8002644:	f04f 0200 	mov.w	r2, #0
 8002648:	f04f 0300 	mov.w	r3, #0
 800264c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002650:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002654:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002658:	ebb2 010a 	subs.w	r1, r2, sl
 800265c:	6039      	str	r1, [r7, #0]
 800265e:	eb63 030b 	sbc.w	r3, r3, fp
 8002662:	607b      	str	r3, [r7, #4]
 8002664:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002668:	4603      	mov	r3, r0
 800266a:	4622      	mov	r2, r4
 800266c:	189b      	adds	r3, r3, r2
 800266e:	60bb      	str	r3, [r7, #8]
 8002670:	462b      	mov	r3, r5
 8002672:	460a      	mov	r2, r1
 8002674:	eb42 0303 	adc.w	r3, r2, r3
 8002678:	60fb      	str	r3, [r7, #12]
 800267a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800267e:	f107 00c8 	add.w	r0, r7, #200	@ 0xc8
 8002682:	4942      	ldr	r1, [pc, #264]	@ (800278c <Task_pub_sub+0x268>)
 8002684:	9100      	str	r1, [sp, #0]
 8002686:	4937      	ldr	r1, [pc, #220]	@ (8002764 <Task_pub_sub+0x240>)
 8002688:	f00c fafa 	bl	800ec80 <rclc_timer_init_default>
 800268c:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
 8002690:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d006      	beq.n	80026a6 <Task_pub_sub+0x182>
 8002698:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800269c:	f240 3152 	movw	r1, #850	@ 0x352
 80026a0:	483b      	ldr	r0, [pc, #236]	@ (8002790 <Task_pub_sub+0x26c>)
 80026a2:	f019 fd01 	bl	801c0a8 <iprintf>
		&support,
		RCL_MS_TO_NS(timer_timeout),
		timer_callback));

	// create executor
	rclc_executor_t executor = rclc_executor_get_zero_initialized_executor();
 80026a6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80026aa:	4618      	mov	r0, r3
 80026ac:	f00b ff74 	bl	800e598 <rclc_executor_get_zero_initialized_executor>
	rclc_executor_init(&executor, &support.context, 2, &allocator);
 80026b0:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 80026b4:	4b2a      	ldr	r3, [pc, #168]	@ (8002760 <Task_pub_sub+0x23c>)
 80026b6:	2202      	movs	r2, #2
 80026b8:	492a      	ldr	r1, [pc, #168]	@ (8002764 <Task_pub_sub+0x240>)
 80026ba:	f00b ff79 	bl	800e5b0 <rclc_executor_init>

	// add subscriber callback to the executor
	rclc_executor_add_subscription(&executor, &subscriber, &msg_cmd_vel, &cmd_vel_callback, ON_NEW_DATA);
 80026be:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 80026c2:	2300      	movs	r3, #0
 80026c4:	9300      	str	r3, [sp, #0]
 80026c6:	4b33      	ldr	r3, [pc, #204]	@ (8002794 <Task_pub_sub+0x270>)
 80026c8:	4a33      	ldr	r2, [pc, #204]	@ (8002798 <Task_pub_sub+0x274>)
 80026ca:	492d      	ldr	r1, [pc, #180]	@ (8002780 <Task_pub_sub+0x25c>)
 80026cc:	f00b ffdc 	bl	800e688 <rclc_executor_add_subscription>
	// add time for executor
	rclc_executor_add_timer(&executor, &timer);
 80026d0:	f107 02c8 	add.w	r2, r7, #200	@ 0xc8
 80026d4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80026d8:	4611      	mov	r1, r2
 80026da:	4618      	mov	r0, r3
 80026dc:	f00c f808 	bl	800e6f0 <rclc_executor_add_timer>

    if (rmw_uros_sync_session(10) != RMW_RET_OK) {
 80026e0:	200a      	movs	r0, #10
 80026e2:	f00c fda5 	bl	800f230 <rmw_uros_sync_session>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d002      	beq.n	80026f2 <Task_pub_sub+0x1ce>
        printf("Time sync failed\n");
 80026ec:	482b      	ldr	r0, [pc, #172]	@ (800279c <Task_pub_sub+0x278>)
 80026ee:	f019 fd43 	bl	801c178 <puts>
    }

    // init data odom
    odom_msg.header.frame_id.data = "odom";
 80026f2:	4b2b      	ldr	r3, [pc, #172]	@ (80027a0 <Task_pub_sub+0x27c>)
 80026f4:	4a2b      	ldr	r2, [pc, #172]	@ (80027a4 <Task_pub_sub+0x280>)
 80026f6:	609a      	str	r2, [r3, #8]
    odom_msg.child_frame_id.data  = "base_link";
 80026f8:	4b29      	ldr	r3, [pc, #164]	@ (80027a0 <Task_pub_sub+0x27c>)
 80026fa:	4a2b      	ldr	r2, [pc, #172]	@ (80027a8 <Task_pub_sub+0x284>)
 80026fc:	615a      	str	r2, [r3, #20]

    tf.header.frame_id.data = "odom";
 80026fe:	4b2b      	ldr	r3, [pc, #172]	@ (80027ac <Task_pub_sub+0x288>)
 8002700:	4a28      	ldr	r2, [pc, #160]	@ (80027a4 <Task_pub_sub+0x280>)
 8002702:	609a      	str	r2, [r3, #8]
    tf.child_frame_id.data = "base_link";
 8002704:	4b29      	ldr	r3, [pc, #164]	@ (80027ac <Task_pub_sub+0x288>)
 8002706:	4a28      	ldr	r2, [pc, #160]	@ (80027a8 <Task_pub_sub+0x284>)
 8002708:	615a      	str	r2, [r3, #20]
	while(1) {
		cnt_pub++;
 800270a:	4b29      	ldr	r3, [pc, #164]	@ (80027b0 <Task_pub_sub+0x28c>)
 800270c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002710:	f04f 0200 	mov.w	r2, #0
 8002714:	4b27      	ldr	r3, [pc, #156]	@ (80027b4 <Task_pub_sub+0x290>)
 8002716:	f7fd fdd1 	bl	80002bc <__adddf3>
 800271a:	4602      	mov	r2, r0
 800271c:	460b      	mov	r3, r1
 800271e:	4924      	ldr	r1, [pc, #144]	@ (80027b0 <Task_pub_sub+0x28c>)
 8002720:	e9c1 2300 	strd	r2, r3, [r1]
		rclc_executor_spin_some(&executor, RCL_MS_TO_NS(10));
 8002724:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8002728:	4a23      	ldr	r2, [pc, #140]	@ (80027b8 <Task_pub_sub+0x294>)
 800272a:	f04f 0300 	mov.w	r3, #0
 800272e:	4608      	mov	r0, r1
 8002730:	f00c f852 	bl	800e7d8 <rclc_executor_spin_some>
		cnt_pub++;
 8002734:	bf00      	nop
 8002736:	e7e8      	b.n	800270a <Task_pub_sub+0x1e6>
 8002738:	0800346d 	.word	0x0800346d
 800273c:	08003405 	.word	0x08003405
 8002740:	080033e5 	.word	0x080033e5
 8002744:	080033b9 	.word	0x080033b9
 8002748:	20006c9c 	.word	0x20006c9c
 800274c:	08002995 	.word	0x08002995
 8002750:	080029d9 	.word	0x080029d9
 8002754:	08002a11 	.word	0x08002a11
 8002758:	08002a7d 	.word	0x08002a7d
 800275c:	0801eb84 	.word	0x0801eb84
 8002760:	20006fd8 	.word	0x20006fd8
 8002764:	20006fa4 	.word	0x20006fa4
 8002768:	0801ebac 	.word	0x0801ebac
 800276c:	0801ebb0 	.word	0x0801ebb0
 8002770:	20006fec 	.word	0x20006fec
 8002774:	0801ebbc 	.word	0x0801ebbc
 8002778:	20006f98 	.word	0x20006f98
 800277c:	0801ebc8 	.word	0x0801ebc8
 8002780:	20006fa0 	.word	0x20006fa0
 8002784:	0801ebd4 	.word	0x0801ebd4
 8002788:	20006f9c 	.word	0x20006f9c
 800278c:	08002241 	.word	0x08002241
 8002790:	0801ebd8 	.word	0x0801ebd8
 8002794:	08001525 	.word	0x08001525
 8002798:	20006db0 	.word	0x20006db0
 800279c:	0801ec04 	.word	0x0801ec04
 80027a0:	20006ff8 	.word	0x20006ff8
 80027a4:	0801ec18 	.word	0x0801ec18
 80027a8:	0801ec20 	.word	0x0801ec20
 80027ac:	200072c0 	.word	0x200072c0
 80027b0:	20006f80 	.word	0x20006f80
 80027b4:	3ff00000 	.word	0x3ff00000
 80027b8:	00989680 	.word	0x00989680

080027bc <Task_IMU>:
* @retval None
*/
uint32_t now, last_tick;
/* USER CODE END Header_Task_IMU */
void Task_IMU(void *argument)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b088      	sub	sp, #32
 80027c0:	af06      	add	r7, sp, #24
 80027c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_IMU */
  /* Infinite loop */
  while(1) {
	  	now = xTaskGetTickCount();
 80027c4:	f007 f8c0 	bl	8009948 <xTaskGetTickCount>
 80027c8:	4603      	mov	r3, r0
 80027ca:	4a26      	ldr	r2, [pc, #152]	@ (8002864 <Task_IMU+0xa8>)
 80027cc:	6013      	str	r3, [r2, #0]
	  	dt = (now - last_tick) / 1000.0f;
 80027ce:	4b25      	ldr	r3, [pc, #148]	@ (8002864 <Task_IMU+0xa8>)
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	4b25      	ldr	r3, [pc, #148]	@ (8002868 <Task_IMU+0xac>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	ee07 3a90 	vmov	s15, r3
 80027dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027e0:	eddf 6a22 	vldr	s13, [pc, #136]	@ 800286c <Task_IMU+0xb0>
 80027e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027ec:	ee17 2a90 	vmov	r2, s15
 80027f0:	4b1f      	ldr	r3, [pc, #124]	@ (8002870 <Task_IMU+0xb4>)
 80027f2:	601a      	str	r2, [r3, #0]
	    cnt_imu++;
 80027f4:	4b1f      	ldr	r3, [pc, #124]	@ (8002874 <Task_IMU+0xb8>)
 80027f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80027fa:	f04f 0200 	mov.w	r2, #0
 80027fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002878 <Task_IMU+0xbc>)
 8002800:	f7fd fd5c 	bl	80002bc <__adddf3>
 8002804:	4602      	mov	r2, r0
 8002806:	460b      	mov	r3, r1
 8002808:	491a      	ldr	r1, [pc, #104]	@ (8002874 <Task_IMU+0xb8>)
 800280a:	e9c1 2300 	strd	r2, r3, [r1]
		MPU6050_Read_Accel(&Ax,&Ay,&Az);
 800280e:	4a1b      	ldr	r2, [pc, #108]	@ (800287c <Task_IMU+0xc0>)
 8002810:	491b      	ldr	r1, [pc, #108]	@ (8002880 <Task_IMU+0xc4>)
 8002812:	481c      	ldr	r0, [pc, #112]	@ (8002884 <Task_IMU+0xc8>)
 8002814:	f008 ff62 	bl	800b6dc <MPU6050_Read_Accel>
		MPU6050_Read_Gyro(&Gx,&Gy,&Gz);
 8002818:	4a1b      	ldr	r2, [pc, #108]	@ (8002888 <Task_IMU+0xcc>)
 800281a:	491c      	ldr	r1, [pc, #112]	@ (800288c <Task_IMU+0xd0>)
 800281c:	481c      	ldr	r0, [pc, #112]	@ (8002890 <Task_IMU+0xd4>)
 800281e:	f008 ffe7 	bl	800b7f0 <MPU6050_Read_Gyro>
		filter(&Ax,&Ay,&Az,&Gx,&Gy,&Gz,&pitch,&roll,&yaw, dt);
 8002822:	4b13      	ldr	r3, [pc, #76]	@ (8002870 <Task_IMU+0xb4>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	ee07 3a90 	vmov	s15, r3
 800282a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800282e:	4b19      	ldr	r3, [pc, #100]	@ (8002894 <Task_IMU+0xd8>)
 8002830:	9304      	str	r3, [sp, #16]
 8002832:	4b19      	ldr	r3, [pc, #100]	@ (8002898 <Task_IMU+0xdc>)
 8002834:	9303      	str	r3, [sp, #12]
 8002836:	4b19      	ldr	r3, [pc, #100]	@ (800289c <Task_IMU+0xe0>)
 8002838:	9302      	str	r3, [sp, #8]
 800283a:	4b13      	ldr	r3, [pc, #76]	@ (8002888 <Task_IMU+0xcc>)
 800283c:	9301      	str	r3, [sp, #4]
 800283e:	4b13      	ldr	r3, [pc, #76]	@ (800288c <Task_IMU+0xd0>)
 8002840:	9300      	str	r3, [sp, #0]
 8002842:	eeb0 0a67 	vmov.f32	s0, s15
 8002846:	4b12      	ldr	r3, [pc, #72]	@ (8002890 <Task_IMU+0xd4>)
 8002848:	4a0c      	ldr	r2, [pc, #48]	@ (800287c <Task_IMU+0xc0>)
 800284a:	490d      	ldr	r1, [pc, #52]	@ (8002880 <Task_IMU+0xc4>)
 800284c:	480d      	ldr	r0, [pc, #52]	@ (8002884 <Task_IMU+0xc8>)
 800284e:	f009 f84f 	bl	800b8f0 <filter>
		last_tick = now;
 8002852:	4b04      	ldr	r3, [pc, #16]	@ (8002864 <Task_IMU+0xa8>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a04      	ldr	r2, [pc, #16]	@ (8002868 <Task_IMU+0xac>)
 8002858:	6013      	str	r3, [r2, #0]
	    vTaskDelay(pdMS_TO_TICKS(1));
 800285a:	2001      	movs	r0, #1
 800285c:	f006 ff22 	bl	80096a4 <vTaskDelay>
	  	now = xTaskGetTickCount();
 8002860:	bf00      	nop
 8002862:	e7af      	b.n	80027c4 <Task_IMU+0x8>
 8002864:	20007360 	.word	0x20007360
 8002868:	20007364 	.word	0x20007364
 800286c:	447a0000 	.word	0x447a0000
 8002870:	20006ac4 	.word	0x20006ac4
 8002874:	20006f88 	.word	0x20006f88
 8002878:	3ff00000 	.word	0x3ff00000
 800287c:	20006ad0 	.word	0x20006ad0
 8002880:	20006acc 	.word	0x20006acc
 8002884:	20006ac8 	.word	0x20006ac8
 8002888:	20006adc 	.word	0x20006adc
 800288c:	20006ad8 	.word	0x20006ad8
 8002890:	20006ad4 	.word	0x20006ad4
 8002894:	2000c5a0 	.word	0x2000c5a0
 8002898:	2000c59c 	.word	0x2000c59c
 800289c:	2000c598 	.word	0x2000c598

080028a0 <HAL_TIM_PeriodElapsedCallback>:
* @brief Function implementing the myTask03 thread.
* @param argument: Not used
* @retval None
*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1) {
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a12      	ldr	r2, [pc, #72]	@ (80028f8 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d11d      	bne.n	80028ee <HAL_TIM_PeriodElapsedCallback+0x4e>
      Motor_GetSpeed(&Left_motor);
 80028b2:	4812      	ldr	r0, [pc, #72]	@ (80028fc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80028b4:	f008 fc9c 	bl	800b1f0 <Motor_GetSpeed>
      vl_cur = Left_motor.cur_speed;
 80028b8:	4b10      	ldr	r3, [pc, #64]	@ (80028fc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80028ba:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80028be:	4910      	ldr	r1, [pc, #64]	@ (8002900 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80028c0:	e9c1 2300 	strd	r2, r3, [r1]
	  PID_Compute(&LPID);
 80028c4:	480f      	ldr	r0, [pc, #60]	@ (8002904 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80028c6:	f009 f9b7 	bl	800bc38 <PID_Compute>
	  Motor_GetSpeed(&Right_motor);
 80028ca:	480f      	ldr	r0, [pc, #60]	@ (8002908 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80028cc:	f008 fc90 	bl	800b1f0 <Motor_GetSpeed>
	  vr_cur = Right_motor.cur_speed;
 80028d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002908 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80028d2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80028d6:	490d      	ldr	r1, [pc, #52]	@ (800290c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80028d8:	e9c1 2300 	strd	r2, r3, [r1]
	  PID_Compute(&RPID);
 80028dc:	480c      	ldr	r0, [pc, #48]	@ (8002910 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80028de:	f009 f9ab 	bl	800bc38 <PID_Compute>
      Motor_SetPwm(&Left_motor);
 80028e2:	4806      	ldr	r0, [pc, #24]	@ (80028fc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80028e4:	f008 fcdc 	bl	800b2a0 <Motor_SetPwm>
      Motor_SetPwm(&Right_motor);
 80028e8:	4807      	ldr	r0, [pc, #28]	@ (8002908 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80028ea:	f008 fcd9 	bl	800b2a0 <Motor_SetPwm>

   }
}
 80028ee:	bf00      	nop
 80028f0:	3708      	adds	r7, #8
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40010000 	.word	0x40010000
 80028fc:	20006e00 	.word	0x20006e00
 8002900:	20007358 	.word	0x20007358
 8002904:	20006f10 	.word	0x20006f10
 8002908:	20006e50 	.word	0x20006e50
 800290c:	20007350 	.word	0x20007350
 8002910:	20006ea0 	.word	0x20006ea0

08002914 <Task_control>:
/* USER CODE END Header_Task_control */
void Task_control(void *argument)
{
 8002914:	b590      	push	{r4, r7, lr}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_control */
  /* Infinite loop */
  while(1) {
		cnt_control++;
 800291c:	4b14      	ldr	r3, [pc, #80]	@ (8002970 <Task_control+0x5c>)
 800291e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002922:	f04f 0200 	mov.w	r2, #0
 8002926:	4b13      	ldr	r3, [pc, #76]	@ (8002974 <Task_control+0x60>)
 8002928:	f7fd fcc8 	bl	80002bc <__adddf3>
 800292c:	4602      	mov	r2, r0
 800292e:	460b      	mov	r3, r1
 8002930:	490f      	ldr	r1, [pc, #60]	@ (8002970 <Task_control+0x5c>)
 8002932:	e9c1 2300 	strd	r2, r3, [r1]
		Drive_VW(&Left_motor, &Right_motor, v_mps, omega);
 8002936:	4b10      	ldr	r3, [pc, #64]	@ (8002978 <Task_control+0x64>)
 8002938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800293c:	4610      	mov	r0, r2
 800293e:	4619      	mov	r1, r3
 8002940:	f7fe f96a 	bl	8000c18 <__aeabi_d2f>
 8002944:	4604      	mov	r4, r0
 8002946:	4b0d      	ldr	r3, [pc, #52]	@ (800297c <Task_control+0x68>)
 8002948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800294c:	4610      	mov	r0, r2
 800294e:	4619      	mov	r1, r3
 8002950:	f7fe f962 	bl	8000c18 <__aeabi_d2f>
 8002954:	4603      	mov	r3, r0
 8002956:	ee00 3a90 	vmov	s1, r3
 800295a:	ee00 4a10 	vmov	s0, r4
 800295e:	4908      	ldr	r1, [pc, #32]	@ (8002980 <Task_control+0x6c>)
 8002960:	4808      	ldr	r0, [pc, #32]	@ (8002984 <Task_control+0x70>)
 8002962:	f008 fd9f 	bl	800b4a4 <Drive_VW>
//		 Motor_SetTarget(&Left_motor,200);
//		 Motor_SetTarget(&Right_motor,200);
		vTaskDelay(pdMS_TO_TICKS(1));
 8002966:	2001      	movs	r0, #1
 8002968:	f006 fe9c 	bl	80096a4 <vTaskDelay>
		cnt_control++;
 800296c:	bf00      	nop
 800296e:	e7d5      	b.n	800291c <Task_control+0x8>
 8002970:	20006f90 	.word	0x20006f90
 8002974:	3ff00000 	.word	0x3ff00000
 8002978:	20006de0 	.word	0x20006de0
 800297c:	20006de8 	.word	0x20006de8
 8002980:	20006e50 	.word	0x20006e50
 8002984:	20006e00 	.word	0x20006e00

08002988 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800298c:	b672      	cpsid	i
}
 800298e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002990:	bf00      	nop
 8002992:	e7fd      	b.n	8002990 <Error_Handler+0x8>

08002994 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 800299e:	4b0c      	ldr	r3, [pc, #48]	@ (80029d0 <microros_allocate+0x3c>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	461a      	mov	r2, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	4413      	add	r3, r2
 80029a8:	461a      	mov	r2, r3
 80029aa:	4b09      	ldr	r3, [pc, #36]	@ (80029d0 <microros_allocate+0x3c>)
 80029ac:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 80029ae:	4b09      	ldr	r3, [pc, #36]	@ (80029d4 <microros_allocate+0x40>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	461a      	mov	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4413      	add	r3, r2
 80029b8:	461a      	mov	r2, r3
 80029ba:	4b06      	ldr	r3, [pc, #24]	@ (80029d4 <microros_allocate+0x40>)
 80029bc:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f7fe fb60 	bl	8001084 <pvPortMallocMicroROS>
 80029c4:	4603      	mov	r3, r0
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	20007370 	.word	0x20007370
 80029d4:	20007374 	.word	0x20007374

080029d8 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d00c      	beq.n	8002a02 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f7fe fc6f 	bl	80012cc <getBlockSize>
 80029ee:	4603      	mov	r3, r0
 80029f0:	4a06      	ldr	r2, [pc, #24]	@ (8002a0c <microros_deallocate+0x34>)
 80029f2:	6812      	ldr	r2, [r2, #0]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	461a      	mov	r2, r3
 80029f8:	4b04      	ldr	r3, [pc, #16]	@ (8002a0c <microros_deallocate+0x34>)
 80029fa:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f7fe fc09 	bl	8001214 <vPortFreeMicroROS>
  }
}
 8002a02:	bf00      	nop
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	20007374 	.word	0x20007374

08002a10 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8002a1c:	4b15      	ldr	r3, [pc, #84]	@ (8002a74 <microros_reallocate+0x64>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	461a      	mov	r2, r3
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	4413      	add	r3, r2
 8002a26:	461a      	mov	r2, r3
 8002a28:	4b12      	ldr	r3, [pc, #72]	@ (8002a74 <microros_reallocate+0x64>)
 8002a2a:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8002a2c:	4b12      	ldr	r3, [pc, #72]	@ (8002a78 <microros_reallocate+0x68>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	461a      	mov	r2, r3
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	4413      	add	r3, r2
 8002a36:	461a      	mov	r2, r3
 8002a38:	4b0f      	ldr	r3, [pc, #60]	@ (8002a78 <microros_reallocate+0x68>)
 8002a3a:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d104      	bne.n	8002a4c <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8002a42:	68b8      	ldr	r0, [r7, #8]
 8002a44:	f7fe fb1e 	bl	8001084 <pvPortMallocMicroROS>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	e00e      	b.n	8002a6a <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	f7fe fc3d 	bl	80012cc <getBlockSize>
 8002a52:	4603      	mov	r3, r0
 8002a54:	4a08      	ldr	r2, [pc, #32]	@ (8002a78 <microros_reallocate+0x68>)
 8002a56:	6812      	ldr	r2, [r2, #0]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	4b06      	ldr	r3, [pc, #24]	@ (8002a78 <microros_reallocate+0x68>)
 8002a5e:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8002a60:	68b9      	ldr	r1, [r7, #8]
 8002a62:	68f8      	ldr	r0, [r7, #12]
 8002a64:	f7fe fc50 	bl	8001308 <pvPortReallocMicroROS>
 8002a68:	4603      	mov	r3, r0
  }
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	20007370 	.word	0x20007370
 8002a78:	20007374 	.word	0x20007374

08002a7c <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	fb02 f303 	mul.w	r3, r2, r3
 8002a90:	4a0c      	ldr	r2, [pc, #48]	@ (8002ac4 <microros_zero_allocate+0x48>)
 8002a92:	6812      	ldr	r2, [r2, #0]
 8002a94:	4413      	add	r3, r2
 8002a96:	461a      	mov	r2, r3
 8002a98:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac4 <microros_zero_allocate+0x48>)
 8002a9a:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	68ba      	ldr	r2, [r7, #8]
 8002aa0:	fb02 f303 	mul.w	r3, r2, r3
 8002aa4:	4a08      	ldr	r2, [pc, #32]	@ (8002ac8 <microros_zero_allocate+0x4c>)
 8002aa6:	6812      	ldr	r2, [r2, #0]
 8002aa8:	4413      	add	r3, r2
 8002aaa:	461a      	mov	r2, r3
 8002aac:	4b06      	ldr	r3, [pc, #24]	@ (8002ac8 <microros_zero_allocate+0x4c>)
 8002aae:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8002ab0:	68b9      	ldr	r1, [r7, #8]
 8002ab2:	68f8      	ldr	r0, [r7, #12]
 8002ab4:	f7fe fc55 	bl	8001362 <pvPortCallocMicroROS>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	20007370 	.word	0x20007370
 8002ac8:	20007374 	.word	0x20007374
 8002acc:	00000000 	.word	0x00000000

08002ad0 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8002ad0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002ad4:	b086      	sub	sp, #24
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002adc:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8002ae2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ae6:	a320      	add	r3, pc, #128	@ (adr r3, 8002b68 <UTILS_NanosecondsToTimespec+0x98>)
 8002ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aec:	f7fe f8e4 	bl	8000cb8 <__aeabi_ldivmod>
 8002af0:	4602      	mov	r2, r0
 8002af2:	460b      	mov	r3, r1
 8002af4:	6879      	ldr	r1, [r7, #4]
 8002af6:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8002afa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002afe:	a31a      	add	r3, pc, #104	@ (adr r3, 8002b68 <UTILS_NanosecondsToTimespec+0x98>)
 8002b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b04:	f7fe f8d8 	bl	8000cb8 <__aeabi_ldivmod>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	da20      	bge.n	8002b56 <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	4a11      	ldr	r2, [pc, #68]	@ (8002b60 <UTILS_NanosecondsToTimespec+0x90>)
 8002b1a:	fb82 1203 	smull	r1, r2, r2, r3
 8002b1e:	1712      	asrs	r2, r2, #28
 8002b20:	17db      	asrs	r3, r3, #31
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	3301      	adds	r3, #1
 8002b26:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b2e:	6979      	ldr	r1, [r7, #20]
 8002b30:	17c8      	asrs	r0, r1, #31
 8002b32:	460c      	mov	r4, r1
 8002b34:	4605      	mov	r5, r0
 8002b36:	ebb2 0804 	subs.w	r8, r2, r4
 8002b3a:	eb63 0905 	sbc.w	r9, r3, r5
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689a      	ldr	r2, [r3, #8]
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	4906      	ldr	r1, [pc, #24]	@ (8002b64 <UTILS_NanosecondsToTimespec+0x94>)
 8002b4c:	fb01 f303 	mul.w	r3, r1, r3
 8002b50:	441a      	add	r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	609a      	str	r2, [r3, #8]
    }
}
 8002b56:	bf00      	nop
 8002b58:	3718      	adds	r7, #24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002b60:	44b82fa1 	.word	0x44b82fa1
 8002b64:	3b9aca00 	.word	0x3b9aca00
 8002b68:	3b9aca00 	.word	0x3b9aca00
 8002b6c:	00000000 	.word	0x00000000

08002b70 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8002b70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b74:	b08e      	sub	sp, #56	@ 0x38
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6278      	str	r0, [r7, #36]	@ 0x24
 8002b7a:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 8002b7c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8002b80:	2300      	movs	r3, #0
 8002b82:	6013      	str	r3, [r2, #0]
 8002b84:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 8002b86:	f04f 0200 	mov.w	r2, #0
 8002b8a:	f04f 0300 	mov.w	r3, #0
 8002b8e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 8002b92:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002b96:	4618      	mov	r0, r3
 8002b98:	f007 f8bc 	bl	8009d14 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8002b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b9e:	17da      	asrs	r2, r3, #31
 8002ba0:	61bb      	str	r3, [r7, #24]
 8002ba2:	61fa      	str	r2, [r7, #28]
 8002ba4:	f04f 0200 	mov.w	r2, #0
 8002ba8:	f04f 0300 	mov.w	r3, #0
 8002bac:	69b9      	ldr	r1, [r7, #24]
 8002bae:	000b      	movs	r3, r1
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8002bb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bb8:	2200      	movs	r2, #0
 8002bba:	461c      	mov	r4, r3
 8002bbc:	4615      	mov	r5, r2
 8002bbe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002bc2:	1911      	adds	r1, r2, r4
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	416b      	adcs	r3, r5
 8002bc8:	60fb      	str	r3, [r7, #12]
 8002bca:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002bce:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 8002bd2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	460b      	mov	r3, r1
 8002bda:	f04f 0400 	mov.w	r4, #0
 8002bde:	f04f 0500 	mov.w	r5, #0
 8002be2:	015d      	lsls	r5, r3, #5
 8002be4:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8002be8:	0154      	lsls	r4, r2, #5
 8002bea:	4622      	mov	r2, r4
 8002bec:	462b      	mov	r3, r5
 8002bee:	ebb2 0800 	subs.w	r8, r2, r0
 8002bf2:	eb63 0901 	sbc.w	r9, r3, r1
 8002bf6:	f04f 0200 	mov.w	r2, #0
 8002bfa:	f04f 0300 	mov.w	r3, #0
 8002bfe:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002c02:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002c06:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8002c0a:	4690      	mov	r8, r2
 8002c0c:	4699      	mov	r9, r3
 8002c0e:	eb18 0a00 	adds.w	sl, r8, r0
 8002c12:	eb49 0b01 	adc.w	fp, r9, r1
 8002c16:	f04f 0200 	mov.w	r2, #0
 8002c1a:	f04f 0300 	mov.w	r3, #0
 8002c1e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002c22:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002c26:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002c2a:	ebb2 040a 	subs.w	r4, r2, sl
 8002c2e:	603c      	str	r4, [r7, #0]
 8002c30:	eb63 030b 	sbc.w	r3, r3, fp
 8002c34:	607b      	str	r3, [r7, #4]
 8002c36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c3a:	4623      	mov	r3, r4
 8002c3c:	181b      	adds	r3, r3, r0
 8002c3e:	613b      	str	r3, [r7, #16]
 8002c40:	462b      	mov	r3, r5
 8002c42:	eb41 0303 	adc.w	r3, r1, r3
 8002c46:	617b      	str	r3, [r7, #20]
 8002c48:	6a3a      	ldr	r2, [r7, #32]
 8002c4a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002c4e:	f7ff ff3f 	bl	8002ad0 <UTILS_NanosecondsToTimespec>

    return 0;
 8002c52:	2300      	movs	r3, #0
 8002c54:	4618      	mov	r0, r3
 8002c56:	3738      	adds	r7, #56	@ 0x38
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08002c60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c66:	2300      	movs	r3, #0
 8002c68:	607b      	str	r3, [r7, #4]
 8002c6a:	4b12      	ldr	r3, [pc, #72]	@ (8002cb4 <HAL_MspInit+0x54>)
 8002c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c6e:	4a11      	ldr	r2, [pc, #68]	@ (8002cb4 <HAL_MspInit+0x54>)
 8002c70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c74:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c76:	4b0f      	ldr	r3, [pc, #60]	@ (8002cb4 <HAL_MspInit+0x54>)
 8002c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c7e:	607b      	str	r3, [r7, #4]
 8002c80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c82:	2300      	movs	r3, #0
 8002c84:	603b      	str	r3, [r7, #0]
 8002c86:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb4 <HAL_MspInit+0x54>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8a:	4a0a      	ldr	r2, [pc, #40]	@ (8002cb4 <HAL_MspInit+0x54>)
 8002c8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c90:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c92:	4b08      	ldr	r3, [pc, #32]	@ (8002cb4 <HAL_MspInit+0x54>)
 8002c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c9a:	603b      	str	r3, [r7, #0]
 8002c9c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	210f      	movs	r1, #15
 8002ca2:	f06f 0001 	mvn.w	r0, #1
 8002ca6:	f000 fdac 	bl	8003802 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002caa:	bf00      	nop
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40023800 	.word	0x40023800

08002cb8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b08a      	sub	sp, #40	@ 0x28
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cc0:	f107 0314 	add.w	r3, r7, #20
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]
 8002cc8:	605a      	str	r2, [r3, #4]
 8002cca:	609a      	str	r2, [r3, #8]
 8002ccc:	60da      	str	r2, [r3, #12]
 8002cce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a19      	ldr	r2, [pc, #100]	@ (8002d3c <HAL_I2C_MspInit+0x84>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d12c      	bne.n	8002d34 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cda:	2300      	movs	r3, #0
 8002cdc:	613b      	str	r3, [r7, #16]
 8002cde:	4b18      	ldr	r3, [pc, #96]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce2:	4a17      	ldr	r2, [pc, #92]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002ce4:	f043 0302 	orr.w	r3, r3, #2
 8002ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cea:	4b15      	ldr	r3, [pc, #84]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	613b      	str	r3, [r7, #16]
 8002cf4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002cf6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002cfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cfc:	2312      	movs	r3, #18
 8002cfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d00:	2300      	movs	r3, #0
 8002d02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d04:	2303      	movs	r3, #3
 8002d06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d08:	2304      	movs	r3, #4
 8002d0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d0c:	f107 0314 	add.w	r3, r7, #20
 8002d10:	4619      	mov	r1, r3
 8002d12:	480c      	ldr	r0, [pc, #48]	@ (8002d44 <HAL_I2C_MspInit+0x8c>)
 8002d14:	f001 f9ae 	bl	8004074 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d18:	2300      	movs	r3, #0
 8002d1a:	60fb      	str	r3, [r7, #12]
 8002d1c:	4b08      	ldr	r3, [pc, #32]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	4a07      	ldr	r2, [pc, #28]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002d22:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002d26:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d28:	4b05      	ldr	r3, [pc, #20]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d30:	60fb      	str	r3, [r7, #12]
 8002d32:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002d34:	bf00      	nop
 8002d36:	3728      	adds	r7, #40	@ 0x28
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	40005400 	.word	0x40005400
 8002d40:	40023800 	.word	0x40023800
 8002d44:	40020400 	.word	0x40020400

08002d48 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a0e      	ldr	r2, [pc, #56]	@ (8002d90 <HAL_TIM_Base_MspInit+0x48>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d115      	bne.n	8002d86 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	60fb      	str	r3, [r7, #12]
 8002d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d94 <HAL_TIM_Base_MspInit+0x4c>)
 8002d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d62:	4a0c      	ldr	r2, [pc, #48]	@ (8002d94 <HAL_TIM_Base_MspInit+0x4c>)
 8002d64:	f043 0301 	orr.w	r3, r3, #1
 8002d68:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d94 <HAL_TIM_Base_MspInit+0x4c>)
 8002d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	60fb      	str	r3, [r7, #12]
 8002d74:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8002d76:	2200      	movs	r2, #0
 8002d78:	2105      	movs	r1, #5
 8002d7a:	2019      	movs	r0, #25
 8002d7c:	f000 fd41 	bl	8003802 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002d80:	2019      	movs	r0, #25
 8002d82:	f000 fd5a 	bl	800383a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002d86:	bf00      	nop
 8002d88:	3710      	adds	r7, #16
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	40010000 	.word	0x40010000
 8002d94:	40023800 	.word	0x40023800

08002d98 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b08c      	sub	sp, #48	@ 0x30
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002da0:	f107 031c 	add.w	r3, r7, #28
 8002da4:	2200      	movs	r2, #0
 8002da6:	601a      	str	r2, [r3, #0]
 8002da8:	605a      	str	r2, [r3, #4]
 8002daa:	609a      	str	r2, [r3, #8]
 8002dac:	60da      	str	r2, [r3, #12]
 8002dae:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002db8:	d134      	bne.n	8002e24 <HAL_TIM_Encoder_MspInit+0x8c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002dba:	2300      	movs	r3, #0
 8002dbc:	61bb      	str	r3, [r7, #24]
 8002dbe:	4b38      	ldr	r3, [pc, #224]	@ (8002ea0 <HAL_TIM_Encoder_MspInit+0x108>)
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc2:	4a37      	ldr	r2, [pc, #220]	@ (8002ea0 <HAL_TIM_Encoder_MspInit+0x108>)
 8002dc4:	f043 0301 	orr.w	r3, r3, #1
 8002dc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dca:	4b35      	ldr	r3, [pc, #212]	@ (8002ea0 <HAL_TIM_Encoder_MspInit+0x108>)
 8002dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	61bb      	str	r3, [r7, #24]
 8002dd4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	617b      	str	r3, [r7, #20]
 8002dda:	4b31      	ldr	r3, [pc, #196]	@ (8002ea0 <HAL_TIM_Encoder_MspInit+0x108>)
 8002ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dde:	4a30      	ldr	r2, [pc, #192]	@ (8002ea0 <HAL_TIM_Encoder_MspInit+0x108>)
 8002de0:	f043 0301 	orr.w	r3, r3, #1
 8002de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002de6:	4b2e      	ldr	r3, [pc, #184]	@ (8002ea0 <HAL_TIM_Encoder_MspInit+0x108>)
 8002de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	617b      	str	r3, [r7, #20]
 8002df0:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002df2:	2303      	movs	r3, #3
 8002df4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df6:	2302      	movs	r3, #2
 8002df8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002e02:	2301      	movs	r3, #1
 8002e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e06:	f107 031c 	add.w	r3, r7, #28
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	4825      	ldr	r0, [pc, #148]	@ (8002ea4 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002e0e:	f001 f931 	bl	8004074 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002e12:	2200      	movs	r2, #0
 8002e14:	2105      	movs	r1, #5
 8002e16:	201c      	movs	r0, #28
 8002e18:	f000 fcf3 	bl	8003802 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002e1c:	201c      	movs	r0, #28
 8002e1e:	f000 fd0c 	bl	800383a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002e22:	e038      	b.n	8002e96 <HAL_TIM_Encoder_MspInit+0xfe>
  else if(htim_encoder->Instance==TIM4)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a1f      	ldr	r2, [pc, #124]	@ (8002ea8 <HAL_TIM_Encoder_MspInit+0x110>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d133      	bne.n	8002e96 <HAL_TIM_Encoder_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002e2e:	2300      	movs	r3, #0
 8002e30:	613b      	str	r3, [r7, #16]
 8002e32:	4b1b      	ldr	r3, [pc, #108]	@ (8002ea0 <HAL_TIM_Encoder_MspInit+0x108>)
 8002e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e36:	4a1a      	ldr	r2, [pc, #104]	@ (8002ea0 <HAL_TIM_Encoder_MspInit+0x108>)
 8002e38:	f043 0304 	orr.w	r3, r3, #4
 8002e3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e3e:	4b18      	ldr	r3, [pc, #96]	@ (8002ea0 <HAL_TIM_Encoder_MspInit+0x108>)
 8002e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e42:	f003 0304 	and.w	r3, r3, #4
 8002e46:	613b      	str	r3, [r7, #16]
 8002e48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	60fb      	str	r3, [r7, #12]
 8002e4e:	4b14      	ldr	r3, [pc, #80]	@ (8002ea0 <HAL_TIM_Encoder_MspInit+0x108>)
 8002e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e52:	4a13      	ldr	r2, [pc, #76]	@ (8002ea0 <HAL_TIM_Encoder_MspInit+0x108>)
 8002e54:	f043 0302 	orr.w	r3, r3, #2
 8002e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e5a:	4b11      	ldr	r3, [pc, #68]	@ (8002ea0 <HAL_TIM_Encoder_MspInit+0x108>)
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	60fb      	str	r3, [r7, #12]
 8002e64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e66:	23c0      	movs	r3, #192	@ 0xc0
 8002e68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e72:	2300      	movs	r3, #0
 8002e74:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002e76:	2302      	movs	r3, #2
 8002e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e7a:	f107 031c 	add.w	r3, r7, #28
 8002e7e:	4619      	mov	r1, r3
 8002e80:	480a      	ldr	r0, [pc, #40]	@ (8002eac <HAL_TIM_Encoder_MspInit+0x114>)
 8002e82:	f001 f8f7 	bl	8004074 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002e86:	2200      	movs	r2, #0
 8002e88:	2105      	movs	r1, #5
 8002e8a:	201e      	movs	r0, #30
 8002e8c:	f000 fcb9 	bl	8003802 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002e90:	201e      	movs	r0, #30
 8002e92:	f000 fcd2 	bl	800383a <HAL_NVIC_EnableIRQ>
}
 8002e96:	bf00      	nop
 8002e98:	3730      	adds	r7, #48	@ 0x30
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40023800 	.word	0x40023800
 8002ea4:	40020000 	.word	0x40020000
 8002ea8:	40000800 	.word	0x40000800
 8002eac:	40020400 	.word	0x40020400

08002eb0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b085      	sub	sp, #20
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a0b      	ldr	r2, [pc, #44]	@ (8002eec <HAL_TIM_PWM_MspInit+0x3c>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d10d      	bne.n	8002ede <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60fb      	str	r3, [r7, #12]
 8002ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ef0 <HAL_TIM_PWM_MspInit+0x40>)
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eca:	4a09      	ldr	r2, [pc, #36]	@ (8002ef0 <HAL_TIM_PWM_MspInit+0x40>)
 8002ecc:	f043 0302 	orr.w	r3, r3, #2
 8002ed0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ed2:	4b07      	ldr	r3, [pc, #28]	@ (8002ef0 <HAL_TIM_PWM_MspInit+0x40>)
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	60fb      	str	r3, [r7, #12]
 8002edc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002ede:	bf00      	nop
 8002ee0:	3714      	adds	r7, #20
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	40000400 	.word	0x40000400
 8002ef0:	40023800 	.word	0x40023800

08002ef4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b088      	sub	sp, #32
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002efc:	f107 030c 	add.w	r3, r7, #12
 8002f00:	2200      	movs	r2, #0
 8002f02:	601a      	str	r2, [r3, #0]
 8002f04:	605a      	str	r2, [r3, #4]
 8002f06:	609a      	str	r2, [r3, #8]
 8002f08:	60da      	str	r2, [r3, #12]
 8002f0a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a12      	ldr	r2, [pc, #72]	@ (8002f5c <HAL_TIM_MspPostInit+0x68>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d11d      	bne.n	8002f52 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f16:	2300      	movs	r3, #0
 8002f18:	60bb      	str	r3, [r7, #8]
 8002f1a:	4b11      	ldr	r3, [pc, #68]	@ (8002f60 <HAL_TIM_MspPostInit+0x6c>)
 8002f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1e:	4a10      	ldr	r2, [pc, #64]	@ (8002f60 <HAL_TIM_MspPostInit+0x6c>)
 8002f20:	f043 0301 	orr.w	r3, r3, #1
 8002f24:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f26:	4b0e      	ldr	r3, [pc, #56]	@ (8002f60 <HAL_TIM_MspPostInit+0x6c>)
 8002f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	60bb      	str	r3, [r7, #8]
 8002f30:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f32:	23c0      	movs	r3, #192	@ 0xc0
 8002f34:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f36:	2302      	movs	r3, #2
 8002f38:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002f42:	2302      	movs	r3, #2
 8002f44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f46:	f107 030c 	add.w	r3, r7, #12
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	4805      	ldr	r0, [pc, #20]	@ (8002f64 <HAL_TIM_MspPostInit+0x70>)
 8002f4e:	f001 f891 	bl	8004074 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002f52:	bf00      	nop
 8002f54:	3720      	adds	r7, #32
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	40000400 	.word	0x40000400
 8002f60:	40023800 	.word	0x40023800
 8002f64:	40020000 	.word	0x40020000

08002f68 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b08c      	sub	sp, #48	@ 0x30
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f70:	f107 031c 	add.w	r3, r7, #28
 8002f74:	2200      	movs	r2, #0
 8002f76:	601a      	str	r2, [r3, #0]
 8002f78:	605a      	str	r2, [r3, #4]
 8002f7a:	609a      	str	r2, [r3, #8]
 8002f7c:	60da      	str	r2, [r3, #12]
 8002f7e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a66      	ldr	r2, [pc, #408]	@ (8003120 <HAL_UART_MspInit+0x1b8>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d12d      	bne.n	8002fe6 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	61bb      	str	r3, [r7, #24]
 8002f8e:	4b65      	ldr	r3, [pc, #404]	@ (8003124 <HAL_UART_MspInit+0x1bc>)
 8002f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f92:	4a64      	ldr	r2, [pc, #400]	@ (8003124 <HAL_UART_MspInit+0x1bc>)
 8002f94:	f043 0310 	orr.w	r3, r3, #16
 8002f98:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f9a:	4b62      	ldr	r3, [pc, #392]	@ (8003124 <HAL_UART_MspInit+0x1bc>)
 8002f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9e:	f003 0310 	and.w	r3, r3, #16
 8002fa2:	61bb      	str	r3, [r7, #24]
 8002fa4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	617b      	str	r3, [r7, #20]
 8002faa:	4b5e      	ldr	r3, [pc, #376]	@ (8003124 <HAL_UART_MspInit+0x1bc>)
 8002fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fae:	4a5d      	ldr	r2, [pc, #372]	@ (8003124 <HAL_UART_MspInit+0x1bc>)
 8002fb0:	f043 0301 	orr.w	r3, r3, #1
 8002fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fb6:	4b5b      	ldr	r3, [pc, #364]	@ (8003124 <HAL_UART_MspInit+0x1bc>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	617b      	str	r3, [r7, #20]
 8002fc0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002fc2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002fc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fc8:	2302      	movs	r3, #2
 8002fca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002fd4:	2307      	movs	r3, #7
 8002fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fd8:	f107 031c 	add.w	r3, r7, #28
 8002fdc:	4619      	mov	r1, r3
 8002fde:	4852      	ldr	r0, [pc, #328]	@ (8003128 <HAL_UART_MspInit+0x1c0>)
 8002fe0:	f001 f848 	bl	8004074 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8002fe4:	e098      	b.n	8003118 <HAL_UART_MspInit+0x1b0>
  else if(huart->Instance==USART2)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a50      	ldr	r2, [pc, #320]	@ (800312c <HAL_UART_MspInit+0x1c4>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	f040 8093 	bne.w	8003118 <HAL_UART_MspInit+0x1b0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	613b      	str	r3, [r7, #16]
 8002ff6:	4b4b      	ldr	r3, [pc, #300]	@ (8003124 <HAL_UART_MspInit+0x1bc>)
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffa:	4a4a      	ldr	r2, [pc, #296]	@ (8003124 <HAL_UART_MspInit+0x1bc>)
 8002ffc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003000:	6413      	str	r3, [r2, #64]	@ 0x40
 8003002:	4b48      	ldr	r3, [pc, #288]	@ (8003124 <HAL_UART_MspInit+0x1bc>)
 8003004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800300a:	613b      	str	r3, [r7, #16]
 800300c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800300e:	2300      	movs	r3, #0
 8003010:	60fb      	str	r3, [r7, #12]
 8003012:	4b44      	ldr	r3, [pc, #272]	@ (8003124 <HAL_UART_MspInit+0x1bc>)
 8003014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003016:	4a43      	ldr	r2, [pc, #268]	@ (8003124 <HAL_UART_MspInit+0x1bc>)
 8003018:	f043 0301 	orr.w	r3, r3, #1
 800301c:	6313      	str	r3, [r2, #48]	@ 0x30
 800301e:	4b41      	ldr	r3, [pc, #260]	@ (8003124 <HAL_UART_MspInit+0x1bc>)
 8003020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003022:	f003 0301 	and.w	r3, r3, #1
 8003026:	60fb      	str	r3, [r7, #12]
 8003028:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800302a:	230c      	movs	r3, #12
 800302c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800302e:	2302      	movs	r3, #2
 8003030:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003032:	2300      	movs	r3, #0
 8003034:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003036:	2303      	movs	r3, #3
 8003038:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800303a:	2307      	movs	r3, #7
 800303c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800303e:	f107 031c 	add.w	r3, r7, #28
 8003042:	4619      	mov	r1, r3
 8003044:	4838      	ldr	r0, [pc, #224]	@ (8003128 <HAL_UART_MspInit+0x1c0>)
 8003046:	f001 f815 	bl	8004074 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800304a:	4b39      	ldr	r3, [pc, #228]	@ (8003130 <HAL_UART_MspInit+0x1c8>)
 800304c:	4a39      	ldr	r2, [pc, #228]	@ (8003134 <HAL_UART_MspInit+0x1cc>)
 800304e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003050:	4b37      	ldr	r3, [pc, #220]	@ (8003130 <HAL_UART_MspInit+0x1c8>)
 8003052:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003056:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003058:	4b35      	ldr	r3, [pc, #212]	@ (8003130 <HAL_UART_MspInit+0x1c8>)
 800305a:	2200      	movs	r2, #0
 800305c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800305e:	4b34      	ldr	r3, [pc, #208]	@ (8003130 <HAL_UART_MspInit+0x1c8>)
 8003060:	2200      	movs	r2, #0
 8003062:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003064:	4b32      	ldr	r3, [pc, #200]	@ (8003130 <HAL_UART_MspInit+0x1c8>)
 8003066:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800306a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800306c:	4b30      	ldr	r3, [pc, #192]	@ (8003130 <HAL_UART_MspInit+0x1c8>)
 800306e:	2200      	movs	r2, #0
 8003070:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003072:	4b2f      	ldr	r3, [pc, #188]	@ (8003130 <HAL_UART_MspInit+0x1c8>)
 8003074:	2200      	movs	r2, #0
 8003076:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003078:	4b2d      	ldr	r3, [pc, #180]	@ (8003130 <HAL_UART_MspInit+0x1c8>)
 800307a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800307e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003080:	4b2b      	ldr	r3, [pc, #172]	@ (8003130 <HAL_UART_MspInit+0x1c8>)
 8003082:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003086:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003088:	4b29      	ldr	r3, [pc, #164]	@ (8003130 <HAL_UART_MspInit+0x1c8>)
 800308a:	2200      	movs	r2, #0
 800308c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800308e:	4828      	ldr	r0, [pc, #160]	@ (8003130 <HAL_UART_MspInit+0x1c8>)
 8003090:	f000 fbee 	bl	8003870 <HAL_DMA_Init>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d001      	beq.n	800309e <HAL_UART_MspInit+0x136>
      Error_Handler();
 800309a:	f7ff fc75 	bl	8002988 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a23      	ldr	r2, [pc, #140]	@ (8003130 <HAL_UART_MspInit+0x1c8>)
 80030a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80030a4:	4a22      	ldr	r2, [pc, #136]	@ (8003130 <HAL_UART_MspInit+0x1c8>)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80030aa:	4b23      	ldr	r3, [pc, #140]	@ (8003138 <HAL_UART_MspInit+0x1d0>)
 80030ac:	4a23      	ldr	r2, [pc, #140]	@ (800313c <HAL_UART_MspInit+0x1d4>)
 80030ae:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80030b0:	4b21      	ldr	r3, [pc, #132]	@ (8003138 <HAL_UART_MspInit+0x1d0>)
 80030b2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80030b6:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80030b8:	4b1f      	ldr	r3, [pc, #124]	@ (8003138 <HAL_UART_MspInit+0x1d0>)
 80030ba:	2240      	movs	r2, #64	@ 0x40
 80030bc:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80030be:	4b1e      	ldr	r3, [pc, #120]	@ (8003138 <HAL_UART_MspInit+0x1d0>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80030c4:	4b1c      	ldr	r3, [pc, #112]	@ (8003138 <HAL_UART_MspInit+0x1d0>)
 80030c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80030ca:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80030cc:	4b1a      	ldr	r3, [pc, #104]	@ (8003138 <HAL_UART_MspInit+0x1d0>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030d2:	4b19      	ldr	r3, [pc, #100]	@ (8003138 <HAL_UART_MspInit+0x1d0>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80030d8:	4b17      	ldr	r3, [pc, #92]	@ (8003138 <HAL_UART_MspInit+0x1d0>)
 80030da:	2200      	movs	r2, #0
 80030dc:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80030de:	4b16      	ldr	r3, [pc, #88]	@ (8003138 <HAL_UART_MspInit+0x1d0>)
 80030e0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80030e4:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030e6:	4b14      	ldr	r3, [pc, #80]	@ (8003138 <HAL_UART_MspInit+0x1d0>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80030ec:	4812      	ldr	r0, [pc, #72]	@ (8003138 <HAL_UART_MspInit+0x1d0>)
 80030ee:	f000 fbbf 	bl	8003870 <HAL_DMA_Init>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d001      	beq.n	80030fc <HAL_UART_MspInit+0x194>
      Error_Handler();
 80030f8:	f7ff fc46 	bl	8002988 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4a0e      	ldr	r2, [pc, #56]	@ (8003138 <HAL_UART_MspInit+0x1d0>)
 8003100:	639a      	str	r2, [r3, #56]	@ 0x38
 8003102:	4a0d      	ldr	r2, [pc, #52]	@ (8003138 <HAL_UART_MspInit+0x1d0>)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003108:	2200      	movs	r2, #0
 800310a:	2105      	movs	r1, #5
 800310c:	2026      	movs	r0, #38	@ 0x26
 800310e:	f000 fb78 	bl	8003802 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003112:	2026      	movs	r0, #38	@ 0x26
 8003114:	f000 fb91 	bl	800383a <HAL_NVIC_EnableIRQ>
}
 8003118:	bf00      	nop
 800311a:	3730      	adds	r7, #48	@ 0x30
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	40011000 	.word	0x40011000
 8003124:	40023800 	.word	0x40023800
 8003128:	40020000 	.word	0x40020000
 800312c:	40004400 	.word	0x40004400
 8003130:	20006ce4 	.word	0x20006ce4
 8003134:	40026088 	.word	0x40026088
 8003138:	20006d44 	.word	0x20006d44
 800313c:	400260a0 	.word	0x400260a0

08003140 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003144:	bf00      	nop
 8003146:	e7fd      	b.n	8003144 <NMI_Handler+0x4>

08003148 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800314c:	bf00      	nop
 800314e:	e7fd      	b.n	800314c <HardFault_Handler+0x4>

08003150 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003150:	b480      	push	{r7}
 8003152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003154:	bf00      	nop
 8003156:	e7fd      	b.n	8003154 <MemManage_Handler+0x4>

08003158 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800315c:	bf00      	nop
 800315e:	e7fd      	b.n	800315c <BusFault_Handler+0x4>

08003160 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003164:	bf00      	nop
 8003166:	e7fd      	b.n	8003164 <UsageFault_Handler+0x4>

08003168 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800316c:	bf00      	nop
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr

08003176 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800317a:	f000 fa47 	bl	800360c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800317e:	f006 ff53 	bl	800a028 <xTaskGetSchedulerState>
 8003182:	4603      	mov	r3, r0
 8003184:	2b01      	cmp	r3, #1
 8003186:	d001      	beq.n	800318c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003188:	f007 fd4e 	bl	800ac28 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800318c:	bf00      	nop
 800318e:	bd80      	pop	{r7, pc}

08003190 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003194:	4802      	ldr	r0, [pc, #8]	@ (80031a0 <DMA1_Stream5_IRQHandler+0x10>)
 8003196:	f000 fd03 	bl	8003ba0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800319a:	bf00      	nop
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	20006ce4 	.word	0x20006ce4

080031a4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80031a8:	4802      	ldr	r0, [pc, #8]	@ (80031b4 <DMA1_Stream6_IRQHandler+0x10>)
 80031aa:	f000 fcf9 	bl	8003ba0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80031ae:	bf00      	nop
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	20006d44 	.word	0x20006d44

080031b8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80031bc:	4802      	ldr	r0, [pc, #8]	@ (80031c8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80031be:	f003 f921 	bl	8006404 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80031c2:	bf00      	nop
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	20006b34 	.word	0x20006b34

080031cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80031d0:	4802      	ldr	r0, [pc, #8]	@ (80031dc <TIM2_IRQHandler+0x10>)
 80031d2:	f003 f917 	bl	8006404 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80031d6:	bf00      	nop
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	20006b7c 	.word	0x20006b7c

080031e0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80031e4:	4802      	ldr	r0, [pc, #8]	@ (80031f0 <TIM4_IRQHandler+0x10>)
 80031e6:	f003 f90d 	bl	8006404 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80031ea:	bf00      	nop
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	20006c0c 	.word	0x20006c0c

080031f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80031f8:	4802      	ldr	r0, [pc, #8]	@ (8003204 <USART2_IRQHandler+0x10>)
 80031fa:	f004 f869 	bl	80072d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80031fe:	bf00      	nop
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	20006c9c 	.word	0x20006c9c

08003208 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  return 1;
 800320c:	2301      	movs	r3, #1
}
 800320e:	4618      	mov	r0, r3
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr

08003218 <_kill>:

int _kill(int pid, int sig)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003222:	f019 fa29 	bl	801c678 <__errno>
 8003226:	4603      	mov	r3, r0
 8003228:	2216      	movs	r2, #22
 800322a:	601a      	str	r2, [r3, #0]
  return -1;
 800322c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003230:	4618      	mov	r0, r3
 8003232:	3708      	adds	r7, #8
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}

08003238 <_exit>:

void _exit (int status)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003240:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f7ff ffe7 	bl	8003218 <_kill>
  while (1) {}    /* Make sure we hang here */
 800324a:	bf00      	nop
 800324c:	e7fd      	b.n	800324a <_exit+0x12>

0800324e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800324e:	b580      	push	{r7, lr}
 8003250:	b086      	sub	sp, #24
 8003252:	af00      	add	r7, sp, #0
 8003254:	60f8      	str	r0, [r7, #12]
 8003256:	60b9      	str	r1, [r7, #8]
 8003258:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800325a:	2300      	movs	r3, #0
 800325c:	617b      	str	r3, [r7, #20]
 800325e:	e00a      	b.n	8003276 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003260:	f3af 8000 	nop.w
 8003264:	4601      	mov	r1, r0
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	1c5a      	adds	r2, r3, #1
 800326a:	60ba      	str	r2, [r7, #8]
 800326c:	b2ca      	uxtb	r2, r1
 800326e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	3301      	adds	r3, #1
 8003274:	617b      	str	r3, [r7, #20]
 8003276:	697a      	ldr	r2, [r7, #20]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	429a      	cmp	r2, r3
 800327c:	dbf0      	blt.n	8003260 <_read+0x12>
  }

  return len;
 800327e:	687b      	ldr	r3, [r7, #4]
}
 8003280:	4618      	mov	r0, r3
 8003282:	3718      	adds	r7, #24
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b086      	sub	sp, #24
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003294:	2300      	movs	r3, #0
 8003296:	617b      	str	r3, [r7, #20]
 8003298:	e009      	b.n	80032ae <_write+0x26>
  {
    __io_putchar(*ptr++);
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	1c5a      	adds	r2, r3, #1
 800329e:	60ba      	str	r2, [r7, #8]
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	3301      	adds	r3, #1
 80032ac:	617b      	str	r3, [r7, #20]
 80032ae:	697a      	ldr	r2, [r7, #20]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	dbf1      	blt.n	800329a <_write+0x12>
  }
  return len;
 80032b6:	687b      	ldr	r3, [r7, #4]
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3718      	adds	r7, #24
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <_close>:

int _close(int file)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80032c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80032e8:	605a      	str	r2, [r3, #4]
  return 0;
 80032ea:	2300      	movs	r3, #0
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr

080032f8 <_isatty>:

int _isatty(int file)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003300:	2301      	movs	r3, #1
}
 8003302:	4618      	mov	r0, r3
 8003304:	370c      	adds	r7, #12
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr

0800330e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800330e:	b480      	push	{r7}
 8003310:	b085      	sub	sp, #20
 8003312:	af00      	add	r7, sp, #0
 8003314:	60f8      	str	r0, [r7, #12]
 8003316:	60b9      	str	r1, [r7, #8]
 8003318:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800331a:	2300      	movs	r3, #0
}
 800331c:	4618      	mov	r0, r3
 800331e:	3714      	adds	r7, #20
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr

08003328 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b086      	sub	sp, #24
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003330:	4a14      	ldr	r2, [pc, #80]	@ (8003384 <_sbrk+0x5c>)
 8003332:	4b15      	ldr	r3, [pc, #84]	@ (8003388 <_sbrk+0x60>)
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800333c:	4b13      	ldr	r3, [pc, #76]	@ (800338c <_sbrk+0x64>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d102      	bne.n	800334a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003344:	4b11      	ldr	r3, [pc, #68]	@ (800338c <_sbrk+0x64>)
 8003346:	4a12      	ldr	r2, [pc, #72]	@ (8003390 <_sbrk+0x68>)
 8003348:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800334a:	4b10      	ldr	r3, [pc, #64]	@ (800338c <_sbrk+0x64>)
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	4413      	add	r3, r2
 8003352:	693a      	ldr	r2, [r7, #16]
 8003354:	429a      	cmp	r2, r3
 8003356:	d207      	bcs.n	8003368 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003358:	f019 f98e 	bl	801c678 <__errno>
 800335c:	4603      	mov	r3, r0
 800335e:	220c      	movs	r2, #12
 8003360:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003362:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003366:	e009      	b.n	800337c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003368:	4b08      	ldr	r3, [pc, #32]	@ (800338c <_sbrk+0x64>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800336e:	4b07      	ldr	r3, [pc, #28]	@ (800338c <_sbrk+0x64>)
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4413      	add	r3, r2
 8003376:	4a05      	ldr	r2, [pc, #20]	@ (800338c <_sbrk+0x64>)
 8003378:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800337a:	68fb      	ldr	r3, [r7, #12]
}
 800337c:	4618      	mov	r0, r3
 800337e:	3718      	adds	r7, #24
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	20020000 	.word	0x20020000
 8003388:	00000400 	.word	0x00000400
 800338c:	2000737c 	.word	0x2000737c
 8003390:	200117d8 	.word	0x200117d8

08003394 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003398:	4b06      	ldr	r3, [pc, #24]	@ (80033b4 <SystemInit+0x20>)
 800339a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800339e:	4a05      	ldr	r2, [pc, #20]	@ (80033b4 <SystemInit+0x20>)
 80033a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80033a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80033a8:	bf00      	nop
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr
 80033b2:	bf00      	nop
 80033b4:	e000ed00 	.word	0xe000ed00

080033b8 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80033c6:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 80033c8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80033cc:	4904      	ldr	r1, [pc, #16]	@ (80033e0 <cubemx_transport_open+0x28>)
 80033ce:	68f8      	ldr	r0, [r7, #12]
 80033d0:	f003 feda 	bl	8007188 <HAL_UART_Receive_DMA>
    return true;
 80033d4:	2301      	movs	r3, #1
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3710      	adds	r7, #16
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	20007380 	.word	0x20007380

080033e4 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80033f2:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 80033f4:	68f8      	ldr	r0, [r7, #12]
 80033f6:	f003 feec 	bl	80071d2 <HAL_UART_DMAStop>
    return true;
 80033fa:	2301      	movs	r3, #1
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3710      	adds	r7, #16
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8003404:	b580      	push	{r7, lr}
 8003406:	b086      	sub	sp, #24
 8003408:	af00      	add	r7, sp, #0
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	607a      	str	r2, [r7, #4]
 8003410:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8003418:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b20      	cmp	r3, #32
 8003424:	d11c      	bne.n	8003460 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	b29b      	uxth	r3, r3
 800342a:	461a      	mov	r2, r3
 800342c:	68b9      	ldr	r1, [r7, #8]
 800342e:	6978      	ldr	r0, [r7, #20]
 8003430:	f003 fe2e 	bl	8007090 <HAL_UART_Transmit_DMA>
 8003434:	4603      	mov	r3, r0
 8003436:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8003438:	e002      	b.n	8003440 <cubemx_transport_write+0x3c>
            osDelay(1);
 800343a:	2001      	movs	r0, #1
 800343c:	f005 f976 	bl	800872c <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8003440:	7cfb      	ldrb	r3, [r7, #19]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d105      	bne.n	8003452 <cubemx_transport_write+0x4e>
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b20      	cmp	r3, #32
 8003450:	d1f3      	bne.n	800343a <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 8003452:	7cfb      	ldrb	r3, [r7, #19]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d101      	bne.n	800345c <cubemx_transport_write+0x58>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	e002      	b.n	8003462 <cubemx_transport_write+0x5e>
 800345c:	2300      	movs	r3, #0
 800345e:	e000      	b.n	8003462 <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8003460:	2300      	movs	r3, #0
    }
}
 8003462:	4618      	mov	r0, r3
 8003464:	3718      	adds	r7, #24
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
	...

0800346c <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 800346c:	b580      	push	{r7, lr}
 800346e:	b088      	sub	sp, #32
 8003470:	af00      	add	r7, sp, #0
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]
 8003478:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8003480:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8003482:	2300      	movs	r3, #0
 8003484:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8003486:	b672      	cpsid	i
}
 8003488:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8003496:	4a1c      	ldr	r2, [pc, #112]	@ (8003508 <cubemx_transport_read+0x9c>)
 8003498:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800349a:	b662      	cpsie	i
}
 800349c:	bf00      	nop
        __enable_irq();
        ms_used++;
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	3301      	adds	r3, #1
 80034a2:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 80034a4:	2001      	movs	r0, #1
 80034a6:	f005 f941 	bl	800872c <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 80034aa:	4b18      	ldr	r3, [pc, #96]	@ (800350c <cubemx_transport_read+0xa0>)
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	4b16      	ldr	r3, [pc, #88]	@ (8003508 <cubemx_transport_read+0x9c>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d103      	bne.n	80034be <cubemx_transport_read+0x52>
 80034b6:	69fa      	ldr	r2, [r7, #28]
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	dbe3      	blt.n	8003486 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 80034be:	2300      	movs	r3, #0
 80034c0:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80034c2:	e011      	b.n	80034e8 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 80034c4:	4b11      	ldr	r3, [pc, #68]	@ (800350c <cubemx_transport_read+0xa0>)
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	68b9      	ldr	r1, [r7, #8]
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	440b      	add	r3, r1
 80034ce:	4910      	ldr	r1, [pc, #64]	@ (8003510 <cubemx_transport_read+0xa4>)
 80034d0:	5c8a      	ldrb	r2, [r1, r2]
 80034d2:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 80034d4:	4b0d      	ldr	r3, [pc, #52]	@ (800350c <cubemx_transport_read+0xa0>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	3301      	adds	r3, #1
 80034da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80034de:	4a0b      	ldr	r2, [pc, #44]	@ (800350c <cubemx_transport_read+0xa0>)
 80034e0:	6013      	str	r3, [r2, #0]
        wrote++;
 80034e2:	69bb      	ldr	r3, [r7, #24]
 80034e4:	3301      	adds	r3, #1
 80034e6:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80034e8:	4b08      	ldr	r3, [pc, #32]	@ (800350c <cubemx_transport_read+0xa0>)
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	4b06      	ldr	r3, [pc, #24]	@ (8003508 <cubemx_transport_read+0x9c>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d003      	beq.n	80034fc <cubemx_transport_read+0x90>
 80034f4:	69ba      	ldr	r2, [r7, #24]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d3e3      	bcc.n	80034c4 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 80034fc:	69bb      	ldr	r3, [r7, #24]
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3720      	adds	r7, #32
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	20007b84 	.word	0x20007b84
 800350c:	20007b80 	.word	0x20007b80
 8003510:	20007380 	.word	0x20007380

08003514 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003514:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800354c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003518:	f7ff ff3c 	bl	8003394 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800351c:	480c      	ldr	r0, [pc, #48]	@ (8003550 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800351e:	490d      	ldr	r1, [pc, #52]	@ (8003554 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003520:	4a0d      	ldr	r2, [pc, #52]	@ (8003558 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003522:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003524:	e002      	b.n	800352c <LoopCopyDataInit>

08003526 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003526:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003528:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800352a:	3304      	adds	r3, #4

0800352c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800352c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800352e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003530:	d3f9      	bcc.n	8003526 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003532:	4a0a      	ldr	r2, [pc, #40]	@ (800355c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003534:	4c0a      	ldr	r4, [pc, #40]	@ (8003560 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003536:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003538:	e001      	b.n	800353e <LoopFillZerobss>

0800353a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800353a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800353c:	3204      	adds	r2, #4

0800353e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800353e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003540:	d3fb      	bcc.n	800353a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003542:	f019 f89f 	bl	801c684 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003546:	f7fe f867 	bl	8001618 <main>
  bx  lr    
 800354a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800354c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003550:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003554:	20002e90 	.word	0x20002e90
  ldr r2, =_sidata
 8003558:	08020874 	.word	0x08020874
  ldr r2, =_sbss
 800355c:	20002e90 	.word	0x20002e90
  ldr r4, =_ebss
 8003560:	200117d8 	.word	0x200117d8

08003564 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003564:	e7fe      	b.n	8003564 <ADC_IRQHandler>
	...

08003568 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800356c:	4b0e      	ldr	r3, [pc, #56]	@ (80035a8 <HAL_Init+0x40>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a0d      	ldr	r2, [pc, #52]	@ (80035a8 <HAL_Init+0x40>)
 8003572:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003576:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003578:	4b0b      	ldr	r3, [pc, #44]	@ (80035a8 <HAL_Init+0x40>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a0a      	ldr	r2, [pc, #40]	@ (80035a8 <HAL_Init+0x40>)
 800357e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003582:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003584:	4b08      	ldr	r3, [pc, #32]	@ (80035a8 <HAL_Init+0x40>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a07      	ldr	r2, [pc, #28]	@ (80035a8 <HAL_Init+0x40>)
 800358a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800358e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003590:	2003      	movs	r0, #3
 8003592:	f000 f92b 	bl	80037ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003596:	200f      	movs	r0, #15
 8003598:	f000 f808 	bl	80035ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800359c:	f7ff fb60 	bl	8002c60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	40023c00 	.word	0x40023c00

080035ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80035b4:	4b12      	ldr	r3, [pc, #72]	@ (8003600 <HAL_InitTick+0x54>)
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	4b12      	ldr	r3, [pc, #72]	@ (8003604 <HAL_InitTick+0x58>)
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	4619      	mov	r1, r3
 80035be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80035c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ca:	4618      	mov	r0, r3
 80035cc:	f000 f943 	bl	8003856 <HAL_SYSTICK_Config>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e00e      	b.n	80035f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2b0f      	cmp	r3, #15
 80035de:	d80a      	bhi.n	80035f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035e0:	2200      	movs	r2, #0
 80035e2:	6879      	ldr	r1, [r7, #4]
 80035e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80035e8:	f000 f90b 	bl	8003802 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035ec:	4a06      	ldr	r2, [pc, #24]	@ (8003608 <HAL_InitTick+0x5c>)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80035f2:	2300      	movs	r3, #0
 80035f4:	e000      	b.n	80035f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3708      	adds	r7, #8
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	20000014 	.word	0x20000014
 8003604:	2000001c 	.word	0x2000001c
 8003608:	20000018 	.word	0x20000018

0800360c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003610:	4b06      	ldr	r3, [pc, #24]	@ (800362c <HAL_IncTick+0x20>)
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	461a      	mov	r2, r3
 8003616:	4b06      	ldr	r3, [pc, #24]	@ (8003630 <HAL_IncTick+0x24>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4413      	add	r3, r2
 800361c:	4a04      	ldr	r2, [pc, #16]	@ (8003630 <HAL_IncTick+0x24>)
 800361e:	6013      	str	r3, [r2, #0]
}
 8003620:	bf00      	nop
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	2000001c 	.word	0x2000001c
 8003630:	20007b88 	.word	0x20007b88

08003634 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003634:	b480      	push	{r7}
 8003636:	af00      	add	r7, sp, #0
  return uwTick;
 8003638:	4b03      	ldr	r3, [pc, #12]	@ (8003648 <HAL_GetTick+0x14>)
 800363a:	681b      	ldr	r3, [r3, #0]
}
 800363c:	4618      	mov	r0, r3
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	20007b88 	.word	0x20007b88

0800364c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800364c:	b480      	push	{r7}
 800364e:	b085      	sub	sp, #20
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f003 0307 	and.w	r3, r3, #7
 800365a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800365c:	4b0c      	ldr	r3, [pc, #48]	@ (8003690 <__NVIC_SetPriorityGrouping+0x44>)
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003662:	68ba      	ldr	r2, [r7, #8]
 8003664:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003668:	4013      	ands	r3, r2
 800366a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003674:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003678:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800367c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800367e:	4a04      	ldr	r2, [pc, #16]	@ (8003690 <__NVIC_SetPriorityGrouping+0x44>)
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	60d3      	str	r3, [r2, #12]
}
 8003684:	bf00      	nop
 8003686:	3714      	adds	r7, #20
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr
 8003690:	e000ed00 	.word	0xe000ed00

08003694 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003694:	b480      	push	{r7}
 8003696:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003698:	4b04      	ldr	r3, [pc, #16]	@ (80036ac <__NVIC_GetPriorityGrouping+0x18>)
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	0a1b      	lsrs	r3, r3, #8
 800369e:	f003 0307 	and.w	r3, r3, #7
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr
 80036ac:	e000ed00 	.word	0xe000ed00

080036b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	4603      	mov	r3, r0
 80036b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	db0b      	blt.n	80036da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036c2:	79fb      	ldrb	r3, [r7, #7]
 80036c4:	f003 021f 	and.w	r2, r3, #31
 80036c8:	4907      	ldr	r1, [pc, #28]	@ (80036e8 <__NVIC_EnableIRQ+0x38>)
 80036ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ce:	095b      	lsrs	r3, r3, #5
 80036d0:	2001      	movs	r0, #1
 80036d2:	fa00 f202 	lsl.w	r2, r0, r2
 80036d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036da:	bf00      	nop
 80036dc:	370c      	adds	r7, #12
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	e000e100 	.word	0xe000e100

080036ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	4603      	mov	r3, r0
 80036f4:	6039      	str	r1, [r7, #0]
 80036f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	db0a      	blt.n	8003716 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	b2da      	uxtb	r2, r3
 8003704:	490c      	ldr	r1, [pc, #48]	@ (8003738 <__NVIC_SetPriority+0x4c>)
 8003706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800370a:	0112      	lsls	r2, r2, #4
 800370c:	b2d2      	uxtb	r2, r2
 800370e:	440b      	add	r3, r1
 8003710:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003714:	e00a      	b.n	800372c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	b2da      	uxtb	r2, r3
 800371a:	4908      	ldr	r1, [pc, #32]	@ (800373c <__NVIC_SetPriority+0x50>)
 800371c:	79fb      	ldrb	r3, [r7, #7]
 800371e:	f003 030f 	and.w	r3, r3, #15
 8003722:	3b04      	subs	r3, #4
 8003724:	0112      	lsls	r2, r2, #4
 8003726:	b2d2      	uxtb	r2, r2
 8003728:	440b      	add	r3, r1
 800372a:	761a      	strb	r2, [r3, #24]
}
 800372c:	bf00      	nop
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr
 8003738:	e000e100 	.word	0xe000e100
 800373c:	e000ed00 	.word	0xe000ed00

08003740 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003740:	b480      	push	{r7}
 8003742:	b089      	sub	sp, #36	@ 0x24
 8003744:	af00      	add	r7, sp, #0
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	60b9      	str	r1, [r7, #8]
 800374a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f003 0307 	and.w	r3, r3, #7
 8003752:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	f1c3 0307 	rsb	r3, r3, #7
 800375a:	2b04      	cmp	r3, #4
 800375c:	bf28      	it	cs
 800375e:	2304      	movcs	r3, #4
 8003760:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	3304      	adds	r3, #4
 8003766:	2b06      	cmp	r3, #6
 8003768:	d902      	bls.n	8003770 <NVIC_EncodePriority+0x30>
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	3b03      	subs	r3, #3
 800376e:	e000      	b.n	8003772 <NVIC_EncodePriority+0x32>
 8003770:	2300      	movs	r3, #0
 8003772:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003774:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	fa02 f303 	lsl.w	r3, r2, r3
 800377e:	43da      	mvns	r2, r3
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	401a      	ands	r2, r3
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003788:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	fa01 f303 	lsl.w	r3, r1, r3
 8003792:	43d9      	mvns	r1, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003798:	4313      	orrs	r3, r2
         );
}
 800379a:	4618      	mov	r0, r3
 800379c:	3724      	adds	r7, #36	@ 0x24
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr
	...

080037a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b082      	sub	sp, #8
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	3b01      	subs	r3, #1
 80037b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037b8:	d301      	bcc.n	80037be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037ba:	2301      	movs	r3, #1
 80037bc:	e00f      	b.n	80037de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037be:	4a0a      	ldr	r2, [pc, #40]	@ (80037e8 <SysTick_Config+0x40>)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	3b01      	subs	r3, #1
 80037c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037c6:	210f      	movs	r1, #15
 80037c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80037cc:	f7ff ff8e 	bl	80036ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037d0:	4b05      	ldr	r3, [pc, #20]	@ (80037e8 <SysTick_Config+0x40>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037d6:	4b04      	ldr	r3, [pc, #16]	@ (80037e8 <SysTick_Config+0x40>)
 80037d8:	2207      	movs	r2, #7
 80037da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3708      	adds	r7, #8
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	e000e010 	.word	0xe000e010

080037ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f7ff ff29 	bl	800364c <__NVIC_SetPriorityGrouping>
}
 80037fa:	bf00      	nop
 80037fc:	3708      	adds	r7, #8
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}

08003802 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003802:	b580      	push	{r7, lr}
 8003804:	b086      	sub	sp, #24
 8003806:	af00      	add	r7, sp, #0
 8003808:	4603      	mov	r3, r0
 800380a:	60b9      	str	r1, [r7, #8]
 800380c:	607a      	str	r2, [r7, #4]
 800380e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003810:	2300      	movs	r3, #0
 8003812:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003814:	f7ff ff3e 	bl	8003694 <__NVIC_GetPriorityGrouping>
 8003818:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	68b9      	ldr	r1, [r7, #8]
 800381e:	6978      	ldr	r0, [r7, #20]
 8003820:	f7ff ff8e 	bl	8003740 <NVIC_EncodePriority>
 8003824:	4602      	mov	r2, r0
 8003826:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800382a:	4611      	mov	r1, r2
 800382c:	4618      	mov	r0, r3
 800382e:	f7ff ff5d 	bl	80036ec <__NVIC_SetPriority>
}
 8003832:	bf00      	nop
 8003834:	3718      	adds	r7, #24
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}

0800383a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800383a:	b580      	push	{r7, lr}
 800383c:	b082      	sub	sp, #8
 800383e:	af00      	add	r7, sp, #0
 8003840:	4603      	mov	r3, r0
 8003842:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003844:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003848:	4618      	mov	r0, r3
 800384a:	f7ff ff31 	bl	80036b0 <__NVIC_EnableIRQ>
}
 800384e:	bf00      	nop
 8003850:	3708      	adds	r7, #8
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}

08003856 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003856:	b580      	push	{r7, lr}
 8003858:	b082      	sub	sp, #8
 800385a:	af00      	add	r7, sp, #0
 800385c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f7ff ffa2 	bl	80037a8 <SysTick_Config>
 8003864:	4603      	mov	r3, r0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3708      	adds	r7, #8
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
	...

08003870 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b086      	sub	sp, #24
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003878:	2300      	movs	r3, #0
 800387a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800387c:	f7ff feda 	bl	8003634 <HAL_GetTick>
 8003880:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d101      	bne.n	800388c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e099      	b.n	80039c0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2202      	movs	r2, #2
 8003890:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f022 0201 	bic.w	r2, r2, #1
 80038aa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038ac:	e00f      	b.n	80038ce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038ae:	f7ff fec1 	bl	8003634 <HAL_GetTick>
 80038b2:	4602      	mov	r2, r0
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	2b05      	cmp	r3, #5
 80038ba:	d908      	bls.n	80038ce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2220      	movs	r2, #32
 80038c0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2203      	movs	r2, #3
 80038c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e078      	b.n	80039c0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0301 	and.w	r3, r3, #1
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1e8      	bne.n	80038ae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	4b38      	ldr	r3, [pc, #224]	@ (80039c8 <HAL_DMA_Init+0x158>)
 80038e8:	4013      	ands	r3, r2
 80038ea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685a      	ldr	r2, [r3, #4]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	691b      	ldr	r3, [r3, #16]
 8003900:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003906:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	699b      	ldr	r3, [r3, #24]
 800390c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003912:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6a1b      	ldr	r3, [r3, #32]
 8003918:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	4313      	orrs	r3, r2
 800391e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003924:	2b04      	cmp	r3, #4
 8003926:	d107      	bne.n	8003938 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003930:	4313      	orrs	r3, r2
 8003932:	697a      	ldr	r2, [r7, #20]
 8003934:	4313      	orrs	r3, r2
 8003936:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	697a      	ldr	r2, [r7, #20]
 800393e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	695b      	ldr	r3, [r3, #20]
 8003946:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	f023 0307 	bic.w	r3, r3, #7
 800394e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003954:	697a      	ldr	r2, [r7, #20]
 8003956:	4313      	orrs	r3, r2
 8003958:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395e:	2b04      	cmp	r3, #4
 8003960:	d117      	bne.n	8003992 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	4313      	orrs	r3, r2
 800396a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00e      	beq.n	8003992 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f000 fb01 	bl	8003f7c <DMA_CheckFifoParam>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d008      	beq.n	8003992 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2240      	movs	r2, #64	@ 0x40
 8003984:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2201      	movs	r2, #1
 800398a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800398e:	2301      	movs	r3, #1
 8003990:	e016      	b.n	80039c0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	697a      	ldr	r2, [r7, #20]
 8003998:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f000 fab8 	bl	8003f10 <DMA_CalcBaseAndBitshift>
 80039a0:	4603      	mov	r3, r0
 80039a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039a8:	223f      	movs	r2, #63	@ 0x3f
 80039aa:	409a      	lsls	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2201      	movs	r2, #1
 80039ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3718      	adds	r7, #24
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	f010803f 	.word	0xf010803f

080039cc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b086      	sub	sp, #24
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
 80039d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039da:	2300      	movs	r3, #0
 80039dc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039e2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d101      	bne.n	80039f2 <HAL_DMA_Start_IT+0x26>
 80039ee:	2302      	movs	r3, #2
 80039f0:	e040      	b.n	8003a74 <HAL_DMA_Start_IT+0xa8>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2201      	movs	r2, #1
 80039f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d12f      	bne.n	8003a66 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2202      	movs	r2, #2
 8003a0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2200      	movs	r2, #0
 8003a12:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	68b9      	ldr	r1, [r7, #8]
 8003a1a:	68f8      	ldr	r0, [r7, #12]
 8003a1c:	f000 fa4a 	bl	8003eb4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a24:	223f      	movs	r2, #63	@ 0x3f
 8003a26:	409a      	lsls	r2, r3
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f042 0216 	orr.w	r2, r2, #22
 8003a3a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d007      	beq.n	8003a54 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f042 0208 	orr.w	r2, r2, #8
 8003a52:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f042 0201 	orr.w	r2, r2, #1
 8003a62:	601a      	str	r2, [r3, #0]
 8003a64:	e005      	b.n	8003a72 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003a6e:	2302      	movs	r3, #2
 8003a70:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003a72:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3718      	adds	r7, #24
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a88:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003a8a:	f7ff fdd3 	bl	8003634 <HAL_GetTick>
 8003a8e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d008      	beq.n	8003aae <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2280      	movs	r2, #128	@ 0x80
 8003aa0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e052      	b.n	8003b54 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f022 0216 	bic.w	r2, r2, #22
 8003abc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	695a      	ldr	r2, [r3, #20]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003acc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d103      	bne.n	8003ade <HAL_DMA_Abort+0x62>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d007      	beq.n	8003aee <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f022 0208 	bic.w	r2, r2, #8
 8003aec:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f022 0201 	bic.w	r2, r2, #1
 8003afc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003afe:	e013      	b.n	8003b28 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b00:	f7ff fd98 	bl	8003634 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	2b05      	cmp	r3, #5
 8003b0c:	d90c      	bls.n	8003b28 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2220      	movs	r2, #32
 8003b12:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2203      	movs	r2, #3
 8003b18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e015      	b.n	8003b54 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1e4      	bne.n	8003b00 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b3a:	223f      	movs	r2, #63	@ 0x3f
 8003b3c:	409a      	lsls	r2, r3
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2201      	movs	r2, #1
 8003b46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3710      	adds	r7, #16
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b083      	sub	sp, #12
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2b02      	cmp	r3, #2
 8003b6e:	d004      	beq.n	8003b7a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2280      	movs	r2, #128	@ 0x80
 8003b74:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e00c      	b.n	8003b94 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2205      	movs	r2, #5
 8003b7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f022 0201 	bic.w	r2, r2, #1
 8003b90:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003b92:	2300      	movs	r3, #0
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b086      	sub	sp, #24
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003bac:	4b8e      	ldr	r3, [pc, #568]	@ (8003de8 <HAL_DMA_IRQHandler+0x248>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a8e      	ldr	r2, [pc, #568]	@ (8003dec <HAL_DMA_IRQHandler+0x24c>)
 8003bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb6:	0a9b      	lsrs	r3, r3, #10
 8003bb8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bbe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bca:	2208      	movs	r2, #8
 8003bcc:	409a      	lsls	r2, r3
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d01a      	beq.n	8003c0c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 0304 	and.w	r3, r3, #4
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d013      	beq.n	8003c0c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f022 0204 	bic.w	r2, r2, #4
 8003bf2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bf8:	2208      	movs	r2, #8
 8003bfa:	409a      	lsls	r2, r3
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c04:	f043 0201 	orr.w	r2, r3, #1
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c10:	2201      	movs	r2, #1
 8003c12:	409a      	lsls	r2, r3
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	4013      	ands	r3, r2
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d012      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	695b      	ldr	r3, [r3, #20]
 8003c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00b      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c2e:	2201      	movs	r2, #1
 8003c30:	409a      	lsls	r2, r3
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c3a:	f043 0202 	orr.w	r2, r3, #2
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c46:	2204      	movs	r2, #4
 8003c48:	409a      	lsls	r2, r3
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d012      	beq.n	8003c78 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0302 	and.w	r3, r3, #2
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d00b      	beq.n	8003c78 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c64:	2204      	movs	r2, #4
 8003c66:	409a      	lsls	r2, r3
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c70:	f043 0204 	orr.w	r2, r3, #4
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c7c:	2210      	movs	r2, #16
 8003c7e:	409a      	lsls	r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	4013      	ands	r3, r2
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d043      	beq.n	8003d10 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0308 	and.w	r3, r3, #8
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d03c      	beq.n	8003d10 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c9a:	2210      	movs	r2, #16
 8003c9c:	409a      	lsls	r2, r3
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d018      	beq.n	8003ce2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d108      	bne.n	8003cd0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d024      	beq.n	8003d10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	4798      	blx	r3
 8003cce:	e01f      	b.n	8003d10 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d01b      	beq.n	8003d10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	4798      	blx	r3
 8003ce0:	e016      	b.n	8003d10 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d107      	bne.n	8003d00 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f022 0208 	bic.w	r2, r2, #8
 8003cfe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d003      	beq.n	8003d10 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d14:	2220      	movs	r2, #32
 8003d16:	409a      	lsls	r2, r3
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f000 808f 	beq.w	8003e40 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0310 	and.w	r3, r3, #16
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	f000 8087 	beq.w	8003e40 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d36:	2220      	movs	r2, #32
 8003d38:	409a      	lsls	r2, r3
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	2b05      	cmp	r3, #5
 8003d48:	d136      	bne.n	8003db8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 0216 	bic.w	r2, r2, #22
 8003d58:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	695a      	ldr	r2, [r3, #20]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d68:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d103      	bne.n	8003d7a <HAL_DMA_IRQHandler+0x1da>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d007      	beq.n	8003d8a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f022 0208 	bic.w	r2, r2, #8
 8003d88:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d8e:	223f      	movs	r2, #63	@ 0x3f
 8003d90:	409a      	lsls	r2, r3
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d07e      	beq.n	8003eac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	4798      	blx	r3
        }
        return;
 8003db6:	e079      	b.n	8003eac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d01d      	beq.n	8003e02 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d10d      	bne.n	8003df0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d031      	beq.n	8003e40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de0:	6878      	ldr	r0, [r7, #4]
 8003de2:	4798      	blx	r3
 8003de4:	e02c      	b.n	8003e40 <HAL_DMA_IRQHandler+0x2a0>
 8003de6:	bf00      	nop
 8003de8:	20000014 	.word	0x20000014
 8003dec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d023      	beq.n	8003e40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	4798      	blx	r3
 8003e00:	e01e      	b.n	8003e40 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d10f      	bne.n	8003e30 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f022 0210 	bic.w	r2, r2, #16
 8003e1e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2201      	movs	r2, #1
 8003e24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d003      	beq.n	8003e40 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d032      	beq.n	8003eae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e4c:	f003 0301 	and.w	r3, r3, #1
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d022      	beq.n	8003e9a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2205      	movs	r2, #5
 8003e58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f022 0201 	bic.w	r2, r2, #1
 8003e6a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	3301      	adds	r3, #1
 8003e70:	60bb      	str	r3, [r7, #8]
 8003e72:	697a      	ldr	r2, [r7, #20]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d307      	bcc.n	8003e88 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d1f2      	bne.n	8003e6c <HAL_DMA_IRQHandler+0x2cc>
 8003e86:	e000      	b.n	8003e8a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003e88:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d005      	beq.n	8003eae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	4798      	blx	r3
 8003eaa:	e000      	b.n	8003eae <HAL_DMA_IRQHandler+0x30e>
        return;
 8003eac:	bf00      	nop
    }
  }
}
 8003eae:	3718      	adds	r7, #24
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}

08003eb4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b085      	sub	sp, #20
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	60f8      	str	r0, [r7, #12]
 8003ebc:	60b9      	str	r1, [r7, #8]
 8003ebe:	607a      	str	r2, [r7, #4]
 8003ec0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003ed0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	683a      	ldr	r2, [r7, #0]
 8003ed8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	2b40      	cmp	r3, #64	@ 0x40
 8003ee0:	d108      	bne.n	8003ef4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68ba      	ldr	r2, [r7, #8]
 8003ef0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ef2:	e007      	b.n	8003f04 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68ba      	ldr	r2, [r7, #8]
 8003efa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	60da      	str	r2, [r3, #12]
}
 8003f04:	bf00      	nop
 8003f06:	3714      	adds	r7, #20
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b085      	sub	sp, #20
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	3b10      	subs	r3, #16
 8003f20:	4a14      	ldr	r2, [pc, #80]	@ (8003f74 <DMA_CalcBaseAndBitshift+0x64>)
 8003f22:	fba2 2303 	umull	r2, r3, r2, r3
 8003f26:	091b      	lsrs	r3, r3, #4
 8003f28:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003f2a:	4a13      	ldr	r2, [pc, #76]	@ (8003f78 <DMA_CalcBaseAndBitshift+0x68>)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	4413      	add	r3, r2
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	461a      	mov	r2, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2b03      	cmp	r3, #3
 8003f3c:	d909      	bls.n	8003f52 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003f46:	f023 0303 	bic.w	r3, r3, #3
 8003f4a:	1d1a      	adds	r2, r3, #4
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003f50:	e007      	b.n	8003f62 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003f5a:	f023 0303 	bic.w	r3, r3, #3
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3714      	adds	r7, #20
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	aaaaaaab 	.word	0xaaaaaaab
 8003f78:	0801ece4 	.word	0x0801ece4

08003f7c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b085      	sub	sp, #20
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f84:	2300      	movs	r3, #0
 8003f86:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f8c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d11f      	bne.n	8003fd6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	2b03      	cmp	r3, #3
 8003f9a:	d856      	bhi.n	800404a <DMA_CheckFifoParam+0xce>
 8003f9c:	a201      	add	r2, pc, #4	@ (adr r2, 8003fa4 <DMA_CheckFifoParam+0x28>)
 8003f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fa2:	bf00      	nop
 8003fa4:	08003fb5 	.word	0x08003fb5
 8003fa8:	08003fc7 	.word	0x08003fc7
 8003fac:	08003fb5 	.word	0x08003fb5
 8003fb0:	0800404b 	.word	0x0800404b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d046      	beq.n	800404e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fc4:	e043      	b.n	800404e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fca:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003fce:	d140      	bne.n	8004052 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fd4:	e03d      	b.n	8004052 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fde:	d121      	bne.n	8004024 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	2b03      	cmp	r3, #3
 8003fe4:	d837      	bhi.n	8004056 <DMA_CheckFifoParam+0xda>
 8003fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8003fec <DMA_CheckFifoParam+0x70>)
 8003fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fec:	08003ffd 	.word	0x08003ffd
 8003ff0:	08004003 	.word	0x08004003
 8003ff4:	08003ffd 	.word	0x08003ffd
 8003ff8:	08004015 	.word	0x08004015
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	73fb      	strb	r3, [r7, #15]
      break;
 8004000:	e030      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004006:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d025      	beq.n	800405a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004012:	e022      	b.n	800405a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004018:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800401c:	d11f      	bne.n	800405e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004022:	e01c      	b.n	800405e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	2b02      	cmp	r3, #2
 8004028:	d903      	bls.n	8004032 <DMA_CheckFifoParam+0xb6>
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	2b03      	cmp	r3, #3
 800402e:	d003      	beq.n	8004038 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004030:	e018      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	73fb      	strb	r3, [r7, #15]
      break;
 8004036:	e015      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800403c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00e      	beq.n	8004062 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	73fb      	strb	r3, [r7, #15]
      break;
 8004048:	e00b      	b.n	8004062 <DMA_CheckFifoParam+0xe6>
      break;
 800404a:	bf00      	nop
 800404c:	e00a      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
      break;
 800404e:	bf00      	nop
 8004050:	e008      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
      break;
 8004052:	bf00      	nop
 8004054:	e006      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
      break;
 8004056:	bf00      	nop
 8004058:	e004      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
      break;
 800405a:	bf00      	nop
 800405c:	e002      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
      break;   
 800405e:	bf00      	nop
 8004060:	e000      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
      break;
 8004062:	bf00      	nop
    }
  } 
  
  return status; 
 8004064:	7bfb      	ldrb	r3, [r7, #15]
}
 8004066:	4618      	mov	r0, r3
 8004068:	3714      	adds	r7, #20
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop

08004074 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004074:	b480      	push	{r7}
 8004076:	b089      	sub	sp, #36	@ 0x24
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
 800407c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800407e:	2300      	movs	r3, #0
 8004080:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004082:	2300      	movs	r3, #0
 8004084:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004086:	2300      	movs	r3, #0
 8004088:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800408a:	2300      	movs	r3, #0
 800408c:	61fb      	str	r3, [r7, #28]
 800408e:	e159      	b.n	8004344 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004090:	2201      	movs	r2, #1
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	fa02 f303 	lsl.w	r3, r2, r3
 8004098:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	4013      	ands	r3, r2
 80040a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80040a4:	693a      	ldr	r2, [r7, #16]
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	429a      	cmp	r2, r3
 80040aa:	f040 8148 	bne.w	800433e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	f003 0303 	and.w	r3, r3, #3
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d005      	beq.n	80040c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d130      	bne.n	8004128 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	2203      	movs	r2, #3
 80040d2:	fa02 f303 	lsl.w	r3, r2, r3
 80040d6:	43db      	mvns	r3, r3
 80040d8:	69ba      	ldr	r2, [r7, #24]
 80040da:	4013      	ands	r3, r2
 80040dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	68da      	ldr	r2, [r3, #12]
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	005b      	lsls	r3, r3, #1
 80040e6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ea:	69ba      	ldr	r2, [r7, #24]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	69ba      	ldr	r2, [r7, #24]
 80040f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80040fc:	2201      	movs	r2, #1
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	fa02 f303 	lsl.w	r3, r2, r3
 8004104:	43db      	mvns	r3, r3
 8004106:	69ba      	ldr	r2, [r7, #24]
 8004108:	4013      	ands	r3, r2
 800410a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	091b      	lsrs	r3, r3, #4
 8004112:	f003 0201 	and.w	r2, r3, #1
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	fa02 f303 	lsl.w	r3, r2, r3
 800411c:	69ba      	ldr	r2, [r7, #24]
 800411e:	4313      	orrs	r3, r2
 8004120:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	69ba      	ldr	r2, [r7, #24]
 8004126:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f003 0303 	and.w	r3, r3, #3
 8004130:	2b03      	cmp	r3, #3
 8004132:	d017      	beq.n	8004164 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800413a:	69fb      	ldr	r3, [r7, #28]
 800413c:	005b      	lsls	r3, r3, #1
 800413e:	2203      	movs	r2, #3
 8004140:	fa02 f303 	lsl.w	r3, r2, r3
 8004144:	43db      	mvns	r3, r3
 8004146:	69ba      	ldr	r2, [r7, #24]
 8004148:	4013      	ands	r3, r2
 800414a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	689a      	ldr	r2, [r3, #8]
 8004150:	69fb      	ldr	r3, [r7, #28]
 8004152:	005b      	lsls	r3, r3, #1
 8004154:	fa02 f303 	lsl.w	r3, r2, r3
 8004158:	69ba      	ldr	r2, [r7, #24]
 800415a:	4313      	orrs	r3, r2
 800415c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	69ba      	ldr	r2, [r7, #24]
 8004162:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	f003 0303 	and.w	r3, r3, #3
 800416c:	2b02      	cmp	r3, #2
 800416e:	d123      	bne.n	80041b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	08da      	lsrs	r2, r3, #3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	3208      	adds	r2, #8
 8004178:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800417c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	f003 0307 	and.w	r3, r3, #7
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	220f      	movs	r2, #15
 8004188:	fa02 f303 	lsl.w	r3, r2, r3
 800418c:	43db      	mvns	r3, r3
 800418e:	69ba      	ldr	r2, [r7, #24]
 8004190:	4013      	ands	r3, r2
 8004192:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	691a      	ldr	r2, [r3, #16]
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	f003 0307 	and.w	r3, r3, #7
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	fa02 f303 	lsl.w	r3, r2, r3
 80041a4:	69ba      	ldr	r2, [r7, #24]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	08da      	lsrs	r2, r3, #3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	3208      	adds	r2, #8
 80041b2:	69b9      	ldr	r1, [r7, #24]
 80041b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	005b      	lsls	r3, r3, #1
 80041c2:	2203      	movs	r2, #3
 80041c4:	fa02 f303 	lsl.w	r3, r2, r3
 80041c8:	43db      	mvns	r3, r3
 80041ca:	69ba      	ldr	r2, [r7, #24]
 80041cc:	4013      	ands	r3, r2
 80041ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	f003 0203 	and.w	r2, r3, #3
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	005b      	lsls	r3, r3, #1
 80041dc:	fa02 f303 	lsl.w	r3, r2, r3
 80041e0:	69ba      	ldr	r2, [r7, #24]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	69ba      	ldr	r2, [r7, #24]
 80041ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	f000 80a2 	beq.w	800433e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041fa:	2300      	movs	r3, #0
 80041fc:	60fb      	str	r3, [r7, #12]
 80041fe:	4b57      	ldr	r3, [pc, #348]	@ (800435c <HAL_GPIO_Init+0x2e8>)
 8004200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004202:	4a56      	ldr	r2, [pc, #344]	@ (800435c <HAL_GPIO_Init+0x2e8>)
 8004204:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004208:	6453      	str	r3, [r2, #68]	@ 0x44
 800420a:	4b54      	ldr	r3, [pc, #336]	@ (800435c <HAL_GPIO_Init+0x2e8>)
 800420c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004212:	60fb      	str	r3, [r7, #12]
 8004214:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004216:	4a52      	ldr	r2, [pc, #328]	@ (8004360 <HAL_GPIO_Init+0x2ec>)
 8004218:	69fb      	ldr	r3, [r7, #28]
 800421a:	089b      	lsrs	r3, r3, #2
 800421c:	3302      	adds	r3, #2
 800421e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004222:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004224:	69fb      	ldr	r3, [r7, #28]
 8004226:	f003 0303 	and.w	r3, r3, #3
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	220f      	movs	r2, #15
 800422e:	fa02 f303 	lsl.w	r3, r2, r3
 8004232:	43db      	mvns	r3, r3
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	4013      	ands	r3, r2
 8004238:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a49      	ldr	r2, [pc, #292]	@ (8004364 <HAL_GPIO_Init+0x2f0>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d019      	beq.n	8004276 <HAL_GPIO_Init+0x202>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a48      	ldr	r2, [pc, #288]	@ (8004368 <HAL_GPIO_Init+0x2f4>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d013      	beq.n	8004272 <HAL_GPIO_Init+0x1fe>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a47      	ldr	r2, [pc, #284]	@ (800436c <HAL_GPIO_Init+0x2f8>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d00d      	beq.n	800426e <HAL_GPIO_Init+0x1fa>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a46      	ldr	r2, [pc, #280]	@ (8004370 <HAL_GPIO_Init+0x2fc>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d007      	beq.n	800426a <HAL_GPIO_Init+0x1f6>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a45      	ldr	r2, [pc, #276]	@ (8004374 <HAL_GPIO_Init+0x300>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d101      	bne.n	8004266 <HAL_GPIO_Init+0x1f2>
 8004262:	2304      	movs	r3, #4
 8004264:	e008      	b.n	8004278 <HAL_GPIO_Init+0x204>
 8004266:	2307      	movs	r3, #7
 8004268:	e006      	b.n	8004278 <HAL_GPIO_Init+0x204>
 800426a:	2303      	movs	r3, #3
 800426c:	e004      	b.n	8004278 <HAL_GPIO_Init+0x204>
 800426e:	2302      	movs	r3, #2
 8004270:	e002      	b.n	8004278 <HAL_GPIO_Init+0x204>
 8004272:	2301      	movs	r3, #1
 8004274:	e000      	b.n	8004278 <HAL_GPIO_Init+0x204>
 8004276:	2300      	movs	r3, #0
 8004278:	69fa      	ldr	r2, [r7, #28]
 800427a:	f002 0203 	and.w	r2, r2, #3
 800427e:	0092      	lsls	r2, r2, #2
 8004280:	4093      	lsls	r3, r2
 8004282:	69ba      	ldr	r2, [r7, #24]
 8004284:	4313      	orrs	r3, r2
 8004286:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004288:	4935      	ldr	r1, [pc, #212]	@ (8004360 <HAL_GPIO_Init+0x2ec>)
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	089b      	lsrs	r3, r3, #2
 800428e:	3302      	adds	r3, #2
 8004290:	69ba      	ldr	r2, [r7, #24]
 8004292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004296:	4b38      	ldr	r3, [pc, #224]	@ (8004378 <HAL_GPIO_Init+0x304>)
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	43db      	mvns	r3, r3
 80042a0:	69ba      	ldr	r2, [r7, #24]
 80042a2:	4013      	ands	r3, r2
 80042a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d003      	beq.n	80042ba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80042b2:	69ba      	ldr	r2, [r7, #24]
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80042ba:	4a2f      	ldr	r2, [pc, #188]	@ (8004378 <HAL_GPIO_Init+0x304>)
 80042bc:	69bb      	ldr	r3, [r7, #24]
 80042be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80042c0:	4b2d      	ldr	r3, [pc, #180]	@ (8004378 <HAL_GPIO_Init+0x304>)
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	43db      	mvns	r3, r3
 80042ca:	69ba      	ldr	r2, [r7, #24]
 80042cc:	4013      	ands	r3, r2
 80042ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d003      	beq.n	80042e4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80042dc:	69ba      	ldr	r2, [r7, #24]
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80042e4:	4a24      	ldr	r2, [pc, #144]	@ (8004378 <HAL_GPIO_Init+0x304>)
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80042ea:	4b23      	ldr	r3, [pc, #140]	@ (8004378 <HAL_GPIO_Init+0x304>)
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	43db      	mvns	r3, r3
 80042f4:	69ba      	ldr	r2, [r7, #24]
 80042f6:	4013      	ands	r3, r2
 80042f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d003      	beq.n	800430e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004306:	69ba      	ldr	r2, [r7, #24]
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	4313      	orrs	r3, r2
 800430c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800430e:	4a1a      	ldr	r2, [pc, #104]	@ (8004378 <HAL_GPIO_Init+0x304>)
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004314:	4b18      	ldr	r3, [pc, #96]	@ (8004378 <HAL_GPIO_Init+0x304>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	43db      	mvns	r3, r3
 800431e:	69ba      	ldr	r2, [r7, #24]
 8004320:	4013      	ands	r3, r2
 8004322:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d003      	beq.n	8004338 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004330:	69ba      	ldr	r2, [r7, #24]
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	4313      	orrs	r3, r2
 8004336:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004338:	4a0f      	ldr	r2, [pc, #60]	@ (8004378 <HAL_GPIO_Init+0x304>)
 800433a:	69bb      	ldr	r3, [r7, #24]
 800433c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	3301      	adds	r3, #1
 8004342:	61fb      	str	r3, [r7, #28]
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	2b0f      	cmp	r3, #15
 8004348:	f67f aea2 	bls.w	8004090 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800434c:	bf00      	nop
 800434e:	bf00      	nop
 8004350:	3724      	adds	r7, #36	@ 0x24
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	40023800 	.word	0x40023800
 8004360:	40013800 	.word	0x40013800
 8004364:	40020000 	.word	0x40020000
 8004368:	40020400 	.word	0x40020400
 800436c:	40020800 	.word	0x40020800
 8004370:	40020c00 	.word	0x40020c00
 8004374:	40021000 	.word	0x40021000
 8004378:	40013c00 	.word	0x40013c00

0800437c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800437c:	b480      	push	{r7}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	460b      	mov	r3, r1
 8004386:	807b      	strh	r3, [r7, #2]
 8004388:	4613      	mov	r3, r2
 800438a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800438c:	787b      	ldrb	r3, [r7, #1]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d003      	beq.n	800439a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004392:	887a      	ldrh	r2, [r7, #2]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004398:	e003      	b.n	80043a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800439a:	887b      	ldrh	r3, [r7, #2]
 800439c:	041a      	lsls	r2, r3, #16
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	619a      	str	r2, [r3, #24]
}
 80043a2:	bf00      	nop
 80043a4:	370c      	adds	r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr

080043ae <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80043ae:	b480      	push	{r7}
 80043b0:	b085      	sub	sp, #20
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	6078      	str	r0, [r7, #4]
 80043b6:	460b      	mov	r3, r1
 80043b8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	695b      	ldr	r3, [r3, #20]
 80043be:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80043c0:	887a      	ldrh	r2, [r7, #2]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	4013      	ands	r3, r2
 80043c6:	041a      	lsls	r2, r3, #16
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	43d9      	mvns	r1, r3
 80043cc:	887b      	ldrh	r3, [r7, #2]
 80043ce:	400b      	ands	r3, r1
 80043d0:	431a      	orrs	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	619a      	str	r2, [r3, #24]
}
 80043d6:	bf00      	nop
 80043d8:	3714      	adds	r7, #20
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
	...

080043e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d101      	bne.n	80043f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e12b      	b.n	800464e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d106      	bne.n	8004410 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f7fe fc54 	bl	8002cb8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2224      	movs	r2, #36	@ 0x24
 8004414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f022 0201 	bic.w	r2, r2, #1
 8004426:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004436:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004446:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004448:	f001 fc20 	bl	8005c8c <HAL_RCC_GetPCLK1Freq>
 800444c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	4a81      	ldr	r2, [pc, #516]	@ (8004658 <HAL_I2C_Init+0x274>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d807      	bhi.n	8004468 <HAL_I2C_Init+0x84>
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	4a80      	ldr	r2, [pc, #512]	@ (800465c <HAL_I2C_Init+0x278>)
 800445c:	4293      	cmp	r3, r2
 800445e:	bf94      	ite	ls
 8004460:	2301      	movls	r3, #1
 8004462:	2300      	movhi	r3, #0
 8004464:	b2db      	uxtb	r3, r3
 8004466:	e006      	b.n	8004476 <HAL_I2C_Init+0x92>
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	4a7d      	ldr	r2, [pc, #500]	@ (8004660 <HAL_I2C_Init+0x27c>)
 800446c:	4293      	cmp	r3, r2
 800446e:	bf94      	ite	ls
 8004470:	2301      	movls	r3, #1
 8004472:	2300      	movhi	r3, #0
 8004474:	b2db      	uxtb	r3, r3
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e0e7      	b.n	800464e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	4a78      	ldr	r2, [pc, #480]	@ (8004664 <HAL_I2C_Init+0x280>)
 8004482:	fba2 2303 	umull	r2, r3, r2, r3
 8004486:	0c9b      	lsrs	r3, r3, #18
 8004488:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	68ba      	ldr	r2, [r7, #8]
 800449a:	430a      	orrs	r2, r1
 800449c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	6a1b      	ldr	r3, [r3, #32]
 80044a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	4a6a      	ldr	r2, [pc, #424]	@ (8004658 <HAL_I2C_Init+0x274>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d802      	bhi.n	80044b8 <HAL_I2C_Init+0xd4>
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	3301      	adds	r3, #1
 80044b6:	e009      	b.n	80044cc <HAL_I2C_Init+0xe8>
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80044be:	fb02 f303 	mul.w	r3, r2, r3
 80044c2:	4a69      	ldr	r2, [pc, #420]	@ (8004668 <HAL_I2C_Init+0x284>)
 80044c4:	fba2 2303 	umull	r2, r3, r2, r3
 80044c8:	099b      	lsrs	r3, r3, #6
 80044ca:	3301      	adds	r3, #1
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	6812      	ldr	r2, [r2, #0]
 80044d0:	430b      	orrs	r3, r1
 80044d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	69db      	ldr	r3, [r3, #28]
 80044da:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80044de:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	495c      	ldr	r1, [pc, #368]	@ (8004658 <HAL_I2C_Init+0x274>)
 80044e8:	428b      	cmp	r3, r1
 80044ea:	d819      	bhi.n	8004520 <HAL_I2C_Init+0x13c>
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	1e59      	subs	r1, r3, #1
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	005b      	lsls	r3, r3, #1
 80044f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80044fa:	1c59      	adds	r1, r3, #1
 80044fc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004500:	400b      	ands	r3, r1
 8004502:	2b00      	cmp	r3, #0
 8004504:	d00a      	beq.n	800451c <HAL_I2C_Init+0x138>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	1e59      	subs	r1, r3, #1
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	005b      	lsls	r3, r3, #1
 8004510:	fbb1 f3f3 	udiv	r3, r1, r3
 8004514:	3301      	adds	r3, #1
 8004516:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800451a:	e051      	b.n	80045c0 <HAL_I2C_Init+0x1dc>
 800451c:	2304      	movs	r3, #4
 800451e:	e04f      	b.n	80045c0 <HAL_I2C_Init+0x1dc>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d111      	bne.n	800454c <HAL_I2C_Init+0x168>
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	1e58      	subs	r0, r3, #1
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6859      	ldr	r1, [r3, #4]
 8004530:	460b      	mov	r3, r1
 8004532:	005b      	lsls	r3, r3, #1
 8004534:	440b      	add	r3, r1
 8004536:	fbb0 f3f3 	udiv	r3, r0, r3
 800453a:	3301      	adds	r3, #1
 800453c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004540:	2b00      	cmp	r3, #0
 8004542:	bf0c      	ite	eq
 8004544:	2301      	moveq	r3, #1
 8004546:	2300      	movne	r3, #0
 8004548:	b2db      	uxtb	r3, r3
 800454a:	e012      	b.n	8004572 <HAL_I2C_Init+0x18e>
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	1e58      	subs	r0, r3, #1
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6859      	ldr	r1, [r3, #4]
 8004554:	460b      	mov	r3, r1
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	440b      	add	r3, r1
 800455a:	0099      	lsls	r1, r3, #2
 800455c:	440b      	add	r3, r1
 800455e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004562:	3301      	adds	r3, #1
 8004564:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004568:	2b00      	cmp	r3, #0
 800456a:	bf0c      	ite	eq
 800456c:	2301      	moveq	r3, #1
 800456e:	2300      	movne	r3, #0
 8004570:	b2db      	uxtb	r3, r3
 8004572:	2b00      	cmp	r3, #0
 8004574:	d001      	beq.n	800457a <HAL_I2C_Init+0x196>
 8004576:	2301      	movs	r3, #1
 8004578:	e022      	b.n	80045c0 <HAL_I2C_Init+0x1dc>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d10e      	bne.n	80045a0 <HAL_I2C_Init+0x1bc>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	1e58      	subs	r0, r3, #1
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6859      	ldr	r1, [r3, #4]
 800458a:	460b      	mov	r3, r1
 800458c:	005b      	lsls	r3, r3, #1
 800458e:	440b      	add	r3, r1
 8004590:	fbb0 f3f3 	udiv	r3, r0, r3
 8004594:	3301      	adds	r3, #1
 8004596:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800459a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800459e:	e00f      	b.n	80045c0 <HAL_I2C_Init+0x1dc>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	1e58      	subs	r0, r3, #1
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6859      	ldr	r1, [r3, #4]
 80045a8:	460b      	mov	r3, r1
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	440b      	add	r3, r1
 80045ae:	0099      	lsls	r1, r3, #2
 80045b0:	440b      	add	r3, r1
 80045b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80045b6:	3301      	adds	r3, #1
 80045b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80045c0:	6879      	ldr	r1, [r7, #4]
 80045c2:	6809      	ldr	r1, [r1, #0]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	69da      	ldr	r2, [r3, #28]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6a1b      	ldr	r3, [r3, #32]
 80045da:	431a      	orrs	r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	430a      	orrs	r2, r1
 80045e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80045ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	6911      	ldr	r1, [r2, #16]
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	68d2      	ldr	r2, [r2, #12]
 80045fa:	4311      	orrs	r1, r2
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	6812      	ldr	r2, [r2, #0]
 8004600:	430b      	orrs	r3, r1
 8004602:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	695a      	ldr	r2, [r3, #20]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	431a      	orrs	r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	430a      	orrs	r2, r1
 800461e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f042 0201 	orr.w	r2, r2, #1
 800462e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2220      	movs	r2, #32
 800463a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800464c:	2300      	movs	r3, #0
}
 800464e:	4618      	mov	r0, r3
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	000186a0 	.word	0x000186a0
 800465c:	001e847f 	.word	0x001e847f
 8004660:	003d08ff 	.word	0x003d08ff
 8004664:	431bde83 	.word	0x431bde83
 8004668:	10624dd3 	.word	0x10624dd3

0800466c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b088      	sub	sp, #32
 8004670:	af02      	add	r7, sp, #8
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	4608      	mov	r0, r1
 8004676:	4611      	mov	r1, r2
 8004678:	461a      	mov	r2, r3
 800467a:	4603      	mov	r3, r0
 800467c:	817b      	strh	r3, [r7, #10]
 800467e:	460b      	mov	r3, r1
 8004680:	813b      	strh	r3, [r7, #8]
 8004682:	4613      	mov	r3, r2
 8004684:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004686:	f7fe ffd5 	bl	8003634 <HAL_GetTick>
 800468a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004692:	b2db      	uxtb	r3, r3
 8004694:	2b20      	cmp	r3, #32
 8004696:	f040 80d9 	bne.w	800484c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	9300      	str	r3, [sp, #0]
 800469e:	2319      	movs	r3, #25
 80046a0:	2201      	movs	r2, #1
 80046a2:	496d      	ldr	r1, [pc, #436]	@ (8004858 <HAL_I2C_Mem_Write+0x1ec>)
 80046a4:	68f8      	ldr	r0, [r7, #12]
 80046a6:	f000 fc8b 	bl	8004fc0 <I2C_WaitOnFlagUntilTimeout>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d001      	beq.n	80046b4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80046b0:	2302      	movs	r3, #2
 80046b2:	e0cc      	b.n	800484e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d101      	bne.n	80046c2 <HAL_I2C_Mem_Write+0x56>
 80046be:	2302      	movs	r3, #2
 80046c0:	e0c5      	b.n	800484e <HAL_I2C_Mem_Write+0x1e2>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0301 	and.w	r3, r3, #1
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d007      	beq.n	80046e8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f042 0201 	orr.w	r2, r2, #1
 80046e6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046f6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2221      	movs	r2, #33	@ 0x21
 80046fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2240      	movs	r2, #64	@ 0x40
 8004704:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2200      	movs	r2, #0
 800470c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6a3a      	ldr	r2, [r7, #32]
 8004712:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004718:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800471e:	b29a      	uxth	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	4a4d      	ldr	r2, [pc, #308]	@ (800485c <HAL_I2C_Mem_Write+0x1f0>)
 8004728:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800472a:	88f8      	ldrh	r0, [r7, #6]
 800472c:	893a      	ldrh	r2, [r7, #8]
 800472e:	8979      	ldrh	r1, [r7, #10]
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	9301      	str	r3, [sp, #4]
 8004734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004736:	9300      	str	r3, [sp, #0]
 8004738:	4603      	mov	r3, r0
 800473a:	68f8      	ldr	r0, [r7, #12]
 800473c:	f000 fac2 	bl	8004cc4 <I2C_RequestMemoryWrite>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d052      	beq.n	80047ec <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e081      	b.n	800484e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800474a:	697a      	ldr	r2, [r7, #20]
 800474c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f000 fd50 	bl	80051f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00d      	beq.n	8004776 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800475e:	2b04      	cmp	r3, #4
 8004760:	d107      	bne.n	8004772 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004770:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e06b      	b.n	800484e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800477a:	781a      	ldrb	r2, [r3, #0]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004786:	1c5a      	adds	r2, r3, #1
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004790:	3b01      	subs	r3, #1
 8004792:	b29a      	uxth	r2, r3
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800479c:	b29b      	uxth	r3, r3
 800479e:	3b01      	subs	r3, #1
 80047a0:	b29a      	uxth	r2, r3
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	695b      	ldr	r3, [r3, #20]
 80047ac:	f003 0304 	and.w	r3, r3, #4
 80047b0:	2b04      	cmp	r3, #4
 80047b2:	d11b      	bne.n	80047ec <HAL_I2C_Mem_Write+0x180>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d017      	beq.n	80047ec <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c0:	781a      	ldrb	r2, [r3, #0]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047cc:	1c5a      	adds	r2, r3, #1
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047d6:	3b01      	subs	r3, #1
 80047d8:	b29a      	uxth	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	3b01      	subs	r3, #1
 80047e6:	b29a      	uxth	r2, r3
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d1aa      	bne.n	800474a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047f4:	697a      	ldr	r2, [r7, #20]
 80047f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047f8:	68f8      	ldr	r0, [r7, #12]
 80047fa:	f000 fd43 	bl	8005284 <I2C_WaitOnBTFFlagUntilTimeout>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00d      	beq.n	8004820 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004808:	2b04      	cmp	r3, #4
 800480a:	d107      	bne.n	800481c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800481a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e016      	b.n	800484e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800482e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2220      	movs	r2, #32
 8004834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2200      	movs	r2, #0
 8004844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004848:	2300      	movs	r3, #0
 800484a:	e000      	b.n	800484e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800484c:	2302      	movs	r3, #2
  }
}
 800484e:	4618      	mov	r0, r3
 8004850:	3718      	adds	r7, #24
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	00100002 	.word	0x00100002
 800485c:	ffff0000 	.word	0xffff0000

08004860 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b08c      	sub	sp, #48	@ 0x30
 8004864:	af02      	add	r7, sp, #8
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	4608      	mov	r0, r1
 800486a:	4611      	mov	r1, r2
 800486c:	461a      	mov	r2, r3
 800486e:	4603      	mov	r3, r0
 8004870:	817b      	strh	r3, [r7, #10]
 8004872:	460b      	mov	r3, r1
 8004874:	813b      	strh	r3, [r7, #8]
 8004876:	4613      	mov	r3, r2
 8004878:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800487a:	f7fe fedb 	bl	8003634 <HAL_GetTick>
 800487e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004886:	b2db      	uxtb	r3, r3
 8004888:	2b20      	cmp	r3, #32
 800488a:	f040 8214 	bne.w	8004cb6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800488e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004890:	9300      	str	r3, [sp, #0]
 8004892:	2319      	movs	r3, #25
 8004894:	2201      	movs	r2, #1
 8004896:	497b      	ldr	r1, [pc, #492]	@ (8004a84 <HAL_I2C_Mem_Read+0x224>)
 8004898:	68f8      	ldr	r0, [r7, #12]
 800489a:	f000 fb91 	bl	8004fc0 <I2C_WaitOnFlagUntilTimeout>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d001      	beq.n	80048a8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80048a4:	2302      	movs	r3, #2
 80048a6:	e207      	b.n	8004cb8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d101      	bne.n	80048b6 <HAL_I2C_Mem_Read+0x56>
 80048b2:	2302      	movs	r3, #2
 80048b4:	e200      	b.n	8004cb8 <HAL_I2C_Mem_Read+0x458>
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2201      	movs	r2, #1
 80048ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0301 	and.w	r3, r3, #1
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d007      	beq.n	80048dc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f042 0201 	orr.w	r2, r2, #1
 80048da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80048ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2222      	movs	r2, #34	@ 0x22
 80048f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2240      	movs	r2, #64	@ 0x40
 80048f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2200      	movs	r2, #0
 8004900:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004906:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800490c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004912:	b29a      	uxth	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	4a5b      	ldr	r2, [pc, #364]	@ (8004a88 <HAL_I2C_Mem_Read+0x228>)
 800491c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800491e:	88f8      	ldrh	r0, [r7, #6]
 8004920:	893a      	ldrh	r2, [r7, #8]
 8004922:	8979      	ldrh	r1, [r7, #10]
 8004924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004926:	9301      	str	r3, [sp, #4]
 8004928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	4603      	mov	r3, r0
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f000 fa5e 	bl	8004df0 <I2C_RequestMemoryRead>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d001      	beq.n	800493e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e1bc      	b.n	8004cb8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004942:	2b00      	cmp	r3, #0
 8004944:	d113      	bne.n	800496e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004946:	2300      	movs	r3, #0
 8004948:	623b      	str	r3, [r7, #32]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	695b      	ldr	r3, [r3, #20]
 8004950:	623b      	str	r3, [r7, #32]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	623b      	str	r3, [r7, #32]
 800495a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800496a:	601a      	str	r2, [r3, #0]
 800496c:	e190      	b.n	8004c90 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004972:	2b01      	cmp	r3, #1
 8004974:	d11b      	bne.n	80049ae <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004984:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004986:	2300      	movs	r3, #0
 8004988:	61fb      	str	r3, [r7, #28]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	695b      	ldr	r3, [r3, #20]
 8004990:	61fb      	str	r3, [r7, #28]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	699b      	ldr	r3, [r3, #24]
 8004998:	61fb      	str	r3, [r7, #28]
 800499a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049aa:	601a      	str	r2, [r3, #0]
 80049ac:	e170      	b.n	8004c90 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d11b      	bne.n	80049ee <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049c4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049d6:	2300      	movs	r3, #0
 80049d8:	61bb      	str	r3, [r7, #24]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	61bb      	str	r3, [r7, #24]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	699b      	ldr	r3, [r3, #24]
 80049e8:	61bb      	str	r3, [r7, #24]
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	e150      	b.n	8004c90 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049ee:	2300      	movs	r3, #0
 80049f0:	617b      	str	r3, [r7, #20]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	695b      	ldr	r3, [r3, #20]
 80049f8:	617b      	str	r3, [r7, #20]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	699b      	ldr	r3, [r3, #24]
 8004a00:	617b      	str	r3, [r7, #20]
 8004a02:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004a04:	e144      	b.n	8004c90 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a0a:	2b03      	cmp	r3, #3
 8004a0c:	f200 80f1 	bhi.w	8004bf2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d123      	bne.n	8004a60 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a1a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f000 fc79 	bl	8005314 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e145      	b.n	8004cb8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	691a      	ldr	r2, [r3, #16]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a36:	b2d2      	uxtb	r2, r2
 8004a38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a3e:	1c5a      	adds	r2, r3, #1
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	b29a      	uxth	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	3b01      	subs	r3, #1
 8004a58:	b29a      	uxth	r2, r3
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a5e:	e117      	b.n	8004c90 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	d14e      	bne.n	8004b06 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6a:	9300      	str	r3, [sp, #0]
 8004a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a6e:	2200      	movs	r2, #0
 8004a70:	4906      	ldr	r1, [pc, #24]	@ (8004a8c <HAL_I2C_Mem_Read+0x22c>)
 8004a72:	68f8      	ldr	r0, [r7, #12]
 8004a74:	f000 faa4 	bl	8004fc0 <I2C_WaitOnFlagUntilTimeout>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d008      	beq.n	8004a90 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e11a      	b.n	8004cb8 <HAL_I2C_Mem_Read+0x458>
 8004a82:	bf00      	nop
 8004a84:	00100002 	.word	0x00100002
 8004a88:	ffff0000 	.word	0xffff0000
 8004a8c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	691a      	ldr	r2, [r3, #16]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aaa:	b2d2      	uxtb	r2, r2
 8004aac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab2:	1c5a      	adds	r2, r3, #1
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004abc:	3b01      	subs	r3, #1
 8004abe:	b29a      	uxth	r2, r3
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	3b01      	subs	r3, #1
 8004acc:	b29a      	uxth	r2, r3
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	691a      	ldr	r2, [r3, #16]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004adc:	b2d2      	uxtb	r2, r2
 8004ade:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae4:	1c5a      	adds	r2, r3, #1
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004aee:	3b01      	subs	r3, #1
 8004af0:	b29a      	uxth	r2, r3
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	3b01      	subs	r3, #1
 8004afe:	b29a      	uxth	r2, r3
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004b04:	e0c4      	b.n	8004c90 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b08:	9300      	str	r3, [sp, #0]
 8004b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	496c      	ldr	r1, [pc, #432]	@ (8004cc0 <HAL_I2C_Mem_Read+0x460>)
 8004b10:	68f8      	ldr	r0, [r7, #12]
 8004b12:	f000 fa55 	bl	8004fc0 <I2C_WaitOnFlagUntilTimeout>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d001      	beq.n	8004b20 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e0cb      	b.n	8004cb8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	691a      	ldr	r2, [r3, #16]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3a:	b2d2      	uxtb	r2, r2
 8004b3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b42:	1c5a      	adds	r2, r3, #1
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	b29a      	uxth	r2, r3
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	b29a      	uxth	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b64:	9300      	str	r3, [sp, #0]
 8004b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b68:	2200      	movs	r2, #0
 8004b6a:	4955      	ldr	r1, [pc, #340]	@ (8004cc0 <HAL_I2C_Mem_Read+0x460>)
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f000 fa27 	bl	8004fc0 <I2C_WaitOnFlagUntilTimeout>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d001      	beq.n	8004b7c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e09d      	b.n	8004cb8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b8a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	691a      	ldr	r2, [r3, #16]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b96:	b2d2      	uxtb	r2, r2
 8004b98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b9e:	1c5a      	adds	r2, r3, #1
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ba8:	3b01      	subs	r3, #1
 8004baa:	b29a      	uxth	r2, r3
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	b29a      	uxth	r2, r3
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	691a      	ldr	r2, [r3, #16]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc8:	b2d2      	uxtb	r2, r2
 8004bca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd0:	1c5a      	adds	r2, r3, #1
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	b29a      	uxth	r2, r3
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	3b01      	subs	r3, #1
 8004bea:	b29a      	uxth	r2, r3
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004bf0:	e04e      	b.n	8004c90 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bf4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004bf6:	68f8      	ldr	r0, [r7, #12]
 8004bf8:	f000 fb8c 	bl	8005314 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d001      	beq.n	8004c06 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e058      	b.n	8004cb8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	691a      	ldr	r2, [r3, #16]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c10:	b2d2      	uxtb	r2, r2
 8004c12:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c18:	1c5a      	adds	r2, r3, #1
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c22:	3b01      	subs	r3, #1
 8004c24:	b29a      	uxth	r2, r3
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c2e:	b29b      	uxth	r3, r3
 8004c30:	3b01      	subs	r3, #1
 8004c32:	b29a      	uxth	r2, r3
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	f003 0304 	and.w	r3, r3, #4
 8004c42:	2b04      	cmp	r3, #4
 8004c44:	d124      	bne.n	8004c90 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c4a:	2b03      	cmp	r3, #3
 8004c4c:	d107      	bne.n	8004c5e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c5c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	691a      	ldr	r2, [r3, #16]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c68:	b2d2      	uxtb	r2, r2
 8004c6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c70:	1c5a      	adds	r2, r3, #1
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c7a:	3b01      	subs	r3, #1
 8004c7c:	b29a      	uxth	r2, r3
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	3b01      	subs	r3, #1
 8004c8a:	b29a      	uxth	r2, r3
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	f47f aeb6 	bne.w	8004a06 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2220      	movs	r2, #32
 8004c9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2200      	movs	r2, #0
 8004cae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	e000      	b.n	8004cb8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004cb6:	2302      	movs	r3, #2
  }
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3728      	adds	r7, #40	@ 0x28
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	00010004 	.word	0x00010004

08004cc4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b088      	sub	sp, #32
 8004cc8:	af02      	add	r7, sp, #8
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	4608      	mov	r0, r1
 8004cce:	4611      	mov	r1, r2
 8004cd0:	461a      	mov	r2, r3
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	817b      	strh	r3, [r7, #10]
 8004cd6:	460b      	mov	r3, r1
 8004cd8:	813b      	strh	r3, [r7, #8]
 8004cda:	4613      	mov	r3, r2
 8004cdc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf0:	9300      	str	r3, [sp, #0]
 8004cf2:	6a3b      	ldr	r3, [r7, #32]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004cfa:	68f8      	ldr	r0, [r7, #12]
 8004cfc:	f000 f960 	bl	8004fc0 <I2C_WaitOnFlagUntilTimeout>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d00d      	beq.n	8004d22 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d14:	d103      	bne.n	8004d1e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d1c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e05f      	b.n	8004de2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d22:	897b      	ldrh	r3, [r7, #10]
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	461a      	mov	r2, r3
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004d30:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d34:	6a3a      	ldr	r2, [r7, #32]
 8004d36:	492d      	ldr	r1, [pc, #180]	@ (8004dec <I2C_RequestMemoryWrite+0x128>)
 8004d38:	68f8      	ldr	r0, [r7, #12]
 8004d3a:	f000 f9bb 	bl	80050b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d001      	beq.n	8004d48 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e04c      	b.n	8004de2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d48:	2300      	movs	r3, #0
 8004d4a:	617b      	str	r3, [r7, #20]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	695b      	ldr	r3, [r3, #20]
 8004d52:	617b      	str	r3, [r7, #20]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	699b      	ldr	r3, [r3, #24]
 8004d5a:	617b      	str	r3, [r7, #20]
 8004d5c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d60:	6a39      	ldr	r1, [r7, #32]
 8004d62:	68f8      	ldr	r0, [r7, #12]
 8004d64:	f000 fa46 	bl	80051f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d00d      	beq.n	8004d8a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d72:	2b04      	cmp	r3, #4
 8004d74:	d107      	bne.n	8004d86 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d84:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e02b      	b.n	8004de2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004d8a:	88fb      	ldrh	r3, [r7, #6]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d105      	bne.n	8004d9c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d90:	893b      	ldrh	r3, [r7, #8]
 8004d92:	b2da      	uxtb	r2, r3
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	611a      	str	r2, [r3, #16]
 8004d9a:	e021      	b.n	8004de0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004d9c:	893b      	ldrh	r3, [r7, #8]
 8004d9e:	0a1b      	lsrs	r3, r3, #8
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	b2da      	uxtb	r2, r3
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004daa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dac:	6a39      	ldr	r1, [r7, #32]
 8004dae:	68f8      	ldr	r0, [r7, #12]
 8004db0:	f000 fa20 	bl	80051f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d00d      	beq.n	8004dd6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dbe:	2b04      	cmp	r3, #4
 8004dc0:	d107      	bne.n	8004dd2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dd0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e005      	b.n	8004de2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004dd6:	893b      	ldrh	r3, [r7, #8]
 8004dd8:	b2da      	uxtb	r2, r3
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3718      	adds	r7, #24
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	00010002 	.word	0x00010002

08004df0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b088      	sub	sp, #32
 8004df4:	af02      	add	r7, sp, #8
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	4608      	mov	r0, r1
 8004dfa:	4611      	mov	r1, r2
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	4603      	mov	r3, r0
 8004e00:	817b      	strh	r3, [r7, #10]
 8004e02:	460b      	mov	r3, r1
 8004e04:	813b      	strh	r3, [r7, #8]
 8004e06:	4613      	mov	r3, r2
 8004e08:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e18:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e28:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e2c:	9300      	str	r3, [sp, #0]
 8004e2e:	6a3b      	ldr	r3, [r7, #32]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004e36:	68f8      	ldr	r0, [r7, #12]
 8004e38:	f000 f8c2 	bl	8004fc0 <I2C_WaitOnFlagUntilTimeout>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d00d      	beq.n	8004e5e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e50:	d103      	bne.n	8004e5a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e58:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e0aa      	b.n	8004fb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e5e:	897b      	ldrh	r3, [r7, #10]
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	461a      	mov	r2, r3
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004e6c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e70:	6a3a      	ldr	r2, [r7, #32]
 8004e72:	4952      	ldr	r1, [pc, #328]	@ (8004fbc <I2C_RequestMemoryRead+0x1cc>)
 8004e74:	68f8      	ldr	r0, [r7, #12]
 8004e76:	f000 f91d 	bl	80050b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d001      	beq.n	8004e84 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e097      	b.n	8004fb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e84:	2300      	movs	r3, #0
 8004e86:	617b      	str	r3, [r7, #20]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	617b      	str	r3, [r7, #20]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	699b      	ldr	r3, [r3, #24]
 8004e96:	617b      	str	r3, [r7, #20]
 8004e98:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e9c:	6a39      	ldr	r1, [r7, #32]
 8004e9e:	68f8      	ldr	r0, [r7, #12]
 8004ea0:	f000 f9a8 	bl	80051f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00d      	beq.n	8004ec6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eae:	2b04      	cmp	r3, #4
 8004eb0:	d107      	bne.n	8004ec2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ec0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e076      	b.n	8004fb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004ec6:	88fb      	ldrh	r3, [r7, #6]
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d105      	bne.n	8004ed8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ecc:	893b      	ldrh	r3, [r7, #8]
 8004ece:	b2da      	uxtb	r2, r3
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	611a      	str	r2, [r3, #16]
 8004ed6:	e021      	b.n	8004f1c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ed8:	893b      	ldrh	r3, [r7, #8]
 8004eda:	0a1b      	lsrs	r3, r3, #8
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	b2da      	uxtb	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ee8:	6a39      	ldr	r1, [r7, #32]
 8004eea:	68f8      	ldr	r0, [r7, #12]
 8004eec:	f000 f982 	bl	80051f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00d      	beq.n	8004f12 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004efa:	2b04      	cmp	r3, #4
 8004efc:	d107      	bne.n	8004f0e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f0c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e050      	b.n	8004fb4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f12:	893b      	ldrh	r3, [r7, #8]
 8004f14:	b2da      	uxtb	r2, r3
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f1e:	6a39      	ldr	r1, [r7, #32]
 8004f20:	68f8      	ldr	r0, [r7, #12]
 8004f22:	f000 f967 	bl	80051f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f26:	4603      	mov	r3, r0
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d00d      	beq.n	8004f48 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f30:	2b04      	cmp	r3, #4
 8004f32:	d107      	bne.n	8004f44 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f42:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e035      	b.n	8004fb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f56:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f5a:	9300      	str	r3, [sp, #0]
 8004f5c:	6a3b      	ldr	r3, [r7, #32]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004f64:	68f8      	ldr	r0, [r7, #12]
 8004f66:	f000 f82b 	bl	8004fc0 <I2C_WaitOnFlagUntilTimeout>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d00d      	beq.n	8004f8c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f7e:	d103      	bne.n	8004f88 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f86:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	e013      	b.n	8004fb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004f8c:	897b      	ldrh	r3, [r7, #10]
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	f043 0301 	orr.w	r3, r3, #1
 8004f94:	b2da      	uxtb	r2, r3
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9e:	6a3a      	ldr	r2, [r7, #32]
 8004fa0:	4906      	ldr	r1, [pc, #24]	@ (8004fbc <I2C_RequestMemoryRead+0x1cc>)
 8004fa2:	68f8      	ldr	r0, [r7, #12]
 8004fa4:	f000 f886 	bl	80050b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e000      	b.n	8004fb4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004fb2:	2300      	movs	r3, #0
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3718      	adds	r7, #24
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}
 8004fbc:	00010002 	.word	0x00010002

08004fc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	60b9      	str	r1, [r7, #8]
 8004fca:	603b      	str	r3, [r7, #0]
 8004fcc:	4613      	mov	r3, r2
 8004fce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fd0:	e048      	b.n	8005064 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fd8:	d044      	beq.n	8005064 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fda:	f7fe fb2b 	bl	8003634 <HAL_GetTick>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	1ad3      	subs	r3, r2, r3
 8004fe4:	683a      	ldr	r2, [r7, #0]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d302      	bcc.n	8004ff0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d139      	bne.n	8005064 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	0c1b      	lsrs	r3, r3, #16
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	d10d      	bne.n	8005016 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	695b      	ldr	r3, [r3, #20]
 8005000:	43da      	mvns	r2, r3
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	4013      	ands	r3, r2
 8005006:	b29b      	uxth	r3, r3
 8005008:	2b00      	cmp	r3, #0
 800500a:	bf0c      	ite	eq
 800500c:	2301      	moveq	r3, #1
 800500e:	2300      	movne	r3, #0
 8005010:	b2db      	uxtb	r3, r3
 8005012:	461a      	mov	r2, r3
 8005014:	e00c      	b.n	8005030 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	43da      	mvns	r2, r3
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	4013      	ands	r3, r2
 8005022:	b29b      	uxth	r3, r3
 8005024:	2b00      	cmp	r3, #0
 8005026:	bf0c      	ite	eq
 8005028:	2301      	moveq	r3, #1
 800502a:	2300      	movne	r3, #0
 800502c:	b2db      	uxtb	r3, r3
 800502e:	461a      	mov	r2, r3
 8005030:	79fb      	ldrb	r3, [r7, #7]
 8005032:	429a      	cmp	r2, r3
 8005034:	d116      	bne.n	8005064 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2200      	movs	r2, #0
 800503a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2220      	movs	r2, #32
 8005040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005050:	f043 0220 	orr.w	r2, r3, #32
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e023      	b.n	80050ac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	0c1b      	lsrs	r3, r3, #16
 8005068:	b2db      	uxtb	r3, r3
 800506a:	2b01      	cmp	r3, #1
 800506c:	d10d      	bne.n	800508a <I2C_WaitOnFlagUntilTimeout+0xca>
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	695b      	ldr	r3, [r3, #20]
 8005074:	43da      	mvns	r2, r3
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	4013      	ands	r3, r2
 800507a:	b29b      	uxth	r3, r3
 800507c:	2b00      	cmp	r3, #0
 800507e:	bf0c      	ite	eq
 8005080:	2301      	moveq	r3, #1
 8005082:	2300      	movne	r3, #0
 8005084:	b2db      	uxtb	r3, r3
 8005086:	461a      	mov	r2, r3
 8005088:	e00c      	b.n	80050a4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	699b      	ldr	r3, [r3, #24]
 8005090:	43da      	mvns	r2, r3
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	4013      	ands	r3, r2
 8005096:	b29b      	uxth	r3, r3
 8005098:	2b00      	cmp	r3, #0
 800509a:	bf0c      	ite	eq
 800509c:	2301      	moveq	r3, #1
 800509e:	2300      	movne	r3, #0
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	461a      	mov	r2, r3
 80050a4:	79fb      	ldrb	r3, [r7, #7]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d093      	beq.n	8004fd2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80050aa:	2300      	movs	r3, #0
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	3710      	adds	r7, #16
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}

080050b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	607a      	str	r2, [r7, #4]
 80050c0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80050c2:	e071      	b.n	80051a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050d2:	d123      	bne.n	800511c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050e2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80050ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2200      	movs	r2, #0
 80050f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2220      	movs	r2, #32
 80050f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2200      	movs	r2, #0
 8005100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005108:	f043 0204 	orr.w	r2, r3, #4
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2200      	movs	r2, #0
 8005114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e067      	b.n	80051ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005122:	d041      	beq.n	80051a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005124:	f7fe fa86 	bl	8003634 <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	429a      	cmp	r2, r3
 8005132:	d302      	bcc.n	800513a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d136      	bne.n	80051a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	0c1b      	lsrs	r3, r3, #16
 800513e:	b2db      	uxtb	r3, r3
 8005140:	2b01      	cmp	r3, #1
 8005142:	d10c      	bne.n	800515e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	695b      	ldr	r3, [r3, #20]
 800514a:	43da      	mvns	r2, r3
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	4013      	ands	r3, r2
 8005150:	b29b      	uxth	r3, r3
 8005152:	2b00      	cmp	r3, #0
 8005154:	bf14      	ite	ne
 8005156:	2301      	movne	r3, #1
 8005158:	2300      	moveq	r3, #0
 800515a:	b2db      	uxtb	r3, r3
 800515c:	e00b      	b.n	8005176 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	699b      	ldr	r3, [r3, #24]
 8005164:	43da      	mvns	r2, r3
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	4013      	ands	r3, r2
 800516a:	b29b      	uxth	r3, r3
 800516c:	2b00      	cmp	r3, #0
 800516e:	bf14      	ite	ne
 8005170:	2301      	movne	r3, #1
 8005172:	2300      	moveq	r3, #0
 8005174:	b2db      	uxtb	r3, r3
 8005176:	2b00      	cmp	r3, #0
 8005178:	d016      	beq.n	80051a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2200      	movs	r2, #0
 800517e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2220      	movs	r2, #32
 8005184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2200      	movs	r2, #0
 800518c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005194:	f043 0220 	orr.w	r2, r3, #32
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2200      	movs	r2, #0
 80051a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e021      	b.n	80051ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	0c1b      	lsrs	r3, r3, #16
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d10c      	bne.n	80051cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	695b      	ldr	r3, [r3, #20]
 80051b8:	43da      	mvns	r2, r3
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	4013      	ands	r3, r2
 80051be:	b29b      	uxth	r3, r3
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	bf14      	ite	ne
 80051c4:	2301      	movne	r3, #1
 80051c6:	2300      	moveq	r3, #0
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	e00b      	b.n	80051e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	699b      	ldr	r3, [r3, #24]
 80051d2:	43da      	mvns	r2, r3
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	4013      	ands	r3, r2
 80051d8:	b29b      	uxth	r3, r3
 80051da:	2b00      	cmp	r3, #0
 80051dc:	bf14      	ite	ne
 80051de:	2301      	movne	r3, #1
 80051e0:	2300      	moveq	r3, #0
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	f47f af6d 	bne.w	80050c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80051ea:	2300      	movs	r3, #0
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3710      	adds	r7, #16
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}

080051f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b084      	sub	sp, #16
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005200:	e034      	b.n	800526c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005202:	68f8      	ldr	r0, [r7, #12]
 8005204:	f000 f8e3 	bl	80053ce <I2C_IsAcknowledgeFailed>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d001      	beq.n	8005212 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e034      	b.n	800527c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005218:	d028      	beq.n	800526c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800521a:	f7fe fa0b 	bl	8003634 <HAL_GetTick>
 800521e:	4602      	mov	r2, r0
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	68ba      	ldr	r2, [r7, #8]
 8005226:	429a      	cmp	r2, r3
 8005228:	d302      	bcc.n	8005230 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d11d      	bne.n	800526c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	695b      	ldr	r3, [r3, #20]
 8005236:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800523a:	2b80      	cmp	r3, #128	@ 0x80
 800523c:	d016      	beq.n	800526c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2200      	movs	r2, #0
 8005242:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2220      	movs	r2, #32
 8005248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2200      	movs	r2, #0
 8005250:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005258:	f043 0220 	orr.w	r2, r3, #32
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2200      	movs	r2, #0
 8005264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	e007      	b.n	800527c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	695b      	ldr	r3, [r3, #20]
 8005272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005276:	2b80      	cmp	r3, #128	@ 0x80
 8005278:	d1c3      	bne.n	8005202 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800527a:	2300      	movs	r3, #0
}
 800527c:	4618      	mov	r0, r3
 800527e:	3710      	adds	r7, #16
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}

08005284 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b084      	sub	sp, #16
 8005288:	af00      	add	r7, sp, #0
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005290:	e034      	b.n	80052fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005292:	68f8      	ldr	r0, [r7, #12]
 8005294:	f000 f89b 	bl	80053ce <I2C_IsAcknowledgeFailed>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d001      	beq.n	80052a2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e034      	b.n	800530c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80052a8:	d028      	beq.n	80052fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052aa:	f7fe f9c3 	bl	8003634 <HAL_GetTick>
 80052ae:	4602      	mov	r2, r0
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	68ba      	ldr	r2, [r7, #8]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d302      	bcc.n	80052c0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d11d      	bne.n	80052fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	695b      	ldr	r3, [r3, #20]
 80052c6:	f003 0304 	and.w	r3, r3, #4
 80052ca:	2b04      	cmp	r3, #4
 80052cc:	d016      	beq.n	80052fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2220      	movs	r2, #32
 80052d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2200      	movs	r2, #0
 80052e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e8:	f043 0220 	orr.w	r2, r3, #32
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2200      	movs	r2, #0
 80052f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	e007      	b.n	800530c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	695b      	ldr	r3, [r3, #20]
 8005302:	f003 0304 	and.w	r3, r3, #4
 8005306:	2b04      	cmp	r3, #4
 8005308:	d1c3      	bne.n	8005292 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800530a:	2300      	movs	r3, #0
}
 800530c:	4618      	mov	r0, r3
 800530e:	3710      	adds	r7, #16
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}

08005314 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	60f8      	str	r0, [r7, #12]
 800531c:	60b9      	str	r1, [r7, #8]
 800531e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005320:	e049      	b.n	80053b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	695b      	ldr	r3, [r3, #20]
 8005328:	f003 0310 	and.w	r3, r3, #16
 800532c:	2b10      	cmp	r3, #16
 800532e:	d119      	bne.n	8005364 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f06f 0210 	mvn.w	r2, #16
 8005338:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2200      	movs	r2, #0
 800533e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2220      	movs	r2, #32
 8005344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2200      	movs	r2, #0
 800535c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005360:	2301      	movs	r3, #1
 8005362:	e030      	b.n	80053c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005364:	f7fe f966 	bl	8003634 <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	68ba      	ldr	r2, [r7, #8]
 8005370:	429a      	cmp	r2, r3
 8005372:	d302      	bcc.n	800537a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d11d      	bne.n	80053b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	695b      	ldr	r3, [r3, #20]
 8005380:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005384:	2b40      	cmp	r3, #64	@ 0x40
 8005386:	d016      	beq.n	80053b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2220      	movs	r2, #32
 8005392:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a2:	f043 0220 	orr.w	r2, r3, #32
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2200      	movs	r2, #0
 80053ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e007      	b.n	80053c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	695b      	ldr	r3, [r3, #20]
 80053bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053c0:	2b40      	cmp	r3, #64	@ 0x40
 80053c2:	d1ae      	bne.n	8005322 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3710      	adds	r7, #16
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}

080053ce <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80053ce:	b480      	push	{r7}
 80053d0:	b083      	sub	sp, #12
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	695b      	ldr	r3, [r3, #20]
 80053dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053e4:	d11b      	bne.n	800541e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80053ee:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2220      	movs	r2, #32
 80053fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800540a:	f043 0204 	orr.w	r2, r3, #4
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e000      	b.n	8005420 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800541e:	2300      	movs	r3, #0
}
 8005420:	4618      	mov	r0, r3
 8005422:	370c      	adds	r7, #12
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr

0800542c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b086      	sub	sp, #24
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d101      	bne.n	800543e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e267      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	2b00      	cmp	r3, #0
 8005448:	d075      	beq.n	8005536 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800544a:	4b88      	ldr	r3, [pc, #544]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	f003 030c 	and.w	r3, r3, #12
 8005452:	2b04      	cmp	r3, #4
 8005454:	d00c      	beq.n	8005470 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005456:	4b85      	ldr	r3, [pc, #532]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800545e:	2b08      	cmp	r3, #8
 8005460:	d112      	bne.n	8005488 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005462:	4b82      	ldr	r3, [pc, #520]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800546a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800546e:	d10b      	bne.n	8005488 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005470:	4b7e      	ldr	r3, [pc, #504]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005478:	2b00      	cmp	r3, #0
 800547a:	d05b      	beq.n	8005534 <HAL_RCC_OscConfig+0x108>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d157      	bne.n	8005534 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e242      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005490:	d106      	bne.n	80054a0 <HAL_RCC_OscConfig+0x74>
 8005492:	4b76      	ldr	r3, [pc, #472]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a75      	ldr	r2, [pc, #468]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 8005498:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800549c:	6013      	str	r3, [r2, #0]
 800549e:	e01d      	b.n	80054dc <HAL_RCC_OscConfig+0xb0>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80054a8:	d10c      	bne.n	80054c4 <HAL_RCC_OscConfig+0x98>
 80054aa:	4b70      	ldr	r3, [pc, #448]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a6f      	ldr	r2, [pc, #444]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 80054b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80054b4:	6013      	str	r3, [r2, #0]
 80054b6:	4b6d      	ldr	r3, [pc, #436]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a6c      	ldr	r2, [pc, #432]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 80054bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054c0:	6013      	str	r3, [r2, #0]
 80054c2:	e00b      	b.n	80054dc <HAL_RCC_OscConfig+0xb0>
 80054c4:	4b69      	ldr	r3, [pc, #420]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a68      	ldr	r2, [pc, #416]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 80054ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054ce:	6013      	str	r3, [r2, #0]
 80054d0:	4b66      	ldr	r3, [pc, #408]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a65      	ldr	r2, [pc, #404]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 80054d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d013      	beq.n	800550c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054e4:	f7fe f8a6 	bl	8003634 <HAL_GetTick>
 80054e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054ea:	e008      	b.n	80054fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054ec:	f7fe f8a2 	bl	8003634 <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	2b64      	cmp	r3, #100	@ 0x64
 80054f8:	d901      	bls.n	80054fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e207      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054fe:	4b5b      	ldr	r3, [pc, #364]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d0f0      	beq.n	80054ec <HAL_RCC_OscConfig+0xc0>
 800550a:	e014      	b.n	8005536 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800550c:	f7fe f892 	bl	8003634 <HAL_GetTick>
 8005510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005512:	e008      	b.n	8005526 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005514:	f7fe f88e 	bl	8003634 <HAL_GetTick>
 8005518:	4602      	mov	r2, r0
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	1ad3      	subs	r3, r2, r3
 800551e:	2b64      	cmp	r3, #100	@ 0x64
 8005520:	d901      	bls.n	8005526 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005522:	2303      	movs	r3, #3
 8005524:	e1f3      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005526:	4b51      	ldr	r3, [pc, #324]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800552e:	2b00      	cmp	r3, #0
 8005530:	d1f0      	bne.n	8005514 <HAL_RCC_OscConfig+0xe8>
 8005532:	e000      	b.n	8005536 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005534:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0302 	and.w	r3, r3, #2
 800553e:	2b00      	cmp	r3, #0
 8005540:	d063      	beq.n	800560a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005542:	4b4a      	ldr	r3, [pc, #296]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	f003 030c 	and.w	r3, r3, #12
 800554a:	2b00      	cmp	r3, #0
 800554c:	d00b      	beq.n	8005566 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800554e:	4b47      	ldr	r3, [pc, #284]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005556:	2b08      	cmp	r3, #8
 8005558:	d11c      	bne.n	8005594 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800555a:	4b44      	ldr	r3, [pc, #272]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005562:	2b00      	cmp	r3, #0
 8005564:	d116      	bne.n	8005594 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005566:	4b41      	ldr	r3, [pc, #260]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f003 0302 	and.w	r3, r3, #2
 800556e:	2b00      	cmp	r3, #0
 8005570:	d005      	beq.n	800557e <HAL_RCC_OscConfig+0x152>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	2b01      	cmp	r3, #1
 8005578:	d001      	beq.n	800557e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e1c7      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800557e:	4b3b      	ldr	r3, [pc, #236]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	00db      	lsls	r3, r3, #3
 800558c:	4937      	ldr	r1, [pc, #220]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 800558e:	4313      	orrs	r3, r2
 8005590:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005592:	e03a      	b.n	800560a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	68db      	ldr	r3, [r3, #12]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d020      	beq.n	80055de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800559c:	4b34      	ldr	r3, [pc, #208]	@ (8005670 <HAL_RCC_OscConfig+0x244>)
 800559e:	2201      	movs	r2, #1
 80055a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055a2:	f7fe f847 	bl	8003634 <HAL_GetTick>
 80055a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055a8:	e008      	b.n	80055bc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055aa:	f7fe f843 	bl	8003634 <HAL_GetTick>
 80055ae:	4602      	mov	r2, r0
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	2b02      	cmp	r3, #2
 80055b6:	d901      	bls.n	80055bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	e1a8      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055bc:	4b2b      	ldr	r3, [pc, #172]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 0302 	and.w	r3, r3, #2
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d0f0      	beq.n	80055aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055c8:	4b28      	ldr	r3, [pc, #160]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	691b      	ldr	r3, [r3, #16]
 80055d4:	00db      	lsls	r3, r3, #3
 80055d6:	4925      	ldr	r1, [pc, #148]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 80055d8:	4313      	orrs	r3, r2
 80055da:	600b      	str	r3, [r1, #0]
 80055dc:	e015      	b.n	800560a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055de:	4b24      	ldr	r3, [pc, #144]	@ (8005670 <HAL_RCC_OscConfig+0x244>)
 80055e0:	2200      	movs	r2, #0
 80055e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055e4:	f7fe f826 	bl	8003634 <HAL_GetTick>
 80055e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055ea:	e008      	b.n	80055fe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055ec:	f7fe f822 	bl	8003634 <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	2b02      	cmp	r3, #2
 80055f8:	d901      	bls.n	80055fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e187      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055fe:	4b1b      	ldr	r3, [pc, #108]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f003 0302 	and.w	r3, r3, #2
 8005606:	2b00      	cmp	r3, #0
 8005608:	d1f0      	bne.n	80055ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 0308 	and.w	r3, r3, #8
 8005612:	2b00      	cmp	r3, #0
 8005614:	d036      	beq.n	8005684 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	695b      	ldr	r3, [r3, #20]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d016      	beq.n	800564c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800561e:	4b15      	ldr	r3, [pc, #84]	@ (8005674 <HAL_RCC_OscConfig+0x248>)
 8005620:	2201      	movs	r2, #1
 8005622:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005624:	f7fe f806 	bl	8003634 <HAL_GetTick>
 8005628:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800562a:	e008      	b.n	800563e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800562c:	f7fe f802 	bl	8003634 <HAL_GetTick>
 8005630:	4602      	mov	r2, r0
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	1ad3      	subs	r3, r2, r3
 8005636:	2b02      	cmp	r3, #2
 8005638:	d901      	bls.n	800563e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800563a:	2303      	movs	r3, #3
 800563c:	e167      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800563e:	4b0b      	ldr	r3, [pc, #44]	@ (800566c <HAL_RCC_OscConfig+0x240>)
 8005640:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005642:	f003 0302 	and.w	r3, r3, #2
 8005646:	2b00      	cmp	r3, #0
 8005648:	d0f0      	beq.n	800562c <HAL_RCC_OscConfig+0x200>
 800564a:	e01b      	b.n	8005684 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800564c:	4b09      	ldr	r3, [pc, #36]	@ (8005674 <HAL_RCC_OscConfig+0x248>)
 800564e:	2200      	movs	r2, #0
 8005650:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005652:	f7fd ffef 	bl	8003634 <HAL_GetTick>
 8005656:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005658:	e00e      	b.n	8005678 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800565a:	f7fd ffeb 	bl	8003634 <HAL_GetTick>
 800565e:	4602      	mov	r2, r0
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	2b02      	cmp	r3, #2
 8005666:	d907      	bls.n	8005678 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005668:	2303      	movs	r3, #3
 800566a:	e150      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
 800566c:	40023800 	.word	0x40023800
 8005670:	42470000 	.word	0x42470000
 8005674:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005678:	4b88      	ldr	r3, [pc, #544]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 800567a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800567c:	f003 0302 	and.w	r3, r3, #2
 8005680:	2b00      	cmp	r3, #0
 8005682:	d1ea      	bne.n	800565a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 0304 	and.w	r3, r3, #4
 800568c:	2b00      	cmp	r3, #0
 800568e:	f000 8097 	beq.w	80057c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005692:	2300      	movs	r3, #0
 8005694:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005696:	4b81      	ldr	r3, [pc, #516]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 8005698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800569a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10f      	bne.n	80056c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056a2:	2300      	movs	r3, #0
 80056a4:	60bb      	str	r3, [r7, #8]
 80056a6:	4b7d      	ldr	r3, [pc, #500]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 80056a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056aa:	4a7c      	ldr	r2, [pc, #496]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 80056ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80056b2:	4b7a      	ldr	r3, [pc, #488]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 80056b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056ba:	60bb      	str	r3, [r7, #8]
 80056bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056be:	2301      	movs	r3, #1
 80056c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056c2:	4b77      	ldr	r3, [pc, #476]	@ (80058a0 <HAL_RCC_OscConfig+0x474>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d118      	bne.n	8005700 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80056ce:	4b74      	ldr	r3, [pc, #464]	@ (80058a0 <HAL_RCC_OscConfig+0x474>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a73      	ldr	r2, [pc, #460]	@ (80058a0 <HAL_RCC_OscConfig+0x474>)
 80056d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056da:	f7fd ffab 	bl	8003634 <HAL_GetTick>
 80056de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056e0:	e008      	b.n	80056f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056e2:	f7fd ffa7 	bl	8003634 <HAL_GetTick>
 80056e6:	4602      	mov	r2, r0
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	1ad3      	subs	r3, r2, r3
 80056ec:	2b02      	cmp	r3, #2
 80056ee:	d901      	bls.n	80056f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80056f0:	2303      	movs	r3, #3
 80056f2:	e10c      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056f4:	4b6a      	ldr	r3, [pc, #424]	@ (80058a0 <HAL_RCC_OscConfig+0x474>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d0f0      	beq.n	80056e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	2b01      	cmp	r3, #1
 8005706:	d106      	bne.n	8005716 <HAL_RCC_OscConfig+0x2ea>
 8005708:	4b64      	ldr	r3, [pc, #400]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 800570a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800570c:	4a63      	ldr	r2, [pc, #396]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 800570e:	f043 0301 	orr.w	r3, r3, #1
 8005712:	6713      	str	r3, [r2, #112]	@ 0x70
 8005714:	e01c      	b.n	8005750 <HAL_RCC_OscConfig+0x324>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	2b05      	cmp	r3, #5
 800571c:	d10c      	bne.n	8005738 <HAL_RCC_OscConfig+0x30c>
 800571e:	4b5f      	ldr	r3, [pc, #380]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 8005720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005722:	4a5e      	ldr	r2, [pc, #376]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 8005724:	f043 0304 	orr.w	r3, r3, #4
 8005728:	6713      	str	r3, [r2, #112]	@ 0x70
 800572a:	4b5c      	ldr	r3, [pc, #368]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 800572c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800572e:	4a5b      	ldr	r2, [pc, #364]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 8005730:	f043 0301 	orr.w	r3, r3, #1
 8005734:	6713      	str	r3, [r2, #112]	@ 0x70
 8005736:	e00b      	b.n	8005750 <HAL_RCC_OscConfig+0x324>
 8005738:	4b58      	ldr	r3, [pc, #352]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 800573a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800573c:	4a57      	ldr	r2, [pc, #348]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 800573e:	f023 0301 	bic.w	r3, r3, #1
 8005742:	6713      	str	r3, [r2, #112]	@ 0x70
 8005744:	4b55      	ldr	r3, [pc, #340]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 8005746:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005748:	4a54      	ldr	r2, [pc, #336]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 800574a:	f023 0304 	bic.w	r3, r3, #4
 800574e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d015      	beq.n	8005784 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005758:	f7fd ff6c 	bl	8003634 <HAL_GetTick>
 800575c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800575e:	e00a      	b.n	8005776 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005760:	f7fd ff68 	bl	8003634 <HAL_GetTick>
 8005764:	4602      	mov	r2, r0
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800576e:	4293      	cmp	r3, r2
 8005770:	d901      	bls.n	8005776 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	e0cb      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005776:	4b49      	ldr	r3, [pc, #292]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 8005778:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800577a:	f003 0302 	and.w	r3, r3, #2
 800577e:	2b00      	cmp	r3, #0
 8005780:	d0ee      	beq.n	8005760 <HAL_RCC_OscConfig+0x334>
 8005782:	e014      	b.n	80057ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005784:	f7fd ff56 	bl	8003634 <HAL_GetTick>
 8005788:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800578a:	e00a      	b.n	80057a2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800578c:	f7fd ff52 	bl	8003634 <HAL_GetTick>
 8005790:	4602      	mov	r2, r0
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	1ad3      	subs	r3, r2, r3
 8005796:	f241 3288 	movw	r2, #5000	@ 0x1388
 800579a:	4293      	cmp	r3, r2
 800579c:	d901      	bls.n	80057a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	e0b5      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057a2:	4b3e      	ldr	r3, [pc, #248]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 80057a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057a6:	f003 0302 	and.w	r3, r3, #2
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d1ee      	bne.n	800578c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80057ae:	7dfb      	ldrb	r3, [r7, #23]
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d105      	bne.n	80057c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057b4:	4b39      	ldr	r3, [pc, #228]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 80057b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b8:	4a38      	ldr	r2, [pc, #224]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 80057ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057be:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	699b      	ldr	r3, [r3, #24]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	f000 80a1 	beq.w	800590c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80057ca:	4b34      	ldr	r3, [pc, #208]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	f003 030c 	and.w	r3, r3, #12
 80057d2:	2b08      	cmp	r3, #8
 80057d4:	d05c      	beq.n	8005890 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	699b      	ldr	r3, [r3, #24]
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d141      	bne.n	8005862 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057de:	4b31      	ldr	r3, [pc, #196]	@ (80058a4 <HAL_RCC_OscConfig+0x478>)
 80057e0:	2200      	movs	r2, #0
 80057e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057e4:	f7fd ff26 	bl	8003634 <HAL_GetTick>
 80057e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057ea:	e008      	b.n	80057fe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057ec:	f7fd ff22 	bl	8003634 <HAL_GetTick>
 80057f0:	4602      	mov	r2, r0
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	1ad3      	subs	r3, r2, r3
 80057f6:	2b02      	cmp	r3, #2
 80057f8:	d901      	bls.n	80057fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80057fa:	2303      	movs	r3, #3
 80057fc:	e087      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057fe:	4b27      	ldr	r3, [pc, #156]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d1f0      	bne.n	80057ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	69da      	ldr	r2, [r3, #28]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a1b      	ldr	r3, [r3, #32]
 8005812:	431a      	orrs	r2, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005818:	019b      	lsls	r3, r3, #6
 800581a:	431a      	orrs	r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005820:	085b      	lsrs	r3, r3, #1
 8005822:	3b01      	subs	r3, #1
 8005824:	041b      	lsls	r3, r3, #16
 8005826:	431a      	orrs	r2, r3
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800582c:	061b      	lsls	r3, r3, #24
 800582e:	491b      	ldr	r1, [pc, #108]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 8005830:	4313      	orrs	r3, r2
 8005832:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005834:	4b1b      	ldr	r3, [pc, #108]	@ (80058a4 <HAL_RCC_OscConfig+0x478>)
 8005836:	2201      	movs	r2, #1
 8005838:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800583a:	f7fd fefb 	bl	8003634 <HAL_GetTick>
 800583e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005840:	e008      	b.n	8005854 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005842:	f7fd fef7 	bl	8003634 <HAL_GetTick>
 8005846:	4602      	mov	r2, r0
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	1ad3      	subs	r3, r2, r3
 800584c:	2b02      	cmp	r3, #2
 800584e:	d901      	bls.n	8005854 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005850:	2303      	movs	r3, #3
 8005852:	e05c      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005854:	4b11      	ldr	r3, [pc, #68]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800585c:	2b00      	cmp	r3, #0
 800585e:	d0f0      	beq.n	8005842 <HAL_RCC_OscConfig+0x416>
 8005860:	e054      	b.n	800590c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005862:	4b10      	ldr	r3, [pc, #64]	@ (80058a4 <HAL_RCC_OscConfig+0x478>)
 8005864:	2200      	movs	r2, #0
 8005866:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005868:	f7fd fee4 	bl	8003634 <HAL_GetTick>
 800586c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800586e:	e008      	b.n	8005882 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005870:	f7fd fee0 	bl	8003634 <HAL_GetTick>
 8005874:	4602      	mov	r2, r0
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	2b02      	cmp	r3, #2
 800587c:	d901      	bls.n	8005882 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	e045      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005882:	4b06      	ldr	r3, [pc, #24]	@ (800589c <HAL_RCC_OscConfig+0x470>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1f0      	bne.n	8005870 <HAL_RCC_OscConfig+0x444>
 800588e:	e03d      	b.n	800590c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	699b      	ldr	r3, [r3, #24]
 8005894:	2b01      	cmp	r3, #1
 8005896:	d107      	bne.n	80058a8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e038      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
 800589c:	40023800 	.word	0x40023800
 80058a0:	40007000 	.word	0x40007000
 80058a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80058a8:	4b1b      	ldr	r3, [pc, #108]	@ (8005918 <HAL_RCC_OscConfig+0x4ec>)
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	699b      	ldr	r3, [r3, #24]
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d028      	beq.n	8005908 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d121      	bne.n	8005908 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058ce:	429a      	cmp	r2, r3
 80058d0:	d11a      	bne.n	8005908 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058d2:	68fa      	ldr	r2, [r7, #12]
 80058d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80058d8:	4013      	ands	r3, r2
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80058de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d111      	bne.n	8005908 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ee:	085b      	lsrs	r3, r3, #1
 80058f0:	3b01      	subs	r3, #1
 80058f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d107      	bne.n	8005908 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005902:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005904:	429a      	cmp	r2, r3
 8005906:	d001      	beq.n	800590c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	e000      	b.n	800590e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800590c:	2300      	movs	r3, #0
}
 800590e:	4618      	mov	r0, r3
 8005910:	3718      	adds	r7, #24
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}
 8005916:	bf00      	nop
 8005918:	40023800 	.word	0x40023800

0800591c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d101      	bne.n	8005930 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	e0cc      	b.n	8005aca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005930:	4b68      	ldr	r3, [pc, #416]	@ (8005ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0307 	and.w	r3, r3, #7
 8005938:	683a      	ldr	r2, [r7, #0]
 800593a:	429a      	cmp	r2, r3
 800593c:	d90c      	bls.n	8005958 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800593e:	4b65      	ldr	r3, [pc, #404]	@ (8005ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8005940:	683a      	ldr	r2, [r7, #0]
 8005942:	b2d2      	uxtb	r2, r2
 8005944:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005946:	4b63      	ldr	r3, [pc, #396]	@ (8005ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 0307 	and.w	r3, r3, #7
 800594e:	683a      	ldr	r2, [r7, #0]
 8005950:	429a      	cmp	r2, r3
 8005952:	d001      	beq.n	8005958 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e0b8      	b.n	8005aca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f003 0302 	and.w	r3, r3, #2
 8005960:	2b00      	cmp	r3, #0
 8005962:	d020      	beq.n	80059a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 0304 	and.w	r3, r3, #4
 800596c:	2b00      	cmp	r3, #0
 800596e:	d005      	beq.n	800597c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005970:	4b59      	ldr	r3, [pc, #356]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	4a58      	ldr	r2, [pc, #352]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8005976:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800597a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f003 0308 	and.w	r3, r3, #8
 8005984:	2b00      	cmp	r3, #0
 8005986:	d005      	beq.n	8005994 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005988:	4b53      	ldr	r3, [pc, #332]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	4a52      	ldr	r2, [pc, #328]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 800598e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005992:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005994:	4b50      	ldr	r3, [pc, #320]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	494d      	ldr	r1, [pc, #308]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80059a2:	4313      	orrs	r3, r2
 80059a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 0301 	and.w	r3, r3, #1
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d044      	beq.n	8005a3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d107      	bne.n	80059ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059ba:	4b47      	ldr	r3, [pc, #284]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d119      	bne.n	80059fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e07f      	b.n	8005aca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	d003      	beq.n	80059da <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80059d6:	2b03      	cmp	r3, #3
 80059d8:	d107      	bne.n	80059ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059da:	4b3f      	ldr	r3, [pc, #252]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d109      	bne.n	80059fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e06f      	b.n	8005aca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059ea:	4b3b      	ldr	r3, [pc, #236]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0302 	and.w	r3, r3, #2
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d101      	bne.n	80059fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059f6:	2301      	movs	r3, #1
 80059f8:	e067      	b.n	8005aca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80059fa:	4b37      	ldr	r3, [pc, #220]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80059fc:	689b      	ldr	r3, [r3, #8]
 80059fe:	f023 0203 	bic.w	r2, r3, #3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	4934      	ldr	r1, [pc, #208]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a0c:	f7fd fe12 	bl	8003634 <HAL_GetTick>
 8005a10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a12:	e00a      	b.n	8005a2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a14:	f7fd fe0e 	bl	8003634 <HAL_GetTick>
 8005a18:	4602      	mov	r2, r0
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	1ad3      	subs	r3, r2, r3
 8005a1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d901      	bls.n	8005a2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005a26:	2303      	movs	r3, #3
 8005a28:	e04f      	b.n	8005aca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a2a:	4b2b      	ldr	r3, [pc, #172]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	f003 020c 	and.w	r2, r3, #12
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d1eb      	bne.n	8005a14 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a3c:	4b25      	ldr	r3, [pc, #148]	@ (8005ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f003 0307 	and.w	r3, r3, #7
 8005a44:	683a      	ldr	r2, [r7, #0]
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d20c      	bcs.n	8005a64 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a4a:	4b22      	ldr	r3, [pc, #136]	@ (8005ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8005a4c:	683a      	ldr	r2, [r7, #0]
 8005a4e:	b2d2      	uxtb	r2, r2
 8005a50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a52:	4b20      	ldr	r3, [pc, #128]	@ (8005ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f003 0307 	and.w	r3, r3, #7
 8005a5a:	683a      	ldr	r2, [r7, #0]
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d001      	beq.n	8005a64 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005a60:	2301      	movs	r3, #1
 8005a62:	e032      	b.n	8005aca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f003 0304 	and.w	r3, r3, #4
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d008      	beq.n	8005a82 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a70:	4b19      	ldr	r3, [pc, #100]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	4916      	ldr	r1, [pc, #88]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f003 0308 	and.w	r3, r3, #8
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d009      	beq.n	8005aa2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a8e:	4b12      	ldr	r3, [pc, #72]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	00db      	lsls	r3, r3, #3
 8005a9c:	490e      	ldr	r1, [pc, #56]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005aa2:	f000 f821 	bl	8005ae8 <HAL_RCC_GetSysClockFreq>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8005ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	091b      	lsrs	r3, r3, #4
 8005aae:	f003 030f 	and.w	r3, r3, #15
 8005ab2:	490a      	ldr	r1, [pc, #40]	@ (8005adc <HAL_RCC_ClockConfig+0x1c0>)
 8005ab4:	5ccb      	ldrb	r3, [r1, r3]
 8005ab6:	fa22 f303 	lsr.w	r3, r2, r3
 8005aba:	4a09      	ldr	r2, [pc, #36]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8005abc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005abe:	4b09      	ldr	r3, [pc, #36]	@ (8005ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f7fd fd72 	bl	80035ac <HAL_InitTick>

  return HAL_OK;
 8005ac8:	2300      	movs	r3, #0
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3710      	adds	r7, #16
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	bf00      	nop
 8005ad4:	40023c00 	.word	0x40023c00
 8005ad8:	40023800 	.word	0x40023800
 8005adc:	0801eccc 	.word	0x0801eccc
 8005ae0:	20000014 	.word	0x20000014
 8005ae4:	20000018 	.word	0x20000018

08005ae8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ae8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005aec:	b090      	sub	sp, #64	@ 0x40
 8005aee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005af0:	2300      	movs	r3, #0
 8005af2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005af4:	2300      	movs	r3, #0
 8005af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005af8:	2300      	movs	r3, #0
 8005afa:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005afc:	2300      	movs	r3, #0
 8005afe:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b00:	4b59      	ldr	r3, [pc, #356]	@ (8005c68 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	f003 030c 	and.w	r3, r3, #12
 8005b08:	2b08      	cmp	r3, #8
 8005b0a:	d00d      	beq.n	8005b28 <HAL_RCC_GetSysClockFreq+0x40>
 8005b0c:	2b08      	cmp	r3, #8
 8005b0e:	f200 80a1 	bhi.w	8005c54 <HAL_RCC_GetSysClockFreq+0x16c>
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d002      	beq.n	8005b1c <HAL_RCC_GetSysClockFreq+0x34>
 8005b16:	2b04      	cmp	r3, #4
 8005b18:	d003      	beq.n	8005b22 <HAL_RCC_GetSysClockFreq+0x3a>
 8005b1a:	e09b      	b.n	8005c54 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b1c:	4b53      	ldr	r3, [pc, #332]	@ (8005c6c <HAL_RCC_GetSysClockFreq+0x184>)
 8005b1e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b20:	e09b      	b.n	8005c5a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b22:	4b53      	ldr	r3, [pc, #332]	@ (8005c70 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b24:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b26:	e098      	b.n	8005c5a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b28:	4b4f      	ldr	r3, [pc, #316]	@ (8005c68 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005b30:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b32:	4b4d      	ldr	r3, [pc, #308]	@ (8005c68 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d028      	beq.n	8005b90 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b3e:	4b4a      	ldr	r3, [pc, #296]	@ (8005c68 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	099b      	lsrs	r3, r3, #6
 8005b44:	2200      	movs	r2, #0
 8005b46:	623b      	str	r3, [r7, #32]
 8005b48:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b4a:	6a3b      	ldr	r3, [r7, #32]
 8005b4c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005b50:	2100      	movs	r1, #0
 8005b52:	4b47      	ldr	r3, [pc, #284]	@ (8005c70 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b54:	fb03 f201 	mul.w	r2, r3, r1
 8005b58:	2300      	movs	r3, #0
 8005b5a:	fb00 f303 	mul.w	r3, r0, r3
 8005b5e:	4413      	add	r3, r2
 8005b60:	4a43      	ldr	r2, [pc, #268]	@ (8005c70 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b62:	fba0 1202 	umull	r1, r2, r0, r2
 8005b66:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b68:	460a      	mov	r2, r1
 8005b6a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005b6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b6e:	4413      	add	r3, r2
 8005b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b74:	2200      	movs	r2, #0
 8005b76:	61bb      	str	r3, [r7, #24]
 8005b78:	61fa      	str	r2, [r7, #28]
 8005b7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b7e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005b82:	f7fb f8e9 	bl	8000d58 <__aeabi_uldivmod>
 8005b86:	4602      	mov	r2, r0
 8005b88:	460b      	mov	r3, r1
 8005b8a:	4613      	mov	r3, r2
 8005b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b8e:	e053      	b.n	8005c38 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b90:	4b35      	ldr	r3, [pc, #212]	@ (8005c68 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	099b      	lsrs	r3, r3, #6
 8005b96:	2200      	movs	r2, #0
 8005b98:	613b      	str	r3, [r7, #16]
 8005b9a:	617a      	str	r2, [r7, #20]
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005ba2:	f04f 0b00 	mov.w	fp, #0
 8005ba6:	4652      	mov	r2, sl
 8005ba8:	465b      	mov	r3, fp
 8005baa:	f04f 0000 	mov.w	r0, #0
 8005bae:	f04f 0100 	mov.w	r1, #0
 8005bb2:	0159      	lsls	r1, r3, #5
 8005bb4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005bb8:	0150      	lsls	r0, r2, #5
 8005bba:	4602      	mov	r2, r0
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	ebb2 080a 	subs.w	r8, r2, sl
 8005bc2:	eb63 090b 	sbc.w	r9, r3, fp
 8005bc6:	f04f 0200 	mov.w	r2, #0
 8005bca:	f04f 0300 	mov.w	r3, #0
 8005bce:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005bd2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005bd6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005bda:	ebb2 0408 	subs.w	r4, r2, r8
 8005bde:	eb63 0509 	sbc.w	r5, r3, r9
 8005be2:	f04f 0200 	mov.w	r2, #0
 8005be6:	f04f 0300 	mov.w	r3, #0
 8005bea:	00eb      	lsls	r3, r5, #3
 8005bec:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bf0:	00e2      	lsls	r2, r4, #3
 8005bf2:	4614      	mov	r4, r2
 8005bf4:	461d      	mov	r5, r3
 8005bf6:	eb14 030a 	adds.w	r3, r4, sl
 8005bfa:	603b      	str	r3, [r7, #0]
 8005bfc:	eb45 030b 	adc.w	r3, r5, fp
 8005c00:	607b      	str	r3, [r7, #4]
 8005c02:	f04f 0200 	mov.w	r2, #0
 8005c06:	f04f 0300 	mov.w	r3, #0
 8005c0a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005c0e:	4629      	mov	r1, r5
 8005c10:	028b      	lsls	r3, r1, #10
 8005c12:	4621      	mov	r1, r4
 8005c14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005c18:	4621      	mov	r1, r4
 8005c1a:	028a      	lsls	r2, r1, #10
 8005c1c:	4610      	mov	r0, r2
 8005c1e:	4619      	mov	r1, r3
 8005c20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c22:	2200      	movs	r2, #0
 8005c24:	60bb      	str	r3, [r7, #8]
 8005c26:	60fa      	str	r2, [r7, #12]
 8005c28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c2c:	f7fb f894 	bl	8000d58 <__aeabi_uldivmod>
 8005c30:	4602      	mov	r2, r0
 8005c32:	460b      	mov	r3, r1
 8005c34:	4613      	mov	r3, r2
 8005c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005c38:	4b0b      	ldr	r3, [pc, #44]	@ (8005c68 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	0c1b      	lsrs	r3, r3, #16
 8005c3e:	f003 0303 	and.w	r3, r3, #3
 8005c42:	3301      	adds	r3, #1
 8005c44:	005b      	lsls	r3, r3, #1
 8005c46:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005c48:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c50:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c52:	e002      	b.n	8005c5a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c54:	4b05      	ldr	r3, [pc, #20]	@ (8005c6c <HAL_RCC_GetSysClockFreq+0x184>)
 8005c56:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3740      	adds	r7, #64	@ 0x40
 8005c60:	46bd      	mov	sp, r7
 8005c62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c66:	bf00      	nop
 8005c68:	40023800 	.word	0x40023800
 8005c6c:	00f42400 	.word	0x00f42400
 8005c70:	017d7840 	.word	0x017d7840

08005c74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c74:	b480      	push	{r7}
 8005c76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c78:	4b03      	ldr	r3, [pc, #12]	@ (8005c88 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop
 8005c88:	20000014 	.word	0x20000014

08005c8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005c90:	f7ff fff0 	bl	8005c74 <HAL_RCC_GetHCLKFreq>
 8005c94:	4602      	mov	r2, r0
 8005c96:	4b05      	ldr	r3, [pc, #20]	@ (8005cac <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	0a9b      	lsrs	r3, r3, #10
 8005c9c:	f003 0307 	and.w	r3, r3, #7
 8005ca0:	4903      	ldr	r1, [pc, #12]	@ (8005cb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ca2:	5ccb      	ldrb	r3, [r1, r3]
 8005ca4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	40023800 	.word	0x40023800
 8005cb0:	0801ecdc 	.word	0x0801ecdc

08005cb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005cb8:	f7ff ffdc 	bl	8005c74 <HAL_RCC_GetHCLKFreq>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	4b05      	ldr	r3, [pc, #20]	@ (8005cd4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	0b5b      	lsrs	r3, r3, #13
 8005cc4:	f003 0307 	and.w	r3, r3, #7
 8005cc8:	4903      	ldr	r1, [pc, #12]	@ (8005cd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cca:	5ccb      	ldrb	r3, [r1, r3]
 8005ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	40023800 	.word	0x40023800
 8005cd8:	0801ecdc 	.word	0x0801ecdc

08005cdc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b082      	sub	sp, #8
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d101      	bne.n	8005cee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e041      	b.n	8005d72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cf4:	b2db      	uxtb	r3, r3
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d106      	bne.n	8005d08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f7fd f820 	bl	8002d48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2202      	movs	r2, #2
 8005d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	3304      	adds	r3, #4
 8005d18:	4619      	mov	r1, r3
 8005d1a:	4610      	mov	r0, r2
 8005d1c:	f000 fe14 	bl	8006948 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3708      	adds	r7, #8
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}
	...

08005d7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b085      	sub	sp, #20
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d8a:	b2db      	uxtb	r3, r3
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d001      	beq.n	8005d94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	e044      	b.n	8005e1e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2202      	movs	r2, #2
 8005d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	68da      	ldr	r2, [r3, #12]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f042 0201 	orr.w	r2, r2, #1
 8005daa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a1e      	ldr	r2, [pc, #120]	@ (8005e2c <HAL_TIM_Base_Start_IT+0xb0>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d018      	beq.n	8005de8 <HAL_TIM_Base_Start_IT+0x6c>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dbe:	d013      	beq.n	8005de8 <HAL_TIM_Base_Start_IT+0x6c>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a1a      	ldr	r2, [pc, #104]	@ (8005e30 <HAL_TIM_Base_Start_IT+0xb4>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d00e      	beq.n	8005de8 <HAL_TIM_Base_Start_IT+0x6c>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a19      	ldr	r2, [pc, #100]	@ (8005e34 <HAL_TIM_Base_Start_IT+0xb8>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d009      	beq.n	8005de8 <HAL_TIM_Base_Start_IT+0x6c>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a17      	ldr	r2, [pc, #92]	@ (8005e38 <HAL_TIM_Base_Start_IT+0xbc>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d004      	beq.n	8005de8 <HAL_TIM_Base_Start_IT+0x6c>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a16      	ldr	r2, [pc, #88]	@ (8005e3c <HAL_TIM_Base_Start_IT+0xc0>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d111      	bne.n	8005e0c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	f003 0307 	and.w	r3, r3, #7
 8005df2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2b06      	cmp	r3, #6
 8005df8:	d010      	beq.n	8005e1c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f042 0201 	orr.w	r2, r2, #1
 8005e08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e0a:	e007      	b.n	8005e1c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f042 0201 	orr.w	r2, r2, #1
 8005e1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3714      	adds	r7, #20
 8005e22:	46bd      	mov	sp, r7
 8005e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e28:	4770      	bx	lr
 8005e2a:	bf00      	nop
 8005e2c:	40010000 	.word	0x40010000
 8005e30:	40000400 	.word	0x40000400
 8005e34:	40000800 	.word	0x40000800
 8005e38:	40000c00 	.word	0x40000c00
 8005e3c:	40014000 	.word	0x40014000

08005e40 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b082      	sub	sp, #8
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d101      	bne.n	8005e52 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e041      	b.n	8005ed6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e58:	b2db      	uxtb	r3, r3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d106      	bne.n	8005e6c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f7fd f822 	bl	8002eb0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2202      	movs	r2, #2
 8005e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	3304      	adds	r3, #4
 8005e7c:	4619      	mov	r1, r3
 8005e7e:	4610      	mov	r0, r2
 8005e80:	f000 fd62 	bl	8006948 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2201      	movs	r2, #1
 8005e88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2201      	movs	r2, #1
 8005e98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3708      	adds	r7, #8
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
	...

08005ee0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b084      	sub	sp, #16
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d109      	bne.n	8005f04 <HAL_TIM_PWM_Start+0x24>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	bf14      	ite	ne
 8005efc:	2301      	movne	r3, #1
 8005efe:	2300      	moveq	r3, #0
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	e022      	b.n	8005f4a <HAL_TIM_PWM_Start+0x6a>
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	2b04      	cmp	r3, #4
 8005f08:	d109      	bne.n	8005f1e <HAL_TIM_PWM_Start+0x3e>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	bf14      	ite	ne
 8005f16:	2301      	movne	r3, #1
 8005f18:	2300      	moveq	r3, #0
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	e015      	b.n	8005f4a <HAL_TIM_PWM_Start+0x6a>
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	2b08      	cmp	r3, #8
 8005f22:	d109      	bne.n	8005f38 <HAL_TIM_PWM_Start+0x58>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	bf14      	ite	ne
 8005f30:	2301      	movne	r3, #1
 8005f32:	2300      	moveq	r3, #0
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	e008      	b.n	8005f4a <HAL_TIM_PWM_Start+0x6a>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	bf14      	ite	ne
 8005f44:	2301      	movne	r3, #1
 8005f46:	2300      	moveq	r3, #0
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d001      	beq.n	8005f52 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e068      	b.n	8006024 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d104      	bne.n	8005f62 <HAL_TIM_PWM_Start+0x82>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2202      	movs	r2, #2
 8005f5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f60:	e013      	b.n	8005f8a <HAL_TIM_PWM_Start+0xaa>
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	2b04      	cmp	r3, #4
 8005f66:	d104      	bne.n	8005f72 <HAL_TIM_PWM_Start+0x92>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2202      	movs	r2, #2
 8005f6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f70:	e00b      	b.n	8005f8a <HAL_TIM_PWM_Start+0xaa>
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	2b08      	cmp	r3, #8
 8005f76:	d104      	bne.n	8005f82 <HAL_TIM_PWM_Start+0xa2>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2202      	movs	r2, #2
 8005f7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f80:	e003      	b.n	8005f8a <HAL_TIM_PWM_Start+0xaa>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2202      	movs	r2, #2
 8005f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	6839      	ldr	r1, [r7, #0]
 8005f92:	4618      	mov	r0, r3
 8005f94:	f000 ff84 	bl	8006ea0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a23      	ldr	r2, [pc, #140]	@ (800602c <HAL_TIM_PWM_Start+0x14c>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d107      	bne.n	8005fb2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005fb0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a1d      	ldr	r2, [pc, #116]	@ (800602c <HAL_TIM_PWM_Start+0x14c>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d018      	beq.n	8005fee <HAL_TIM_PWM_Start+0x10e>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fc4:	d013      	beq.n	8005fee <HAL_TIM_PWM_Start+0x10e>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a19      	ldr	r2, [pc, #100]	@ (8006030 <HAL_TIM_PWM_Start+0x150>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d00e      	beq.n	8005fee <HAL_TIM_PWM_Start+0x10e>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a17      	ldr	r2, [pc, #92]	@ (8006034 <HAL_TIM_PWM_Start+0x154>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d009      	beq.n	8005fee <HAL_TIM_PWM_Start+0x10e>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a16      	ldr	r2, [pc, #88]	@ (8006038 <HAL_TIM_PWM_Start+0x158>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d004      	beq.n	8005fee <HAL_TIM_PWM_Start+0x10e>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a14      	ldr	r2, [pc, #80]	@ (800603c <HAL_TIM_PWM_Start+0x15c>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d111      	bne.n	8006012 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	f003 0307 	and.w	r3, r3, #7
 8005ff8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2b06      	cmp	r3, #6
 8005ffe:	d010      	beq.n	8006022 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f042 0201 	orr.w	r2, r2, #1
 800600e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006010:	e007      	b.n	8006022 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f042 0201 	orr.w	r2, r2, #1
 8006020:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006022:	2300      	movs	r3, #0
}
 8006024:	4618      	mov	r0, r3
 8006026:	3710      	adds	r7, #16
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}
 800602c:	40010000 	.word	0x40010000
 8006030:	40000400 	.word	0x40000400
 8006034:	40000800 	.word	0x40000800
 8006038:	40000c00 	.word	0x40000c00
 800603c:	40014000 	.word	0x40014000

08006040 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b086      	sub	sp, #24
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d101      	bne.n	8006054 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	e097      	b.n	8006184 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800605a:	b2db      	uxtb	r3, r3
 800605c:	2b00      	cmp	r3, #0
 800605e:	d106      	bne.n	800606e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2200      	movs	r2, #0
 8006064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f7fc fe95 	bl	8002d98 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2202      	movs	r2, #2
 8006072:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	6812      	ldr	r2, [r2, #0]
 8006080:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006084:	f023 0307 	bic.w	r3, r3, #7
 8006088:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	3304      	adds	r3, #4
 8006092:	4619      	mov	r1, r3
 8006094:	4610      	mov	r0, r2
 8006096:	f000 fc57 	bl	8006948 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	699b      	ldr	r3, [r3, #24]
 80060a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	6a1b      	ldr	r3, [r3, #32]
 80060b0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	697a      	ldr	r2, [r7, #20]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060c2:	f023 0303 	bic.w	r3, r3, #3
 80060c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	689a      	ldr	r2, [r3, #8]
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	699b      	ldr	r3, [r3, #24]
 80060d0:	021b      	lsls	r3, r3, #8
 80060d2:	4313      	orrs	r3, r2
 80060d4:	693a      	ldr	r2, [r7, #16]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80060e0:	f023 030c 	bic.w	r3, r3, #12
 80060e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80060ec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	68da      	ldr	r2, [r3, #12]
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	69db      	ldr	r3, [r3, #28]
 80060fa:	021b      	lsls	r3, r3, #8
 80060fc:	4313      	orrs	r3, r2
 80060fe:	693a      	ldr	r2, [r7, #16]
 8006100:	4313      	orrs	r3, r2
 8006102:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	691b      	ldr	r3, [r3, #16]
 8006108:	011a      	lsls	r2, r3, #4
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	6a1b      	ldr	r3, [r3, #32]
 800610e:	031b      	lsls	r3, r3, #12
 8006110:	4313      	orrs	r3, r2
 8006112:	693a      	ldr	r2, [r7, #16]
 8006114:	4313      	orrs	r3, r2
 8006116:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800611e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006126:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	685a      	ldr	r2, [r3, #4]
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	695b      	ldr	r3, [r3, #20]
 8006130:	011b      	lsls	r3, r3, #4
 8006132:	4313      	orrs	r3, r2
 8006134:	68fa      	ldr	r2, [r7, #12]
 8006136:	4313      	orrs	r3, r2
 8006138:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	697a      	ldr	r2, [r7, #20]
 8006140:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	693a      	ldr	r2, [r7, #16]
 8006148:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	68fa      	ldr	r2, [r7, #12]
 8006150:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2201      	movs	r2, #1
 8006156:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2201      	movs	r2, #1
 800615e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2201      	movs	r2, #1
 8006166:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2201      	movs	r2, #1
 800616e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2201      	movs	r2, #1
 8006176:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2201      	movs	r2, #1
 800617e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006182:	2300      	movs	r3, #0
}
 8006184:	4618      	mov	r0, r3
 8006186:	3718      	adds	r7, #24
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}

0800618c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800619c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80061a4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80061ac:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80061b4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d110      	bne.n	80061de <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80061bc:	7bfb      	ldrb	r3, [r7, #15]
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d102      	bne.n	80061c8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80061c2:	7b7b      	ldrb	r3, [r7, #13]
 80061c4:	2b01      	cmp	r3, #1
 80061c6:	d001      	beq.n	80061cc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80061c8:	2301      	movs	r3, #1
 80061ca:	e069      	b.n	80062a0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2202      	movs	r2, #2
 80061d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2202      	movs	r2, #2
 80061d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061dc:	e031      	b.n	8006242 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	2b04      	cmp	r3, #4
 80061e2:	d110      	bne.n	8006206 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80061e4:	7bbb      	ldrb	r3, [r7, #14]
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d102      	bne.n	80061f0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80061ea:	7b3b      	ldrb	r3, [r7, #12]
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d001      	beq.n	80061f4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80061f0:	2301      	movs	r3, #1
 80061f2:	e055      	b.n	80062a0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2202      	movs	r2, #2
 80061f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2202      	movs	r2, #2
 8006200:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006204:	e01d      	b.n	8006242 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006206:	7bfb      	ldrb	r3, [r7, #15]
 8006208:	2b01      	cmp	r3, #1
 800620a:	d108      	bne.n	800621e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800620c:	7bbb      	ldrb	r3, [r7, #14]
 800620e:	2b01      	cmp	r3, #1
 8006210:	d105      	bne.n	800621e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006212:	7b7b      	ldrb	r3, [r7, #13]
 8006214:	2b01      	cmp	r3, #1
 8006216:	d102      	bne.n	800621e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006218:	7b3b      	ldrb	r3, [r7, #12]
 800621a:	2b01      	cmp	r3, #1
 800621c:	d001      	beq.n	8006222 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e03e      	b.n	80062a0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2202      	movs	r2, #2
 8006226:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2202      	movs	r2, #2
 800622e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2202      	movs	r2, #2
 8006236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2202      	movs	r2, #2
 800623e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d003      	beq.n	8006250 <HAL_TIM_Encoder_Start+0xc4>
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	2b04      	cmp	r3, #4
 800624c:	d008      	beq.n	8006260 <HAL_TIM_Encoder_Start+0xd4>
 800624e:	e00f      	b.n	8006270 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	2201      	movs	r2, #1
 8006256:	2100      	movs	r1, #0
 8006258:	4618      	mov	r0, r3
 800625a:	f000 fe21 	bl	8006ea0 <TIM_CCxChannelCmd>
      break;
 800625e:	e016      	b.n	800628e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	2201      	movs	r2, #1
 8006266:	2104      	movs	r1, #4
 8006268:	4618      	mov	r0, r3
 800626a:	f000 fe19 	bl	8006ea0 <TIM_CCxChannelCmd>
      break;
 800626e:	e00e      	b.n	800628e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	2201      	movs	r2, #1
 8006276:	2100      	movs	r1, #0
 8006278:	4618      	mov	r0, r3
 800627a:	f000 fe11 	bl	8006ea0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	2201      	movs	r2, #1
 8006284:	2104      	movs	r1, #4
 8006286:	4618      	mov	r0, r3
 8006288:	f000 fe0a 	bl	8006ea0 <TIM_CCxChannelCmd>
      break;
 800628c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f042 0201 	orr.w	r2, r2, #1
 800629c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3710      	adds	r7, #16
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80062b8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80062c0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80062c8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80062d0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d110      	bne.n	80062fa <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80062d8:	7bfb      	ldrb	r3, [r7, #15]
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d102      	bne.n	80062e4 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80062de:	7b7b      	ldrb	r3, [r7, #13]
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d001      	beq.n	80062e8 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	e089      	b.n	80063fc <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2202      	movs	r2, #2
 80062ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2202      	movs	r2, #2
 80062f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062f8:	e031      	b.n	800635e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	2b04      	cmp	r3, #4
 80062fe:	d110      	bne.n	8006322 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006300:	7bbb      	ldrb	r3, [r7, #14]
 8006302:	2b01      	cmp	r3, #1
 8006304:	d102      	bne.n	800630c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006306:	7b3b      	ldrb	r3, [r7, #12]
 8006308:	2b01      	cmp	r3, #1
 800630a:	d001      	beq.n	8006310 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800630c:	2301      	movs	r3, #1
 800630e:	e075      	b.n	80063fc <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2202      	movs	r2, #2
 8006314:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2202      	movs	r2, #2
 800631c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006320:	e01d      	b.n	800635e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006322:	7bfb      	ldrb	r3, [r7, #15]
 8006324:	2b01      	cmp	r3, #1
 8006326:	d108      	bne.n	800633a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006328:	7bbb      	ldrb	r3, [r7, #14]
 800632a:	2b01      	cmp	r3, #1
 800632c:	d105      	bne.n	800633a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800632e:	7b7b      	ldrb	r3, [r7, #13]
 8006330:	2b01      	cmp	r3, #1
 8006332:	d102      	bne.n	800633a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006334:	7b3b      	ldrb	r3, [r7, #12]
 8006336:	2b01      	cmp	r3, #1
 8006338:	d001      	beq.n	800633e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800633a:	2301      	movs	r3, #1
 800633c:	e05e      	b.n	80063fc <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2202      	movs	r2, #2
 8006342:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2202      	movs	r2, #2
 800634a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2202      	movs	r2, #2
 8006352:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2202      	movs	r2, #2
 800635a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d003      	beq.n	800636c <HAL_TIM_Encoder_Start_IT+0xc4>
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	2b04      	cmp	r3, #4
 8006368:	d010      	beq.n	800638c <HAL_TIM_Encoder_Start_IT+0xe4>
 800636a:	e01f      	b.n	80063ac <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	2201      	movs	r2, #1
 8006372:	2100      	movs	r1, #0
 8006374:	4618      	mov	r0, r3
 8006376:	f000 fd93 	bl	8006ea0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	68da      	ldr	r2, [r3, #12]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f042 0202 	orr.w	r2, r2, #2
 8006388:	60da      	str	r2, [r3, #12]
      break;
 800638a:	e02e      	b.n	80063ea <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	2201      	movs	r2, #1
 8006392:	2104      	movs	r1, #4
 8006394:	4618      	mov	r0, r3
 8006396:	f000 fd83 	bl	8006ea0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	68da      	ldr	r2, [r3, #12]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f042 0204 	orr.w	r2, r2, #4
 80063a8:	60da      	str	r2, [r3, #12]
      break;
 80063aa:	e01e      	b.n	80063ea <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2201      	movs	r2, #1
 80063b2:	2100      	movs	r1, #0
 80063b4:	4618      	mov	r0, r3
 80063b6:	f000 fd73 	bl	8006ea0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	2201      	movs	r2, #1
 80063c0:	2104      	movs	r1, #4
 80063c2:	4618      	mov	r0, r3
 80063c4:	f000 fd6c 	bl	8006ea0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68da      	ldr	r2, [r3, #12]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f042 0202 	orr.w	r2, r2, #2
 80063d6:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68da      	ldr	r2, [r3, #12]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f042 0204 	orr.w	r2, r2, #4
 80063e6:	60da      	str	r2, [r3, #12]
      break;
 80063e8:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f042 0201 	orr.w	r2, r2, #1
 80063f8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80063fa:	2300      	movs	r3, #0
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	3710      	adds	r7, #16
 8006400:	46bd      	mov	sp, r7
 8006402:	bd80      	pop	{r7, pc}

08006404 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b084      	sub	sp, #16
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	68db      	ldr	r3, [r3, #12]
 8006412:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	691b      	ldr	r3, [r3, #16]
 800641a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	f003 0302 	and.w	r3, r3, #2
 8006422:	2b00      	cmp	r3, #0
 8006424:	d020      	beq.n	8006468 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	f003 0302 	and.w	r3, r3, #2
 800642c:	2b00      	cmp	r3, #0
 800642e:	d01b      	beq.n	8006468 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f06f 0202 	mvn.w	r2, #2
 8006438:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2201      	movs	r2, #1
 800643e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	699b      	ldr	r3, [r3, #24]
 8006446:	f003 0303 	and.w	r3, r3, #3
 800644a:	2b00      	cmp	r3, #0
 800644c:	d003      	beq.n	8006456 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 fa5b 	bl	800690a <HAL_TIM_IC_CaptureCallback>
 8006454:	e005      	b.n	8006462 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f000 fa4d 	bl	80068f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f000 fa5e 	bl	800691e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	f003 0304 	and.w	r3, r3, #4
 800646e:	2b00      	cmp	r3, #0
 8006470:	d020      	beq.n	80064b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f003 0304 	and.w	r3, r3, #4
 8006478:	2b00      	cmp	r3, #0
 800647a:	d01b      	beq.n	80064b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f06f 0204 	mvn.w	r2, #4
 8006484:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2202      	movs	r2, #2
 800648a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	699b      	ldr	r3, [r3, #24]
 8006492:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006496:	2b00      	cmp	r3, #0
 8006498:	d003      	beq.n	80064a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 fa35 	bl	800690a <HAL_TIM_IC_CaptureCallback>
 80064a0:	e005      	b.n	80064ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f000 fa27 	bl	80068f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f000 fa38 	bl	800691e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2200      	movs	r2, #0
 80064b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	f003 0308 	and.w	r3, r3, #8
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d020      	beq.n	8006500 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	f003 0308 	and.w	r3, r3, #8
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d01b      	beq.n	8006500 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f06f 0208 	mvn.w	r2, #8
 80064d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2204      	movs	r2, #4
 80064d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	69db      	ldr	r3, [r3, #28]
 80064de:	f003 0303 	and.w	r3, r3, #3
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d003      	beq.n	80064ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f000 fa0f 	bl	800690a <HAL_TIM_IC_CaptureCallback>
 80064ec:	e005      	b.n	80064fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f000 fa01 	bl	80068f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	f000 fa12 	bl	800691e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	f003 0310 	and.w	r3, r3, #16
 8006506:	2b00      	cmp	r3, #0
 8006508:	d020      	beq.n	800654c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	f003 0310 	and.w	r3, r3, #16
 8006510:	2b00      	cmp	r3, #0
 8006512:	d01b      	beq.n	800654c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f06f 0210 	mvn.w	r2, #16
 800651c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2208      	movs	r2, #8
 8006522:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	69db      	ldr	r3, [r3, #28]
 800652a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800652e:	2b00      	cmp	r3, #0
 8006530:	d003      	beq.n	800653a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 f9e9 	bl	800690a <HAL_TIM_IC_CaptureCallback>
 8006538:	e005      	b.n	8006546 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 f9db 	bl	80068f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f000 f9ec 	bl	800691e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2200      	movs	r2, #0
 800654a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	f003 0301 	and.w	r3, r3, #1
 8006552:	2b00      	cmp	r3, #0
 8006554:	d00c      	beq.n	8006570 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f003 0301 	and.w	r3, r3, #1
 800655c:	2b00      	cmp	r3, #0
 800655e:	d007      	beq.n	8006570 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f06f 0201 	mvn.w	r2, #1
 8006568:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f7fc f998 	bl	80028a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006576:	2b00      	cmp	r3, #0
 8006578:	d00c      	beq.n	8006594 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006580:	2b00      	cmp	r3, #0
 8006582:	d007      	beq.n	8006594 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800658c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f000 fd24 	bl	8006fdc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800659a:	2b00      	cmp	r3, #0
 800659c:	d00c      	beq.n	80065b8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d007      	beq.n	80065b8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80065b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f000 f9bd 	bl	8006932 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	f003 0320 	and.w	r3, r3, #32
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d00c      	beq.n	80065dc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	f003 0320 	and.w	r3, r3, #32
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d007      	beq.n	80065dc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f06f 0220 	mvn.w	r2, #32
 80065d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f000 fcf6 	bl	8006fc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80065dc:	bf00      	nop
 80065de:	3710      	adds	r7, #16
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b086      	sub	sp, #24
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065f0:	2300      	movs	r3, #0
 80065f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	d101      	bne.n	8006602 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80065fe:	2302      	movs	r3, #2
 8006600:	e0ae      	b.n	8006760 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2201      	movs	r2, #1
 8006606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2b0c      	cmp	r3, #12
 800660e:	f200 809f 	bhi.w	8006750 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006612:	a201      	add	r2, pc, #4	@ (adr r2, 8006618 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006618:	0800664d 	.word	0x0800664d
 800661c:	08006751 	.word	0x08006751
 8006620:	08006751 	.word	0x08006751
 8006624:	08006751 	.word	0x08006751
 8006628:	0800668d 	.word	0x0800668d
 800662c:	08006751 	.word	0x08006751
 8006630:	08006751 	.word	0x08006751
 8006634:	08006751 	.word	0x08006751
 8006638:	080066cf 	.word	0x080066cf
 800663c:	08006751 	.word	0x08006751
 8006640:	08006751 	.word	0x08006751
 8006644:	08006751 	.word	0x08006751
 8006648:	0800670f 	.word	0x0800670f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	68b9      	ldr	r1, [r7, #8]
 8006652:	4618      	mov	r0, r3
 8006654:	f000 f9fe 	bl	8006a54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	699a      	ldr	r2, [r3, #24]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f042 0208 	orr.w	r2, r2, #8
 8006666:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	699a      	ldr	r2, [r3, #24]
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f022 0204 	bic.w	r2, r2, #4
 8006676:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	6999      	ldr	r1, [r3, #24]
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	691a      	ldr	r2, [r3, #16]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	430a      	orrs	r2, r1
 8006688:	619a      	str	r2, [r3, #24]
      break;
 800668a:	e064      	b.n	8006756 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	68b9      	ldr	r1, [r7, #8]
 8006692:	4618      	mov	r0, r3
 8006694:	f000 fa44 	bl	8006b20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	699a      	ldr	r2, [r3, #24]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	699a      	ldr	r2, [r3, #24]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	6999      	ldr	r1, [r3, #24]
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	691b      	ldr	r3, [r3, #16]
 80066c2:	021a      	lsls	r2, r3, #8
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	430a      	orrs	r2, r1
 80066ca:	619a      	str	r2, [r3, #24]
      break;
 80066cc:	e043      	b.n	8006756 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	68b9      	ldr	r1, [r7, #8]
 80066d4:	4618      	mov	r0, r3
 80066d6:	f000 fa8f 	bl	8006bf8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	69da      	ldr	r2, [r3, #28]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f042 0208 	orr.w	r2, r2, #8
 80066e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	69da      	ldr	r2, [r3, #28]
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f022 0204 	bic.w	r2, r2, #4
 80066f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	69d9      	ldr	r1, [r3, #28]
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	691a      	ldr	r2, [r3, #16]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	430a      	orrs	r2, r1
 800670a:	61da      	str	r2, [r3, #28]
      break;
 800670c:	e023      	b.n	8006756 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	68b9      	ldr	r1, [r7, #8]
 8006714:	4618      	mov	r0, r3
 8006716:	f000 fad9 	bl	8006ccc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	69da      	ldr	r2, [r3, #28]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006728:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	69da      	ldr	r2, [r3, #28]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006738:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	69d9      	ldr	r1, [r3, #28]
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	691b      	ldr	r3, [r3, #16]
 8006744:	021a      	lsls	r2, r3, #8
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	430a      	orrs	r2, r1
 800674c:	61da      	str	r2, [r3, #28]
      break;
 800674e:	e002      	b.n	8006756 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	75fb      	strb	r3, [r7, #23]
      break;
 8006754:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2200      	movs	r2, #0
 800675a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800675e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006760:	4618      	mov	r0, r3
 8006762:	3718      	adds	r7, #24
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}

08006768 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006772:	2300      	movs	r3, #0
 8006774:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800677c:	2b01      	cmp	r3, #1
 800677e:	d101      	bne.n	8006784 <HAL_TIM_ConfigClockSource+0x1c>
 8006780:	2302      	movs	r3, #2
 8006782:	e0b4      	b.n	80068ee <HAL_TIM_ConfigClockSource+0x186>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2202      	movs	r2, #2
 8006790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80067a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80067aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68ba      	ldr	r2, [r7, #8]
 80067b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067bc:	d03e      	beq.n	800683c <HAL_TIM_ConfigClockSource+0xd4>
 80067be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067c2:	f200 8087 	bhi.w	80068d4 <HAL_TIM_ConfigClockSource+0x16c>
 80067c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067ca:	f000 8086 	beq.w	80068da <HAL_TIM_ConfigClockSource+0x172>
 80067ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067d2:	d87f      	bhi.n	80068d4 <HAL_TIM_ConfigClockSource+0x16c>
 80067d4:	2b70      	cmp	r3, #112	@ 0x70
 80067d6:	d01a      	beq.n	800680e <HAL_TIM_ConfigClockSource+0xa6>
 80067d8:	2b70      	cmp	r3, #112	@ 0x70
 80067da:	d87b      	bhi.n	80068d4 <HAL_TIM_ConfigClockSource+0x16c>
 80067dc:	2b60      	cmp	r3, #96	@ 0x60
 80067de:	d050      	beq.n	8006882 <HAL_TIM_ConfigClockSource+0x11a>
 80067e0:	2b60      	cmp	r3, #96	@ 0x60
 80067e2:	d877      	bhi.n	80068d4 <HAL_TIM_ConfigClockSource+0x16c>
 80067e4:	2b50      	cmp	r3, #80	@ 0x50
 80067e6:	d03c      	beq.n	8006862 <HAL_TIM_ConfigClockSource+0xfa>
 80067e8:	2b50      	cmp	r3, #80	@ 0x50
 80067ea:	d873      	bhi.n	80068d4 <HAL_TIM_ConfigClockSource+0x16c>
 80067ec:	2b40      	cmp	r3, #64	@ 0x40
 80067ee:	d058      	beq.n	80068a2 <HAL_TIM_ConfigClockSource+0x13a>
 80067f0:	2b40      	cmp	r3, #64	@ 0x40
 80067f2:	d86f      	bhi.n	80068d4 <HAL_TIM_ConfigClockSource+0x16c>
 80067f4:	2b30      	cmp	r3, #48	@ 0x30
 80067f6:	d064      	beq.n	80068c2 <HAL_TIM_ConfigClockSource+0x15a>
 80067f8:	2b30      	cmp	r3, #48	@ 0x30
 80067fa:	d86b      	bhi.n	80068d4 <HAL_TIM_ConfigClockSource+0x16c>
 80067fc:	2b20      	cmp	r3, #32
 80067fe:	d060      	beq.n	80068c2 <HAL_TIM_ConfigClockSource+0x15a>
 8006800:	2b20      	cmp	r3, #32
 8006802:	d867      	bhi.n	80068d4 <HAL_TIM_ConfigClockSource+0x16c>
 8006804:	2b00      	cmp	r3, #0
 8006806:	d05c      	beq.n	80068c2 <HAL_TIM_ConfigClockSource+0x15a>
 8006808:	2b10      	cmp	r3, #16
 800680a:	d05a      	beq.n	80068c2 <HAL_TIM_ConfigClockSource+0x15a>
 800680c:	e062      	b.n	80068d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800681e:	f000 fb1f 	bl	8006e60 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006830:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	68ba      	ldr	r2, [r7, #8]
 8006838:	609a      	str	r2, [r3, #8]
      break;
 800683a:	e04f      	b.n	80068dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800684c:	f000 fb08 	bl	8006e60 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	689a      	ldr	r2, [r3, #8]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800685e:	609a      	str	r2, [r3, #8]
      break;
 8006860:	e03c      	b.n	80068dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800686e:	461a      	mov	r2, r3
 8006870:	f000 fa7c 	bl	8006d6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2150      	movs	r1, #80	@ 0x50
 800687a:	4618      	mov	r0, r3
 800687c:	f000 fad5 	bl	8006e2a <TIM_ITRx_SetConfig>
      break;
 8006880:	e02c      	b.n	80068dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800688e:	461a      	mov	r2, r3
 8006890:	f000 fa9b 	bl	8006dca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	2160      	movs	r1, #96	@ 0x60
 800689a:	4618      	mov	r0, r3
 800689c:	f000 fac5 	bl	8006e2a <TIM_ITRx_SetConfig>
      break;
 80068a0:	e01c      	b.n	80068dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068ae:	461a      	mov	r2, r3
 80068b0:	f000 fa5c 	bl	8006d6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	2140      	movs	r1, #64	@ 0x40
 80068ba:	4618      	mov	r0, r3
 80068bc:	f000 fab5 	bl	8006e2a <TIM_ITRx_SetConfig>
      break;
 80068c0:	e00c      	b.n	80068dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4619      	mov	r1, r3
 80068cc:	4610      	mov	r0, r2
 80068ce:	f000 faac 	bl	8006e2a <TIM_ITRx_SetConfig>
      break;
 80068d2:	e003      	b.n	80068dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80068d4:	2301      	movs	r3, #1
 80068d6:	73fb      	strb	r3, [r7, #15]
      break;
 80068d8:	e000      	b.n	80068dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80068da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80068ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3710      	adds	r7, #16
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}

080068f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068f6:	b480      	push	{r7}
 80068f8:	b083      	sub	sp, #12
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80068fe:	bf00      	nop
 8006900:	370c      	adds	r7, #12
 8006902:	46bd      	mov	sp, r7
 8006904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006908:	4770      	bx	lr

0800690a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800690a:	b480      	push	{r7}
 800690c:	b083      	sub	sp, #12
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006912:	bf00      	nop
 8006914:	370c      	adds	r7, #12
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr

0800691e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800691e:	b480      	push	{r7}
 8006920:	b083      	sub	sp, #12
 8006922:	af00      	add	r7, sp, #0
 8006924:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006926:	bf00      	nop
 8006928:	370c      	adds	r7, #12
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr

08006932 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006932:	b480      	push	{r7}
 8006934:	b083      	sub	sp, #12
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800693a:	bf00      	nop
 800693c:	370c      	adds	r7, #12
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr
	...

08006948 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006948:	b480      	push	{r7}
 800694a:	b085      	sub	sp, #20
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	4a37      	ldr	r2, [pc, #220]	@ (8006a38 <TIM_Base_SetConfig+0xf0>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d00f      	beq.n	8006980 <TIM_Base_SetConfig+0x38>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006966:	d00b      	beq.n	8006980 <TIM_Base_SetConfig+0x38>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	4a34      	ldr	r2, [pc, #208]	@ (8006a3c <TIM_Base_SetConfig+0xf4>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d007      	beq.n	8006980 <TIM_Base_SetConfig+0x38>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	4a33      	ldr	r2, [pc, #204]	@ (8006a40 <TIM_Base_SetConfig+0xf8>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d003      	beq.n	8006980 <TIM_Base_SetConfig+0x38>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	4a32      	ldr	r2, [pc, #200]	@ (8006a44 <TIM_Base_SetConfig+0xfc>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d108      	bne.n	8006992 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006986:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	68fa      	ldr	r2, [r7, #12]
 800698e:	4313      	orrs	r3, r2
 8006990:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4a28      	ldr	r2, [pc, #160]	@ (8006a38 <TIM_Base_SetConfig+0xf0>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d01b      	beq.n	80069d2 <TIM_Base_SetConfig+0x8a>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069a0:	d017      	beq.n	80069d2 <TIM_Base_SetConfig+0x8a>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	4a25      	ldr	r2, [pc, #148]	@ (8006a3c <TIM_Base_SetConfig+0xf4>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d013      	beq.n	80069d2 <TIM_Base_SetConfig+0x8a>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	4a24      	ldr	r2, [pc, #144]	@ (8006a40 <TIM_Base_SetConfig+0xf8>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d00f      	beq.n	80069d2 <TIM_Base_SetConfig+0x8a>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	4a23      	ldr	r2, [pc, #140]	@ (8006a44 <TIM_Base_SetConfig+0xfc>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d00b      	beq.n	80069d2 <TIM_Base_SetConfig+0x8a>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4a22      	ldr	r2, [pc, #136]	@ (8006a48 <TIM_Base_SetConfig+0x100>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d007      	beq.n	80069d2 <TIM_Base_SetConfig+0x8a>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a21      	ldr	r2, [pc, #132]	@ (8006a4c <TIM_Base_SetConfig+0x104>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d003      	beq.n	80069d2 <TIM_Base_SetConfig+0x8a>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4a20      	ldr	r2, [pc, #128]	@ (8006a50 <TIM_Base_SetConfig+0x108>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d108      	bne.n	80069e4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	68fa      	ldr	r2, [r7, #12]
 80069e0:	4313      	orrs	r3, r2
 80069e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	695b      	ldr	r3, [r3, #20]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	689a      	ldr	r2, [r3, #8]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	4a0c      	ldr	r2, [pc, #48]	@ (8006a38 <TIM_Base_SetConfig+0xf0>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d103      	bne.n	8006a12 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	691a      	ldr	r2, [r3, #16]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f043 0204 	orr.w	r2, r3, #4
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2201      	movs	r2, #1
 8006a22:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	68fa      	ldr	r2, [r7, #12]
 8006a28:	601a      	str	r2, [r3, #0]
}
 8006a2a:	bf00      	nop
 8006a2c:	3714      	adds	r7, #20
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr
 8006a36:	bf00      	nop
 8006a38:	40010000 	.word	0x40010000
 8006a3c:	40000400 	.word	0x40000400
 8006a40:	40000800 	.word	0x40000800
 8006a44:	40000c00 	.word	0x40000c00
 8006a48:	40014000 	.word	0x40014000
 8006a4c:	40014400 	.word	0x40014400
 8006a50:	40014800 	.word	0x40014800

08006a54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b087      	sub	sp, #28
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
 8006a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6a1b      	ldr	r3, [r3, #32]
 8006a62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6a1b      	ldr	r3, [r3, #32]
 8006a68:	f023 0201 	bic.w	r2, r3, #1
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	699b      	ldr	r3, [r3, #24]
 8006a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f023 0303 	bic.w	r3, r3, #3
 8006a8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	68fa      	ldr	r2, [r7, #12]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	f023 0302 	bic.w	r3, r3, #2
 8006a9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	697a      	ldr	r2, [r7, #20]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	4a1c      	ldr	r2, [pc, #112]	@ (8006b1c <TIM_OC1_SetConfig+0xc8>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d10c      	bne.n	8006aca <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	f023 0308 	bic.w	r3, r3, #8
 8006ab6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	68db      	ldr	r3, [r3, #12]
 8006abc:	697a      	ldr	r2, [r7, #20]
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	f023 0304 	bic.w	r3, r3, #4
 8006ac8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	4a13      	ldr	r2, [pc, #76]	@ (8006b1c <TIM_OC1_SetConfig+0xc8>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d111      	bne.n	8006af6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ad8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006ae0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	695b      	ldr	r3, [r3, #20]
 8006ae6:	693a      	ldr	r2, [r7, #16]
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	699b      	ldr	r3, [r3, #24]
 8006af0:	693a      	ldr	r2, [r7, #16]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	693a      	ldr	r2, [r7, #16]
 8006afa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	68fa      	ldr	r2, [r7, #12]
 8006b00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	685a      	ldr	r2, [r3, #4]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	697a      	ldr	r2, [r7, #20]
 8006b0e:	621a      	str	r2, [r3, #32]
}
 8006b10:	bf00      	nop
 8006b12:	371c      	adds	r7, #28
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr
 8006b1c:	40010000 	.word	0x40010000

08006b20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b087      	sub	sp, #28
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6a1b      	ldr	r3, [r3, #32]
 8006b2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6a1b      	ldr	r3, [r3, #32]
 8006b34:	f023 0210 	bic.w	r2, r3, #16
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	699b      	ldr	r3, [r3, #24]
 8006b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	021b      	lsls	r3, r3, #8
 8006b5e:	68fa      	ldr	r2, [r7, #12]
 8006b60:	4313      	orrs	r3, r2
 8006b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	f023 0320 	bic.w	r3, r3, #32
 8006b6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	011b      	lsls	r3, r3, #4
 8006b72:	697a      	ldr	r2, [r7, #20]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	4a1e      	ldr	r2, [pc, #120]	@ (8006bf4 <TIM_OC2_SetConfig+0xd4>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d10d      	bne.n	8006b9c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b80:	697b      	ldr	r3, [r7, #20]
 8006b82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	011b      	lsls	r3, r3, #4
 8006b8e:	697a      	ldr	r2, [r7, #20]
 8006b90:	4313      	orrs	r3, r2
 8006b92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b9a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	4a15      	ldr	r2, [pc, #84]	@ (8006bf4 <TIM_OC2_SetConfig+0xd4>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d113      	bne.n	8006bcc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006baa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006bb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	695b      	ldr	r3, [r3, #20]
 8006bb8:	009b      	lsls	r3, r3, #2
 8006bba:	693a      	ldr	r2, [r7, #16]
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	699b      	ldr	r3, [r3, #24]
 8006bc4:	009b      	lsls	r3, r3, #2
 8006bc6:	693a      	ldr	r2, [r7, #16]
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	693a      	ldr	r2, [r7, #16]
 8006bd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	68fa      	ldr	r2, [r7, #12]
 8006bd6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	685a      	ldr	r2, [r3, #4]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	697a      	ldr	r2, [r7, #20]
 8006be4:	621a      	str	r2, [r3, #32]
}
 8006be6:	bf00      	nop
 8006be8:	371c      	adds	r7, #28
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr
 8006bf2:	bf00      	nop
 8006bf4:	40010000 	.word	0x40010000

08006bf8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b087      	sub	sp, #28
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6a1b      	ldr	r3, [r3, #32]
 8006c06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6a1b      	ldr	r3, [r3, #32]
 8006c0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	69db      	ldr	r3, [r3, #28]
 8006c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	f023 0303 	bic.w	r3, r3, #3
 8006c2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	68fa      	ldr	r2, [r7, #12]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006c40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	021b      	lsls	r3, r3, #8
 8006c48:	697a      	ldr	r2, [r7, #20]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4a1d      	ldr	r2, [pc, #116]	@ (8006cc8 <TIM_OC3_SetConfig+0xd0>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d10d      	bne.n	8006c72 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	68db      	ldr	r3, [r3, #12]
 8006c62:	021b      	lsls	r3, r3, #8
 8006c64:	697a      	ldr	r2, [r7, #20]
 8006c66:	4313      	orrs	r3, r2
 8006c68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	4a14      	ldr	r2, [pc, #80]	@ (8006cc8 <TIM_OC3_SetConfig+0xd0>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d113      	bne.n	8006ca2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	695b      	ldr	r3, [r3, #20]
 8006c8e:	011b      	lsls	r3, r3, #4
 8006c90:	693a      	ldr	r2, [r7, #16]
 8006c92:	4313      	orrs	r3, r2
 8006c94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	699b      	ldr	r3, [r3, #24]
 8006c9a:	011b      	lsls	r3, r3, #4
 8006c9c:	693a      	ldr	r2, [r7, #16]
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	693a      	ldr	r2, [r7, #16]
 8006ca6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	68fa      	ldr	r2, [r7, #12]
 8006cac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	685a      	ldr	r2, [r3, #4]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	697a      	ldr	r2, [r7, #20]
 8006cba:	621a      	str	r2, [r3, #32]
}
 8006cbc:	bf00      	nop
 8006cbe:	371c      	adds	r7, #28
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr
 8006cc8:	40010000 	.word	0x40010000

08006ccc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b087      	sub	sp, #28
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6a1b      	ldr	r3, [r3, #32]
 8006cda:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6a1b      	ldr	r3, [r3, #32]
 8006ce0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	69db      	ldr	r3, [r3, #28]
 8006cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	021b      	lsls	r3, r3, #8
 8006d0a:	68fa      	ldr	r2, [r7, #12]
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	031b      	lsls	r3, r3, #12
 8006d1e:	693a      	ldr	r2, [r7, #16]
 8006d20:	4313      	orrs	r3, r2
 8006d22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	4a10      	ldr	r2, [pc, #64]	@ (8006d68 <TIM_OC4_SetConfig+0x9c>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d109      	bne.n	8006d40 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d32:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	695b      	ldr	r3, [r3, #20]
 8006d38:	019b      	lsls	r3, r3, #6
 8006d3a:	697a      	ldr	r2, [r7, #20]
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	697a      	ldr	r2, [r7, #20]
 8006d44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	685a      	ldr	r2, [r3, #4]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	693a      	ldr	r2, [r7, #16]
 8006d58:	621a      	str	r2, [r3, #32]
}
 8006d5a:	bf00      	nop
 8006d5c:	371c      	adds	r7, #28
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop
 8006d68:	40010000 	.word	0x40010000

08006d6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b087      	sub	sp, #28
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6a1b      	ldr	r3, [r3, #32]
 8006d7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	6a1b      	ldr	r3, [r3, #32]
 8006d82:	f023 0201 	bic.w	r2, r3, #1
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	699b      	ldr	r3, [r3, #24]
 8006d8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	011b      	lsls	r3, r3, #4
 8006d9c:	693a      	ldr	r2, [r7, #16]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	f023 030a 	bic.w	r3, r3, #10
 8006da8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006daa:	697a      	ldr	r2, [r7, #20]
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	693a      	ldr	r2, [r7, #16]
 8006db6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	697a      	ldr	r2, [r7, #20]
 8006dbc:	621a      	str	r2, [r3, #32]
}
 8006dbe:	bf00      	nop
 8006dc0:	371c      	adds	r7, #28
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr

08006dca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dca:	b480      	push	{r7}
 8006dcc:	b087      	sub	sp, #28
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	60f8      	str	r0, [r7, #12]
 8006dd2:	60b9      	str	r1, [r7, #8]
 8006dd4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6a1b      	ldr	r3, [r3, #32]
 8006dda:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6a1b      	ldr	r3, [r3, #32]
 8006de0:	f023 0210 	bic.w	r2, r3, #16
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	699b      	ldr	r3, [r3, #24]
 8006dec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006df4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	031b      	lsls	r3, r3, #12
 8006dfa:	693a      	ldr	r2, [r7, #16]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e06:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	011b      	lsls	r3, r3, #4
 8006e0c:	697a      	ldr	r2, [r7, #20]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	693a      	ldr	r2, [r7, #16]
 8006e16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	697a      	ldr	r2, [r7, #20]
 8006e1c:	621a      	str	r2, [r3, #32]
}
 8006e1e:	bf00      	nop
 8006e20:	371c      	adds	r7, #28
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr

08006e2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e2a:	b480      	push	{r7}
 8006e2c:	b085      	sub	sp, #20
 8006e2e:	af00      	add	r7, sp, #0
 8006e30:	6078      	str	r0, [r7, #4]
 8006e32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e42:	683a      	ldr	r2, [r7, #0]
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	f043 0307 	orr.w	r3, r3, #7
 8006e4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	68fa      	ldr	r2, [r7, #12]
 8006e52:	609a      	str	r2, [r3, #8]
}
 8006e54:	bf00      	nop
 8006e56:	3714      	adds	r7, #20
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5e:	4770      	bx	lr

08006e60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b087      	sub	sp, #28
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	60f8      	str	r0, [r7, #12]
 8006e68:	60b9      	str	r1, [r7, #8]
 8006e6a:	607a      	str	r2, [r7, #4]
 8006e6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	021a      	lsls	r2, r3, #8
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	431a      	orrs	r2, r3
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	697a      	ldr	r2, [r7, #20]
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	697a      	ldr	r2, [r7, #20]
 8006e92:	609a      	str	r2, [r3, #8]
}
 8006e94:	bf00      	nop
 8006e96:	371c      	adds	r7, #28
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr

08006ea0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b087      	sub	sp, #28
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	60f8      	str	r0, [r7, #12]
 8006ea8:	60b9      	str	r1, [r7, #8]
 8006eaa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	f003 031f 	and.w	r3, r3, #31
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8006eb8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	6a1a      	ldr	r2, [r3, #32]
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	43db      	mvns	r3, r3
 8006ec2:	401a      	ands	r2, r3
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	6a1a      	ldr	r2, [r3, #32]
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	f003 031f 	and.w	r3, r3, #31
 8006ed2:	6879      	ldr	r1, [r7, #4]
 8006ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ed8:	431a      	orrs	r2, r3
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	621a      	str	r2, [r3, #32]
}
 8006ede:	bf00      	nop
 8006ee0:	371c      	adds	r7, #28
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr
	...

08006eec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b085      	sub	sp, #20
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006efc:	2b01      	cmp	r3, #1
 8006efe:	d101      	bne.n	8006f04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f00:	2302      	movs	r3, #2
 8006f02:	e050      	b.n	8006fa6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2201      	movs	r2, #1
 8006f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2202      	movs	r2, #2
 8006f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	68fa      	ldr	r2, [r7, #12]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	68fa      	ldr	r2, [r7, #12]
 8006f3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a1c      	ldr	r2, [pc, #112]	@ (8006fb4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d018      	beq.n	8006f7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f50:	d013      	beq.n	8006f7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a18      	ldr	r2, [pc, #96]	@ (8006fb8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d00e      	beq.n	8006f7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a16      	ldr	r2, [pc, #88]	@ (8006fbc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d009      	beq.n	8006f7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a15      	ldr	r2, [pc, #84]	@ (8006fc0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d004      	beq.n	8006f7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a13      	ldr	r2, [pc, #76]	@ (8006fc4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d10c      	bne.n	8006f94 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	68ba      	ldr	r2, [r7, #8]
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	68ba      	ldr	r2, [r7, #8]
 8006f92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006fa4:	2300      	movs	r3, #0
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	3714      	adds	r7, #20
 8006faa:	46bd      	mov	sp, r7
 8006fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb0:	4770      	bx	lr
 8006fb2:	bf00      	nop
 8006fb4:	40010000 	.word	0x40010000
 8006fb8:	40000400 	.word	0x40000400
 8006fbc:	40000800 	.word	0x40000800
 8006fc0:	40000c00 	.word	0x40000c00
 8006fc4:	40014000 	.word	0x40014000

08006fc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b083      	sub	sp, #12
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fd0:	bf00      	nop
 8006fd2:	370c      	adds	r7, #12
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr

08006fdc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b083      	sub	sp, #12
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006fe4:	bf00      	nop
 8006fe6:	370c      	adds	r7, #12
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr

08006ff0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b082      	sub	sp, #8
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d101      	bne.n	8007002 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e042      	b.n	8007088 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007008:	b2db      	uxtb	r3, r3
 800700a:	2b00      	cmp	r3, #0
 800700c:	d106      	bne.n	800701c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f7fb ffa6 	bl	8002f68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2224      	movs	r2, #36	@ 0x24
 8007020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	68da      	ldr	r2, [r3, #12]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007032:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f000 fff5 	bl	8008024 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	691a      	ldr	r2, [r3, #16]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007048:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	695a      	ldr	r2, [r3, #20]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007058:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	68da      	ldr	r2, [r3, #12]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007068:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2200      	movs	r2, #0
 800706e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2220      	movs	r2, #32
 8007074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2220      	movs	r2, #32
 800707c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2200      	movs	r2, #0
 8007084:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007086:	2300      	movs	r3, #0
}
 8007088:	4618      	mov	r0, r3
 800708a:	3708      	adds	r7, #8
 800708c:	46bd      	mov	sp, r7
 800708e:	bd80      	pop	{r7, pc}

08007090 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b08c      	sub	sp, #48	@ 0x30
 8007094:	af00      	add	r7, sp, #0
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	60b9      	str	r1, [r7, #8]
 800709a:	4613      	mov	r3, r2
 800709c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	2b20      	cmp	r3, #32
 80070a8:	d162      	bne.n	8007170 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d002      	beq.n	80070b6 <HAL_UART_Transmit_DMA+0x26>
 80070b0:	88fb      	ldrh	r3, [r7, #6]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d101      	bne.n	80070ba <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	e05b      	b.n	8007172 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 80070ba:	68ba      	ldr	r2, [r7, #8]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	88fa      	ldrh	r2, [r7, #6]
 80070c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	88fa      	ldrh	r2, [r7, #6]
 80070ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2200      	movs	r2, #0
 80070d0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2221      	movs	r2, #33	@ 0x21
 80070d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070de:	4a27      	ldr	r2, [pc, #156]	@ (800717c <HAL_UART_Transmit_DMA+0xec>)
 80070e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070e6:	4a26      	ldr	r2, [pc, #152]	@ (8007180 <HAL_UART_Transmit_DMA+0xf0>)
 80070e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070ee:	4a25      	ldr	r2, [pc, #148]	@ (8007184 <HAL_UART_Transmit_DMA+0xf4>)
 80070f0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070f6:	2200      	movs	r2, #0
 80070f8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80070fa:	f107 0308 	add.w	r3, r7, #8
 80070fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007106:	6819      	ldr	r1, [r3, #0]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	3304      	adds	r3, #4
 800710e:	461a      	mov	r2, r3
 8007110:	88fb      	ldrh	r3, [r7, #6]
 8007112:	f7fc fc5b 	bl	80039cc <HAL_DMA_Start_IT>
 8007116:	4603      	mov	r3, r0
 8007118:	2b00      	cmp	r3, #0
 800711a:	d008      	beq.n	800712e <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2210      	movs	r2, #16
 8007120:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	2220      	movs	r2, #32
 8007126:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	e021      	b.n	8007172 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007136:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	3314      	adds	r3, #20
 800713e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007140:	69bb      	ldr	r3, [r7, #24]
 8007142:	e853 3f00 	ldrex	r3, [r3]
 8007146:	617b      	str	r3, [r7, #20]
   return(result);
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800714e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	3314      	adds	r3, #20
 8007156:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007158:	627a      	str	r2, [r7, #36]	@ 0x24
 800715a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800715c:	6a39      	ldr	r1, [r7, #32]
 800715e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007160:	e841 2300 	strex	r3, r2, [r1]
 8007164:	61fb      	str	r3, [r7, #28]
   return(result);
 8007166:	69fb      	ldr	r3, [r7, #28]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d1e5      	bne.n	8007138 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 800716c:	2300      	movs	r3, #0
 800716e:	e000      	b.n	8007172 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8007170:	2302      	movs	r3, #2
  }
}
 8007172:	4618      	mov	r0, r3
 8007174:	3730      	adds	r7, #48	@ 0x30
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}
 800717a:	bf00      	nop
 800717c:	080078a1 	.word	0x080078a1
 8007180:	0800793b 	.word	0x0800793b
 8007184:	08007abf 	.word	0x08007abf

08007188 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b084      	sub	sp, #16
 800718c:	af00      	add	r7, sp, #0
 800718e:	60f8      	str	r0, [r7, #12]
 8007190:	60b9      	str	r1, [r7, #8]
 8007192:	4613      	mov	r3, r2
 8007194:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800719c:	b2db      	uxtb	r3, r3
 800719e:	2b20      	cmp	r3, #32
 80071a0:	d112      	bne.n	80071c8 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d002      	beq.n	80071ae <HAL_UART_Receive_DMA+0x26>
 80071a8:	88fb      	ldrh	r3, [r7, #6]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d101      	bne.n	80071b2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	e00b      	b.n	80071ca <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2200      	movs	r2, #0
 80071b6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80071b8:	88fb      	ldrh	r3, [r7, #6]
 80071ba:	461a      	mov	r2, r3
 80071bc:	68b9      	ldr	r1, [r7, #8]
 80071be:	68f8      	ldr	r0, [r7, #12]
 80071c0:	f000 fcc8 	bl	8007b54 <UART_Start_Receive_DMA>
 80071c4:	4603      	mov	r3, r0
 80071c6:	e000      	b.n	80071ca <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80071c8:	2302      	movs	r3, #2
  }
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3710      	adds	r7, #16
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}

080071d2 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80071d2:	b580      	push	{r7, lr}
 80071d4:	b090      	sub	sp, #64	@ 0x40
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80071da:	2300      	movs	r3, #0
 80071dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	695b      	ldr	r3, [r3, #20]
 80071e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071e8:	2b80      	cmp	r3, #128	@ 0x80
 80071ea:	bf0c      	ite	eq
 80071ec:	2301      	moveq	r3, #1
 80071ee:	2300      	movne	r3, #0
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071fa:	b2db      	uxtb	r3, r3
 80071fc:	2b21      	cmp	r3, #33	@ 0x21
 80071fe:	d128      	bne.n	8007252 <HAL_UART_DMAStop+0x80>
 8007200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007202:	2b00      	cmp	r3, #0
 8007204:	d025      	beq.n	8007252 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	3314      	adds	r3, #20
 800720c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800720e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007210:	e853 3f00 	ldrex	r3, [r3]
 8007214:	623b      	str	r3, [r7, #32]
   return(result);
 8007216:	6a3b      	ldr	r3, [r7, #32]
 8007218:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800721c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	3314      	adds	r3, #20
 8007224:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007226:	633a      	str	r2, [r7, #48]	@ 0x30
 8007228:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800722a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800722c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800722e:	e841 2300 	strex	r3, r2, [r1]
 8007232:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007236:	2b00      	cmp	r3, #0
 8007238:	d1e5      	bne.n	8007206 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800723e:	2b00      	cmp	r3, #0
 8007240:	d004      	beq.n	800724c <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007246:	4618      	mov	r0, r3
 8007248:	f7fc fc18 	bl	8003a7c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f000 fd27 	bl	8007ca0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	695b      	ldr	r3, [r3, #20]
 8007258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800725c:	2b40      	cmp	r3, #64	@ 0x40
 800725e:	bf0c      	ite	eq
 8007260:	2301      	moveq	r3, #1
 8007262:	2300      	movne	r3, #0
 8007264:	b2db      	uxtb	r3, r3
 8007266:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800726e:	b2db      	uxtb	r3, r3
 8007270:	2b22      	cmp	r3, #34	@ 0x22
 8007272:	d128      	bne.n	80072c6 <HAL_UART_DMAStop+0xf4>
 8007274:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007276:	2b00      	cmp	r3, #0
 8007278:	d025      	beq.n	80072c6 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	3314      	adds	r3, #20
 8007280:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	e853 3f00 	ldrex	r3, [r3]
 8007288:	60fb      	str	r3, [r7, #12]
   return(result);
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007290:	637b      	str	r3, [r7, #52]	@ 0x34
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	3314      	adds	r3, #20
 8007298:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800729a:	61fa      	str	r2, [r7, #28]
 800729c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800729e:	69b9      	ldr	r1, [r7, #24]
 80072a0:	69fa      	ldr	r2, [r7, #28]
 80072a2:	e841 2300 	strex	r3, r2, [r1]
 80072a6:	617b      	str	r3, [r7, #20]
   return(result);
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d1e5      	bne.n	800727a <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d004      	beq.n	80072c0 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072ba:	4618      	mov	r0, r3
 80072bc:	f7fc fbde 	bl	8003a7c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 fd15 	bl	8007cf0 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3740      	adds	r7, #64	@ 0x40
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b0ba      	sub	sp, #232	@ 0xe8
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	695b      	ldr	r3, [r3, #20]
 80072f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80072f6:	2300      	movs	r3, #0
 80072f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80072fc:	2300      	movs	r3, #0
 80072fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007306:	f003 030f 	and.w	r3, r3, #15
 800730a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800730e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007312:	2b00      	cmp	r3, #0
 8007314:	d10f      	bne.n	8007336 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800731a:	f003 0320 	and.w	r3, r3, #32
 800731e:	2b00      	cmp	r3, #0
 8007320:	d009      	beq.n	8007336 <HAL_UART_IRQHandler+0x66>
 8007322:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007326:	f003 0320 	and.w	r3, r3, #32
 800732a:	2b00      	cmp	r3, #0
 800732c:	d003      	beq.n	8007336 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 fdba 	bl	8007ea8 <UART_Receive_IT>
      return;
 8007334:	e273      	b.n	800781e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007336:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800733a:	2b00      	cmp	r3, #0
 800733c:	f000 80de 	beq.w	80074fc <HAL_UART_IRQHandler+0x22c>
 8007340:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007344:	f003 0301 	and.w	r3, r3, #1
 8007348:	2b00      	cmp	r3, #0
 800734a:	d106      	bne.n	800735a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800734c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007350:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007354:	2b00      	cmp	r3, #0
 8007356:	f000 80d1 	beq.w	80074fc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800735a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800735e:	f003 0301 	and.w	r3, r3, #1
 8007362:	2b00      	cmp	r3, #0
 8007364:	d00b      	beq.n	800737e <HAL_UART_IRQHandler+0xae>
 8007366:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800736a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800736e:	2b00      	cmp	r3, #0
 8007370:	d005      	beq.n	800737e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007376:	f043 0201 	orr.w	r2, r3, #1
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800737e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007382:	f003 0304 	and.w	r3, r3, #4
 8007386:	2b00      	cmp	r3, #0
 8007388:	d00b      	beq.n	80073a2 <HAL_UART_IRQHandler+0xd2>
 800738a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800738e:	f003 0301 	and.w	r3, r3, #1
 8007392:	2b00      	cmp	r3, #0
 8007394:	d005      	beq.n	80073a2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800739a:	f043 0202 	orr.w	r2, r3, #2
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80073a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073a6:	f003 0302 	and.w	r3, r3, #2
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d00b      	beq.n	80073c6 <HAL_UART_IRQHandler+0xf6>
 80073ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073b2:	f003 0301 	and.w	r3, r3, #1
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d005      	beq.n	80073c6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073be:	f043 0204 	orr.w	r2, r3, #4
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80073c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073ca:	f003 0308 	and.w	r3, r3, #8
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d011      	beq.n	80073f6 <HAL_UART_IRQHandler+0x126>
 80073d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073d6:	f003 0320 	and.w	r3, r3, #32
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d105      	bne.n	80073ea <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80073de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073e2:	f003 0301 	and.w	r3, r3, #1
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d005      	beq.n	80073f6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073ee:	f043 0208 	orr.w	r2, r3, #8
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	f000 820a 	beq.w	8007814 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007400:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007404:	f003 0320 	and.w	r3, r3, #32
 8007408:	2b00      	cmp	r3, #0
 800740a:	d008      	beq.n	800741e <HAL_UART_IRQHandler+0x14e>
 800740c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007410:	f003 0320 	and.w	r3, r3, #32
 8007414:	2b00      	cmp	r3, #0
 8007416:	d002      	beq.n	800741e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007418:	6878      	ldr	r0, [r7, #4]
 800741a:	f000 fd45 	bl	8007ea8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	695b      	ldr	r3, [r3, #20]
 8007424:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007428:	2b40      	cmp	r3, #64	@ 0x40
 800742a:	bf0c      	ite	eq
 800742c:	2301      	moveq	r3, #1
 800742e:	2300      	movne	r3, #0
 8007430:	b2db      	uxtb	r3, r3
 8007432:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800743a:	f003 0308 	and.w	r3, r3, #8
 800743e:	2b00      	cmp	r3, #0
 8007440:	d103      	bne.n	800744a <HAL_UART_IRQHandler+0x17a>
 8007442:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007446:	2b00      	cmp	r3, #0
 8007448:	d04f      	beq.n	80074ea <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	f000 fc50 	bl	8007cf0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	695b      	ldr	r3, [r3, #20]
 8007456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800745a:	2b40      	cmp	r3, #64	@ 0x40
 800745c:	d141      	bne.n	80074e2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	3314      	adds	r3, #20
 8007464:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007468:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800746c:	e853 3f00 	ldrex	r3, [r3]
 8007470:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007474:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007478:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800747c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	3314      	adds	r3, #20
 8007486:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800748a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800748e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007492:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007496:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800749a:	e841 2300 	strex	r3, r2, [r1]
 800749e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80074a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d1d9      	bne.n	800745e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d013      	beq.n	80074da <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074b6:	4a8a      	ldr	r2, [pc, #552]	@ (80076e0 <HAL_UART_IRQHandler+0x410>)
 80074b8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074be:	4618      	mov	r0, r3
 80074c0:	f7fc fb4c 	bl	8003b5c <HAL_DMA_Abort_IT>
 80074c4:	4603      	mov	r3, r0
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d016      	beq.n	80074f8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074d0:	687a      	ldr	r2, [r7, #4]
 80074d2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80074d4:	4610      	mov	r0, r2
 80074d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074d8:	e00e      	b.n	80074f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f000 f9ca 	bl	8007874 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074e0:	e00a      	b.n	80074f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 f9c6 	bl	8007874 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074e8:	e006      	b.n	80074f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f000 f9c2 	bl	8007874 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2200      	movs	r2, #0
 80074f4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80074f6:	e18d      	b.n	8007814 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074f8:	bf00      	nop
    return;
 80074fa:	e18b      	b.n	8007814 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007500:	2b01      	cmp	r3, #1
 8007502:	f040 8167 	bne.w	80077d4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800750a:	f003 0310 	and.w	r3, r3, #16
 800750e:	2b00      	cmp	r3, #0
 8007510:	f000 8160 	beq.w	80077d4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007514:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007518:	f003 0310 	and.w	r3, r3, #16
 800751c:	2b00      	cmp	r3, #0
 800751e:	f000 8159 	beq.w	80077d4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007522:	2300      	movs	r3, #0
 8007524:	60bb      	str	r3, [r7, #8]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	60bb      	str	r3, [r7, #8]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	60bb      	str	r3, [r7, #8]
 8007536:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	695b      	ldr	r3, [r3, #20]
 800753e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007542:	2b40      	cmp	r3, #64	@ 0x40
 8007544:	f040 80ce 	bne.w	80076e4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007554:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007558:	2b00      	cmp	r3, #0
 800755a:	f000 80a9 	beq.w	80076b0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007562:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007566:	429a      	cmp	r2, r3
 8007568:	f080 80a2 	bcs.w	80076b0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007572:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007578:	69db      	ldr	r3, [r3, #28]
 800757a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800757e:	f000 8088 	beq.w	8007692 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	330c      	adds	r3, #12
 8007588:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800758c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007590:	e853 3f00 	ldrex	r3, [r3]
 8007594:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007598:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800759c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	330c      	adds	r3, #12
 80075aa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80075ae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80075b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80075ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80075be:	e841 2300 	strex	r3, r2, [r1]
 80075c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80075c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d1d9      	bne.n	8007582 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	3314      	adds	r3, #20
 80075d4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075d8:	e853 3f00 	ldrex	r3, [r3]
 80075dc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80075de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075e0:	f023 0301 	bic.w	r3, r3, #1
 80075e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	3314      	adds	r3, #20
 80075ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80075f2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80075f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80075fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80075fe:	e841 2300 	strex	r3, r2, [r1]
 8007602:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007604:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007606:	2b00      	cmp	r3, #0
 8007608:	d1e1      	bne.n	80075ce <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	3314      	adds	r3, #20
 8007610:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007612:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007614:	e853 3f00 	ldrex	r3, [r3]
 8007618:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800761a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800761c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007620:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	3314      	adds	r3, #20
 800762a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800762e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007630:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007632:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007634:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007636:	e841 2300 	strex	r3, r2, [r1]
 800763a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800763c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800763e:	2b00      	cmp	r3, #0
 8007640:	d1e3      	bne.n	800760a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2220      	movs	r2, #32
 8007646:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2200      	movs	r2, #0
 800764e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	330c      	adds	r3, #12
 8007656:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007658:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800765a:	e853 3f00 	ldrex	r3, [r3]
 800765e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007660:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007662:	f023 0310 	bic.w	r3, r3, #16
 8007666:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	330c      	adds	r3, #12
 8007670:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007674:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007676:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007678:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800767a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800767c:	e841 2300 	strex	r3, r2, [r1]
 8007680:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007682:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007684:	2b00      	cmp	r3, #0
 8007686:	d1e3      	bne.n	8007650 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800768c:	4618      	mov	r0, r3
 800768e:	f7fc f9f5 	bl	8003a7c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2202      	movs	r2, #2
 8007696:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	1ad3      	subs	r3, r2, r3
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	4619      	mov	r1, r3
 80076a8:	6878      	ldr	r0, [r7, #4]
 80076aa:	f000 f8ed 	bl	8007888 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80076ae:	e0b3      	b.n	8007818 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80076b4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80076b8:	429a      	cmp	r2, r3
 80076ba:	f040 80ad 	bne.w	8007818 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076c2:	69db      	ldr	r3, [r3, #28]
 80076c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076c8:	f040 80a6 	bne.w	8007818 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2202      	movs	r2, #2
 80076d0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80076d6:	4619      	mov	r1, r3
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	f000 f8d5 	bl	8007888 <HAL_UARTEx_RxEventCallback>
      return;
 80076de:	e09b      	b.n	8007818 <HAL_UART_IRQHandler+0x548>
 80076e0:	08007db7 	.word	0x08007db7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	1ad3      	subs	r3, r2, r3
 80076f0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80076f8:	b29b      	uxth	r3, r3
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	f000 808e 	beq.w	800781c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8007700:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007704:	2b00      	cmp	r3, #0
 8007706:	f000 8089 	beq.w	800781c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	330c      	adds	r3, #12
 8007710:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007714:	e853 3f00 	ldrex	r3, [r3]
 8007718:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800771a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800771c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007720:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	330c      	adds	r3, #12
 800772a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800772e:	647a      	str	r2, [r7, #68]	@ 0x44
 8007730:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007732:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007734:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007736:	e841 2300 	strex	r3, r2, [r1]
 800773a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800773c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800773e:	2b00      	cmp	r3, #0
 8007740:	d1e3      	bne.n	800770a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	3314      	adds	r3, #20
 8007748:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800774a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800774c:	e853 3f00 	ldrex	r3, [r3]
 8007750:	623b      	str	r3, [r7, #32]
   return(result);
 8007752:	6a3b      	ldr	r3, [r7, #32]
 8007754:	f023 0301 	bic.w	r3, r3, #1
 8007758:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	3314      	adds	r3, #20
 8007762:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007766:	633a      	str	r2, [r7, #48]	@ 0x30
 8007768:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800776c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800776e:	e841 2300 	strex	r3, r2, [r1]
 8007772:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007776:	2b00      	cmp	r3, #0
 8007778:	d1e3      	bne.n	8007742 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2220      	movs	r2, #32
 800777e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2200      	movs	r2, #0
 8007786:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	330c      	adds	r3, #12
 800778e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	e853 3f00 	ldrex	r3, [r3]
 8007796:	60fb      	str	r3, [r7, #12]
   return(result);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	f023 0310 	bic.w	r3, r3, #16
 800779e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	330c      	adds	r3, #12
 80077a8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80077ac:	61fa      	str	r2, [r7, #28]
 80077ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b0:	69b9      	ldr	r1, [r7, #24]
 80077b2:	69fa      	ldr	r2, [r7, #28]
 80077b4:	e841 2300 	strex	r3, r2, [r1]
 80077b8:	617b      	str	r3, [r7, #20]
   return(result);
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d1e3      	bne.n	8007788 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2202      	movs	r2, #2
 80077c4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80077c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80077ca:	4619      	mov	r1, r3
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 f85b 	bl	8007888 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80077d2:	e023      	b.n	800781c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80077d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d009      	beq.n	80077f4 <HAL_UART_IRQHandler+0x524>
 80077e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d003      	beq.n	80077f4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f000 faf3 	bl	8007dd8 <UART_Transmit_IT>
    return;
 80077f2:	e014      	b.n	800781e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80077f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d00e      	beq.n	800781e <HAL_UART_IRQHandler+0x54e>
 8007800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007804:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007808:	2b00      	cmp	r3, #0
 800780a:	d008      	beq.n	800781e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f000 fb33 	bl	8007e78 <UART_EndTransmit_IT>
    return;
 8007812:	e004      	b.n	800781e <HAL_UART_IRQHandler+0x54e>
    return;
 8007814:	bf00      	nop
 8007816:	e002      	b.n	800781e <HAL_UART_IRQHandler+0x54e>
      return;
 8007818:	bf00      	nop
 800781a:	e000      	b.n	800781e <HAL_UART_IRQHandler+0x54e>
      return;
 800781c:	bf00      	nop
  }
}
 800781e:	37e8      	adds	r7, #232	@ 0xe8
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}

08007824 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007824:	b480      	push	{r7}
 8007826:	b083      	sub	sp, #12
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800782c:	bf00      	nop
 800782e:	370c      	adds	r7, #12
 8007830:	46bd      	mov	sp, r7
 8007832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007836:	4770      	bx	lr

08007838 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007838:	b480      	push	{r7}
 800783a:	b083      	sub	sp, #12
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007840:	bf00      	nop
 8007842:	370c      	adds	r7, #12
 8007844:	46bd      	mov	sp, r7
 8007846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784a:	4770      	bx	lr

0800784c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800784c:	b480      	push	{r7}
 800784e:	b083      	sub	sp, #12
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007854:	bf00      	nop
 8007856:	370c      	adds	r7, #12
 8007858:	46bd      	mov	sp, r7
 800785a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785e:	4770      	bx	lr

08007860 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007860:	b480      	push	{r7}
 8007862:	b083      	sub	sp, #12
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007868:	bf00      	nop
 800786a:	370c      	adds	r7, #12
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr

08007874 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007874:	b480      	push	{r7}
 8007876:	b083      	sub	sp, #12
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800787c:	bf00      	nop
 800787e:	370c      	adds	r7, #12
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr

08007888 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007888:	b480      	push	{r7}
 800788a:	b083      	sub	sp, #12
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
 8007890:	460b      	mov	r3, r1
 8007892:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007894:	bf00      	nop
 8007896:	370c      	adds	r7, #12
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr

080078a0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b090      	sub	sp, #64	@ 0x40
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d137      	bne.n	800792c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80078bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078be:	2200      	movs	r2, #0
 80078c0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80078c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	3314      	adds	r3, #20
 80078c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078cc:	e853 3f00 	ldrex	r3, [r3]
 80078d0:	623b      	str	r3, [r7, #32]
   return(result);
 80078d2:	6a3b      	ldr	r3, [r7, #32]
 80078d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80078d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80078da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	3314      	adds	r3, #20
 80078e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80078e2:	633a      	str	r2, [r7, #48]	@ 0x30
 80078e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078ea:	e841 2300 	strex	r3, r2, [r1]
 80078ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d1e5      	bne.n	80078c2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80078f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	330c      	adds	r3, #12
 80078fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	e853 3f00 	ldrex	r3, [r3]
 8007904:	60fb      	str	r3, [r7, #12]
   return(result);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800790c:	637b      	str	r3, [r7, #52]	@ 0x34
 800790e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	330c      	adds	r3, #12
 8007914:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007916:	61fa      	str	r2, [r7, #28]
 8007918:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800791a:	69b9      	ldr	r1, [r7, #24]
 800791c:	69fa      	ldr	r2, [r7, #28]
 800791e:	e841 2300 	strex	r3, r2, [r1]
 8007922:	617b      	str	r3, [r7, #20]
   return(result);
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d1e5      	bne.n	80078f6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800792a:	e002      	b.n	8007932 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800792c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800792e:	f7ff ff79 	bl	8007824 <HAL_UART_TxCpltCallback>
}
 8007932:	bf00      	nop
 8007934:	3740      	adds	r7, #64	@ 0x40
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}

0800793a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800793a:	b580      	push	{r7, lr}
 800793c:	b084      	sub	sp, #16
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007946:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007948:	68f8      	ldr	r0, [r7, #12]
 800794a:	f7ff ff75 	bl	8007838 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800794e:	bf00      	nop
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}

08007956 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007956:	b580      	push	{r7, lr}
 8007958:	b09c      	sub	sp, #112	@ 0x70
 800795a:	af00      	add	r7, sp, #0
 800795c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007962:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800796e:	2b00      	cmp	r3, #0
 8007970:	d172      	bne.n	8007a58 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007972:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007974:	2200      	movs	r2, #0
 8007976:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007978:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	330c      	adds	r3, #12
 800797e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007980:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007982:	e853 3f00 	ldrex	r3, [r3]
 8007986:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007988:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800798a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800798e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007990:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	330c      	adds	r3, #12
 8007996:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007998:	65ba      	str	r2, [r7, #88]	@ 0x58
 800799a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800799c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800799e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80079a0:	e841 2300 	strex	r3, r2, [r1]
 80079a4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80079a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d1e5      	bne.n	8007978 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	3314      	adds	r3, #20
 80079b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079b6:	e853 3f00 	ldrex	r3, [r3]
 80079ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80079bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079be:	f023 0301 	bic.w	r3, r3, #1
 80079c2:	667b      	str	r3, [r7, #100]	@ 0x64
 80079c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	3314      	adds	r3, #20
 80079ca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80079cc:	647a      	str	r2, [r7, #68]	@ 0x44
 80079ce:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80079d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079d4:	e841 2300 	strex	r3, r2, [r1]
 80079d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80079da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d1e5      	bne.n	80079ac <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	3314      	adds	r3, #20
 80079e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ea:	e853 3f00 	ldrex	r3, [r3]
 80079ee:	623b      	str	r3, [r7, #32]
   return(result);
 80079f0:	6a3b      	ldr	r3, [r7, #32]
 80079f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80079f6:	663b      	str	r3, [r7, #96]	@ 0x60
 80079f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	3314      	adds	r3, #20
 80079fe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007a00:	633a      	str	r2, [r7, #48]	@ 0x30
 8007a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a08:	e841 2300 	strex	r3, r2, [r1]
 8007a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d1e5      	bne.n	80079e0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007a14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a16:	2220      	movs	r2, #32
 8007a18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d119      	bne.n	8007a58 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	330c      	adds	r3, #12
 8007a2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	e853 3f00 	ldrex	r3, [r3]
 8007a32:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	f023 0310 	bic.w	r3, r3, #16
 8007a3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	330c      	adds	r3, #12
 8007a42:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007a44:	61fa      	str	r2, [r7, #28]
 8007a46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a48:	69b9      	ldr	r1, [r7, #24]
 8007a4a:	69fa      	ldr	r2, [r7, #28]
 8007a4c:	e841 2300 	strex	r3, r2, [r1]
 8007a50:	617b      	str	r3, [r7, #20]
   return(result);
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d1e5      	bne.n	8007a24 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a62:	2b01      	cmp	r3, #1
 8007a64:	d106      	bne.n	8007a74 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a68:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007a6a:	4619      	mov	r1, r3
 8007a6c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007a6e:	f7ff ff0b 	bl	8007888 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007a72:	e002      	b.n	8007a7a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007a74:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007a76:	f7ff fee9 	bl	800784c <HAL_UART_RxCpltCallback>
}
 8007a7a:	bf00      	nop
 8007a7c:	3770      	adds	r7, #112	@ 0x70
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}

08007a82 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007a82:	b580      	push	{r7, lr}
 8007a84:	b084      	sub	sp, #16
 8007a86:	af00      	add	r7, sp, #0
 8007a88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a8e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2201      	movs	r2, #1
 8007a94:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	d108      	bne.n	8007ab0 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007aa2:	085b      	lsrs	r3, r3, #1
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	4619      	mov	r1, r3
 8007aa8:	68f8      	ldr	r0, [r7, #12]
 8007aaa:	f7ff feed 	bl	8007888 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007aae:	e002      	b.n	8007ab6 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007ab0:	68f8      	ldr	r0, [r7, #12]
 8007ab2:	f7ff fed5 	bl	8007860 <HAL_UART_RxHalfCpltCallback>
}
 8007ab6:	bf00      	nop
 8007ab8:	3710      	adds	r7, #16
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}

08007abe <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007abe:	b580      	push	{r7, lr}
 8007ac0:	b084      	sub	sp, #16
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ace:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	695b      	ldr	r3, [r3, #20]
 8007ad6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ada:	2b80      	cmp	r3, #128	@ 0x80
 8007adc:	bf0c      	ite	eq
 8007ade:	2301      	moveq	r3, #1
 8007ae0:	2300      	movne	r3, #0
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007aec:	b2db      	uxtb	r3, r3
 8007aee:	2b21      	cmp	r3, #33	@ 0x21
 8007af0:	d108      	bne.n	8007b04 <UART_DMAError+0x46>
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d005      	beq.n	8007b04 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	2200      	movs	r2, #0
 8007afc:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007afe:	68b8      	ldr	r0, [r7, #8]
 8007b00:	f000 f8ce 	bl	8007ca0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	695b      	ldr	r3, [r3, #20]
 8007b0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b0e:	2b40      	cmp	r3, #64	@ 0x40
 8007b10:	bf0c      	ite	eq
 8007b12:	2301      	moveq	r3, #1
 8007b14:	2300      	movne	r3, #0
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	2b22      	cmp	r3, #34	@ 0x22
 8007b24:	d108      	bne.n	8007b38 <UART_DMAError+0x7a>
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d005      	beq.n	8007b38 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007b32:	68b8      	ldr	r0, [r7, #8]
 8007b34:	f000 f8dc 	bl	8007cf0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b3c:	f043 0210 	orr.w	r2, r3, #16
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b44:	68b8      	ldr	r0, [r7, #8]
 8007b46:	f7ff fe95 	bl	8007874 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b4a:	bf00      	nop
 8007b4c:	3710      	adds	r7, #16
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}
	...

08007b54 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b098      	sub	sp, #96	@ 0x60
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	60f8      	str	r0, [r7, #12]
 8007b5c:	60b9      	str	r1, [r7, #8]
 8007b5e:	4613      	mov	r3, r2
 8007b60:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007b62:	68ba      	ldr	r2, [r7, #8]
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	88fa      	ldrh	r2, [r7, #6]
 8007b6c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2200      	movs	r2, #0
 8007b72:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2222      	movs	r2, #34	@ 0x22
 8007b78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b80:	4a44      	ldr	r2, [pc, #272]	@ (8007c94 <UART_Start_Receive_DMA+0x140>)
 8007b82:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b88:	4a43      	ldr	r2, [pc, #268]	@ (8007c98 <UART_Start_Receive_DMA+0x144>)
 8007b8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b90:	4a42      	ldr	r2, [pc, #264]	@ (8007c9c <UART_Start_Receive_DMA+0x148>)
 8007b92:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b98:	2200      	movs	r2, #0
 8007b9a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007b9c:	f107 0308 	add.w	r3, r7, #8
 8007ba0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	3304      	adds	r3, #4
 8007bac:	4619      	mov	r1, r3
 8007bae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007bb0:	681a      	ldr	r2, [r3, #0]
 8007bb2:	88fb      	ldrh	r3, [r7, #6]
 8007bb4:	f7fb ff0a 	bl	80039cc <HAL_DMA_Start_IT>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d008      	beq.n	8007bd0 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2210      	movs	r2, #16
 8007bc2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2220      	movs	r2, #32
 8007bc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007bcc:	2301      	movs	r3, #1
 8007bce:	e05d      	b.n	8007c8c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	613b      	str	r3, [r7, #16]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	613b      	str	r3, [r7, #16]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	613b      	str	r3, [r7, #16]
 8007be4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	691b      	ldr	r3, [r3, #16]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d019      	beq.n	8007c22 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	330c      	adds	r3, #12
 8007bf4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007bf8:	e853 3f00 	ldrex	r3, [r3]
 8007bfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007bfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c04:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	330c      	adds	r3, #12
 8007c0c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007c0e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007c10:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c12:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007c14:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007c16:	e841 2300 	strex	r3, r2, [r1]
 8007c1a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007c1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d1e5      	bne.n	8007bee <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	3314      	adds	r3, #20
 8007c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c2c:	e853 3f00 	ldrex	r3, [r3]
 8007c30:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c34:	f043 0301 	orr.w	r3, r3, #1
 8007c38:	657b      	str	r3, [r7, #84]	@ 0x54
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	3314      	adds	r3, #20
 8007c40:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007c42:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007c44:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c46:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007c48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007c4a:	e841 2300 	strex	r3, r2, [r1]
 8007c4e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d1e5      	bne.n	8007c22 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	3314      	adds	r3, #20
 8007c5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c5e:	69bb      	ldr	r3, [r7, #24]
 8007c60:	e853 3f00 	ldrex	r3, [r3]
 8007c64:	617b      	str	r3, [r7, #20]
   return(result);
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c6c:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	3314      	adds	r3, #20
 8007c74:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007c76:	627a      	str	r2, [r7, #36]	@ 0x24
 8007c78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c7a:	6a39      	ldr	r1, [r7, #32]
 8007c7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c7e:	e841 2300 	strex	r3, r2, [r1]
 8007c82:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c84:	69fb      	ldr	r3, [r7, #28]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d1e5      	bne.n	8007c56 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007c8a:	2300      	movs	r3, #0
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3760      	adds	r7, #96	@ 0x60
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	08007957 	.word	0x08007957
 8007c98:	08007a83 	.word	0x08007a83
 8007c9c:	08007abf 	.word	0x08007abf

08007ca0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b089      	sub	sp, #36	@ 0x24
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	330c      	adds	r3, #12
 8007cae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	e853 3f00 	ldrex	r3, [r3]
 8007cb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007cbe:	61fb      	str	r3, [r7, #28]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	330c      	adds	r3, #12
 8007cc6:	69fa      	ldr	r2, [r7, #28]
 8007cc8:	61ba      	str	r2, [r7, #24]
 8007cca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ccc:	6979      	ldr	r1, [r7, #20]
 8007cce:	69ba      	ldr	r2, [r7, #24]
 8007cd0:	e841 2300 	strex	r3, r2, [r1]
 8007cd4:	613b      	str	r3, [r7, #16]
   return(result);
 8007cd6:	693b      	ldr	r3, [r7, #16]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d1e5      	bne.n	8007ca8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2220      	movs	r2, #32
 8007ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007ce4:	bf00      	nop
 8007ce6:	3724      	adds	r7, #36	@ 0x24
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr

08007cf0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b095      	sub	sp, #84	@ 0x54
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	330c      	adds	r3, #12
 8007cfe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d02:	e853 3f00 	ldrex	r3, [r3]
 8007d06:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	330c      	adds	r3, #12
 8007d16:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007d18:	643a      	str	r2, [r7, #64]	@ 0x40
 8007d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d1c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007d1e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007d20:	e841 2300 	strex	r3, r2, [r1]
 8007d24:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d1e5      	bne.n	8007cf8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	3314      	adds	r3, #20
 8007d32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d34:	6a3b      	ldr	r3, [r7, #32]
 8007d36:	e853 3f00 	ldrex	r3, [r3]
 8007d3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d3c:	69fb      	ldr	r3, [r7, #28]
 8007d3e:	f023 0301 	bic.w	r3, r3, #1
 8007d42:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	3314      	adds	r3, #20
 8007d4a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d54:	e841 2300 	strex	r3, r2, [r1]
 8007d58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1e5      	bne.n	8007d2c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d64:	2b01      	cmp	r3, #1
 8007d66:	d119      	bne.n	8007d9c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	330c      	adds	r3, #12
 8007d6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	e853 3f00 	ldrex	r3, [r3]
 8007d76:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	f023 0310 	bic.w	r3, r3, #16
 8007d7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	330c      	adds	r3, #12
 8007d86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d88:	61ba      	str	r2, [r7, #24]
 8007d8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d8c:	6979      	ldr	r1, [r7, #20]
 8007d8e:	69ba      	ldr	r2, [r7, #24]
 8007d90:	e841 2300 	strex	r3, r2, [r1]
 8007d94:	613b      	str	r3, [r7, #16]
   return(result);
 8007d96:	693b      	ldr	r3, [r7, #16]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d1e5      	bne.n	8007d68 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2220      	movs	r2, #32
 8007da0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007daa:	bf00      	nop
 8007dac:	3754      	adds	r7, #84	@ 0x54
 8007dae:	46bd      	mov	sp, r7
 8007db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db4:	4770      	bx	lr

08007db6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007db6:	b580      	push	{r7, lr}
 8007db8:	b084      	sub	sp, #16
 8007dba:	af00      	add	r7, sp, #0
 8007dbc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dc2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007dca:	68f8      	ldr	r0, [r7, #12]
 8007dcc:	f7ff fd52 	bl	8007874 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007dd0:	bf00      	nop
 8007dd2:	3710      	adds	r7, #16
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd80      	pop	{r7, pc}

08007dd8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b085      	sub	sp, #20
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007de6:	b2db      	uxtb	r3, r3
 8007de8:	2b21      	cmp	r3, #33	@ 0x21
 8007dea:	d13e      	bne.n	8007e6a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007df4:	d114      	bne.n	8007e20 <UART_Transmit_IT+0x48>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	691b      	ldr	r3, [r3, #16]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d110      	bne.n	8007e20 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6a1b      	ldr	r3, [r3, #32]
 8007e02:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	881b      	ldrh	r3, [r3, #0]
 8007e08:	461a      	mov	r2, r3
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e12:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6a1b      	ldr	r3, [r3, #32]
 8007e18:	1c9a      	adds	r2, r3, #2
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	621a      	str	r2, [r3, #32]
 8007e1e:	e008      	b.n	8007e32 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6a1b      	ldr	r3, [r3, #32]
 8007e24:	1c59      	adds	r1, r3, #1
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	6211      	str	r1, [r2, #32]
 8007e2a:	781a      	ldrb	r2, [r3, #0]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007e36:	b29b      	uxth	r3, r3
 8007e38:	3b01      	subs	r3, #1
 8007e3a:	b29b      	uxth	r3, r3
 8007e3c:	687a      	ldr	r2, [r7, #4]
 8007e3e:	4619      	mov	r1, r3
 8007e40:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d10f      	bne.n	8007e66 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	68da      	ldr	r2, [r3, #12]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007e54:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	68da      	ldr	r2, [r3, #12]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e64:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007e66:	2300      	movs	r3, #0
 8007e68:	e000      	b.n	8007e6c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007e6a:	2302      	movs	r3, #2
  }
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3714      	adds	r7, #20
 8007e70:	46bd      	mov	sp, r7
 8007e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e76:	4770      	bx	lr

08007e78 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b082      	sub	sp, #8
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	68da      	ldr	r2, [r3, #12]
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e8e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2220      	movs	r2, #32
 8007e94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f7ff fcc3 	bl	8007824 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007e9e:	2300      	movs	r3, #0
}
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	3708      	adds	r7, #8
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}

08007ea8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b08c      	sub	sp, #48	@ 0x30
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ebe:	b2db      	uxtb	r3, r3
 8007ec0:	2b22      	cmp	r3, #34	@ 0x22
 8007ec2:	f040 80aa 	bne.w	800801a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	689b      	ldr	r3, [r3, #8]
 8007eca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ece:	d115      	bne.n	8007efc <UART_Receive_IT+0x54>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	691b      	ldr	r3, [r3, #16]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d111      	bne.n	8007efc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007edc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	b29b      	uxth	r3, r3
 8007ee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eea:	b29a      	uxth	r2, r3
 8007eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ef4:	1c9a      	adds	r2, r3, #2
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	629a      	str	r2, [r3, #40]	@ 0x28
 8007efa:	e024      	b.n	8007f46 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f00:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	689b      	ldr	r3, [r3, #8]
 8007f06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f0a:	d007      	beq.n	8007f1c <UART_Receive_IT+0x74>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d10a      	bne.n	8007f2a <UART_Receive_IT+0x82>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	691b      	ldr	r3, [r3, #16]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d106      	bne.n	8007f2a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	b2da      	uxtb	r2, r3
 8007f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f26:	701a      	strb	r2, [r3, #0]
 8007f28:	e008      	b.n	8007f3c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	685b      	ldr	r3, [r3, #4]
 8007f30:	b2db      	uxtb	r3, r3
 8007f32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f36:	b2da      	uxtb	r2, r3
 8007f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f3a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f40:	1c5a      	adds	r2, r3, #1
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	3b01      	subs	r3, #1
 8007f4e:	b29b      	uxth	r3, r3
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	4619      	mov	r1, r3
 8007f54:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d15d      	bne.n	8008016 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	68da      	ldr	r2, [r3, #12]
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f022 0220 	bic.w	r2, r2, #32
 8007f68:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	68da      	ldr	r2, [r3, #12]
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007f78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	695a      	ldr	r2, [r3, #20]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f022 0201 	bic.w	r2, r2, #1
 8007f88:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2220      	movs	r2, #32
 8007f8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2200      	movs	r2, #0
 8007f96:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d135      	bne.n	800800c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	330c      	adds	r3, #12
 8007fac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	e853 3f00 	ldrex	r3, [r3]
 8007fb4:	613b      	str	r3, [r7, #16]
   return(result);
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	f023 0310 	bic.w	r3, r3, #16
 8007fbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	330c      	adds	r3, #12
 8007fc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fc6:	623a      	str	r2, [r7, #32]
 8007fc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fca:	69f9      	ldr	r1, [r7, #28]
 8007fcc:	6a3a      	ldr	r2, [r7, #32]
 8007fce:	e841 2300 	strex	r3, r2, [r1]
 8007fd2:	61bb      	str	r3, [r7, #24]
   return(result);
 8007fd4:	69bb      	ldr	r3, [r7, #24]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d1e5      	bne.n	8007fa6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f003 0310 	and.w	r3, r3, #16
 8007fe4:	2b10      	cmp	r3, #16
 8007fe6:	d10a      	bne.n	8007ffe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007fe8:	2300      	movs	r3, #0
 8007fea:	60fb      	str	r3, [r7, #12]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	60fb      	str	r3, [r7, #12]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	685b      	ldr	r3, [r3, #4]
 8007ffa:	60fb      	str	r3, [r7, #12]
 8007ffc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008002:	4619      	mov	r1, r3
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f7ff fc3f 	bl	8007888 <HAL_UARTEx_RxEventCallback>
 800800a:	e002      	b.n	8008012 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f7ff fc1d 	bl	800784c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008012:	2300      	movs	r3, #0
 8008014:	e002      	b.n	800801c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008016:	2300      	movs	r3, #0
 8008018:	e000      	b.n	800801c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800801a:	2302      	movs	r3, #2
  }
}
 800801c:	4618      	mov	r0, r3
 800801e:	3730      	adds	r7, #48	@ 0x30
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}

08008024 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008024:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008028:	b0c0      	sub	sp, #256	@ 0x100
 800802a:	af00      	add	r7, sp, #0
 800802c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	691b      	ldr	r3, [r3, #16]
 8008038:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800803c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008040:	68d9      	ldr	r1, [r3, #12]
 8008042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008046:	681a      	ldr	r2, [r3, #0]
 8008048:	ea40 0301 	orr.w	r3, r0, r1
 800804c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800804e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008052:	689a      	ldr	r2, [r3, #8]
 8008054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008058:	691b      	ldr	r3, [r3, #16]
 800805a:	431a      	orrs	r2, r3
 800805c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008060:	695b      	ldr	r3, [r3, #20]
 8008062:	431a      	orrs	r2, r3
 8008064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008068:	69db      	ldr	r3, [r3, #28]
 800806a:	4313      	orrs	r3, r2
 800806c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	68db      	ldr	r3, [r3, #12]
 8008078:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800807c:	f021 010c 	bic.w	r1, r1, #12
 8008080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800808a:	430b      	orrs	r3, r1
 800808c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800808e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	695b      	ldr	r3, [r3, #20]
 8008096:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800809a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800809e:	6999      	ldr	r1, [r3, #24]
 80080a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080a4:	681a      	ldr	r2, [r3, #0]
 80080a6:	ea40 0301 	orr.w	r3, r0, r1
 80080aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80080ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080b0:	681a      	ldr	r2, [r3, #0]
 80080b2:	4b8f      	ldr	r3, [pc, #572]	@ (80082f0 <UART_SetConfig+0x2cc>)
 80080b4:	429a      	cmp	r2, r3
 80080b6:	d005      	beq.n	80080c4 <UART_SetConfig+0xa0>
 80080b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080bc:	681a      	ldr	r2, [r3, #0]
 80080be:	4b8d      	ldr	r3, [pc, #564]	@ (80082f4 <UART_SetConfig+0x2d0>)
 80080c0:	429a      	cmp	r2, r3
 80080c2:	d104      	bne.n	80080ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80080c4:	f7fd fdf6 	bl	8005cb4 <HAL_RCC_GetPCLK2Freq>
 80080c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80080cc:	e003      	b.n	80080d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80080ce:	f7fd fddd 	bl	8005c8c <HAL_RCC_GetPCLK1Freq>
 80080d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80080d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080da:	69db      	ldr	r3, [r3, #28]
 80080dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80080e0:	f040 810c 	bne.w	80082fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80080e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80080e8:	2200      	movs	r2, #0
 80080ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80080ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80080f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80080f6:	4622      	mov	r2, r4
 80080f8:	462b      	mov	r3, r5
 80080fa:	1891      	adds	r1, r2, r2
 80080fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80080fe:	415b      	adcs	r3, r3
 8008100:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008102:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008106:	4621      	mov	r1, r4
 8008108:	eb12 0801 	adds.w	r8, r2, r1
 800810c:	4629      	mov	r1, r5
 800810e:	eb43 0901 	adc.w	r9, r3, r1
 8008112:	f04f 0200 	mov.w	r2, #0
 8008116:	f04f 0300 	mov.w	r3, #0
 800811a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800811e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008122:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008126:	4690      	mov	r8, r2
 8008128:	4699      	mov	r9, r3
 800812a:	4623      	mov	r3, r4
 800812c:	eb18 0303 	adds.w	r3, r8, r3
 8008130:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008134:	462b      	mov	r3, r5
 8008136:	eb49 0303 	adc.w	r3, r9, r3
 800813a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800813e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	2200      	movs	r2, #0
 8008146:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800814a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800814e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008152:	460b      	mov	r3, r1
 8008154:	18db      	adds	r3, r3, r3
 8008156:	653b      	str	r3, [r7, #80]	@ 0x50
 8008158:	4613      	mov	r3, r2
 800815a:	eb42 0303 	adc.w	r3, r2, r3
 800815e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008160:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008164:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008168:	f7f8 fdf6 	bl	8000d58 <__aeabi_uldivmod>
 800816c:	4602      	mov	r2, r0
 800816e:	460b      	mov	r3, r1
 8008170:	4b61      	ldr	r3, [pc, #388]	@ (80082f8 <UART_SetConfig+0x2d4>)
 8008172:	fba3 2302 	umull	r2, r3, r3, r2
 8008176:	095b      	lsrs	r3, r3, #5
 8008178:	011c      	lsls	r4, r3, #4
 800817a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800817e:	2200      	movs	r2, #0
 8008180:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008184:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008188:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800818c:	4642      	mov	r2, r8
 800818e:	464b      	mov	r3, r9
 8008190:	1891      	adds	r1, r2, r2
 8008192:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008194:	415b      	adcs	r3, r3
 8008196:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008198:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800819c:	4641      	mov	r1, r8
 800819e:	eb12 0a01 	adds.w	sl, r2, r1
 80081a2:	4649      	mov	r1, r9
 80081a4:	eb43 0b01 	adc.w	fp, r3, r1
 80081a8:	f04f 0200 	mov.w	r2, #0
 80081ac:	f04f 0300 	mov.w	r3, #0
 80081b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80081b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80081b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80081bc:	4692      	mov	sl, r2
 80081be:	469b      	mov	fp, r3
 80081c0:	4643      	mov	r3, r8
 80081c2:	eb1a 0303 	adds.w	r3, sl, r3
 80081c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80081ca:	464b      	mov	r3, r9
 80081cc:	eb4b 0303 	adc.w	r3, fp, r3
 80081d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80081d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081d8:	685b      	ldr	r3, [r3, #4]
 80081da:	2200      	movs	r2, #0
 80081dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80081e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80081e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80081e8:	460b      	mov	r3, r1
 80081ea:	18db      	adds	r3, r3, r3
 80081ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80081ee:	4613      	mov	r3, r2
 80081f0:	eb42 0303 	adc.w	r3, r2, r3
 80081f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80081f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80081fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80081fe:	f7f8 fdab 	bl	8000d58 <__aeabi_uldivmod>
 8008202:	4602      	mov	r2, r0
 8008204:	460b      	mov	r3, r1
 8008206:	4611      	mov	r1, r2
 8008208:	4b3b      	ldr	r3, [pc, #236]	@ (80082f8 <UART_SetConfig+0x2d4>)
 800820a:	fba3 2301 	umull	r2, r3, r3, r1
 800820e:	095b      	lsrs	r3, r3, #5
 8008210:	2264      	movs	r2, #100	@ 0x64
 8008212:	fb02 f303 	mul.w	r3, r2, r3
 8008216:	1acb      	subs	r3, r1, r3
 8008218:	00db      	lsls	r3, r3, #3
 800821a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800821e:	4b36      	ldr	r3, [pc, #216]	@ (80082f8 <UART_SetConfig+0x2d4>)
 8008220:	fba3 2302 	umull	r2, r3, r3, r2
 8008224:	095b      	lsrs	r3, r3, #5
 8008226:	005b      	lsls	r3, r3, #1
 8008228:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800822c:	441c      	add	r4, r3
 800822e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008232:	2200      	movs	r2, #0
 8008234:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008238:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800823c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008240:	4642      	mov	r2, r8
 8008242:	464b      	mov	r3, r9
 8008244:	1891      	adds	r1, r2, r2
 8008246:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008248:	415b      	adcs	r3, r3
 800824a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800824c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008250:	4641      	mov	r1, r8
 8008252:	1851      	adds	r1, r2, r1
 8008254:	6339      	str	r1, [r7, #48]	@ 0x30
 8008256:	4649      	mov	r1, r9
 8008258:	414b      	adcs	r3, r1
 800825a:	637b      	str	r3, [r7, #52]	@ 0x34
 800825c:	f04f 0200 	mov.w	r2, #0
 8008260:	f04f 0300 	mov.w	r3, #0
 8008264:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008268:	4659      	mov	r1, fp
 800826a:	00cb      	lsls	r3, r1, #3
 800826c:	4651      	mov	r1, sl
 800826e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008272:	4651      	mov	r1, sl
 8008274:	00ca      	lsls	r2, r1, #3
 8008276:	4610      	mov	r0, r2
 8008278:	4619      	mov	r1, r3
 800827a:	4603      	mov	r3, r0
 800827c:	4642      	mov	r2, r8
 800827e:	189b      	adds	r3, r3, r2
 8008280:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008284:	464b      	mov	r3, r9
 8008286:	460a      	mov	r2, r1
 8008288:	eb42 0303 	adc.w	r3, r2, r3
 800828c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	2200      	movs	r2, #0
 8008298:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800829c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80082a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80082a4:	460b      	mov	r3, r1
 80082a6:	18db      	adds	r3, r3, r3
 80082a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80082aa:	4613      	mov	r3, r2
 80082ac:	eb42 0303 	adc.w	r3, r2, r3
 80082b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80082b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80082ba:	f7f8 fd4d 	bl	8000d58 <__aeabi_uldivmod>
 80082be:	4602      	mov	r2, r0
 80082c0:	460b      	mov	r3, r1
 80082c2:	4b0d      	ldr	r3, [pc, #52]	@ (80082f8 <UART_SetConfig+0x2d4>)
 80082c4:	fba3 1302 	umull	r1, r3, r3, r2
 80082c8:	095b      	lsrs	r3, r3, #5
 80082ca:	2164      	movs	r1, #100	@ 0x64
 80082cc:	fb01 f303 	mul.w	r3, r1, r3
 80082d0:	1ad3      	subs	r3, r2, r3
 80082d2:	00db      	lsls	r3, r3, #3
 80082d4:	3332      	adds	r3, #50	@ 0x32
 80082d6:	4a08      	ldr	r2, [pc, #32]	@ (80082f8 <UART_SetConfig+0x2d4>)
 80082d8:	fba2 2303 	umull	r2, r3, r2, r3
 80082dc:	095b      	lsrs	r3, r3, #5
 80082de:	f003 0207 	and.w	r2, r3, #7
 80082e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4422      	add	r2, r4
 80082ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80082ec:	e106      	b.n	80084fc <UART_SetConfig+0x4d8>
 80082ee:	bf00      	nop
 80082f0:	40011000 	.word	0x40011000
 80082f4:	40011400 	.word	0x40011400
 80082f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80082fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008300:	2200      	movs	r2, #0
 8008302:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008306:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800830a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800830e:	4642      	mov	r2, r8
 8008310:	464b      	mov	r3, r9
 8008312:	1891      	adds	r1, r2, r2
 8008314:	6239      	str	r1, [r7, #32]
 8008316:	415b      	adcs	r3, r3
 8008318:	627b      	str	r3, [r7, #36]	@ 0x24
 800831a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800831e:	4641      	mov	r1, r8
 8008320:	1854      	adds	r4, r2, r1
 8008322:	4649      	mov	r1, r9
 8008324:	eb43 0501 	adc.w	r5, r3, r1
 8008328:	f04f 0200 	mov.w	r2, #0
 800832c:	f04f 0300 	mov.w	r3, #0
 8008330:	00eb      	lsls	r3, r5, #3
 8008332:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008336:	00e2      	lsls	r2, r4, #3
 8008338:	4614      	mov	r4, r2
 800833a:	461d      	mov	r5, r3
 800833c:	4643      	mov	r3, r8
 800833e:	18e3      	adds	r3, r4, r3
 8008340:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008344:	464b      	mov	r3, r9
 8008346:	eb45 0303 	adc.w	r3, r5, r3
 800834a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800834e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800835a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800835e:	f04f 0200 	mov.w	r2, #0
 8008362:	f04f 0300 	mov.w	r3, #0
 8008366:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800836a:	4629      	mov	r1, r5
 800836c:	008b      	lsls	r3, r1, #2
 800836e:	4621      	mov	r1, r4
 8008370:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008374:	4621      	mov	r1, r4
 8008376:	008a      	lsls	r2, r1, #2
 8008378:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800837c:	f7f8 fcec 	bl	8000d58 <__aeabi_uldivmod>
 8008380:	4602      	mov	r2, r0
 8008382:	460b      	mov	r3, r1
 8008384:	4b60      	ldr	r3, [pc, #384]	@ (8008508 <UART_SetConfig+0x4e4>)
 8008386:	fba3 2302 	umull	r2, r3, r3, r2
 800838a:	095b      	lsrs	r3, r3, #5
 800838c:	011c      	lsls	r4, r3, #4
 800838e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008392:	2200      	movs	r2, #0
 8008394:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008398:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800839c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80083a0:	4642      	mov	r2, r8
 80083a2:	464b      	mov	r3, r9
 80083a4:	1891      	adds	r1, r2, r2
 80083a6:	61b9      	str	r1, [r7, #24]
 80083a8:	415b      	adcs	r3, r3
 80083aa:	61fb      	str	r3, [r7, #28]
 80083ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80083b0:	4641      	mov	r1, r8
 80083b2:	1851      	adds	r1, r2, r1
 80083b4:	6139      	str	r1, [r7, #16]
 80083b6:	4649      	mov	r1, r9
 80083b8:	414b      	adcs	r3, r1
 80083ba:	617b      	str	r3, [r7, #20]
 80083bc:	f04f 0200 	mov.w	r2, #0
 80083c0:	f04f 0300 	mov.w	r3, #0
 80083c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80083c8:	4659      	mov	r1, fp
 80083ca:	00cb      	lsls	r3, r1, #3
 80083cc:	4651      	mov	r1, sl
 80083ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80083d2:	4651      	mov	r1, sl
 80083d4:	00ca      	lsls	r2, r1, #3
 80083d6:	4610      	mov	r0, r2
 80083d8:	4619      	mov	r1, r3
 80083da:	4603      	mov	r3, r0
 80083dc:	4642      	mov	r2, r8
 80083de:	189b      	adds	r3, r3, r2
 80083e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80083e4:	464b      	mov	r3, r9
 80083e6:	460a      	mov	r2, r1
 80083e8:	eb42 0303 	adc.w	r3, r2, r3
 80083ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80083f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80083fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80083fc:	f04f 0200 	mov.w	r2, #0
 8008400:	f04f 0300 	mov.w	r3, #0
 8008404:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008408:	4649      	mov	r1, r9
 800840a:	008b      	lsls	r3, r1, #2
 800840c:	4641      	mov	r1, r8
 800840e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008412:	4641      	mov	r1, r8
 8008414:	008a      	lsls	r2, r1, #2
 8008416:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800841a:	f7f8 fc9d 	bl	8000d58 <__aeabi_uldivmod>
 800841e:	4602      	mov	r2, r0
 8008420:	460b      	mov	r3, r1
 8008422:	4611      	mov	r1, r2
 8008424:	4b38      	ldr	r3, [pc, #224]	@ (8008508 <UART_SetConfig+0x4e4>)
 8008426:	fba3 2301 	umull	r2, r3, r3, r1
 800842a:	095b      	lsrs	r3, r3, #5
 800842c:	2264      	movs	r2, #100	@ 0x64
 800842e:	fb02 f303 	mul.w	r3, r2, r3
 8008432:	1acb      	subs	r3, r1, r3
 8008434:	011b      	lsls	r3, r3, #4
 8008436:	3332      	adds	r3, #50	@ 0x32
 8008438:	4a33      	ldr	r2, [pc, #204]	@ (8008508 <UART_SetConfig+0x4e4>)
 800843a:	fba2 2303 	umull	r2, r3, r2, r3
 800843e:	095b      	lsrs	r3, r3, #5
 8008440:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008444:	441c      	add	r4, r3
 8008446:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800844a:	2200      	movs	r2, #0
 800844c:	673b      	str	r3, [r7, #112]	@ 0x70
 800844e:	677a      	str	r2, [r7, #116]	@ 0x74
 8008450:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008454:	4642      	mov	r2, r8
 8008456:	464b      	mov	r3, r9
 8008458:	1891      	adds	r1, r2, r2
 800845a:	60b9      	str	r1, [r7, #8]
 800845c:	415b      	adcs	r3, r3
 800845e:	60fb      	str	r3, [r7, #12]
 8008460:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008464:	4641      	mov	r1, r8
 8008466:	1851      	adds	r1, r2, r1
 8008468:	6039      	str	r1, [r7, #0]
 800846a:	4649      	mov	r1, r9
 800846c:	414b      	adcs	r3, r1
 800846e:	607b      	str	r3, [r7, #4]
 8008470:	f04f 0200 	mov.w	r2, #0
 8008474:	f04f 0300 	mov.w	r3, #0
 8008478:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800847c:	4659      	mov	r1, fp
 800847e:	00cb      	lsls	r3, r1, #3
 8008480:	4651      	mov	r1, sl
 8008482:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008486:	4651      	mov	r1, sl
 8008488:	00ca      	lsls	r2, r1, #3
 800848a:	4610      	mov	r0, r2
 800848c:	4619      	mov	r1, r3
 800848e:	4603      	mov	r3, r0
 8008490:	4642      	mov	r2, r8
 8008492:	189b      	adds	r3, r3, r2
 8008494:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008496:	464b      	mov	r3, r9
 8008498:	460a      	mov	r2, r1
 800849a:	eb42 0303 	adc.w	r3, r2, r3
 800849e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80084a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	2200      	movs	r2, #0
 80084a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80084aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80084ac:	f04f 0200 	mov.w	r2, #0
 80084b0:	f04f 0300 	mov.w	r3, #0
 80084b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80084b8:	4649      	mov	r1, r9
 80084ba:	008b      	lsls	r3, r1, #2
 80084bc:	4641      	mov	r1, r8
 80084be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80084c2:	4641      	mov	r1, r8
 80084c4:	008a      	lsls	r2, r1, #2
 80084c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80084ca:	f7f8 fc45 	bl	8000d58 <__aeabi_uldivmod>
 80084ce:	4602      	mov	r2, r0
 80084d0:	460b      	mov	r3, r1
 80084d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008508 <UART_SetConfig+0x4e4>)
 80084d4:	fba3 1302 	umull	r1, r3, r3, r2
 80084d8:	095b      	lsrs	r3, r3, #5
 80084da:	2164      	movs	r1, #100	@ 0x64
 80084dc:	fb01 f303 	mul.w	r3, r1, r3
 80084e0:	1ad3      	subs	r3, r2, r3
 80084e2:	011b      	lsls	r3, r3, #4
 80084e4:	3332      	adds	r3, #50	@ 0x32
 80084e6:	4a08      	ldr	r2, [pc, #32]	@ (8008508 <UART_SetConfig+0x4e4>)
 80084e8:	fba2 2303 	umull	r2, r3, r2, r3
 80084ec:	095b      	lsrs	r3, r3, #5
 80084ee:	f003 020f 	and.w	r2, r3, #15
 80084f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4422      	add	r2, r4
 80084fa:	609a      	str	r2, [r3, #8]
}
 80084fc:	bf00      	nop
 80084fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008502:	46bd      	mov	sp, r7
 8008504:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008508:	51eb851f 	.word	0x51eb851f

0800850c <__NVIC_SetPriority>:
{
 800850c:	b480      	push	{r7}
 800850e:	b083      	sub	sp, #12
 8008510:	af00      	add	r7, sp, #0
 8008512:	4603      	mov	r3, r0
 8008514:	6039      	str	r1, [r7, #0]
 8008516:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008518:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800851c:	2b00      	cmp	r3, #0
 800851e:	db0a      	blt.n	8008536 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	b2da      	uxtb	r2, r3
 8008524:	490c      	ldr	r1, [pc, #48]	@ (8008558 <__NVIC_SetPriority+0x4c>)
 8008526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800852a:	0112      	lsls	r2, r2, #4
 800852c:	b2d2      	uxtb	r2, r2
 800852e:	440b      	add	r3, r1
 8008530:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008534:	e00a      	b.n	800854c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	b2da      	uxtb	r2, r3
 800853a:	4908      	ldr	r1, [pc, #32]	@ (800855c <__NVIC_SetPriority+0x50>)
 800853c:	79fb      	ldrb	r3, [r7, #7]
 800853e:	f003 030f 	and.w	r3, r3, #15
 8008542:	3b04      	subs	r3, #4
 8008544:	0112      	lsls	r2, r2, #4
 8008546:	b2d2      	uxtb	r2, r2
 8008548:	440b      	add	r3, r1
 800854a:	761a      	strb	r2, [r3, #24]
}
 800854c:	bf00      	nop
 800854e:	370c      	adds	r7, #12
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr
 8008558:	e000e100 	.word	0xe000e100
 800855c:	e000ed00 	.word	0xe000ed00

08008560 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008560:	b580      	push	{r7, lr}
 8008562:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008564:	2100      	movs	r1, #0
 8008566:	f06f 0004 	mvn.w	r0, #4
 800856a:	f7ff ffcf 	bl	800850c <__NVIC_SetPriority>
#endif
}
 800856e:	bf00      	nop
 8008570:	bd80      	pop	{r7, pc}
	...

08008574 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008574:	b480      	push	{r7}
 8008576:	b083      	sub	sp, #12
 8008578:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800857a:	f3ef 8305 	mrs	r3, IPSR
 800857e:	603b      	str	r3, [r7, #0]
  return(result);
 8008580:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008582:	2b00      	cmp	r3, #0
 8008584:	d003      	beq.n	800858e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008586:	f06f 0305 	mvn.w	r3, #5
 800858a:	607b      	str	r3, [r7, #4]
 800858c:	e00c      	b.n	80085a8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800858e:	4b0a      	ldr	r3, [pc, #40]	@ (80085b8 <osKernelInitialize+0x44>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d105      	bne.n	80085a2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008596:	4b08      	ldr	r3, [pc, #32]	@ (80085b8 <osKernelInitialize+0x44>)
 8008598:	2201      	movs	r2, #1
 800859a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800859c:	2300      	movs	r3, #0
 800859e:	607b      	str	r3, [r7, #4]
 80085a0:	e002      	b.n	80085a8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80085a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80085a6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80085a8:	687b      	ldr	r3, [r7, #4]
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	370c      	adds	r7, #12
 80085ae:	46bd      	mov	sp, r7
 80085b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b4:	4770      	bx	lr
 80085b6:	bf00      	nop
 80085b8:	20007b8c 	.word	0x20007b8c

080085bc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80085bc:	b580      	push	{r7, lr}
 80085be:	b082      	sub	sp, #8
 80085c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80085c2:	f3ef 8305 	mrs	r3, IPSR
 80085c6:	603b      	str	r3, [r7, #0]
  return(result);
 80085c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d003      	beq.n	80085d6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80085ce:	f06f 0305 	mvn.w	r3, #5
 80085d2:	607b      	str	r3, [r7, #4]
 80085d4:	e010      	b.n	80085f8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80085d6:	4b0b      	ldr	r3, [pc, #44]	@ (8008604 <osKernelStart+0x48>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	2b01      	cmp	r3, #1
 80085dc:	d109      	bne.n	80085f2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80085de:	f7ff ffbf 	bl	8008560 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80085e2:	4b08      	ldr	r3, [pc, #32]	@ (8008604 <osKernelStart+0x48>)
 80085e4:	2202      	movs	r2, #2
 80085e6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80085e8:	f001 f892 	bl	8009710 <vTaskStartScheduler>
      stat = osOK;
 80085ec:	2300      	movs	r3, #0
 80085ee:	607b      	str	r3, [r7, #4]
 80085f0:	e002      	b.n	80085f8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80085f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80085f6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80085f8:	687b      	ldr	r3, [r7, #4]
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	3708      	adds	r7, #8
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}
 8008602:	bf00      	nop
 8008604:	20007b8c 	.word	0x20007b8c

08008608 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008608:	b580      	push	{r7, lr}
 800860a:	b08e      	sub	sp, #56	@ 0x38
 800860c:	af04      	add	r7, sp, #16
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008614:	2300      	movs	r3, #0
 8008616:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008618:	f3ef 8305 	mrs	r3, IPSR
 800861c:	617b      	str	r3, [r7, #20]
  return(result);
 800861e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008620:	2b00      	cmp	r3, #0
 8008622:	d17e      	bne.n	8008722 <osThreadNew+0x11a>
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d07b      	beq.n	8008722 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800862a:	2380      	movs	r3, #128	@ 0x80
 800862c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800862e:	2318      	movs	r3, #24
 8008630:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008632:	2300      	movs	r3, #0
 8008634:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008636:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800863a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d045      	beq.n	80086ce <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d002      	beq.n	8008650 <osThreadNew+0x48>
        name = attr->name;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	699b      	ldr	r3, [r3, #24]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d002      	beq.n	800865e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	699b      	ldr	r3, [r3, #24]
 800865c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800865e:	69fb      	ldr	r3, [r7, #28]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d008      	beq.n	8008676 <osThreadNew+0x6e>
 8008664:	69fb      	ldr	r3, [r7, #28]
 8008666:	2b38      	cmp	r3, #56	@ 0x38
 8008668:	d805      	bhi.n	8008676 <osThreadNew+0x6e>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	f003 0301 	and.w	r3, r3, #1
 8008672:	2b00      	cmp	r3, #0
 8008674:	d001      	beq.n	800867a <osThreadNew+0x72>
        return (NULL);
 8008676:	2300      	movs	r3, #0
 8008678:	e054      	b.n	8008724 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	695b      	ldr	r3, [r3, #20]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d003      	beq.n	800868a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	695b      	ldr	r3, [r3, #20]
 8008686:	089b      	lsrs	r3, r3, #2
 8008688:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	689b      	ldr	r3, [r3, #8]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d00e      	beq.n	80086b0 <osThreadNew+0xa8>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	68db      	ldr	r3, [r3, #12]
 8008696:	2ba7      	cmp	r3, #167	@ 0xa7
 8008698:	d90a      	bls.n	80086b0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d006      	beq.n	80086b0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	695b      	ldr	r3, [r3, #20]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d002      	beq.n	80086b0 <osThreadNew+0xa8>
        mem = 1;
 80086aa:	2301      	movs	r3, #1
 80086ac:	61bb      	str	r3, [r7, #24]
 80086ae:	e010      	b.n	80086d2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	689b      	ldr	r3, [r3, #8]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d10c      	bne.n	80086d2 <osThreadNew+0xca>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	68db      	ldr	r3, [r3, #12]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d108      	bne.n	80086d2 <osThreadNew+0xca>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	691b      	ldr	r3, [r3, #16]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d104      	bne.n	80086d2 <osThreadNew+0xca>
          mem = 0;
 80086c8:	2300      	movs	r3, #0
 80086ca:	61bb      	str	r3, [r7, #24]
 80086cc:	e001      	b.n	80086d2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80086ce:	2300      	movs	r3, #0
 80086d0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d110      	bne.n	80086fa <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80086dc:	687a      	ldr	r2, [r7, #4]
 80086de:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80086e0:	9202      	str	r2, [sp, #8]
 80086e2:	9301      	str	r3, [sp, #4]
 80086e4:	69fb      	ldr	r3, [r7, #28]
 80086e6:	9300      	str	r3, [sp, #0]
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	6a3a      	ldr	r2, [r7, #32]
 80086ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80086ee:	68f8      	ldr	r0, [r7, #12]
 80086f0:	f000 fe1a 	bl	8009328 <xTaskCreateStatic>
 80086f4:	4603      	mov	r3, r0
 80086f6:	613b      	str	r3, [r7, #16]
 80086f8:	e013      	b.n	8008722 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80086fa:	69bb      	ldr	r3, [r7, #24]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d110      	bne.n	8008722 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008700:	6a3b      	ldr	r3, [r7, #32]
 8008702:	b29a      	uxth	r2, r3
 8008704:	f107 0310 	add.w	r3, r7, #16
 8008708:	9301      	str	r3, [sp, #4]
 800870a:	69fb      	ldr	r3, [r7, #28]
 800870c:	9300      	str	r3, [sp, #0]
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008712:	68f8      	ldr	r0, [r7, #12]
 8008714:	f000 fe68 	bl	80093e8 <xTaskCreate>
 8008718:	4603      	mov	r3, r0
 800871a:	2b01      	cmp	r3, #1
 800871c:	d001      	beq.n	8008722 <osThreadNew+0x11a>
            hTask = NULL;
 800871e:	2300      	movs	r3, #0
 8008720:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008722:	693b      	ldr	r3, [r7, #16]
}
 8008724:	4618      	mov	r0, r3
 8008726:	3728      	adds	r7, #40	@ 0x28
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}

0800872c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800872c:	b580      	push	{r7, lr}
 800872e:	b084      	sub	sp, #16
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008734:	f3ef 8305 	mrs	r3, IPSR
 8008738:	60bb      	str	r3, [r7, #8]
  return(result);
 800873a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800873c:	2b00      	cmp	r3, #0
 800873e:	d003      	beq.n	8008748 <osDelay+0x1c>
    stat = osErrorISR;
 8008740:	f06f 0305 	mvn.w	r3, #5
 8008744:	60fb      	str	r3, [r7, #12]
 8008746:	e007      	b.n	8008758 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008748:	2300      	movs	r3, #0
 800874a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d002      	beq.n	8008758 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f000 ffa6 	bl	80096a4 <vTaskDelay>
    }
  }

  return (stat);
 8008758:	68fb      	ldr	r3, [r7, #12]
}
 800875a:	4618      	mov	r0, r3
 800875c:	3710      	adds	r7, #16
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}
	...

08008764 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008764:	b480      	push	{r7}
 8008766:	b085      	sub	sp, #20
 8008768:	af00      	add	r7, sp, #0
 800876a:	60f8      	str	r0, [r7, #12]
 800876c:	60b9      	str	r1, [r7, #8]
 800876e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	4a07      	ldr	r2, [pc, #28]	@ (8008790 <vApplicationGetIdleTaskMemory+0x2c>)
 8008774:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	4a06      	ldr	r2, [pc, #24]	@ (8008794 <vApplicationGetIdleTaskMemory+0x30>)
 800877a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2280      	movs	r2, #128	@ 0x80
 8008780:	601a      	str	r2, [r3, #0]
}
 8008782:	bf00      	nop
 8008784:	3714      	adds	r7, #20
 8008786:	46bd      	mov	sp, r7
 8008788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878c:	4770      	bx	lr
 800878e:	bf00      	nop
 8008790:	20007b90 	.word	0x20007b90
 8008794:	20007c38 	.word	0x20007c38

08008798 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008798:	b480      	push	{r7}
 800879a:	b085      	sub	sp, #20
 800879c:	af00      	add	r7, sp, #0
 800879e:	60f8      	str	r0, [r7, #12]
 80087a0:	60b9      	str	r1, [r7, #8]
 80087a2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	4a07      	ldr	r2, [pc, #28]	@ (80087c4 <vApplicationGetTimerTaskMemory+0x2c>)
 80087a8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	4a06      	ldr	r2, [pc, #24]	@ (80087c8 <vApplicationGetTimerTaskMemory+0x30>)
 80087ae:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80087b6:	601a      	str	r2, [r3, #0]
}
 80087b8:	bf00      	nop
 80087ba:	3714      	adds	r7, #20
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr
 80087c4:	20007e38 	.word	0x20007e38
 80087c8:	20007ee0 	.word	0x20007ee0

080087cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80087cc:	b480      	push	{r7}
 80087ce:	b083      	sub	sp, #12
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f103 0208 	add.w	r2, r3, #8
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80087e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f103 0208 	add.w	r2, r3, #8
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f103 0208 	add.w	r2, r3, #8
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2200      	movs	r2, #0
 80087fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008800:	bf00      	nop
 8008802:	370c      	adds	r7, #12
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr

0800880c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800880c:	b480      	push	{r7}
 800880e:	b083      	sub	sp, #12
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2200      	movs	r2, #0
 8008818:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800881a:	bf00      	nop
 800881c:	370c      	adds	r7, #12
 800881e:	46bd      	mov	sp, r7
 8008820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008824:	4770      	bx	lr

08008826 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008826:	b480      	push	{r7}
 8008828:	b085      	sub	sp, #20
 800882a:	af00      	add	r7, sp, #0
 800882c:	6078      	str	r0, [r7, #4]
 800882e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	68fa      	ldr	r2, [r7, #12]
 800883a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	689a      	ldr	r2, [r3, #8]
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	689b      	ldr	r3, [r3, #8]
 8008848:	683a      	ldr	r2, [r7, #0]
 800884a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	683a      	ldr	r2, [r7, #0]
 8008850:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	687a      	ldr	r2, [r7, #4]
 8008856:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	1c5a      	adds	r2, r3, #1
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	601a      	str	r2, [r3, #0]
}
 8008862:	bf00      	nop
 8008864:	3714      	adds	r7, #20
 8008866:	46bd      	mov	sp, r7
 8008868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886c:	4770      	bx	lr

0800886e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800886e:	b480      	push	{r7}
 8008870:	b085      	sub	sp, #20
 8008872:	af00      	add	r7, sp, #0
 8008874:	6078      	str	r0, [r7, #4]
 8008876:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008884:	d103      	bne.n	800888e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	691b      	ldr	r3, [r3, #16]
 800888a:	60fb      	str	r3, [r7, #12]
 800888c:	e00c      	b.n	80088a8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	3308      	adds	r3, #8
 8008892:	60fb      	str	r3, [r7, #12]
 8008894:	e002      	b.n	800889c <vListInsert+0x2e>
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	685b      	ldr	r3, [r3, #4]
 800889a:	60fb      	str	r3, [r7, #12]
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	68ba      	ldr	r2, [r7, #8]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d2f6      	bcs.n	8008896 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	685a      	ldr	r2, [r3, #4]
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	685b      	ldr	r3, [r3, #4]
 80088b4:	683a      	ldr	r2, [r7, #0]
 80088b6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	68fa      	ldr	r2, [r7, #12]
 80088bc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	683a      	ldr	r2, [r7, #0]
 80088c2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	687a      	ldr	r2, [r7, #4]
 80088c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	1c5a      	adds	r2, r3, #1
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	601a      	str	r2, [r3, #0]
}
 80088d4:	bf00      	nop
 80088d6:	3714      	adds	r7, #20
 80088d8:	46bd      	mov	sp, r7
 80088da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088de:	4770      	bx	lr

080088e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80088e0:	b480      	push	{r7}
 80088e2:	b085      	sub	sp, #20
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	691b      	ldr	r3, [r3, #16]
 80088ec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	685b      	ldr	r3, [r3, #4]
 80088f2:	687a      	ldr	r2, [r7, #4]
 80088f4:	6892      	ldr	r2, [r2, #8]
 80088f6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	689b      	ldr	r3, [r3, #8]
 80088fc:	687a      	ldr	r2, [r7, #4]
 80088fe:	6852      	ldr	r2, [r2, #4]
 8008900:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	685b      	ldr	r3, [r3, #4]
 8008906:	687a      	ldr	r2, [r7, #4]
 8008908:	429a      	cmp	r2, r3
 800890a:	d103      	bne.n	8008914 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	689a      	ldr	r2, [r3, #8]
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2200      	movs	r2, #0
 8008918:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	1e5a      	subs	r2, r3, #1
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
}
 8008928:	4618      	mov	r0, r3
 800892a:	3714      	adds	r7, #20
 800892c:	46bd      	mov	sp, r7
 800892e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008932:	4770      	bx	lr

08008934 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b084      	sub	sp, #16
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
 800893c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d10b      	bne.n	8008960 <xQueueGenericReset+0x2c>
	__asm volatile
 8008948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800894c:	f383 8811 	msr	BASEPRI, r3
 8008950:	f3bf 8f6f 	isb	sy
 8008954:	f3bf 8f4f 	dsb	sy
 8008958:	60bb      	str	r3, [r7, #8]
}
 800895a:	bf00      	nop
 800895c:	bf00      	nop
 800895e:	e7fd      	b.n	800895c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008960:	f002 f8d2 	bl	800ab08 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681a      	ldr	r2, [r3, #0]
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800896c:	68f9      	ldr	r1, [r7, #12]
 800896e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008970:	fb01 f303 	mul.w	r3, r1, r3
 8008974:	441a      	add	r2, r3
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	2200      	movs	r2, #0
 800897e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681a      	ldr	r2, [r3, #0]
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681a      	ldr	r2, [r3, #0]
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008990:	3b01      	subs	r3, #1
 8008992:	68f9      	ldr	r1, [r7, #12]
 8008994:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008996:	fb01 f303 	mul.w	r3, r1, r3
 800899a:	441a      	add	r2, r3
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	22ff      	movs	r2, #255	@ 0xff
 80089a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	22ff      	movs	r2, #255	@ 0xff
 80089ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d114      	bne.n	80089e0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	691b      	ldr	r3, [r3, #16]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d01a      	beq.n	80089f4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	3310      	adds	r3, #16
 80089c2:	4618      	mov	r0, r3
 80089c4:	f001 f942 	bl	8009c4c <xTaskRemoveFromEventList>
 80089c8:	4603      	mov	r3, r0
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d012      	beq.n	80089f4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80089ce:	4b0d      	ldr	r3, [pc, #52]	@ (8008a04 <xQueueGenericReset+0xd0>)
 80089d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089d4:	601a      	str	r2, [r3, #0]
 80089d6:	f3bf 8f4f 	dsb	sy
 80089da:	f3bf 8f6f 	isb	sy
 80089de:	e009      	b.n	80089f4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	3310      	adds	r3, #16
 80089e4:	4618      	mov	r0, r3
 80089e6:	f7ff fef1 	bl	80087cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	3324      	adds	r3, #36	@ 0x24
 80089ee:	4618      	mov	r0, r3
 80089f0:	f7ff feec 	bl	80087cc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80089f4:	f002 f8ba 	bl	800ab6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80089f8:	2301      	movs	r3, #1
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	3710      	adds	r7, #16
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}
 8008a02:	bf00      	nop
 8008a04:	e000ed04 	.word	0xe000ed04

08008a08 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b08e      	sub	sp, #56	@ 0x38
 8008a0c:	af02      	add	r7, sp, #8
 8008a0e:	60f8      	str	r0, [r7, #12]
 8008a10:	60b9      	str	r1, [r7, #8]
 8008a12:	607a      	str	r2, [r7, #4]
 8008a14:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d10b      	bne.n	8008a34 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a20:	f383 8811 	msr	BASEPRI, r3
 8008a24:	f3bf 8f6f 	isb	sy
 8008a28:	f3bf 8f4f 	dsb	sy
 8008a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008a2e:	bf00      	nop
 8008a30:	bf00      	nop
 8008a32:	e7fd      	b.n	8008a30 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d10b      	bne.n	8008a52 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a3e:	f383 8811 	msr	BASEPRI, r3
 8008a42:	f3bf 8f6f 	isb	sy
 8008a46:	f3bf 8f4f 	dsb	sy
 8008a4a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008a4c:	bf00      	nop
 8008a4e:	bf00      	nop
 8008a50:	e7fd      	b.n	8008a4e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d002      	beq.n	8008a5e <xQueueGenericCreateStatic+0x56>
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d001      	beq.n	8008a62 <xQueueGenericCreateStatic+0x5a>
 8008a5e:	2301      	movs	r3, #1
 8008a60:	e000      	b.n	8008a64 <xQueueGenericCreateStatic+0x5c>
 8008a62:	2300      	movs	r3, #0
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d10b      	bne.n	8008a80 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a6c:	f383 8811 	msr	BASEPRI, r3
 8008a70:	f3bf 8f6f 	isb	sy
 8008a74:	f3bf 8f4f 	dsb	sy
 8008a78:	623b      	str	r3, [r7, #32]
}
 8008a7a:	bf00      	nop
 8008a7c:	bf00      	nop
 8008a7e:	e7fd      	b.n	8008a7c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d102      	bne.n	8008a8c <xQueueGenericCreateStatic+0x84>
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d101      	bne.n	8008a90 <xQueueGenericCreateStatic+0x88>
 8008a8c:	2301      	movs	r3, #1
 8008a8e:	e000      	b.n	8008a92 <xQueueGenericCreateStatic+0x8a>
 8008a90:	2300      	movs	r3, #0
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d10b      	bne.n	8008aae <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a9a:	f383 8811 	msr	BASEPRI, r3
 8008a9e:	f3bf 8f6f 	isb	sy
 8008aa2:	f3bf 8f4f 	dsb	sy
 8008aa6:	61fb      	str	r3, [r7, #28]
}
 8008aa8:	bf00      	nop
 8008aaa:	bf00      	nop
 8008aac:	e7fd      	b.n	8008aaa <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008aae:	2350      	movs	r3, #80	@ 0x50
 8008ab0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	2b50      	cmp	r3, #80	@ 0x50
 8008ab6:	d00b      	beq.n	8008ad0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008abc:	f383 8811 	msr	BASEPRI, r3
 8008ac0:	f3bf 8f6f 	isb	sy
 8008ac4:	f3bf 8f4f 	dsb	sy
 8008ac8:	61bb      	str	r3, [r7, #24]
}
 8008aca:	bf00      	nop
 8008acc:	bf00      	nop
 8008ace:	e7fd      	b.n	8008acc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008ad0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d00d      	beq.n	8008af8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008adc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ade:	2201      	movs	r2, #1
 8008ae0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008ae4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aea:	9300      	str	r3, [sp, #0]
 8008aec:	4613      	mov	r3, r2
 8008aee:	687a      	ldr	r2, [r7, #4]
 8008af0:	68b9      	ldr	r1, [r7, #8]
 8008af2:	68f8      	ldr	r0, [r7, #12]
 8008af4:	f000 f805 	bl	8008b02 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3730      	adds	r7, #48	@ 0x30
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}

08008b02 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008b02:	b580      	push	{r7, lr}
 8008b04:	b084      	sub	sp, #16
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	60f8      	str	r0, [r7, #12]
 8008b0a:	60b9      	str	r1, [r7, #8]
 8008b0c:	607a      	str	r2, [r7, #4]
 8008b0e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d103      	bne.n	8008b1e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008b16:	69bb      	ldr	r3, [r7, #24]
 8008b18:	69ba      	ldr	r2, [r7, #24]
 8008b1a:	601a      	str	r2, [r3, #0]
 8008b1c:	e002      	b.n	8008b24 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008b1e:	69bb      	ldr	r3, [r7, #24]
 8008b20:	687a      	ldr	r2, [r7, #4]
 8008b22:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008b24:	69bb      	ldr	r3, [r7, #24]
 8008b26:	68fa      	ldr	r2, [r7, #12]
 8008b28:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008b2a:	69bb      	ldr	r3, [r7, #24]
 8008b2c:	68ba      	ldr	r2, [r7, #8]
 8008b2e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008b30:	2101      	movs	r1, #1
 8008b32:	69b8      	ldr	r0, [r7, #24]
 8008b34:	f7ff fefe 	bl	8008934 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008b38:	69bb      	ldr	r3, [r7, #24]
 8008b3a:	78fa      	ldrb	r2, [r7, #3]
 8008b3c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008b40:	bf00      	nop
 8008b42:	3710      	adds	r7, #16
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}

08008b48 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b08e      	sub	sp, #56	@ 0x38
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	60f8      	str	r0, [r7, #12]
 8008b50:	60b9      	str	r1, [r7, #8]
 8008b52:	607a      	str	r2, [r7, #4]
 8008b54:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008b56:	2300      	movs	r3, #0
 8008b58:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d10b      	bne.n	8008b7c <xQueueGenericSend+0x34>
	__asm volatile
 8008b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b68:	f383 8811 	msr	BASEPRI, r3
 8008b6c:	f3bf 8f6f 	isb	sy
 8008b70:	f3bf 8f4f 	dsb	sy
 8008b74:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008b76:	bf00      	nop
 8008b78:	bf00      	nop
 8008b7a:	e7fd      	b.n	8008b78 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d103      	bne.n	8008b8a <xQueueGenericSend+0x42>
 8008b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d101      	bne.n	8008b8e <xQueueGenericSend+0x46>
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	e000      	b.n	8008b90 <xQueueGenericSend+0x48>
 8008b8e:	2300      	movs	r3, #0
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d10b      	bne.n	8008bac <xQueueGenericSend+0x64>
	__asm volatile
 8008b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b98:	f383 8811 	msr	BASEPRI, r3
 8008b9c:	f3bf 8f6f 	isb	sy
 8008ba0:	f3bf 8f4f 	dsb	sy
 8008ba4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008ba6:	bf00      	nop
 8008ba8:	bf00      	nop
 8008baa:	e7fd      	b.n	8008ba8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	2b02      	cmp	r3, #2
 8008bb0:	d103      	bne.n	8008bba <xQueueGenericSend+0x72>
 8008bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bb6:	2b01      	cmp	r3, #1
 8008bb8:	d101      	bne.n	8008bbe <xQueueGenericSend+0x76>
 8008bba:	2301      	movs	r3, #1
 8008bbc:	e000      	b.n	8008bc0 <xQueueGenericSend+0x78>
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d10b      	bne.n	8008bdc <xQueueGenericSend+0x94>
	__asm volatile
 8008bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc8:	f383 8811 	msr	BASEPRI, r3
 8008bcc:	f3bf 8f6f 	isb	sy
 8008bd0:	f3bf 8f4f 	dsb	sy
 8008bd4:	623b      	str	r3, [r7, #32]
}
 8008bd6:	bf00      	nop
 8008bd8:	bf00      	nop
 8008bda:	e7fd      	b.n	8008bd8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008bdc:	f001 fa24 	bl	800a028 <xTaskGetSchedulerState>
 8008be0:	4603      	mov	r3, r0
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d102      	bne.n	8008bec <xQueueGenericSend+0xa4>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d101      	bne.n	8008bf0 <xQueueGenericSend+0xa8>
 8008bec:	2301      	movs	r3, #1
 8008bee:	e000      	b.n	8008bf2 <xQueueGenericSend+0xaa>
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d10b      	bne.n	8008c0e <xQueueGenericSend+0xc6>
	__asm volatile
 8008bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bfa:	f383 8811 	msr	BASEPRI, r3
 8008bfe:	f3bf 8f6f 	isb	sy
 8008c02:	f3bf 8f4f 	dsb	sy
 8008c06:	61fb      	str	r3, [r7, #28]
}
 8008c08:	bf00      	nop
 8008c0a:	bf00      	nop
 8008c0c:	e7fd      	b.n	8008c0a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c0e:	f001 ff7b 	bl	800ab08 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c1a:	429a      	cmp	r2, r3
 8008c1c:	d302      	bcc.n	8008c24 <xQueueGenericSend+0xdc>
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	2b02      	cmp	r3, #2
 8008c22:	d129      	bne.n	8008c78 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008c24:	683a      	ldr	r2, [r7, #0]
 8008c26:	68b9      	ldr	r1, [r7, #8]
 8008c28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008c2a:	f000 fa0f 	bl	800904c <prvCopyDataToQueue>
 8008c2e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d010      	beq.n	8008c5a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c3a:	3324      	adds	r3, #36	@ 0x24
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f001 f805 	bl	8009c4c <xTaskRemoveFromEventList>
 8008c42:	4603      	mov	r3, r0
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d013      	beq.n	8008c70 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008c48:	4b3f      	ldr	r3, [pc, #252]	@ (8008d48 <xQueueGenericSend+0x200>)
 8008c4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c4e:	601a      	str	r2, [r3, #0]
 8008c50:	f3bf 8f4f 	dsb	sy
 8008c54:	f3bf 8f6f 	isb	sy
 8008c58:	e00a      	b.n	8008c70 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d007      	beq.n	8008c70 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008c60:	4b39      	ldr	r3, [pc, #228]	@ (8008d48 <xQueueGenericSend+0x200>)
 8008c62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c66:	601a      	str	r2, [r3, #0]
 8008c68:	f3bf 8f4f 	dsb	sy
 8008c6c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008c70:	f001 ff7c 	bl	800ab6c <vPortExitCritical>
				return pdPASS;
 8008c74:	2301      	movs	r3, #1
 8008c76:	e063      	b.n	8008d40 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d103      	bne.n	8008c86 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008c7e:	f001 ff75 	bl	800ab6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008c82:	2300      	movs	r3, #0
 8008c84:	e05c      	b.n	8008d40 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008c86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d106      	bne.n	8008c9a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008c8c:	f107 0314 	add.w	r3, r7, #20
 8008c90:	4618      	mov	r0, r3
 8008c92:	f001 f867 	bl	8009d64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008c96:	2301      	movs	r3, #1
 8008c98:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008c9a:	f001 ff67 	bl	800ab6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008c9e:	f000 fda7 	bl	80097f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008ca2:	f001 ff31 	bl	800ab08 <vPortEnterCritical>
 8008ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ca8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008cac:	b25b      	sxtb	r3, r3
 8008cae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008cb2:	d103      	bne.n	8008cbc <xQueueGenericSend+0x174>
 8008cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cbe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008cc2:	b25b      	sxtb	r3, r3
 8008cc4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008cc8:	d103      	bne.n	8008cd2 <xQueueGenericSend+0x18a>
 8008cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ccc:	2200      	movs	r2, #0
 8008cce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008cd2:	f001 ff4b 	bl	800ab6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008cd6:	1d3a      	adds	r2, r7, #4
 8008cd8:	f107 0314 	add.w	r3, r7, #20
 8008cdc:	4611      	mov	r1, r2
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f001 f856 	bl	8009d90 <xTaskCheckForTimeOut>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d124      	bne.n	8008d34 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008cea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008cec:	f000 faa6 	bl	800923c <prvIsQueueFull>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d018      	beq.n	8008d28 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cf8:	3310      	adds	r3, #16
 8008cfa:	687a      	ldr	r2, [r7, #4]
 8008cfc:	4611      	mov	r1, r2
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f000 ff52 	bl	8009ba8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008d04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008d06:	f000 fa31 	bl	800916c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008d0a:	f000 fd7f 	bl	800980c <xTaskResumeAll>
 8008d0e:	4603      	mov	r3, r0
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	f47f af7c 	bne.w	8008c0e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008d16:	4b0c      	ldr	r3, [pc, #48]	@ (8008d48 <xQueueGenericSend+0x200>)
 8008d18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d1c:	601a      	str	r2, [r3, #0]
 8008d1e:	f3bf 8f4f 	dsb	sy
 8008d22:	f3bf 8f6f 	isb	sy
 8008d26:	e772      	b.n	8008c0e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008d28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008d2a:	f000 fa1f 	bl	800916c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008d2e:	f000 fd6d 	bl	800980c <xTaskResumeAll>
 8008d32:	e76c      	b.n	8008c0e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008d34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008d36:	f000 fa19 	bl	800916c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008d3a:	f000 fd67 	bl	800980c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008d3e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	3738      	adds	r7, #56	@ 0x38
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}
 8008d48:	e000ed04 	.word	0xe000ed04

08008d4c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b090      	sub	sp, #64	@ 0x40
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	60f8      	str	r0, [r7, #12]
 8008d54:	60b9      	str	r1, [r7, #8]
 8008d56:	607a      	str	r2, [r7, #4]
 8008d58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d10b      	bne.n	8008d7c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d68:	f383 8811 	msr	BASEPRI, r3
 8008d6c:	f3bf 8f6f 	isb	sy
 8008d70:	f3bf 8f4f 	dsb	sy
 8008d74:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008d76:	bf00      	nop
 8008d78:	bf00      	nop
 8008d7a:	e7fd      	b.n	8008d78 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d103      	bne.n	8008d8a <xQueueGenericSendFromISR+0x3e>
 8008d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d101      	bne.n	8008d8e <xQueueGenericSendFromISR+0x42>
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	e000      	b.n	8008d90 <xQueueGenericSendFromISR+0x44>
 8008d8e:	2300      	movs	r3, #0
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d10b      	bne.n	8008dac <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d98:	f383 8811 	msr	BASEPRI, r3
 8008d9c:	f3bf 8f6f 	isb	sy
 8008da0:	f3bf 8f4f 	dsb	sy
 8008da4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008da6:	bf00      	nop
 8008da8:	bf00      	nop
 8008daa:	e7fd      	b.n	8008da8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	2b02      	cmp	r3, #2
 8008db0:	d103      	bne.n	8008dba <xQueueGenericSendFromISR+0x6e>
 8008db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008db4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008db6:	2b01      	cmp	r3, #1
 8008db8:	d101      	bne.n	8008dbe <xQueueGenericSendFromISR+0x72>
 8008dba:	2301      	movs	r3, #1
 8008dbc:	e000      	b.n	8008dc0 <xQueueGenericSendFromISR+0x74>
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d10b      	bne.n	8008ddc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dc8:	f383 8811 	msr	BASEPRI, r3
 8008dcc:	f3bf 8f6f 	isb	sy
 8008dd0:	f3bf 8f4f 	dsb	sy
 8008dd4:	623b      	str	r3, [r7, #32]
}
 8008dd6:	bf00      	nop
 8008dd8:	bf00      	nop
 8008dda:	e7fd      	b.n	8008dd8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008ddc:	f001 ff74 	bl	800acc8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008de0:	f3ef 8211 	mrs	r2, BASEPRI
 8008de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de8:	f383 8811 	msr	BASEPRI, r3
 8008dec:	f3bf 8f6f 	isb	sy
 8008df0:	f3bf 8f4f 	dsb	sy
 8008df4:	61fa      	str	r2, [r7, #28]
 8008df6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008df8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008dfa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008dfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dfe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e04:	429a      	cmp	r2, r3
 8008e06:	d302      	bcc.n	8008e0e <xQueueGenericSendFromISR+0xc2>
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	2b02      	cmp	r3, #2
 8008e0c:	d12f      	bne.n	8008e6e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e10:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008e14:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008e1e:	683a      	ldr	r2, [r7, #0]
 8008e20:	68b9      	ldr	r1, [r7, #8]
 8008e22:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008e24:	f000 f912 	bl	800904c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008e28:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008e2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e30:	d112      	bne.n	8008e58 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d016      	beq.n	8008e68 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e3c:	3324      	adds	r3, #36	@ 0x24
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f000 ff04 	bl	8009c4c <xTaskRemoveFromEventList>
 8008e44:	4603      	mov	r3, r0
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d00e      	beq.n	8008e68 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d00b      	beq.n	8008e68 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2201      	movs	r2, #1
 8008e54:	601a      	str	r2, [r3, #0]
 8008e56:	e007      	b.n	8008e68 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008e58:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008e5c:	3301      	adds	r3, #1
 8008e5e:	b2db      	uxtb	r3, r3
 8008e60:	b25a      	sxtb	r2, r3
 8008e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008e68:	2301      	movs	r3, #1
 8008e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008e6c:	e001      	b.n	8008e72 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008e6e:	2300      	movs	r3, #0
 8008e70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008e72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e74:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008e7c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008e7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008e80:	4618      	mov	r0, r3
 8008e82:	3740      	adds	r7, #64	@ 0x40
 8008e84:	46bd      	mov	sp, r7
 8008e86:	bd80      	pop	{r7, pc}

08008e88 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b08c      	sub	sp, #48	@ 0x30
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	60f8      	str	r0, [r7, #12]
 8008e90:	60b9      	str	r1, [r7, #8]
 8008e92:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008e94:	2300      	movs	r3, #0
 8008e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d10b      	bne.n	8008eba <xQueueReceive+0x32>
	__asm volatile
 8008ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea6:	f383 8811 	msr	BASEPRI, r3
 8008eaa:	f3bf 8f6f 	isb	sy
 8008eae:	f3bf 8f4f 	dsb	sy
 8008eb2:	623b      	str	r3, [r7, #32]
}
 8008eb4:	bf00      	nop
 8008eb6:	bf00      	nop
 8008eb8:	e7fd      	b.n	8008eb6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d103      	bne.n	8008ec8 <xQueueReceive+0x40>
 8008ec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d101      	bne.n	8008ecc <xQueueReceive+0x44>
 8008ec8:	2301      	movs	r3, #1
 8008eca:	e000      	b.n	8008ece <xQueueReceive+0x46>
 8008ecc:	2300      	movs	r3, #0
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d10b      	bne.n	8008eea <xQueueReceive+0x62>
	__asm volatile
 8008ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed6:	f383 8811 	msr	BASEPRI, r3
 8008eda:	f3bf 8f6f 	isb	sy
 8008ede:	f3bf 8f4f 	dsb	sy
 8008ee2:	61fb      	str	r3, [r7, #28]
}
 8008ee4:	bf00      	nop
 8008ee6:	bf00      	nop
 8008ee8:	e7fd      	b.n	8008ee6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008eea:	f001 f89d 	bl	800a028 <xTaskGetSchedulerState>
 8008eee:	4603      	mov	r3, r0
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d102      	bne.n	8008efa <xQueueReceive+0x72>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d101      	bne.n	8008efe <xQueueReceive+0x76>
 8008efa:	2301      	movs	r3, #1
 8008efc:	e000      	b.n	8008f00 <xQueueReceive+0x78>
 8008efe:	2300      	movs	r3, #0
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d10b      	bne.n	8008f1c <xQueueReceive+0x94>
	__asm volatile
 8008f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f08:	f383 8811 	msr	BASEPRI, r3
 8008f0c:	f3bf 8f6f 	isb	sy
 8008f10:	f3bf 8f4f 	dsb	sy
 8008f14:	61bb      	str	r3, [r7, #24]
}
 8008f16:	bf00      	nop
 8008f18:	bf00      	nop
 8008f1a:	e7fd      	b.n	8008f18 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008f1c:	f001 fdf4 	bl	800ab08 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f24:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d01f      	beq.n	8008f6c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008f2c:	68b9      	ldr	r1, [r7, #8]
 8008f2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f30:	f000 f8f6 	bl	8009120 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f36:	1e5a      	subs	r2, r3, #1
 8008f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f3a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f3e:	691b      	ldr	r3, [r3, #16]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d00f      	beq.n	8008f64 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f46:	3310      	adds	r3, #16
 8008f48:	4618      	mov	r0, r3
 8008f4a:	f000 fe7f 	bl	8009c4c <xTaskRemoveFromEventList>
 8008f4e:	4603      	mov	r3, r0
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d007      	beq.n	8008f64 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008f54:	4b3c      	ldr	r3, [pc, #240]	@ (8009048 <xQueueReceive+0x1c0>)
 8008f56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f5a:	601a      	str	r2, [r3, #0]
 8008f5c:	f3bf 8f4f 	dsb	sy
 8008f60:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008f64:	f001 fe02 	bl	800ab6c <vPortExitCritical>
				return pdPASS;
 8008f68:	2301      	movs	r3, #1
 8008f6a:	e069      	b.n	8009040 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d103      	bne.n	8008f7a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008f72:	f001 fdfb 	bl	800ab6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008f76:	2300      	movs	r3, #0
 8008f78:	e062      	b.n	8009040 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008f7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d106      	bne.n	8008f8e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008f80:	f107 0310 	add.w	r3, r7, #16
 8008f84:	4618      	mov	r0, r3
 8008f86:	f000 feed 	bl	8009d64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008f8e:	f001 fded 	bl	800ab6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008f92:	f000 fc2d 	bl	80097f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008f96:	f001 fdb7 	bl	800ab08 <vPortEnterCritical>
 8008f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008fa0:	b25b      	sxtb	r3, r3
 8008fa2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008fa6:	d103      	bne.n	8008fb0 <xQueueReceive+0x128>
 8008fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008faa:	2200      	movs	r2, #0
 8008fac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fb2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008fb6:	b25b      	sxtb	r3, r3
 8008fb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008fbc:	d103      	bne.n	8008fc6 <xQueueReceive+0x13e>
 8008fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008fc6:	f001 fdd1 	bl	800ab6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008fca:	1d3a      	adds	r2, r7, #4
 8008fcc:	f107 0310 	add.w	r3, r7, #16
 8008fd0:	4611      	mov	r1, r2
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f000 fedc 	bl	8009d90 <xTaskCheckForTimeOut>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d123      	bne.n	8009026 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008fde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008fe0:	f000 f916 	bl	8009210 <prvIsQueueEmpty>
 8008fe4:	4603      	mov	r3, r0
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d017      	beq.n	800901a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fec:	3324      	adds	r3, #36	@ 0x24
 8008fee:	687a      	ldr	r2, [r7, #4]
 8008ff0:	4611      	mov	r1, r2
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	f000 fdd8 	bl	8009ba8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008ff8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ffa:	f000 f8b7 	bl	800916c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008ffe:	f000 fc05 	bl	800980c <xTaskResumeAll>
 8009002:	4603      	mov	r3, r0
 8009004:	2b00      	cmp	r3, #0
 8009006:	d189      	bne.n	8008f1c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009008:	4b0f      	ldr	r3, [pc, #60]	@ (8009048 <xQueueReceive+0x1c0>)
 800900a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800900e:	601a      	str	r2, [r3, #0]
 8009010:	f3bf 8f4f 	dsb	sy
 8009014:	f3bf 8f6f 	isb	sy
 8009018:	e780      	b.n	8008f1c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800901a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800901c:	f000 f8a6 	bl	800916c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009020:	f000 fbf4 	bl	800980c <xTaskResumeAll>
 8009024:	e77a      	b.n	8008f1c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009026:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009028:	f000 f8a0 	bl	800916c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800902c:	f000 fbee 	bl	800980c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009030:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009032:	f000 f8ed 	bl	8009210 <prvIsQueueEmpty>
 8009036:	4603      	mov	r3, r0
 8009038:	2b00      	cmp	r3, #0
 800903a:	f43f af6f 	beq.w	8008f1c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800903e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009040:	4618      	mov	r0, r3
 8009042:	3730      	adds	r7, #48	@ 0x30
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}
 8009048:	e000ed04 	.word	0xe000ed04

0800904c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b086      	sub	sp, #24
 8009050:	af00      	add	r7, sp, #0
 8009052:	60f8      	str	r0, [r7, #12]
 8009054:	60b9      	str	r1, [r7, #8]
 8009056:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009058:	2300      	movs	r3, #0
 800905a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009060:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009066:	2b00      	cmp	r3, #0
 8009068:	d10d      	bne.n	8009086 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d14d      	bne.n	800910e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	689b      	ldr	r3, [r3, #8]
 8009076:	4618      	mov	r0, r3
 8009078:	f000 fff4 	bl	800a064 <xTaskPriorityDisinherit>
 800907c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	2200      	movs	r2, #0
 8009082:	609a      	str	r2, [r3, #8]
 8009084:	e043      	b.n	800910e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d119      	bne.n	80090c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	6858      	ldr	r0, [r3, #4]
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009094:	461a      	mov	r2, r3
 8009096:	68b9      	ldr	r1, [r7, #8]
 8009098:	f013 fb23 	bl	801c6e2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	685a      	ldr	r2, [r3, #4]
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090a4:	441a      	add	r2, r3
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	685a      	ldr	r2, [r3, #4]
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	689b      	ldr	r3, [r3, #8]
 80090b2:	429a      	cmp	r2, r3
 80090b4:	d32b      	bcc.n	800910e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	681a      	ldr	r2, [r3, #0]
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	605a      	str	r2, [r3, #4]
 80090be:	e026      	b.n	800910e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	68d8      	ldr	r0, [r3, #12]
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090c8:	461a      	mov	r2, r3
 80090ca:	68b9      	ldr	r1, [r7, #8]
 80090cc:	f013 fb09 	bl	801c6e2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	68da      	ldr	r2, [r3, #12]
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090d8:	425b      	negs	r3, r3
 80090da:	441a      	add	r2, r3
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	68da      	ldr	r2, [r3, #12]
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	429a      	cmp	r2, r3
 80090ea:	d207      	bcs.n	80090fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	689a      	ldr	r2, [r3, #8]
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090f4:	425b      	negs	r3, r3
 80090f6:	441a      	add	r2, r3
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2b02      	cmp	r3, #2
 8009100:	d105      	bne.n	800910e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d002      	beq.n	800910e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	3b01      	subs	r3, #1
 800910c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800910e:	693b      	ldr	r3, [r7, #16]
 8009110:	1c5a      	adds	r2, r3, #1
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009116:	697b      	ldr	r3, [r7, #20]
}
 8009118:	4618      	mov	r0, r3
 800911a:	3718      	adds	r7, #24
 800911c:	46bd      	mov	sp, r7
 800911e:	bd80      	pop	{r7, pc}

08009120 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b082      	sub	sp, #8
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
 8009128:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800912e:	2b00      	cmp	r3, #0
 8009130:	d018      	beq.n	8009164 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	68da      	ldr	r2, [r3, #12]
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800913a:	441a      	add	r2, r3
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	68da      	ldr	r2, [r3, #12]
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	689b      	ldr	r3, [r3, #8]
 8009148:	429a      	cmp	r2, r3
 800914a:	d303      	bcc.n	8009154 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681a      	ldr	r2, [r3, #0]
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	68d9      	ldr	r1, [r3, #12]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800915c:	461a      	mov	r2, r3
 800915e:	6838      	ldr	r0, [r7, #0]
 8009160:	f013 fabf 	bl	801c6e2 <memcpy>
	}
}
 8009164:	bf00      	nop
 8009166:	3708      	adds	r7, #8
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}

0800916c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b084      	sub	sp, #16
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009174:	f001 fcc8 	bl	800ab08 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800917e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009180:	e011      	b.n	80091a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009186:	2b00      	cmp	r3, #0
 8009188:	d012      	beq.n	80091b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	3324      	adds	r3, #36	@ 0x24
 800918e:	4618      	mov	r0, r3
 8009190:	f000 fd5c 	bl	8009c4c <xTaskRemoveFromEventList>
 8009194:	4603      	mov	r3, r0
 8009196:	2b00      	cmp	r3, #0
 8009198:	d001      	beq.n	800919e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800919a:	f000 fe5d 	bl	8009e58 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800919e:	7bfb      	ldrb	r3, [r7, #15]
 80091a0:	3b01      	subs	r3, #1
 80091a2:	b2db      	uxtb	r3, r3
 80091a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80091a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	dce9      	bgt.n	8009182 <prvUnlockQueue+0x16>
 80091ae:	e000      	b.n	80091b2 <prvUnlockQueue+0x46>
					break;
 80091b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	22ff      	movs	r2, #255	@ 0xff
 80091b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80091ba:	f001 fcd7 	bl	800ab6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80091be:	f001 fca3 	bl	800ab08 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80091c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80091ca:	e011      	b.n	80091f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	691b      	ldr	r3, [r3, #16]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d012      	beq.n	80091fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	3310      	adds	r3, #16
 80091d8:	4618      	mov	r0, r3
 80091da:	f000 fd37 	bl	8009c4c <xTaskRemoveFromEventList>
 80091de:	4603      	mov	r3, r0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d001      	beq.n	80091e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80091e4:	f000 fe38 	bl	8009e58 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80091e8:	7bbb      	ldrb	r3, [r7, #14]
 80091ea:	3b01      	subs	r3, #1
 80091ec:	b2db      	uxtb	r3, r3
 80091ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80091f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	dce9      	bgt.n	80091cc <prvUnlockQueue+0x60>
 80091f8:	e000      	b.n	80091fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80091fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	22ff      	movs	r2, #255	@ 0xff
 8009200:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009204:	f001 fcb2 	bl	800ab6c <vPortExitCritical>
}
 8009208:	bf00      	nop
 800920a:	3710      	adds	r7, #16
 800920c:	46bd      	mov	sp, r7
 800920e:	bd80      	pop	{r7, pc}

08009210 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b084      	sub	sp, #16
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009218:	f001 fc76 	bl	800ab08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009220:	2b00      	cmp	r3, #0
 8009222:	d102      	bne.n	800922a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009224:	2301      	movs	r3, #1
 8009226:	60fb      	str	r3, [r7, #12]
 8009228:	e001      	b.n	800922e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800922a:	2300      	movs	r3, #0
 800922c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800922e:	f001 fc9d 	bl	800ab6c <vPortExitCritical>

	return xReturn;
 8009232:	68fb      	ldr	r3, [r7, #12]
}
 8009234:	4618      	mov	r0, r3
 8009236:	3710      	adds	r7, #16
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}

0800923c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b084      	sub	sp, #16
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009244:	f001 fc60 	bl	800ab08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009250:	429a      	cmp	r2, r3
 8009252:	d102      	bne.n	800925a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009254:	2301      	movs	r3, #1
 8009256:	60fb      	str	r3, [r7, #12]
 8009258:	e001      	b.n	800925e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800925a:	2300      	movs	r3, #0
 800925c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800925e:	f001 fc85 	bl	800ab6c <vPortExitCritical>

	return xReturn;
 8009262:	68fb      	ldr	r3, [r7, #12]
}
 8009264:	4618      	mov	r0, r3
 8009266:	3710      	adds	r7, #16
 8009268:	46bd      	mov	sp, r7
 800926a:	bd80      	pop	{r7, pc}

0800926c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800926c:	b480      	push	{r7}
 800926e:	b085      	sub	sp, #20
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009276:	2300      	movs	r3, #0
 8009278:	60fb      	str	r3, [r7, #12]
 800927a:	e014      	b.n	80092a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800927c:	4a0f      	ldr	r2, [pc, #60]	@ (80092bc <vQueueAddToRegistry+0x50>)
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d10b      	bne.n	80092a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009288:	490c      	ldr	r1, [pc, #48]	@ (80092bc <vQueueAddToRegistry+0x50>)
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	683a      	ldr	r2, [r7, #0]
 800928e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009292:	4a0a      	ldr	r2, [pc, #40]	@ (80092bc <vQueueAddToRegistry+0x50>)
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	00db      	lsls	r3, r3, #3
 8009298:	4413      	add	r3, r2
 800929a:	687a      	ldr	r2, [r7, #4]
 800929c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800929e:	e006      	b.n	80092ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	3301      	adds	r3, #1
 80092a4:	60fb      	str	r3, [r7, #12]
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	2b07      	cmp	r3, #7
 80092aa:	d9e7      	bls.n	800927c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80092ac:	bf00      	nop
 80092ae:	bf00      	nop
 80092b0:	3714      	adds	r7, #20
 80092b2:	46bd      	mov	sp, r7
 80092b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b8:	4770      	bx	lr
 80092ba:	bf00      	nop
 80092bc:	200082e0 	.word	0x200082e0

080092c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b086      	sub	sp, #24
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	60f8      	str	r0, [r7, #12]
 80092c8:	60b9      	str	r1, [r7, #8]
 80092ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80092d0:	f001 fc1a 	bl	800ab08 <vPortEnterCritical>
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80092da:	b25b      	sxtb	r3, r3
 80092dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80092e0:	d103      	bne.n	80092ea <vQueueWaitForMessageRestricted+0x2a>
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	2200      	movs	r2, #0
 80092e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80092f0:	b25b      	sxtb	r3, r3
 80092f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80092f6:	d103      	bne.n	8009300 <vQueueWaitForMessageRestricted+0x40>
 80092f8:	697b      	ldr	r3, [r7, #20]
 80092fa:	2200      	movs	r2, #0
 80092fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009300:	f001 fc34 	bl	800ab6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009304:	697b      	ldr	r3, [r7, #20]
 8009306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009308:	2b00      	cmp	r3, #0
 800930a:	d106      	bne.n	800931a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800930c:	697b      	ldr	r3, [r7, #20]
 800930e:	3324      	adds	r3, #36	@ 0x24
 8009310:	687a      	ldr	r2, [r7, #4]
 8009312:	68b9      	ldr	r1, [r7, #8]
 8009314:	4618      	mov	r0, r3
 8009316:	f000 fc6d 	bl	8009bf4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800931a:	6978      	ldr	r0, [r7, #20]
 800931c:	f7ff ff26 	bl	800916c <prvUnlockQueue>
	}
 8009320:	bf00      	nop
 8009322:	3718      	adds	r7, #24
 8009324:	46bd      	mov	sp, r7
 8009326:	bd80      	pop	{r7, pc}

08009328 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009328:	b580      	push	{r7, lr}
 800932a:	b08e      	sub	sp, #56	@ 0x38
 800932c:	af04      	add	r7, sp, #16
 800932e:	60f8      	str	r0, [r7, #12]
 8009330:	60b9      	str	r1, [r7, #8]
 8009332:	607a      	str	r2, [r7, #4]
 8009334:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009338:	2b00      	cmp	r3, #0
 800933a:	d10b      	bne.n	8009354 <xTaskCreateStatic+0x2c>
	__asm volatile
 800933c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009340:	f383 8811 	msr	BASEPRI, r3
 8009344:	f3bf 8f6f 	isb	sy
 8009348:	f3bf 8f4f 	dsb	sy
 800934c:	623b      	str	r3, [r7, #32]
}
 800934e:	bf00      	nop
 8009350:	bf00      	nop
 8009352:	e7fd      	b.n	8009350 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009356:	2b00      	cmp	r3, #0
 8009358:	d10b      	bne.n	8009372 <xTaskCreateStatic+0x4a>
	__asm volatile
 800935a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800935e:	f383 8811 	msr	BASEPRI, r3
 8009362:	f3bf 8f6f 	isb	sy
 8009366:	f3bf 8f4f 	dsb	sy
 800936a:	61fb      	str	r3, [r7, #28]
}
 800936c:	bf00      	nop
 800936e:	bf00      	nop
 8009370:	e7fd      	b.n	800936e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009372:	23a8      	movs	r3, #168	@ 0xa8
 8009374:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	2ba8      	cmp	r3, #168	@ 0xa8
 800937a:	d00b      	beq.n	8009394 <xTaskCreateStatic+0x6c>
	__asm volatile
 800937c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009380:	f383 8811 	msr	BASEPRI, r3
 8009384:	f3bf 8f6f 	isb	sy
 8009388:	f3bf 8f4f 	dsb	sy
 800938c:	61bb      	str	r3, [r7, #24]
}
 800938e:	bf00      	nop
 8009390:	bf00      	nop
 8009392:	e7fd      	b.n	8009390 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009394:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009398:	2b00      	cmp	r3, #0
 800939a:	d01e      	beq.n	80093da <xTaskCreateStatic+0xb2>
 800939c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d01b      	beq.n	80093da <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80093a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093a4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80093a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80093aa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80093ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ae:	2202      	movs	r2, #2
 80093b0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80093b4:	2300      	movs	r3, #0
 80093b6:	9303      	str	r3, [sp, #12]
 80093b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ba:	9302      	str	r3, [sp, #8]
 80093bc:	f107 0314 	add.w	r3, r7, #20
 80093c0:	9301      	str	r3, [sp, #4]
 80093c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093c4:	9300      	str	r3, [sp, #0]
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	687a      	ldr	r2, [r7, #4]
 80093ca:	68b9      	ldr	r1, [r7, #8]
 80093cc:	68f8      	ldr	r0, [r7, #12]
 80093ce:	f000 f851 	bl	8009474 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80093d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80093d4:	f000 f8f6 	bl	80095c4 <prvAddNewTaskToReadyList>
 80093d8:	e001      	b.n	80093de <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80093da:	2300      	movs	r3, #0
 80093dc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80093de:	697b      	ldr	r3, [r7, #20]
	}
 80093e0:	4618      	mov	r0, r3
 80093e2:	3728      	adds	r7, #40	@ 0x28
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}

080093e8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b08c      	sub	sp, #48	@ 0x30
 80093ec:	af04      	add	r7, sp, #16
 80093ee:	60f8      	str	r0, [r7, #12]
 80093f0:	60b9      	str	r1, [r7, #8]
 80093f2:	603b      	str	r3, [r7, #0]
 80093f4:	4613      	mov	r3, r2
 80093f6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80093f8:	88fb      	ldrh	r3, [r7, #6]
 80093fa:	009b      	lsls	r3, r3, #2
 80093fc:	4618      	mov	r0, r3
 80093fe:	f001 fca5 	bl	800ad4c <pvPortMalloc>
 8009402:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009404:	697b      	ldr	r3, [r7, #20]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d00e      	beq.n	8009428 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800940a:	20a8      	movs	r0, #168	@ 0xa8
 800940c:	f001 fc9e 	bl	800ad4c <pvPortMalloc>
 8009410:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009412:	69fb      	ldr	r3, [r7, #28]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d003      	beq.n	8009420 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009418:	69fb      	ldr	r3, [r7, #28]
 800941a:	697a      	ldr	r2, [r7, #20]
 800941c:	631a      	str	r2, [r3, #48]	@ 0x30
 800941e:	e005      	b.n	800942c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009420:	6978      	ldr	r0, [r7, #20]
 8009422:	f001 fd61 	bl	800aee8 <vPortFree>
 8009426:	e001      	b.n	800942c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009428:	2300      	movs	r3, #0
 800942a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800942c:	69fb      	ldr	r3, [r7, #28]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d017      	beq.n	8009462 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009432:	69fb      	ldr	r3, [r7, #28]
 8009434:	2200      	movs	r2, #0
 8009436:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800943a:	88fa      	ldrh	r2, [r7, #6]
 800943c:	2300      	movs	r3, #0
 800943e:	9303      	str	r3, [sp, #12]
 8009440:	69fb      	ldr	r3, [r7, #28]
 8009442:	9302      	str	r3, [sp, #8]
 8009444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009446:	9301      	str	r3, [sp, #4]
 8009448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800944a:	9300      	str	r3, [sp, #0]
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	68b9      	ldr	r1, [r7, #8]
 8009450:	68f8      	ldr	r0, [r7, #12]
 8009452:	f000 f80f 	bl	8009474 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009456:	69f8      	ldr	r0, [r7, #28]
 8009458:	f000 f8b4 	bl	80095c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800945c:	2301      	movs	r3, #1
 800945e:	61bb      	str	r3, [r7, #24]
 8009460:	e002      	b.n	8009468 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009462:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009466:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009468:	69bb      	ldr	r3, [r7, #24]
	}
 800946a:	4618      	mov	r0, r3
 800946c:	3720      	adds	r7, #32
 800946e:	46bd      	mov	sp, r7
 8009470:	bd80      	pop	{r7, pc}
	...

08009474 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b088      	sub	sp, #32
 8009478:	af00      	add	r7, sp, #0
 800947a:	60f8      	str	r0, [r7, #12]
 800947c:	60b9      	str	r1, [r7, #8]
 800947e:	607a      	str	r2, [r7, #4]
 8009480:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009484:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	009b      	lsls	r3, r3, #2
 800948a:	461a      	mov	r2, r3
 800948c:	21a5      	movs	r1, #165	@ 0xa5
 800948e:	f012 ffef 	bl	801c470 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009494:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800949c:	3b01      	subs	r3, #1
 800949e:	009b      	lsls	r3, r3, #2
 80094a0:	4413      	add	r3, r2
 80094a2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80094a4:	69bb      	ldr	r3, [r7, #24]
 80094a6:	f023 0307 	bic.w	r3, r3, #7
 80094aa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80094ac:	69bb      	ldr	r3, [r7, #24]
 80094ae:	f003 0307 	and.w	r3, r3, #7
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d00b      	beq.n	80094ce <prvInitialiseNewTask+0x5a>
	__asm volatile
 80094b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ba:	f383 8811 	msr	BASEPRI, r3
 80094be:	f3bf 8f6f 	isb	sy
 80094c2:	f3bf 8f4f 	dsb	sy
 80094c6:	617b      	str	r3, [r7, #20]
}
 80094c8:	bf00      	nop
 80094ca:	bf00      	nop
 80094cc:	e7fd      	b.n	80094ca <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d01f      	beq.n	8009514 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80094d4:	2300      	movs	r3, #0
 80094d6:	61fb      	str	r3, [r7, #28]
 80094d8:	e012      	b.n	8009500 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80094da:	68ba      	ldr	r2, [r7, #8]
 80094dc:	69fb      	ldr	r3, [r7, #28]
 80094de:	4413      	add	r3, r2
 80094e0:	7819      	ldrb	r1, [r3, #0]
 80094e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094e4:	69fb      	ldr	r3, [r7, #28]
 80094e6:	4413      	add	r3, r2
 80094e8:	3334      	adds	r3, #52	@ 0x34
 80094ea:	460a      	mov	r2, r1
 80094ec:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80094ee:	68ba      	ldr	r2, [r7, #8]
 80094f0:	69fb      	ldr	r3, [r7, #28]
 80094f2:	4413      	add	r3, r2
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d006      	beq.n	8009508 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80094fa:	69fb      	ldr	r3, [r7, #28]
 80094fc:	3301      	adds	r3, #1
 80094fe:	61fb      	str	r3, [r7, #28]
 8009500:	69fb      	ldr	r3, [r7, #28]
 8009502:	2b0f      	cmp	r3, #15
 8009504:	d9e9      	bls.n	80094da <prvInitialiseNewTask+0x66>
 8009506:	e000      	b.n	800950a <prvInitialiseNewTask+0x96>
			{
				break;
 8009508:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800950a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800950c:	2200      	movs	r2, #0
 800950e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009512:	e003      	b.n	800951c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009516:	2200      	movs	r2, #0
 8009518:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800951c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800951e:	2b37      	cmp	r3, #55	@ 0x37
 8009520:	d901      	bls.n	8009526 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009522:	2337      	movs	r3, #55	@ 0x37
 8009524:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009528:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800952a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800952c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800952e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009530:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009534:	2200      	movs	r2, #0
 8009536:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800953a:	3304      	adds	r3, #4
 800953c:	4618      	mov	r0, r3
 800953e:	f7ff f965 	bl	800880c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009544:	3318      	adds	r3, #24
 8009546:	4618      	mov	r0, r3
 8009548:	f7ff f960 	bl	800880c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800954c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800954e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009550:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009554:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800955a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800955c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800955e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009560:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009564:	2200      	movs	r2, #0
 8009566:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800956a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800956c:	2200      	movs	r2, #0
 800956e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009574:	3354      	adds	r3, #84	@ 0x54
 8009576:	224c      	movs	r2, #76	@ 0x4c
 8009578:	2100      	movs	r1, #0
 800957a:	4618      	mov	r0, r3
 800957c:	f012 ff78 	bl	801c470 <memset>
 8009580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009582:	4a0d      	ldr	r2, [pc, #52]	@ (80095b8 <prvInitialiseNewTask+0x144>)
 8009584:	659a      	str	r2, [r3, #88]	@ 0x58
 8009586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009588:	4a0c      	ldr	r2, [pc, #48]	@ (80095bc <prvInitialiseNewTask+0x148>)
 800958a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800958c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800958e:	4a0c      	ldr	r2, [pc, #48]	@ (80095c0 <prvInitialiseNewTask+0x14c>)
 8009590:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009592:	683a      	ldr	r2, [r7, #0]
 8009594:	68f9      	ldr	r1, [r7, #12]
 8009596:	69b8      	ldr	r0, [r7, #24]
 8009598:	f001 f982 	bl	800a8a0 <pxPortInitialiseStack>
 800959c:	4602      	mov	r2, r0
 800959e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80095a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d002      	beq.n	80095ae <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80095a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80095ae:	bf00      	nop
 80095b0:	3720      	adds	r7, #32
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}
 80095b6:	bf00      	nop
 80095b8:	20011694 	.word	0x20011694
 80095bc:	200116fc 	.word	0x200116fc
 80095c0:	20011764 	.word	0x20011764

080095c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b082      	sub	sp, #8
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80095cc:	f001 fa9c 	bl	800ab08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80095d0:	4b2d      	ldr	r3, [pc, #180]	@ (8009688 <prvAddNewTaskToReadyList+0xc4>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	3301      	adds	r3, #1
 80095d6:	4a2c      	ldr	r2, [pc, #176]	@ (8009688 <prvAddNewTaskToReadyList+0xc4>)
 80095d8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80095da:	4b2c      	ldr	r3, [pc, #176]	@ (800968c <prvAddNewTaskToReadyList+0xc8>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d109      	bne.n	80095f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80095e2:	4a2a      	ldr	r2, [pc, #168]	@ (800968c <prvAddNewTaskToReadyList+0xc8>)
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80095e8:	4b27      	ldr	r3, [pc, #156]	@ (8009688 <prvAddNewTaskToReadyList+0xc4>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	2b01      	cmp	r3, #1
 80095ee:	d110      	bne.n	8009612 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80095f0:	f000 fc56 	bl	8009ea0 <prvInitialiseTaskLists>
 80095f4:	e00d      	b.n	8009612 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80095f6:	4b26      	ldr	r3, [pc, #152]	@ (8009690 <prvAddNewTaskToReadyList+0xcc>)
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d109      	bne.n	8009612 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80095fe:	4b23      	ldr	r3, [pc, #140]	@ (800968c <prvAddNewTaskToReadyList+0xc8>)
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009608:	429a      	cmp	r2, r3
 800960a:	d802      	bhi.n	8009612 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800960c:	4a1f      	ldr	r2, [pc, #124]	@ (800968c <prvAddNewTaskToReadyList+0xc8>)
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009612:	4b20      	ldr	r3, [pc, #128]	@ (8009694 <prvAddNewTaskToReadyList+0xd0>)
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	3301      	adds	r3, #1
 8009618:	4a1e      	ldr	r2, [pc, #120]	@ (8009694 <prvAddNewTaskToReadyList+0xd0>)
 800961a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800961c:	4b1d      	ldr	r3, [pc, #116]	@ (8009694 <prvAddNewTaskToReadyList+0xd0>)
 800961e:	681a      	ldr	r2, [r3, #0]
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009628:	4b1b      	ldr	r3, [pc, #108]	@ (8009698 <prvAddNewTaskToReadyList+0xd4>)
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	429a      	cmp	r2, r3
 800962e:	d903      	bls.n	8009638 <prvAddNewTaskToReadyList+0x74>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009634:	4a18      	ldr	r2, [pc, #96]	@ (8009698 <prvAddNewTaskToReadyList+0xd4>)
 8009636:	6013      	str	r3, [r2, #0]
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800963c:	4613      	mov	r3, r2
 800963e:	009b      	lsls	r3, r3, #2
 8009640:	4413      	add	r3, r2
 8009642:	009b      	lsls	r3, r3, #2
 8009644:	4a15      	ldr	r2, [pc, #84]	@ (800969c <prvAddNewTaskToReadyList+0xd8>)
 8009646:	441a      	add	r2, r3
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	3304      	adds	r3, #4
 800964c:	4619      	mov	r1, r3
 800964e:	4610      	mov	r0, r2
 8009650:	f7ff f8e9 	bl	8008826 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009654:	f001 fa8a 	bl	800ab6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009658:	4b0d      	ldr	r3, [pc, #52]	@ (8009690 <prvAddNewTaskToReadyList+0xcc>)
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d00e      	beq.n	800967e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009660:	4b0a      	ldr	r3, [pc, #40]	@ (800968c <prvAddNewTaskToReadyList+0xc8>)
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800966a:	429a      	cmp	r2, r3
 800966c:	d207      	bcs.n	800967e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800966e:	4b0c      	ldr	r3, [pc, #48]	@ (80096a0 <prvAddNewTaskToReadyList+0xdc>)
 8009670:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009674:	601a      	str	r2, [r3, #0]
 8009676:	f3bf 8f4f 	dsb	sy
 800967a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800967e:	bf00      	nop
 8009680:	3708      	adds	r7, #8
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}
 8009686:	bf00      	nop
 8009688:	200087f4 	.word	0x200087f4
 800968c:	20008320 	.word	0x20008320
 8009690:	20008800 	.word	0x20008800
 8009694:	20008810 	.word	0x20008810
 8009698:	200087fc 	.word	0x200087fc
 800969c:	20008324 	.word	0x20008324
 80096a0:	e000ed04 	.word	0xe000ed04

080096a4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80096ac:	2300      	movs	r3, #0
 80096ae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d018      	beq.n	80096e8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80096b6:	4b14      	ldr	r3, [pc, #80]	@ (8009708 <vTaskDelay+0x64>)
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d00b      	beq.n	80096d6 <vTaskDelay+0x32>
	__asm volatile
 80096be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096c2:	f383 8811 	msr	BASEPRI, r3
 80096c6:	f3bf 8f6f 	isb	sy
 80096ca:	f3bf 8f4f 	dsb	sy
 80096ce:	60bb      	str	r3, [r7, #8]
}
 80096d0:	bf00      	nop
 80096d2:	bf00      	nop
 80096d4:	e7fd      	b.n	80096d2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80096d6:	f000 f88b 	bl	80097f0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80096da:	2100      	movs	r1, #0
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	f000 fd31 	bl	800a144 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80096e2:	f000 f893 	bl	800980c <xTaskResumeAll>
 80096e6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d107      	bne.n	80096fe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80096ee:	4b07      	ldr	r3, [pc, #28]	@ (800970c <vTaskDelay+0x68>)
 80096f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096f4:	601a      	str	r2, [r3, #0]
 80096f6:	f3bf 8f4f 	dsb	sy
 80096fa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80096fe:	bf00      	nop
 8009700:	3710      	adds	r7, #16
 8009702:	46bd      	mov	sp, r7
 8009704:	bd80      	pop	{r7, pc}
 8009706:	bf00      	nop
 8009708:	2000881c 	.word	0x2000881c
 800970c:	e000ed04 	.word	0xe000ed04

08009710 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b08a      	sub	sp, #40	@ 0x28
 8009714:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009716:	2300      	movs	r3, #0
 8009718:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800971a:	2300      	movs	r3, #0
 800971c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800971e:	463a      	mov	r2, r7
 8009720:	1d39      	adds	r1, r7, #4
 8009722:	f107 0308 	add.w	r3, r7, #8
 8009726:	4618      	mov	r0, r3
 8009728:	f7ff f81c 	bl	8008764 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800972c:	6839      	ldr	r1, [r7, #0]
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	68ba      	ldr	r2, [r7, #8]
 8009732:	9202      	str	r2, [sp, #8]
 8009734:	9301      	str	r3, [sp, #4]
 8009736:	2300      	movs	r3, #0
 8009738:	9300      	str	r3, [sp, #0]
 800973a:	2300      	movs	r3, #0
 800973c:	460a      	mov	r2, r1
 800973e:	4924      	ldr	r1, [pc, #144]	@ (80097d0 <vTaskStartScheduler+0xc0>)
 8009740:	4824      	ldr	r0, [pc, #144]	@ (80097d4 <vTaskStartScheduler+0xc4>)
 8009742:	f7ff fdf1 	bl	8009328 <xTaskCreateStatic>
 8009746:	4603      	mov	r3, r0
 8009748:	4a23      	ldr	r2, [pc, #140]	@ (80097d8 <vTaskStartScheduler+0xc8>)
 800974a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800974c:	4b22      	ldr	r3, [pc, #136]	@ (80097d8 <vTaskStartScheduler+0xc8>)
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d002      	beq.n	800975a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009754:	2301      	movs	r3, #1
 8009756:	617b      	str	r3, [r7, #20]
 8009758:	e001      	b.n	800975e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800975a:	2300      	movs	r3, #0
 800975c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800975e:	697b      	ldr	r3, [r7, #20]
 8009760:	2b01      	cmp	r3, #1
 8009762:	d102      	bne.n	800976a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009764:	f000 fd42 	bl	800a1ec <xTimerCreateTimerTask>
 8009768:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	2b01      	cmp	r3, #1
 800976e:	d11b      	bne.n	80097a8 <vTaskStartScheduler+0x98>
	__asm volatile
 8009770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009774:	f383 8811 	msr	BASEPRI, r3
 8009778:	f3bf 8f6f 	isb	sy
 800977c:	f3bf 8f4f 	dsb	sy
 8009780:	613b      	str	r3, [r7, #16]
}
 8009782:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009784:	4b15      	ldr	r3, [pc, #84]	@ (80097dc <vTaskStartScheduler+0xcc>)
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	3354      	adds	r3, #84	@ 0x54
 800978a:	4a15      	ldr	r2, [pc, #84]	@ (80097e0 <vTaskStartScheduler+0xd0>)
 800978c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800978e:	4b15      	ldr	r3, [pc, #84]	@ (80097e4 <vTaskStartScheduler+0xd4>)
 8009790:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009794:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009796:	4b14      	ldr	r3, [pc, #80]	@ (80097e8 <vTaskStartScheduler+0xd8>)
 8009798:	2201      	movs	r2, #1
 800979a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800979c:	4b13      	ldr	r3, [pc, #76]	@ (80097ec <vTaskStartScheduler+0xdc>)
 800979e:	2200      	movs	r2, #0
 80097a0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80097a2:	f001 f90d 	bl	800a9c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80097a6:	e00f      	b.n	80097c8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80097a8:	697b      	ldr	r3, [r7, #20]
 80097aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80097ae:	d10b      	bne.n	80097c8 <vTaskStartScheduler+0xb8>
	__asm volatile
 80097b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097b4:	f383 8811 	msr	BASEPRI, r3
 80097b8:	f3bf 8f6f 	isb	sy
 80097bc:	f3bf 8f4f 	dsb	sy
 80097c0:	60fb      	str	r3, [r7, #12]
}
 80097c2:	bf00      	nop
 80097c4:	bf00      	nop
 80097c6:	e7fd      	b.n	80097c4 <vTaskStartScheduler+0xb4>
}
 80097c8:	bf00      	nop
 80097ca:	3718      	adds	r7, #24
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bd80      	pop	{r7, pc}
 80097d0:	0801ec2c 	.word	0x0801ec2c
 80097d4:	08009e71 	.word	0x08009e71
 80097d8:	20008818 	.word	0x20008818
 80097dc:	20008320 	.word	0x20008320
 80097e0:	20002e40 	.word	0x20002e40
 80097e4:	20008814 	.word	0x20008814
 80097e8:	20008800 	.word	0x20008800
 80097ec:	200087f8 	.word	0x200087f8

080097f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80097f0:	b480      	push	{r7}
 80097f2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80097f4:	4b04      	ldr	r3, [pc, #16]	@ (8009808 <vTaskSuspendAll+0x18>)
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	3301      	adds	r3, #1
 80097fa:	4a03      	ldr	r2, [pc, #12]	@ (8009808 <vTaskSuspendAll+0x18>)
 80097fc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80097fe:	bf00      	nop
 8009800:	46bd      	mov	sp, r7
 8009802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009806:	4770      	bx	lr
 8009808:	2000881c 	.word	0x2000881c

0800980c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b084      	sub	sp, #16
 8009810:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009812:	2300      	movs	r3, #0
 8009814:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009816:	2300      	movs	r3, #0
 8009818:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800981a:	4b42      	ldr	r3, [pc, #264]	@ (8009924 <xTaskResumeAll+0x118>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d10b      	bne.n	800983a <xTaskResumeAll+0x2e>
	__asm volatile
 8009822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009826:	f383 8811 	msr	BASEPRI, r3
 800982a:	f3bf 8f6f 	isb	sy
 800982e:	f3bf 8f4f 	dsb	sy
 8009832:	603b      	str	r3, [r7, #0]
}
 8009834:	bf00      	nop
 8009836:	bf00      	nop
 8009838:	e7fd      	b.n	8009836 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800983a:	f001 f965 	bl	800ab08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800983e:	4b39      	ldr	r3, [pc, #228]	@ (8009924 <xTaskResumeAll+0x118>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	3b01      	subs	r3, #1
 8009844:	4a37      	ldr	r2, [pc, #220]	@ (8009924 <xTaskResumeAll+0x118>)
 8009846:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009848:	4b36      	ldr	r3, [pc, #216]	@ (8009924 <xTaskResumeAll+0x118>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d162      	bne.n	8009916 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009850:	4b35      	ldr	r3, [pc, #212]	@ (8009928 <xTaskResumeAll+0x11c>)
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d05e      	beq.n	8009916 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009858:	e02f      	b.n	80098ba <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800985a:	4b34      	ldr	r3, [pc, #208]	@ (800992c <xTaskResumeAll+0x120>)
 800985c:	68db      	ldr	r3, [r3, #12]
 800985e:	68db      	ldr	r3, [r3, #12]
 8009860:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	3318      	adds	r3, #24
 8009866:	4618      	mov	r0, r3
 8009868:	f7ff f83a 	bl	80088e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	3304      	adds	r3, #4
 8009870:	4618      	mov	r0, r3
 8009872:	f7ff f835 	bl	80088e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800987a:	4b2d      	ldr	r3, [pc, #180]	@ (8009930 <xTaskResumeAll+0x124>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	429a      	cmp	r2, r3
 8009880:	d903      	bls.n	800988a <xTaskResumeAll+0x7e>
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009886:	4a2a      	ldr	r2, [pc, #168]	@ (8009930 <xTaskResumeAll+0x124>)
 8009888:	6013      	str	r3, [r2, #0]
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800988e:	4613      	mov	r3, r2
 8009890:	009b      	lsls	r3, r3, #2
 8009892:	4413      	add	r3, r2
 8009894:	009b      	lsls	r3, r3, #2
 8009896:	4a27      	ldr	r2, [pc, #156]	@ (8009934 <xTaskResumeAll+0x128>)
 8009898:	441a      	add	r2, r3
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	3304      	adds	r3, #4
 800989e:	4619      	mov	r1, r3
 80098a0:	4610      	mov	r0, r2
 80098a2:	f7fe ffc0 	bl	8008826 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098aa:	4b23      	ldr	r3, [pc, #140]	@ (8009938 <xTaskResumeAll+0x12c>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098b0:	429a      	cmp	r2, r3
 80098b2:	d302      	bcc.n	80098ba <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80098b4:	4b21      	ldr	r3, [pc, #132]	@ (800993c <xTaskResumeAll+0x130>)
 80098b6:	2201      	movs	r2, #1
 80098b8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80098ba:	4b1c      	ldr	r3, [pc, #112]	@ (800992c <xTaskResumeAll+0x120>)
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d1cb      	bne.n	800985a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d001      	beq.n	80098cc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80098c8:	f000 fb8e 	bl	8009fe8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80098cc:	4b1c      	ldr	r3, [pc, #112]	@ (8009940 <xTaskResumeAll+0x134>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d010      	beq.n	80098fa <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80098d8:	f000 f846 	bl	8009968 <xTaskIncrementTick>
 80098dc:	4603      	mov	r3, r0
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d002      	beq.n	80098e8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80098e2:	4b16      	ldr	r3, [pc, #88]	@ (800993c <xTaskResumeAll+0x130>)
 80098e4:	2201      	movs	r2, #1
 80098e6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	3b01      	subs	r3, #1
 80098ec:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d1f1      	bne.n	80098d8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80098f4:	4b12      	ldr	r3, [pc, #72]	@ (8009940 <xTaskResumeAll+0x134>)
 80098f6:	2200      	movs	r2, #0
 80098f8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80098fa:	4b10      	ldr	r3, [pc, #64]	@ (800993c <xTaskResumeAll+0x130>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d009      	beq.n	8009916 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009902:	2301      	movs	r3, #1
 8009904:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009906:	4b0f      	ldr	r3, [pc, #60]	@ (8009944 <xTaskResumeAll+0x138>)
 8009908:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800990c:	601a      	str	r2, [r3, #0]
 800990e:	f3bf 8f4f 	dsb	sy
 8009912:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009916:	f001 f929 	bl	800ab6c <vPortExitCritical>

	return xAlreadyYielded;
 800991a:	68bb      	ldr	r3, [r7, #8]
}
 800991c:	4618      	mov	r0, r3
 800991e:	3710      	adds	r7, #16
 8009920:	46bd      	mov	sp, r7
 8009922:	bd80      	pop	{r7, pc}
 8009924:	2000881c 	.word	0x2000881c
 8009928:	200087f4 	.word	0x200087f4
 800992c:	200087b4 	.word	0x200087b4
 8009930:	200087fc 	.word	0x200087fc
 8009934:	20008324 	.word	0x20008324
 8009938:	20008320 	.word	0x20008320
 800993c:	20008808 	.word	0x20008808
 8009940:	20008804 	.word	0x20008804
 8009944:	e000ed04 	.word	0xe000ed04

08009948 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009948:	b480      	push	{r7}
 800994a:	b083      	sub	sp, #12
 800994c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800994e:	4b05      	ldr	r3, [pc, #20]	@ (8009964 <xTaskGetTickCount+0x1c>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009954:	687b      	ldr	r3, [r7, #4]
}
 8009956:	4618      	mov	r0, r3
 8009958:	370c      	adds	r7, #12
 800995a:	46bd      	mov	sp, r7
 800995c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009960:	4770      	bx	lr
 8009962:	bf00      	nop
 8009964:	200087f8 	.word	0x200087f8

08009968 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b086      	sub	sp, #24
 800996c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800996e:	2300      	movs	r3, #0
 8009970:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009972:	4b4f      	ldr	r3, [pc, #316]	@ (8009ab0 <xTaskIncrementTick+0x148>)
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	2b00      	cmp	r3, #0
 8009978:	f040 8090 	bne.w	8009a9c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800997c:	4b4d      	ldr	r3, [pc, #308]	@ (8009ab4 <xTaskIncrementTick+0x14c>)
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	3301      	adds	r3, #1
 8009982:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009984:	4a4b      	ldr	r2, [pc, #300]	@ (8009ab4 <xTaskIncrementTick+0x14c>)
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800998a:	693b      	ldr	r3, [r7, #16]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d121      	bne.n	80099d4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009990:	4b49      	ldr	r3, [pc, #292]	@ (8009ab8 <xTaskIncrementTick+0x150>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d00b      	beq.n	80099b2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800999a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800999e:	f383 8811 	msr	BASEPRI, r3
 80099a2:	f3bf 8f6f 	isb	sy
 80099a6:	f3bf 8f4f 	dsb	sy
 80099aa:	603b      	str	r3, [r7, #0]
}
 80099ac:	bf00      	nop
 80099ae:	bf00      	nop
 80099b0:	e7fd      	b.n	80099ae <xTaskIncrementTick+0x46>
 80099b2:	4b41      	ldr	r3, [pc, #260]	@ (8009ab8 <xTaskIncrementTick+0x150>)
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	60fb      	str	r3, [r7, #12]
 80099b8:	4b40      	ldr	r3, [pc, #256]	@ (8009abc <xTaskIncrementTick+0x154>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	4a3e      	ldr	r2, [pc, #248]	@ (8009ab8 <xTaskIncrementTick+0x150>)
 80099be:	6013      	str	r3, [r2, #0]
 80099c0:	4a3e      	ldr	r2, [pc, #248]	@ (8009abc <xTaskIncrementTick+0x154>)
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	6013      	str	r3, [r2, #0]
 80099c6:	4b3e      	ldr	r3, [pc, #248]	@ (8009ac0 <xTaskIncrementTick+0x158>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	3301      	adds	r3, #1
 80099cc:	4a3c      	ldr	r2, [pc, #240]	@ (8009ac0 <xTaskIncrementTick+0x158>)
 80099ce:	6013      	str	r3, [r2, #0]
 80099d0:	f000 fb0a 	bl	8009fe8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80099d4:	4b3b      	ldr	r3, [pc, #236]	@ (8009ac4 <xTaskIncrementTick+0x15c>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	693a      	ldr	r2, [r7, #16]
 80099da:	429a      	cmp	r2, r3
 80099dc:	d349      	bcc.n	8009a72 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80099de:	4b36      	ldr	r3, [pc, #216]	@ (8009ab8 <xTaskIncrementTick+0x150>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d104      	bne.n	80099f2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099e8:	4b36      	ldr	r3, [pc, #216]	@ (8009ac4 <xTaskIncrementTick+0x15c>)
 80099ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80099ee:	601a      	str	r2, [r3, #0]
					break;
 80099f0:	e03f      	b.n	8009a72 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099f2:	4b31      	ldr	r3, [pc, #196]	@ (8009ab8 <xTaskIncrementTick+0x150>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	68db      	ldr	r3, [r3, #12]
 80099f8:	68db      	ldr	r3, [r3, #12]
 80099fa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	685b      	ldr	r3, [r3, #4]
 8009a00:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009a02:	693a      	ldr	r2, [r7, #16]
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	429a      	cmp	r2, r3
 8009a08:	d203      	bcs.n	8009a12 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009a0a:	4a2e      	ldr	r2, [pc, #184]	@ (8009ac4 <xTaskIncrementTick+0x15c>)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009a10:	e02f      	b.n	8009a72 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a12:	68bb      	ldr	r3, [r7, #8]
 8009a14:	3304      	adds	r3, #4
 8009a16:	4618      	mov	r0, r3
 8009a18:	f7fe ff62 	bl	80088e0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d004      	beq.n	8009a2e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	3318      	adds	r3, #24
 8009a28:	4618      	mov	r0, r3
 8009a2a:	f7fe ff59 	bl	80088e0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a32:	4b25      	ldr	r3, [pc, #148]	@ (8009ac8 <xTaskIncrementTick+0x160>)
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	429a      	cmp	r2, r3
 8009a38:	d903      	bls.n	8009a42 <xTaskIncrementTick+0xda>
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a3e:	4a22      	ldr	r2, [pc, #136]	@ (8009ac8 <xTaskIncrementTick+0x160>)
 8009a40:	6013      	str	r3, [r2, #0]
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a46:	4613      	mov	r3, r2
 8009a48:	009b      	lsls	r3, r3, #2
 8009a4a:	4413      	add	r3, r2
 8009a4c:	009b      	lsls	r3, r3, #2
 8009a4e:	4a1f      	ldr	r2, [pc, #124]	@ (8009acc <xTaskIncrementTick+0x164>)
 8009a50:	441a      	add	r2, r3
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	3304      	adds	r3, #4
 8009a56:	4619      	mov	r1, r3
 8009a58:	4610      	mov	r0, r2
 8009a5a:	f7fe fee4 	bl	8008826 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a62:	4b1b      	ldr	r3, [pc, #108]	@ (8009ad0 <xTaskIncrementTick+0x168>)
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a68:	429a      	cmp	r2, r3
 8009a6a:	d3b8      	bcc.n	80099de <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a70:	e7b5      	b.n	80099de <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009a72:	4b17      	ldr	r3, [pc, #92]	@ (8009ad0 <xTaskIncrementTick+0x168>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a78:	4914      	ldr	r1, [pc, #80]	@ (8009acc <xTaskIncrementTick+0x164>)
 8009a7a:	4613      	mov	r3, r2
 8009a7c:	009b      	lsls	r3, r3, #2
 8009a7e:	4413      	add	r3, r2
 8009a80:	009b      	lsls	r3, r3, #2
 8009a82:	440b      	add	r3, r1
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	2b01      	cmp	r3, #1
 8009a88:	d901      	bls.n	8009a8e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009a8a:	2301      	movs	r3, #1
 8009a8c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009a8e:	4b11      	ldr	r3, [pc, #68]	@ (8009ad4 <xTaskIncrementTick+0x16c>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d007      	beq.n	8009aa6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009a96:	2301      	movs	r3, #1
 8009a98:	617b      	str	r3, [r7, #20]
 8009a9a:	e004      	b.n	8009aa6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009a9c:	4b0e      	ldr	r3, [pc, #56]	@ (8009ad8 <xTaskIncrementTick+0x170>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	3301      	adds	r3, #1
 8009aa2:	4a0d      	ldr	r2, [pc, #52]	@ (8009ad8 <xTaskIncrementTick+0x170>)
 8009aa4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009aa6:	697b      	ldr	r3, [r7, #20]
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	3718      	adds	r7, #24
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}
 8009ab0:	2000881c 	.word	0x2000881c
 8009ab4:	200087f8 	.word	0x200087f8
 8009ab8:	200087ac 	.word	0x200087ac
 8009abc:	200087b0 	.word	0x200087b0
 8009ac0:	2000880c 	.word	0x2000880c
 8009ac4:	20008814 	.word	0x20008814
 8009ac8:	200087fc 	.word	0x200087fc
 8009acc:	20008324 	.word	0x20008324
 8009ad0:	20008320 	.word	0x20008320
 8009ad4:	20008808 	.word	0x20008808
 8009ad8:	20008804 	.word	0x20008804

08009adc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009adc:	b480      	push	{r7}
 8009ade:	b085      	sub	sp, #20
 8009ae0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009ae2:	4b2b      	ldr	r3, [pc, #172]	@ (8009b90 <vTaskSwitchContext+0xb4>)
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d003      	beq.n	8009af2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009aea:	4b2a      	ldr	r3, [pc, #168]	@ (8009b94 <vTaskSwitchContext+0xb8>)
 8009aec:	2201      	movs	r2, #1
 8009aee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009af0:	e047      	b.n	8009b82 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009af2:	4b28      	ldr	r3, [pc, #160]	@ (8009b94 <vTaskSwitchContext+0xb8>)
 8009af4:	2200      	movs	r2, #0
 8009af6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009af8:	4b27      	ldr	r3, [pc, #156]	@ (8009b98 <vTaskSwitchContext+0xbc>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	60fb      	str	r3, [r7, #12]
 8009afe:	e011      	b.n	8009b24 <vTaskSwitchContext+0x48>
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d10b      	bne.n	8009b1e <vTaskSwitchContext+0x42>
	__asm volatile
 8009b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b0a:	f383 8811 	msr	BASEPRI, r3
 8009b0e:	f3bf 8f6f 	isb	sy
 8009b12:	f3bf 8f4f 	dsb	sy
 8009b16:	607b      	str	r3, [r7, #4]
}
 8009b18:	bf00      	nop
 8009b1a:	bf00      	nop
 8009b1c:	e7fd      	b.n	8009b1a <vTaskSwitchContext+0x3e>
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	3b01      	subs	r3, #1
 8009b22:	60fb      	str	r3, [r7, #12]
 8009b24:	491d      	ldr	r1, [pc, #116]	@ (8009b9c <vTaskSwitchContext+0xc0>)
 8009b26:	68fa      	ldr	r2, [r7, #12]
 8009b28:	4613      	mov	r3, r2
 8009b2a:	009b      	lsls	r3, r3, #2
 8009b2c:	4413      	add	r3, r2
 8009b2e:	009b      	lsls	r3, r3, #2
 8009b30:	440b      	add	r3, r1
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d0e3      	beq.n	8009b00 <vTaskSwitchContext+0x24>
 8009b38:	68fa      	ldr	r2, [r7, #12]
 8009b3a:	4613      	mov	r3, r2
 8009b3c:	009b      	lsls	r3, r3, #2
 8009b3e:	4413      	add	r3, r2
 8009b40:	009b      	lsls	r3, r3, #2
 8009b42:	4a16      	ldr	r2, [pc, #88]	@ (8009b9c <vTaskSwitchContext+0xc0>)
 8009b44:	4413      	add	r3, r2
 8009b46:	60bb      	str	r3, [r7, #8]
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	685b      	ldr	r3, [r3, #4]
 8009b4c:	685a      	ldr	r2, [r3, #4]
 8009b4e:	68bb      	ldr	r3, [r7, #8]
 8009b50:	605a      	str	r2, [r3, #4]
 8009b52:	68bb      	ldr	r3, [r7, #8]
 8009b54:	685a      	ldr	r2, [r3, #4]
 8009b56:	68bb      	ldr	r3, [r7, #8]
 8009b58:	3308      	adds	r3, #8
 8009b5a:	429a      	cmp	r2, r3
 8009b5c:	d104      	bne.n	8009b68 <vTaskSwitchContext+0x8c>
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	685b      	ldr	r3, [r3, #4]
 8009b62:	685a      	ldr	r2, [r3, #4]
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	605a      	str	r2, [r3, #4]
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	685b      	ldr	r3, [r3, #4]
 8009b6c:	68db      	ldr	r3, [r3, #12]
 8009b6e:	4a0c      	ldr	r2, [pc, #48]	@ (8009ba0 <vTaskSwitchContext+0xc4>)
 8009b70:	6013      	str	r3, [r2, #0]
 8009b72:	4a09      	ldr	r2, [pc, #36]	@ (8009b98 <vTaskSwitchContext+0xbc>)
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009b78:	4b09      	ldr	r3, [pc, #36]	@ (8009ba0 <vTaskSwitchContext+0xc4>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	3354      	adds	r3, #84	@ 0x54
 8009b7e:	4a09      	ldr	r2, [pc, #36]	@ (8009ba4 <vTaskSwitchContext+0xc8>)
 8009b80:	6013      	str	r3, [r2, #0]
}
 8009b82:	bf00      	nop
 8009b84:	3714      	adds	r7, #20
 8009b86:	46bd      	mov	sp, r7
 8009b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8c:	4770      	bx	lr
 8009b8e:	bf00      	nop
 8009b90:	2000881c 	.word	0x2000881c
 8009b94:	20008808 	.word	0x20008808
 8009b98:	200087fc 	.word	0x200087fc
 8009b9c:	20008324 	.word	0x20008324
 8009ba0:	20008320 	.word	0x20008320
 8009ba4:	20002e40 	.word	0x20002e40

08009ba8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b084      	sub	sp, #16
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
 8009bb0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d10b      	bne.n	8009bd0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009bb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bbc:	f383 8811 	msr	BASEPRI, r3
 8009bc0:	f3bf 8f6f 	isb	sy
 8009bc4:	f3bf 8f4f 	dsb	sy
 8009bc8:	60fb      	str	r3, [r7, #12]
}
 8009bca:	bf00      	nop
 8009bcc:	bf00      	nop
 8009bce:	e7fd      	b.n	8009bcc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009bd0:	4b07      	ldr	r3, [pc, #28]	@ (8009bf0 <vTaskPlaceOnEventList+0x48>)
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	3318      	adds	r3, #24
 8009bd6:	4619      	mov	r1, r3
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f7fe fe48 	bl	800886e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009bde:	2101      	movs	r1, #1
 8009be0:	6838      	ldr	r0, [r7, #0]
 8009be2:	f000 faaf 	bl	800a144 <prvAddCurrentTaskToDelayedList>
}
 8009be6:	bf00      	nop
 8009be8:	3710      	adds	r7, #16
 8009bea:	46bd      	mov	sp, r7
 8009bec:	bd80      	pop	{r7, pc}
 8009bee:	bf00      	nop
 8009bf0:	20008320 	.word	0x20008320

08009bf4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b086      	sub	sp, #24
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	60f8      	str	r0, [r7, #12]
 8009bfc:	60b9      	str	r1, [r7, #8]
 8009bfe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d10b      	bne.n	8009c1e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c0a:	f383 8811 	msr	BASEPRI, r3
 8009c0e:	f3bf 8f6f 	isb	sy
 8009c12:	f3bf 8f4f 	dsb	sy
 8009c16:	617b      	str	r3, [r7, #20]
}
 8009c18:	bf00      	nop
 8009c1a:	bf00      	nop
 8009c1c:	e7fd      	b.n	8009c1a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8009c48 <vTaskPlaceOnEventListRestricted+0x54>)
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	3318      	adds	r3, #24
 8009c24:	4619      	mov	r1, r3
 8009c26:	68f8      	ldr	r0, [r7, #12]
 8009c28:	f7fe fdfd 	bl	8008826 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d002      	beq.n	8009c38 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009c32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009c36:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009c38:	6879      	ldr	r1, [r7, #4]
 8009c3a:	68b8      	ldr	r0, [r7, #8]
 8009c3c:	f000 fa82 	bl	800a144 <prvAddCurrentTaskToDelayedList>
	}
 8009c40:	bf00      	nop
 8009c42:	3718      	adds	r7, #24
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd80      	pop	{r7, pc}
 8009c48:	20008320 	.word	0x20008320

08009c4c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b086      	sub	sp, #24
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	68db      	ldr	r3, [r3, #12]
 8009c58:	68db      	ldr	r3, [r3, #12]
 8009c5a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009c5c:	693b      	ldr	r3, [r7, #16]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d10b      	bne.n	8009c7a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c66:	f383 8811 	msr	BASEPRI, r3
 8009c6a:	f3bf 8f6f 	isb	sy
 8009c6e:	f3bf 8f4f 	dsb	sy
 8009c72:	60fb      	str	r3, [r7, #12]
}
 8009c74:	bf00      	nop
 8009c76:	bf00      	nop
 8009c78:	e7fd      	b.n	8009c76 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009c7a:	693b      	ldr	r3, [r7, #16]
 8009c7c:	3318      	adds	r3, #24
 8009c7e:	4618      	mov	r0, r3
 8009c80:	f7fe fe2e 	bl	80088e0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c84:	4b1d      	ldr	r3, [pc, #116]	@ (8009cfc <xTaskRemoveFromEventList+0xb0>)
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d11d      	bne.n	8009cc8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009c8c:	693b      	ldr	r3, [r7, #16]
 8009c8e:	3304      	adds	r3, #4
 8009c90:	4618      	mov	r0, r3
 8009c92:	f7fe fe25 	bl	80088e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009c96:	693b      	ldr	r3, [r7, #16]
 8009c98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c9a:	4b19      	ldr	r3, [pc, #100]	@ (8009d00 <xTaskRemoveFromEventList+0xb4>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	429a      	cmp	r2, r3
 8009ca0:	d903      	bls.n	8009caa <xTaskRemoveFromEventList+0x5e>
 8009ca2:	693b      	ldr	r3, [r7, #16]
 8009ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ca6:	4a16      	ldr	r2, [pc, #88]	@ (8009d00 <xTaskRemoveFromEventList+0xb4>)
 8009ca8:	6013      	str	r3, [r2, #0]
 8009caa:	693b      	ldr	r3, [r7, #16]
 8009cac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cae:	4613      	mov	r3, r2
 8009cb0:	009b      	lsls	r3, r3, #2
 8009cb2:	4413      	add	r3, r2
 8009cb4:	009b      	lsls	r3, r3, #2
 8009cb6:	4a13      	ldr	r2, [pc, #76]	@ (8009d04 <xTaskRemoveFromEventList+0xb8>)
 8009cb8:	441a      	add	r2, r3
 8009cba:	693b      	ldr	r3, [r7, #16]
 8009cbc:	3304      	adds	r3, #4
 8009cbe:	4619      	mov	r1, r3
 8009cc0:	4610      	mov	r0, r2
 8009cc2:	f7fe fdb0 	bl	8008826 <vListInsertEnd>
 8009cc6:	e005      	b.n	8009cd4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009cc8:	693b      	ldr	r3, [r7, #16]
 8009cca:	3318      	adds	r3, #24
 8009ccc:	4619      	mov	r1, r3
 8009cce:	480e      	ldr	r0, [pc, #56]	@ (8009d08 <xTaskRemoveFromEventList+0xbc>)
 8009cd0:	f7fe fda9 	bl	8008826 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8009d0c <xTaskRemoveFromEventList+0xc0>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cde:	429a      	cmp	r2, r3
 8009ce0:	d905      	bls.n	8009cee <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8009d10 <xTaskRemoveFromEventList+0xc4>)
 8009ce8:	2201      	movs	r2, #1
 8009cea:	601a      	str	r2, [r3, #0]
 8009cec:	e001      	b.n	8009cf2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009cee:	2300      	movs	r3, #0
 8009cf0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009cf2:	697b      	ldr	r3, [r7, #20]
}
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	3718      	adds	r7, #24
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}
 8009cfc:	2000881c 	.word	0x2000881c
 8009d00:	200087fc 	.word	0x200087fc
 8009d04:	20008324 	.word	0x20008324
 8009d08:	200087b4 	.word	0x200087b4
 8009d0c:	20008320 	.word	0x20008320
 8009d10:	20008808 	.word	0x20008808

08009d14 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b084      	sub	sp, #16
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d10b      	bne.n	8009d3a <vTaskSetTimeOutState+0x26>
	__asm volatile
 8009d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d26:	f383 8811 	msr	BASEPRI, r3
 8009d2a:	f3bf 8f6f 	isb	sy
 8009d2e:	f3bf 8f4f 	dsb	sy
 8009d32:	60fb      	str	r3, [r7, #12]
}
 8009d34:	bf00      	nop
 8009d36:	bf00      	nop
 8009d38:	e7fd      	b.n	8009d36 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 8009d3a:	f000 fee5 	bl	800ab08 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009d3e:	4b07      	ldr	r3, [pc, #28]	@ (8009d5c <vTaskSetTimeOutState+0x48>)
 8009d40:	681a      	ldr	r2, [r3, #0]
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8009d46:	4b06      	ldr	r3, [pc, #24]	@ (8009d60 <vTaskSetTimeOutState+0x4c>)
 8009d48:	681a      	ldr	r2, [r3, #0]
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 8009d4e:	f000 ff0d 	bl	800ab6c <vPortExitCritical>
}
 8009d52:	bf00      	nop
 8009d54:	3710      	adds	r7, #16
 8009d56:	46bd      	mov	sp, r7
 8009d58:	bd80      	pop	{r7, pc}
 8009d5a:	bf00      	nop
 8009d5c:	2000880c 	.word	0x2000880c
 8009d60:	200087f8 	.word	0x200087f8

08009d64 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009d64:	b480      	push	{r7}
 8009d66:	b083      	sub	sp, #12
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009d6c:	4b06      	ldr	r3, [pc, #24]	@ (8009d88 <vTaskInternalSetTimeOutState+0x24>)
 8009d6e:	681a      	ldr	r2, [r3, #0]
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009d74:	4b05      	ldr	r3, [pc, #20]	@ (8009d8c <vTaskInternalSetTimeOutState+0x28>)
 8009d76:	681a      	ldr	r2, [r3, #0]
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	605a      	str	r2, [r3, #4]
}
 8009d7c:	bf00      	nop
 8009d7e:	370c      	adds	r7, #12
 8009d80:	46bd      	mov	sp, r7
 8009d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d86:	4770      	bx	lr
 8009d88:	2000880c 	.word	0x2000880c
 8009d8c:	200087f8 	.word	0x200087f8

08009d90 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b088      	sub	sp, #32
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
 8009d98:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d10b      	bne.n	8009db8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009da4:	f383 8811 	msr	BASEPRI, r3
 8009da8:	f3bf 8f6f 	isb	sy
 8009dac:	f3bf 8f4f 	dsb	sy
 8009db0:	613b      	str	r3, [r7, #16]
}
 8009db2:	bf00      	nop
 8009db4:	bf00      	nop
 8009db6:	e7fd      	b.n	8009db4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009db8:	683b      	ldr	r3, [r7, #0]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d10b      	bne.n	8009dd6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dc2:	f383 8811 	msr	BASEPRI, r3
 8009dc6:	f3bf 8f6f 	isb	sy
 8009dca:	f3bf 8f4f 	dsb	sy
 8009dce:	60fb      	str	r3, [r7, #12]
}
 8009dd0:	bf00      	nop
 8009dd2:	bf00      	nop
 8009dd4:	e7fd      	b.n	8009dd2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009dd6:	f000 fe97 	bl	800ab08 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009dda:	4b1d      	ldr	r3, [pc, #116]	@ (8009e50 <xTaskCheckForTimeOut+0xc0>)
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	685b      	ldr	r3, [r3, #4]
 8009de4:	69ba      	ldr	r2, [r7, #24]
 8009de6:	1ad3      	subs	r3, r2, r3
 8009de8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009df2:	d102      	bne.n	8009dfa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009df4:	2300      	movs	r3, #0
 8009df6:	61fb      	str	r3, [r7, #28]
 8009df8:	e023      	b.n	8009e42 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681a      	ldr	r2, [r3, #0]
 8009dfe:	4b15      	ldr	r3, [pc, #84]	@ (8009e54 <xTaskCheckForTimeOut+0xc4>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	429a      	cmp	r2, r3
 8009e04:	d007      	beq.n	8009e16 <xTaskCheckForTimeOut+0x86>
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	685b      	ldr	r3, [r3, #4]
 8009e0a:	69ba      	ldr	r2, [r7, #24]
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	d302      	bcc.n	8009e16 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009e10:	2301      	movs	r3, #1
 8009e12:	61fb      	str	r3, [r7, #28]
 8009e14:	e015      	b.n	8009e42 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	697a      	ldr	r2, [r7, #20]
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d20b      	bcs.n	8009e38 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	681a      	ldr	r2, [r3, #0]
 8009e24:	697b      	ldr	r3, [r7, #20]
 8009e26:	1ad2      	subs	r2, r2, r3
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f7ff ff99 	bl	8009d64 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009e32:	2300      	movs	r3, #0
 8009e34:	61fb      	str	r3, [r7, #28]
 8009e36:	e004      	b.n	8009e42 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009e3e:	2301      	movs	r3, #1
 8009e40:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009e42:	f000 fe93 	bl	800ab6c <vPortExitCritical>

	return xReturn;
 8009e46:	69fb      	ldr	r3, [r7, #28]
}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	3720      	adds	r7, #32
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	bd80      	pop	{r7, pc}
 8009e50:	200087f8 	.word	0x200087f8
 8009e54:	2000880c 	.word	0x2000880c

08009e58 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009e58:	b480      	push	{r7}
 8009e5a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009e5c:	4b03      	ldr	r3, [pc, #12]	@ (8009e6c <vTaskMissedYield+0x14>)
 8009e5e:	2201      	movs	r2, #1
 8009e60:	601a      	str	r2, [r3, #0]
}
 8009e62:	bf00      	nop
 8009e64:	46bd      	mov	sp, r7
 8009e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6a:	4770      	bx	lr
 8009e6c:	20008808 	.word	0x20008808

08009e70 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009e78:	f000 f852 	bl	8009f20 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009e7c:	4b06      	ldr	r3, [pc, #24]	@ (8009e98 <prvIdleTask+0x28>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	2b01      	cmp	r3, #1
 8009e82:	d9f9      	bls.n	8009e78 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009e84:	4b05      	ldr	r3, [pc, #20]	@ (8009e9c <prvIdleTask+0x2c>)
 8009e86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e8a:	601a      	str	r2, [r3, #0]
 8009e8c:	f3bf 8f4f 	dsb	sy
 8009e90:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009e94:	e7f0      	b.n	8009e78 <prvIdleTask+0x8>
 8009e96:	bf00      	nop
 8009e98:	20008324 	.word	0x20008324
 8009e9c:	e000ed04 	.word	0xe000ed04

08009ea0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b082      	sub	sp, #8
 8009ea4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	607b      	str	r3, [r7, #4]
 8009eaa:	e00c      	b.n	8009ec6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009eac:	687a      	ldr	r2, [r7, #4]
 8009eae:	4613      	mov	r3, r2
 8009eb0:	009b      	lsls	r3, r3, #2
 8009eb2:	4413      	add	r3, r2
 8009eb4:	009b      	lsls	r3, r3, #2
 8009eb6:	4a12      	ldr	r2, [pc, #72]	@ (8009f00 <prvInitialiseTaskLists+0x60>)
 8009eb8:	4413      	add	r3, r2
 8009eba:	4618      	mov	r0, r3
 8009ebc:	f7fe fc86 	bl	80087cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	3301      	adds	r3, #1
 8009ec4:	607b      	str	r3, [r7, #4]
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2b37      	cmp	r3, #55	@ 0x37
 8009eca:	d9ef      	bls.n	8009eac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009ecc:	480d      	ldr	r0, [pc, #52]	@ (8009f04 <prvInitialiseTaskLists+0x64>)
 8009ece:	f7fe fc7d 	bl	80087cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009ed2:	480d      	ldr	r0, [pc, #52]	@ (8009f08 <prvInitialiseTaskLists+0x68>)
 8009ed4:	f7fe fc7a 	bl	80087cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009ed8:	480c      	ldr	r0, [pc, #48]	@ (8009f0c <prvInitialiseTaskLists+0x6c>)
 8009eda:	f7fe fc77 	bl	80087cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009ede:	480c      	ldr	r0, [pc, #48]	@ (8009f10 <prvInitialiseTaskLists+0x70>)
 8009ee0:	f7fe fc74 	bl	80087cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009ee4:	480b      	ldr	r0, [pc, #44]	@ (8009f14 <prvInitialiseTaskLists+0x74>)
 8009ee6:	f7fe fc71 	bl	80087cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009eea:	4b0b      	ldr	r3, [pc, #44]	@ (8009f18 <prvInitialiseTaskLists+0x78>)
 8009eec:	4a05      	ldr	r2, [pc, #20]	@ (8009f04 <prvInitialiseTaskLists+0x64>)
 8009eee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009ef0:	4b0a      	ldr	r3, [pc, #40]	@ (8009f1c <prvInitialiseTaskLists+0x7c>)
 8009ef2:	4a05      	ldr	r2, [pc, #20]	@ (8009f08 <prvInitialiseTaskLists+0x68>)
 8009ef4:	601a      	str	r2, [r3, #0]
}
 8009ef6:	bf00      	nop
 8009ef8:	3708      	adds	r7, #8
 8009efa:	46bd      	mov	sp, r7
 8009efc:	bd80      	pop	{r7, pc}
 8009efe:	bf00      	nop
 8009f00:	20008324 	.word	0x20008324
 8009f04:	20008784 	.word	0x20008784
 8009f08:	20008798 	.word	0x20008798
 8009f0c:	200087b4 	.word	0x200087b4
 8009f10:	200087c8 	.word	0x200087c8
 8009f14:	200087e0 	.word	0x200087e0
 8009f18:	200087ac 	.word	0x200087ac
 8009f1c:	200087b0 	.word	0x200087b0

08009f20 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b082      	sub	sp, #8
 8009f24:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009f26:	e019      	b.n	8009f5c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009f28:	f000 fdee 	bl	800ab08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f2c:	4b10      	ldr	r3, [pc, #64]	@ (8009f70 <prvCheckTasksWaitingTermination+0x50>)
 8009f2e:	68db      	ldr	r3, [r3, #12]
 8009f30:	68db      	ldr	r3, [r3, #12]
 8009f32:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	3304      	adds	r3, #4
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f7fe fcd1 	bl	80088e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8009f74 <prvCheckTasksWaitingTermination+0x54>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	3b01      	subs	r3, #1
 8009f44:	4a0b      	ldr	r2, [pc, #44]	@ (8009f74 <prvCheckTasksWaitingTermination+0x54>)
 8009f46:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009f48:	4b0b      	ldr	r3, [pc, #44]	@ (8009f78 <prvCheckTasksWaitingTermination+0x58>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	3b01      	subs	r3, #1
 8009f4e:	4a0a      	ldr	r2, [pc, #40]	@ (8009f78 <prvCheckTasksWaitingTermination+0x58>)
 8009f50:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009f52:	f000 fe0b 	bl	800ab6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f000 f810 	bl	8009f7c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009f5c:	4b06      	ldr	r3, [pc, #24]	@ (8009f78 <prvCheckTasksWaitingTermination+0x58>)
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d1e1      	bne.n	8009f28 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009f64:	bf00      	nop
 8009f66:	bf00      	nop
 8009f68:	3708      	adds	r7, #8
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	bd80      	pop	{r7, pc}
 8009f6e:	bf00      	nop
 8009f70:	200087c8 	.word	0x200087c8
 8009f74:	200087f4 	.word	0x200087f4
 8009f78:	200087dc 	.word	0x200087dc

08009f7c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b084      	sub	sp, #16
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	3354      	adds	r3, #84	@ 0x54
 8009f88:	4618      	mov	r0, r3
 8009f8a:	f012 fad1 	bl	801c530 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d108      	bne.n	8009faa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	f000 ffa3 	bl	800aee8 <vPortFree>
				vPortFree( pxTCB );
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	f000 ffa0 	bl	800aee8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009fa8:	e019      	b.n	8009fde <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009fb0:	2b01      	cmp	r3, #1
 8009fb2:	d103      	bne.n	8009fbc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009fb4:	6878      	ldr	r0, [r7, #4]
 8009fb6:	f000 ff97 	bl	800aee8 <vPortFree>
	}
 8009fba:	e010      	b.n	8009fde <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009fc2:	2b02      	cmp	r3, #2
 8009fc4:	d00b      	beq.n	8009fde <prvDeleteTCB+0x62>
	__asm volatile
 8009fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fca:	f383 8811 	msr	BASEPRI, r3
 8009fce:	f3bf 8f6f 	isb	sy
 8009fd2:	f3bf 8f4f 	dsb	sy
 8009fd6:	60fb      	str	r3, [r7, #12]
}
 8009fd8:	bf00      	nop
 8009fda:	bf00      	nop
 8009fdc:	e7fd      	b.n	8009fda <prvDeleteTCB+0x5e>
	}
 8009fde:	bf00      	nop
 8009fe0:	3710      	adds	r7, #16
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	bd80      	pop	{r7, pc}
	...

08009fe8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009fe8:	b480      	push	{r7}
 8009fea:	b083      	sub	sp, #12
 8009fec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009fee:	4b0c      	ldr	r3, [pc, #48]	@ (800a020 <prvResetNextTaskUnblockTime+0x38>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d104      	bne.n	800a002 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009ff8:	4b0a      	ldr	r3, [pc, #40]	@ (800a024 <prvResetNextTaskUnblockTime+0x3c>)
 8009ffa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009ffe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a000:	e008      	b.n	800a014 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a002:	4b07      	ldr	r3, [pc, #28]	@ (800a020 <prvResetNextTaskUnblockTime+0x38>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	68db      	ldr	r3, [r3, #12]
 800a008:	68db      	ldr	r3, [r3, #12]
 800a00a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	685b      	ldr	r3, [r3, #4]
 800a010:	4a04      	ldr	r2, [pc, #16]	@ (800a024 <prvResetNextTaskUnblockTime+0x3c>)
 800a012:	6013      	str	r3, [r2, #0]
}
 800a014:	bf00      	nop
 800a016:	370c      	adds	r7, #12
 800a018:	46bd      	mov	sp, r7
 800a01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01e:	4770      	bx	lr
 800a020:	200087ac 	.word	0x200087ac
 800a024:	20008814 	.word	0x20008814

0800a028 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a028:	b480      	push	{r7}
 800a02a:	b083      	sub	sp, #12
 800a02c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a02e:	4b0b      	ldr	r3, [pc, #44]	@ (800a05c <xTaskGetSchedulerState+0x34>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d102      	bne.n	800a03c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a036:	2301      	movs	r3, #1
 800a038:	607b      	str	r3, [r7, #4]
 800a03a:	e008      	b.n	800a04e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a03c:	4b08      	ldr	r3, [pc, #32]	@ (800a060 <xTaskGetSchedulerState+0x38>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	2b00      	cmp	r3, #0
 800a042:	d102      	bne.n	800a04a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a044:	2302      	movs	r3, #2
 800a046:	607b      	str	r3, [r7, #4]
 800a048:	e001      	b.n	800a04e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a04a:	2300      	movs	r3, #0
 800a04c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a04e:	687b      	ldr	r3, [r7, #4]
	}
 800a050:	4618      	mov	r0, r3
 800a052:	370c      	adds	r7, #12
 800a054:	46bd      	mov	sp, r7
 800a056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05a:	4770      	bx	lr
 800a05c:	20008800 	.word	0x20008800
 800a060:	2000881c 	.word	0x2000881c

0800a064 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a064:	b580      	push	{r7, lr}
 800a066:	b086      	sub	sp, #24
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a070:	2300      	movs	r3, #0
 800a072:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d058      	beq.n	800a12c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a07a:	4b2f      	ldr	r3, [pc, #188]	@ (800a138 <xTaskPriorityDisinherit+0xd4>)
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	693a      	ldr	r2, [r7, #16]
 800a080:	429a      	cmp	r2, r3
 800a082:	d00b      	beq.n	800a09c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a088:	f383 8811 	msr	BASEPRI, r3
 800a08c:	f3bf 8f6f 	isb	sy
 800a090:	f3bf 8f4f 	dsb	sy
 800a094:	60fb      	str	r3, [r7, #12]
}
 800a096:	bf00      	nop
 800a098:	bf00      	nop
 800a09a:	e7fd      	b.n	800a098 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a09c:	693b      	ldr	r3, [r7, #16]
 800a09e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d10b      	bne.n	800a0bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a0a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0a8:	f383 8811 	msr	BASEPRI, r3
 800a0ac:	f3bf 8f6f 	isb	sy
 800a0b0:	f3bf 8f4f 	dsb	sy
 800a0b4:	60bb      	str	r3, [r7, #8]
}
 800a0b6:	bf00      	nop
 800a0b8:	bf00      	nop
 800a0ba:	e7fd      	b.n	800a0b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0c0:	1e5a      	subs	r2, r3, #1
 800a0c2:	693b      	ldr	r3, [r7, #16]
 800a0c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a0c6:	693b      	ldr	r3, [r7, #16]
 800a0c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0ca:	693b      	ldr	r3, [r7, #16]
 800a0cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a0ce:	429a      	cmp	r2, r3
 800a0d0:	d02c      	beq.n	800a12c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d128      	bne.n	800a12c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	3304      	adds	r3, #4
 800a0de:	4618      	mov	r0, r3
 800a0e0:	f7fe fbfe 	bl	80088e0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a0e4:	693b      	ldr	r3, [r7, #16]
 800a0e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a0e8:	693b      	ldr	r3, [r7, #16]
 800a0ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0ec:	693b      	ldr	r3, [r7, #16]
 800a0ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a0f4:	693b      	ldr	r3, [r7, #16]
 800a0f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0fc:	4b0f      	ldr	r3, [pc, #60]	@ (800a13c <xTaskPriorityDisinherit+0xd8>)
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	429a      	cmp	r2, r3
 800a102:	d903      	bls.n	800a10c <xTaskPriorityDisinherit+0xa8>
 800a104:	693b      	ldr	r3, [r7, #16]
 800a106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a108:	4a0c      	ldr	r2, [pc, #48]	@ (800a13c <xTaskPriorityDisinherit+0xd8>)
 800a10a:	6013      	str	r3, [r2, #0]
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a110:	4613      	mov	r3, r2
 800a112:	009b      	lsls	r3, r3, #2
 800a114:	4413      	add	r3, r2
 800a116:	009b      	lsls	r3, r3, #2
 800a118:	4a09      	ldr	r2, [pc, #36]	@ (800a140 <xTaskPriorityDisinherit+0xdc>)
 800a11a:	441a      	add	r2, r3
 800a11c:	693b      	ldr	r3, [r7, #16]
 800a11e:	3304      	adds	r3, #4
 800a120:	4619      	mov	r1, r3
 800a122:	4610      	mov	r0, r2
 800a124:	f7fe fb7f 	bl	8008826 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a128:	2301      	movs	r3, #1
 800a12a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a12c:	697b      	ldr	r3, [r7, #20]
	}
 800a12e:	4618      	mov	r0, r3
 800a130:	3718      	adds	r7, #24
 800a132:	46bd      	mov	sp, r7
 800a134:	bd80      	pop	{r7, pc}
 800a136:	bf00      	nop
 800a138:	20008320 	.word	0x20008320
 800a13c:	200087fc 	.word	0x200087fc
 800a140:	20008324 	.word	0x20008324

0800a144 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b084      	sub	sp, #16
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
 800a14c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a14e:	4b21      	ldr	r3, [pc, #132]	@ (800a1d4 <prvAddCurrentTaskToDelayedList+0x90>)
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a154:	4b20      	ldr	r3, [pc, #128]	@ (800a1d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	3304      	adds	r3, #4
 800a15a:	4618      	mov	r0, r3
 800a15c:	f7fe fbc0 	bl	80088e0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a166:	d10a      	bne.n	800a17e <prvAddCurrentTaskToDelayedList+0x3a>
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d007      	beq.n	800a17e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a16e:	4b1a      	ldr	r3, [pc, #104]	@ (800a1d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	3304      	adds	r3, #4
 800a174:	4619      	mov	r1, r3
 800a176:	4819      	ldr	r0, [pc, #100]	@ (800a1dc <prvAddCurrentTaskToDelayedList+0x98>)
 800a178:	f7fe fb55 	bl	8008826 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a17c:	e026      	b.n	800a1cc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a17e:	68fa      	ldr	r2, [r7, #12]
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	4413      	add	r3, r2
 800a184:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a186:	4b14      	ldr	r3, [pc, #80]	@ (800a1d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	68ba      	ldr	r2, [r7, #8]
 800a18c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a18e:	68ba      	ldr	r2, [r7, #8]
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	429a      	cmp	r2, r3
 800a194:	d209      	bcs.n	800a1aa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a196:	4b12      	ldr	r3, [pc, #72]	@ (800a1e0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a198:	681a      	ldr	r2, [r3, #0]
 800a19a:	4b0f      	ldr	r3, [pc, #60]	@ (800a1d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	3304      	adds	r3, #4
 800a1a0:	4619      	mov	r1, r3
 800a1a2:	4610      	mov	r0, r2
 800a1a4:	f7fe fb63 	bl	800886e <vListInsert>
}
 800a1a8:	e010      	b.n	800a1cc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a1aa:	4b0e      	ldr	r3, [pc, #56]	@ (800a1e4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a1ac:	681a      	ldr	r2, [r3, #0]
 800a1ae:	4b0a      	ldr	r3, [pc, #40]	@ (800a1d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	3304      	adds	r3, #4
 800a1b4:	4619      	mov	r1, r3
 800a1b6:	4610      	mov	r0, r2
 800a1b8:	f7fe fb59 	bl	800886e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a1bc:	4b0a      	ldr	r3, [pc, #40]	@ (800a1e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	68ba      	ldr	r2, [r7, #8]
 800a1c2:	429a      	cmp	r2, r3
 800a1c4:	d202      	bcs.n	800a1cc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a1c6:	4a08      	ldr	r2, [pc, #32]	@ (800a1e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	6013      	str	r3, [r2, #0]
}
 800a1cc:	bf00      	nop
 800a1ce:	3710      	adds	r7, #16
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	bd80      	pop	{r7, pc}
 800a1d4:	200087f8 	.word	0x200087f8
 800a1d8:	20008320 	.word	0x20008320
 800a1dc:	200087e0 	.word	0x200087e0
 800a1e0:	200087b0 	.word	0x200087b0
 800a1e4:	200087ac 	.word	0x200087ac
 800a1e8:	20008814 	.word	0x20008814

0800a1ec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b08a      	sub	sp, #40	@ 0x28
 800a1f0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a1f6:	f000 fb13 	bl	800a820 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a1fa:	4b1d      	ldr	r3, [pc, #116]	@ (800a270 <xTimerCreateTimerTask+0x84>)
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d021      	beq.n	800a246 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a202:	2300      	movs	r3, #0
 800a204:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a206:	2300      	movs	r3, #0
 800a208:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a20a:	1d3a      	adds	r2, r7, #4
 800a20c:	f107 0108 	add.w	r1, r7, #8
 800a210:	f107 030c 	add.w	r3, r7, #12
 800a214:	4618      	mov	r0, r3
 800a216:	f7fe fabf 	bl	8008798 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a21a:	6879      	ldr	r1, [r7, #4]
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	68fa      	ldr	r2, [r7, #12]
 800a220:	9202      	str	r2, [sp, #8]
 800a222:	9301      	str	r3, [sp, #4]
 800a224:	2302      	movs	r3, #2
 800a226:	9300      	str	r3, [sp, #0]
 800a228:	2300      	movs	r3, #0
 800a22a:	460a      	mov	r2, r1
 800a22c:	4911      	ldr	r1, [pc, #68]	@ (800a274 <xTimerCreateTimerTask+0x88>)
 800a22e:	4812      	ldr	r0, [pc, #72]	@ (800a278 <xTimerCreateTimerTask+0x8c>)
 800a230:	f7ff f87a 	bl	8009328 <xTaskCreateStatic>
 800a234:	4603      	mov	r3, r0
 800a236:	4a11      	ldr	r2, [pc, #68]	@ (800a27c <xTimerCreateTimerTask+0x90>)
 800a238:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a23a:	4b10      	ldr	r3, [pc, #64]	@ (800a27c <xTimerCreateTimerTask+0x90>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d001      	beq.n	800a246 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a242:	2301      	movs	r3, #1
 800a244:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a246:	697b      	ldr	r3, [r7, #20]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d10b      	bne.n	800a264 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a24c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a250:	f383 8811 	msr	BASEPRI, r3
 800a254:	f3bf 8f6f 	isb	sy
 800a258:	f3bf 8f4f 	dsb	sy
 800a25c:	613b      	str	r3, [r7, #16]
}
 800a25e:	bf00      	nop
 800a260:	bf00      	nop
 800a262:	e7fd      	b.n	800a260 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a264:	697b      	ldr	r3, [r7, #20]
}
 800a266:	4618      	mov	r0, r3
 800a268:	3718      	adds	r7, #24
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bd80      	pop	{r7, pc}
 800a26e:	bf00      	nop
 800a270:	20008850 	.word	0x20008850
 800a274:	0801ec34 	.word	0x0801ec34
 800a278:	0800a3b9 	.word	0x0800a3b9
 800a27c:	20008854 	.word	0x20008854

0800a280 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b08a      	sub	sp, #40	@ 0x28
 800a284:	af00      	add	r7, sp, #0
 800a286:	60f8      	str	r0, [r7, #12]
 800a288:	60b9      	str	r1, [r7, #8]
 800a28a:	607a      	str	r2, [r7, #4]
 800a28c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a28e:	2300      	movs	r3, #0
 800a290:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d10b      	bne.n	800a2b0 <xTimerGenericCommand+0x30>
	__asm volatile
 800a298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a29c:	f383 8811 	msr	BASEPRI, r3
 800a2a0:	f3bf 8f6f 	isb	sy
 800a2a4:	f3bf 8f4f 	dsb	sy
 800a2a8:	623b      	str	r3, [r7, #32]
}
 800a2aa:	bf00      	nop
 800a2ac:	bf00      	nop
 800a2ae:	e7fd      	b.n	800a2ac <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a2b0:	4b19      	ldr	r3, [pc, #100]	@ (800a318 <xTimerGenericCommand+0x98>)
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d02a      	beq.n	800a30e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a2c4:	68bb      	ldr	r3, [r7, #8]
 800a2c6:	2b05      	cmp	r3, #5
 800a2c8:	dc18      	bgt.n	800a2fc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a2ca:	f7ff fead 	bl	800a028 <xTaskGetSchedulerState>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	2b02      	cmp	r3, #2
 800a2d2:	d109      	bne.n	800a2e8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a2d4:	4b10      	ldr	r3, [pc, #64]	@ (800a318 <xTimerGenericCommand+0x98>)
 800a2d6:	6818      	ldr	r0, [r3, #0]
 800a2d8:	f107 0110 	add.w	r1, r7, #16
 800a2dc:	2300      	movs	r3, #0
 800a2de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a2e0:	f7fe fc32 	bl	8008b48 <xQueueGenericSend>
 800a2e4:	6278      	str	r0, [r7, #36]	@ 0x24
 800a2e6:	e012      	b.n	800a30e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a2e8:	4b0b      	ldr	r3, [pc, #44]	@ (800a318 <xTimerGenericCommand+0x98>)
 800a2ea:	6818      	ldr	r0, [r3, #0]
 800a2ec:	f107 0110 	add.w	r1, r7, #16
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	f7fe fc28 	bl	8008b48 <xQueueGenericSend>
 800a2f8:	6278      	str	r0, [r7, #36]	@ 0x24
 800a2fa:	e008      	b.n	800a30e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a2fc:	4b06      	ldr	r3, [pc, #24]	@ (800a318 <xTimerGenericCommand+0x98>)
 800a2fe:	6818      	ldr	r0, [r3, #0]
 800a300:	f107 0110 	add.w	r1, r7, #16
 800a304:	2300      	movs	r3, #0
 800a306:	683a      	ldr	r2, [r7, #0]
 800a308:	f7fe fd20 	bl	8008d4c <xQueueGenericSendFromISR>
 800a30c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a30e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a310:	4618      	mov	r0, r3
 800a312:	3728      	adds	r7, #40	@ 0x28
 800a314:	46bd      	mov	sp, r7
 800a316:	bd80      	pop	{r7, pc}
 800a318:	20008850 	.word	0x20008850

0800a31c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b088      	sub	sp, #32
 800a320:	af02      	add	r7, sp, #8
 800a322:	6078      	str	r0, [r7, #4]
 800a324:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a326:	4b23      	ldr	r3, [pc, #140]	@ (800a3b4 <prvProcessExpiredTimer+0x98>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	68db      	ldr	r3, [r3, #12]
 800a32c:	68db      	ldr	r3, [r3, #12]
 800a32e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a330:	697b      	ldr	r3, [r7, #20]
 800a332:	3304      	adds	r3, #4
 800a334:	4618      	mov	r0, r3
 800a336:	f7fe fad3 	bl	80088e0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a33a:	697b      	ldr	r3, [r7, #20]
 800a33c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a340:	f003 0304 	and.w	r3, r3, #4
 800a344:	2b00      	cmp	r3, #0
 800a346:	d023      	beq.n	800a390 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a348:	697b      	ldr	r3, [r7, #20]
 800a34a:	699a      	ldr	r2, [r3, #24]
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	18d1      	adds	r1, r2, r3
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	683a      	ldr	r2, [r7, #0]
 800a354:	6978      	ldr	r0, [r7, #20]
 800a356:	f000 f8d5 	bl	800a504 <prvInsertTimerInActiveList>
 800a35a:	4603      	mov	r3, r0
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d020      	beq.n	800a3a2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a360:	2300      	movs	r3, #0
 800a362:	9300      	str	r3, [sp, #0]
 800a364:	2300      	movs	r3, #0
 800a366:	687a      	ldr	r2, [r7, #4]
 800a368:	2100      	movs	r1, #0
 800a36a:	6978      	ldr	r0, [r7, #20]
 800a36c:	f7ff ff88 	bl	800a280 <xTimerGenericCommand>
 800a370:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d114      	bne.n	800a3a2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a37c:	f383 8811 	msr	BASEPRI, r3
 800a380:	f3bf 8f6f 	isb	sy
 800a384:	f3bf 8f4f 	dsb	sy
 800a388:	60fb      	str	r3, [r7, #12]
}
 800a38a:	bf00      	nop
 800a38c:	bf00      	nop
 800a38e:	e7fd      	b.n	800a38c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a390:	697b      	ldr	r3, [r7, #20]
 800a392:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a396:	f023 0301 	bic.w	r3, r3, #1
 800a39a:	b2da      	uxtb	r2, r3
 800a39c:	697b      	ldr	r3, [r7, #20]
 800a39e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a3a2:	697b      	ldr	r3, [r7, #20]
 800a3a4:	6a1b      	ldr	r3, [r3, #32]
 800a3a6:	6978      	ldr	r0, [r7, #20]
 800a3a8:	4798      	blx	r3
}
 800a3aa:	bf00      	nop
 800a3ac:	3718      	adds	r7, #24
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	bd80      	pop	{r7, pc}
 800a3b2:	bf00      	nop
 800a3b4:	20008848 	.word	0x20008848

0800a3b8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b084      	sub	sp, #16
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a3c0:	f107 0308 	add.w	r3, r7, #8
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	f000 f859 	bl	800a47c <prvGetNextExpireTime>
 800a3ca:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a3cc:	68bb      	ldr	r3, [r7, #8]
 800a3ce:	4619      	mov	r1, r3
 800a3d0:	68f8      	ldr	r0, [r7, #12]
 800a3d2:	f000 f805 	bl	800a3e0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a3d6:	f000 f8d7 	bl	800a588 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a3da:	bf00      	nop
 800a3dc:	e7f0      	b.n	800a3c0 <prvTimerTask+0x8>
	...

0800a3e0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b084      	sub	sp, #16
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
 800a3e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a3ea:	f7ff fa01 	bl	80097f0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a3ee:	f107 0308 	add.w	r3, r7, #8
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	f000 f866 	bl	800a4c4 <prvSampleTimeNow>
 800a3f8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d130      	bne.n	800a462 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d10a      	bne.n	800a41c <prvProcessTimerOrBlockTask+0x3c>
 800a406:	687a      	ldr	r2, [r7, #4]
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	429a      	cmp	r2, r3
 800a40c:	d806      	bhi.n	800a41c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a40e:	f7ff f9fd 	bl	800980c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a412:	68f9      	ldr	r1, [r7, #12]
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	f7ff ff81 	bl	800a31c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a41a:	e024      	b.n	800a466 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a41c:	683b      	ldr	r3, [r7, #0]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d008      	beq.n	800a434 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a422:	4b13      	ldr	r3, [pc, #76]	@ (800a470 <prvProcessTimerOrBlockTask+0x90>)
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d101      	bne.n	800a430 <prvProcessTimerOrBlockTask+0x50>
 800a42c:	2301      	movs	r3, #1
 800a42e:	e000      	b.n	800a432 <prvProcessTimerOrBlockTask+0x52>
 800a430:	2300      	movs	r3, #0
 800a432:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a434:	4b0f      	ldr	r3, [pc, #60]	@ (800a474 <prvProcessTimerOrBlockTask+0x94>)
 800a436:	6818      	ldr	r0, [r3, #0]
 800a438:	687a      	ldr	r2, [r7, #4]
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	1ad3      	subs	r3, r2, r3
 800a43e:	683a      	ldr	r2, [r7, #0]
 800a440:	4619      	mov	r1, r3
 800a442:	f7fe ff3d 	bl	80092c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a446:	f7ff f9e1 	bl	800980c <xTaskResumeAll>
 800a44a:	4603      	mov	r3, r0
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d10a      	bne.n	800a466 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a450:	4b09      	ldr	r3, [pc, #36]	@ (800a478 <prvProcessTimerOrBlockTask+0x98>)
 800a452:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a456:	601a      	str	r2, [r3, #0]
 800a458:	f3bf 8f4f 	dsb	sy
 800a45c:	f3bf 8f6f 	isb	sy
}
 800a460:	e001      	b.n	800a466 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a462:	f7ff f9d3 	bl	800980c <xTaskResumeAll>
}
 800a466:	bf00      	nop
 800a468:	3710      	adds	r7, #16
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd80      	pop	{r7, pc}
 800a46e:	bf00      	nop
 800a470:	2000884c 	.word	0x2000884c
 800a474:	20008850 	.word	0x20008850
 800a478:	e000ed04 	.word	0xe000ed04

0800a47c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a47c:	b480      	push	{r7}
 800a47e:	b085      	sub	sp, #20
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a484:	4b0e      	ldr	r3, [pc, #56]	@ (800a4c0 <prvGetNextExpireTime+0x44>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d101      	bne.n	800a492 <prvGetNextExpireTime+0x16>
 800a48e:	2201      	movs	r2, #1
 800a490:	e000      	b.n	800a494 <prvGetNextExpireTime+0x18>
 800a492:	2200      	movs	r2, #0
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d105      	bne.n	800a4ac <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a4a0:	4b07      	ldr	r3, [pc, #28]	@ (800a4c0 <prvGetNextExpireTime+0x44>)
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	68db      	ldr	r3, [r3, #12]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	60fb      	str	r3, [r7, #12]
 800a4aa:	e001      	b.n	800a4b0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
}
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	3714      	adds	r7, #20
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4bc:	4770      	bx	lr
 800a4be:	bf00      	nop
 800a4c0:	20008848 	.word	0x20008848

0800a4c4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b084      	sub	sp, #16
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a4cc:	f7ff fa3c 	bl	8009948 <xTaskGetTickCount>
 800a4d0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a4d2:	4b0b      	ldr	r3, [pc, #44]	@ (800a500 <prvSampleTimeNow+0x3c>)
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	68fa      	ldr	r2, [r7, #12]
 800a4d8:	429a      	cmp	r2, r3
 800a4da:	d205      	bcs.n	800a4e8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a4dc:	f000 f93a 	bl	800a754 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2201      	movs	r2, #1
 800a4e4:	601a      	str	r2, [r3, #0]
 800a4e6:	e002      	b.n	800a4ee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a4ee:	4a04      	ldr	r2, [pc, #16]	@ (800a500 <prvSampleTimeNow+0x3c>)
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a4f4:	68fb      	ldr	r3, [r7, #12]
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	3710      	adds	r7, #16
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}
 800a4fe:	bf00      	nop
 800a500:	20008858 	.word	0x20008858

0800a504 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a504:	b580      	push	{r7, lr}
 800a506:	b086      	sub	sp, #24
 800a508:	af00      	add	r7, sp, #0
 800a50a:	60f8      	str	r0, [r7, #12]
 800a50c:	60b9      	str	r1, [r7, #8]
 800a50e:	607a      	str	r2, [r7, #4]
 800a510:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a512:	2300      	movs	r3, #0
 800a514:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	68ba      	ldr	r2, [r7, #8]
 800a51a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	68fa      	ldr	r2, [r7, #12]
 800a520:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a522:	68ba      	ldr	r2, [r7, #8]
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	429a      	cmp	r2, r3
 800a528:	d812      	bhi.n	800a550 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a52a:	687a      	ldr	r2, [r7, #4]
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	1ad2      	subs	r2, r2, r3
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	699b      	ldr	r3, [r3, #24]
 800a534:	429a      	cmp	r2, r3
 800a536:	d302      	bcc.n	800a53e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a538:	2301      	movs	r3, #1
 800a53a:	617b      	str	r3, [r7, #20]
 800a53c:	e01b      	b.n	800a576 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a53e:	4b10      	ldr	r3, [pc, #64]	@ (800a580 <prvInsertTimerInActiveList+0x7c>)
 800a540:	681a      	ldr	r2, [r3, #0]
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	3304      	adds	r3, #4
 800a546:	4619      	mov	r1, r3
 800a548:	4610      	mov	r0, r2
 800a54a:	f7fe f990 	bl	800886e <vListInsert>
 800a54e:	e012      	b.n	800a576 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a550:	687a      	ldr	r2, [r7, #4]
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	429a      	cmp	r2, r3
 800a556:	d206      	bcs.n	800a566 <prvInsertTimerInActiveList+0x62>
 800a558:	68ba      	ldr	r2, [r7, #8]
 800a55a:	683b      	ldr	r3, [r7, #0]
 800a55c:	429a      	cmp	r2, r3
 800a55e:	d302      	bcc.n	800a566 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a560:	2301      	movs	r3, #1
 800a562:	617b      	str	r3, [r7, #20]
 800a564:	e007      	b.n	800a576 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a566:	4b07      	ldr	r3, [pc, #28]	@ (800a584 <prvInsertTimerInActiveList+0x80>)
 800a568:	681a      	ldr	r2, [r3, #0]
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	3304      	adds	r3, #4
 800a56e:	4619      	mov	r1, r3
 800a570:	4610      	mov	r0, r2
 800a572:	f7fe f97c 	bl	800886e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a576:	697b      	ldr	r3, [r7, #20]
}
 800a578:	4618      	mov	r0, r3
 800a57a:	3718      	adds	r7, #24
 800a57c:	46bd      	mov	sp, r7
 800a57e:	bd80      	pop	{r7, pc}
 800a580:	2000884c 	.word	0x2000884c
 800a584:	20008848 	.word	0x20008848

0800a588 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b08e      	sub	sp, #56	@ 0x38
 800a58c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a58e:	e0ce      	b.n	800a72e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	2b00      	cmp	r3, #0
 800a594:	da19      	bge.n	800a5ca <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a596:	1d3b      	adds	r3, r7, #4
 800a598:	3304      	adds	r3, #4
 800a59a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a59c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d10b      	bne.n	800a5ba <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a5a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5a6:	f383 8811 	msr	BASEPRI, r3
 800a5aa:	f3bf 8f6f 	isb	sy
 800a5ae:	f3bf 8f4f 	dsb	sy
 800a5b2:	61fb      	str	r3, [r7, #28]
}
 800a5b4:	bf00      	nop
 800a5b6:	bf00      	nop
 800a5b8:	e7fd      	b.n	800a5b6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a5ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a5c0:	6850      	ldr	r0, [r2, #4]
 800a5c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a5c4:	6892      	ldr	r2, [r2, #8]
 800a5c6:	4611      	mov	r1, r2
 800a5c8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	f2c0 80ae 	blt.w	800a72e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a5d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5d8:	695b      	ldr	r3, [r3, #20]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d004      	beq.n	800a5e8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a5de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5e0:	3304      	adds	r3, #4
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	f7fe f97c 	bl	80088e0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a5e8:	463b      	mov	r3, r7
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f7ff ff6a 	bl	800a4c4 <prvSampleTimeNow>
 800a5f0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2b09      	cmp	r3, #9
 800a5f6:	f200 8097 	bhi.w	800a728 <prvProcessReceivedCommands+0x1a0>
 800a5fa:	a201      	add	r2, pc, #4	@ (adr r2, 800a600 <prvProcessReceivedCommands+0x78>)
 800a5fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a600:	0800a629 	.word	0x0800a629
 800a604:	0800a629 	.word	0x0800a629
 800a608:	0800a629 	.word	0x0800a629
 800a60c:	0800a69f 	.word	0x0800a69f
 800a610:	0800a6b3 	.word	0x0800a6b3
 800a614:	0800a6ff 	.word	0x0800a6ff
 800a618:	0800a629 	.word	0x0800a629
 800a61c:	0800a629 	.word	0x0800a629
 800a620:	0800a69f 	.word	0x0800a69f
 800a624:	0800a6b3 	.word	0x0800a6b3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a62a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a62e:	f043 0301 	orr.w	r3, r3, #1
 800a632:	b2da      	uxtb	r2, r3
 800a634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a636:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a63a:	68ba      	ldr	r2, [r7, #8]
 800a63c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a63e:	699b      	ldr	r3, [r3, #24]
 800a640:	18d1      	adds	r1, r2, r3
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a646:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a648:	f7ff ff5c 	bl	800a504 <prvInsertTimerInActiveList>
 800a64c:	4603      	mov	r3, r0
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d06c      	beq.n	800a72c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a654:	6a1b      	ldr	r3, [r3, #32]
 800a656:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a658:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a65a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a65c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a660:	f003 0304 	and.w	r3, r3, #4
 800a664:	2b00      	cmp	r3, #0
 800a666:	d061      	beq.n	800a72c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a668:	68ba      	ldr	r2, [r7, #8]
 800a66a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a66c:	699b      	ldr	r3, [r3, #24]
 800a66e:	441a      	add	r2, r3
 800a670:	2300      	movs	r3, #0
 800a672:	9300      	str	r3, [sp, #0]
 800a674:	2300      	movs	r3, #0
 800a676:	2100      	movs	r1, #0
 800a678:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a67a:	f7ff fe01 	bl	800a280 <xTimerGenericCommand>
 800a67e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a680:	6a3b      	ldr	r3, [r7, #32]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d152      	bne.n	800a72c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a68a:	f383 8811 	msr	BASEPRI, r3
 800a68e:	f3bf 8f6f 	isb	sy
 800a692:	f3bf 8f4f 	dsb	sy
 800a696:	61bb      	str	r3, [r7, #24]
}
 800a698:	bf00      	nop
 800a69a:	bf00      	nop
 800a69c:	e7fd      	b.n	800a69a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a69e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a6a4:	f023 0301 	bic.w	r3, r3, #1
 800a6a8:	b2da      	uxtb	r2, r3
 800a6aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6ac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a6b0:	e03d      	b.n	800a72e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a6b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a6b8:	f043 0301 	orr.w	r3, r3, #1
 800a6bc:	b2da      	uxtb	r2, r3
 800a6be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6c0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a6c4:	68ba      	ldr	r2, [r7, #8]
 800a6c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6c8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a6ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6cc:	699b      	ldr	r3, [r3, #24]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d10b      	bne.n	800a6ea <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a6d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6d6:	f383 8811 	msr	BASEPRI, r3
 800a6da:	f3bf 8f6f 	isb	sy
 800a6de:	f3bf 8f4f 	dsb	sy
 800a6e2:	617b      	str	r3, [r7, #20]
}
 800a6e4:	bf00      	nop
 800a6e6:	bf00      	nop
 800a6e8:	e7fd      	b.n	800a6e6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a6ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6ec:	699a      	ldr	r2, [r3, #24]
 800a6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6f0:	18d1      	adds	r1, r2, r3
 800a6f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6f8:	f7ff ff04 	bl	800a504 <prvInsertTimerInActiveList>
					break;
 800a6fc:	e017      	b.n	800a72e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a6fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a700:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a704:	f003 0302 	and.w	r3, r3, #2
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d103      	bne.n	800a714 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a70c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a70e:	f000 fbeb 	bl	800aee8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a712:	e00c      	b.n	800a72e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a716:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a71a:	f023 0301 	bic.w	r3, r3, #1
 800a71e:	b2da      	uxtb	r2, r3
 800a720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a722:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a726:	e002      	b.n	800a72e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a728:	bf00      	nop
 800a72a:	e000      	b.n	800a72e <prvProcessReceivedCommands+0x1a6>
					break;
 800a72c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a72e:	4b08      	ldr	r3, [pc, #32]	@ (800a750 <prvProcessReceivedCommands+0x1c8>)
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	1d39      	adds	r1, r7, #4
 800a734:	2200      	movs	r2, #0
 800a736:	4618      	mov	r0, r3
 800a738:	f7fe fba6 	bl	8008e88 <xQueueReceive>
 800a73c:	4603      	mov	r3, r0
 800a73e:	2b00      	cmp	r3, #0
 800a740:	f47f af26 	bne.w	800a590 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a744:	bf00      	nop
 800a746:	bf00      	nop
 800a748:	3730      	adds	r7, #48	@ 0x30
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}
 800a74e:	bf00      	nop
 800a750:	20008850 	.word	0x20008850

0800a754 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b088      	sub	sp, #32
 800a758:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a75a:	e049      	b.n	800a7f0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a75c:	4b2e      	ldr	r3, [pc, #184]	@ (800a818 <prvSwitchTimerLists+0xc4>)
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	68db      	ldr	r3, [r3, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a766:	4b2c      	ldr	r3, [pc, #176]	@ (800a818 <prvSwitchTimerLists+0xc4>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	68db      	ldr	r3, [r3, #12]
 800a76c:	68db      	ldr	r3, [r3, #12]
 800a76e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	3304      	adds	r3, #4
 800a774:	4618      	mov	r0, r3
 800a776:	f7fe f8b3 	bl	80088e0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	6a1b      	ldr	r3, [r3, #32]
 800a77e:	68f8      	ldr	r0, [r7, #12]
 800a780:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a788:	f003 0304 	and.w	r3, r3, #4
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d02f      	beq.n	800a7f0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	699b      	ldr	r3, [r3, #24]
 800a794:	693a      	ldr	r2, [r7, #16]
 800a796:	4413      	add	r3, r2
 800a798:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a79a:	68ba      	ldr	r2, [r7, #8]
 800a79c:	693b      	ldr	r3, [r7, #16]
 800a79e:	429a      	cmp	r2, r3
 800a7a0:	d90e      	bls.n	800a7c0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	68ba      	ldr	r2, [r7, #8]
 800a7a6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	68fa      	ldr	r2, [r7, #12]
 800a7ac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a7ae:	4b1a      	ldr	r3, [pc, #104]	@ (800a818 <prvSwitchTimerLists+0xc4>)
 800a7b0:	681a      	ldr	r2, [r3, #0]
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	3304      	adds	r3, #4
 800a7b6:	4619      	mov	r1, r3
 800a7b8:	4610      	mov	r0, r2
 800a7ba:	f7fe f858 	bl	800886e <vListInsert>
 800a7be:	e017      	b.n	800a7f0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	9300      	str	r3, [sp, #0]
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	693a      	ldr	r2, [r7, #16]
 800a7c8:	2100      	movs	r1, #0
 800a7ca:	68f8      	ldr	r0, [r7, #12]
 800a7cc:	f7ff fd58 	bl	800a280 <xTimerGenericCommand>
 800a7d0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d10b      	bne.n	800a7f0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a7d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7dc:	f383 8811 	msr	BASEPRI, r3
 800a7e0:	f3bf 8f6f 	isb	sy
 800a7e4:	f3bf 8f4f 	dsb	sy
 800a7e8:	603b      	str	r3, [r7, #0]
}
 800a7ea:	bf00      	nop
 800a7ec:	bf00      	nop
 800a7ee:	e7fd      	b.n	800a7ec <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a7f0:	4b09      	ldr	r3, [pc, #36]	@ (800a818 <prvSwitchTimerLists+0xc4>)
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d1b0      	bne.n	800a75c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a7fa:	4b07      	ldr	r3, [pc, #28]	@ (800a818 <prvSwitchTimerLists+0xc4>)
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a800:	4b06      	ldr	r3, [pc, #24]	@ (800a81c <prvSwitchTimerLists+0xc8>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	4a04      	ldr	r2, [pc, #16]	@ (800a818 <prvSwitchTimerLists+0xc4>)
 800a806:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a808:	4a04      	ldr	r2, [pc, #16]	@ (800a81c <prvSwitchTimerLists+0xc8>)
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	6013      	str	r3, [r2, #0]
}
 800a80e:	bf00      	nop
 800a810:	3718      	adds	r7, #24
 800a812:	46bd      	mov	sp, r7
 800a814:	bd80      	pop	{r7, pc}
 800a816:	bf00      	nop
 800a818:	20008848 	.word	0x20008848
 800a81c:	2000884c 	.word	0x2000884c

0800a820 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b082      	sub	sp, #8
 800a824:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a826:	f000 f96f 	bl	800ab08 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a82a:	4b15      	ldr	r3, [pc, #84]	@ (800a880 <prvCheckForValidListAndQueue+0x60>)
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d120      	bne.n	800a874 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a832:	4814      	ldr	r0, [pc, #80]	@ (800a884 <prvCheckForValidListAndQueue+0x64>)
 800a834:	f7fd ffca 	bl	80087cc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a838:	4813      	ldr	r0, [pc, #76]	@ (800a888 <prvCheckForValidListAndQueue+0x68>)
 800a83a:	f7fd ffc7 	bl	80087cc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a83e:	4b13      	ldr	r3, [pc, #76]	@ (800a88c <prvCheckForValidListAndQueue+0x6c>)
 800a840:	4a10      	ldr	r2, [pc, #64]	@ (800a884 <prvCheckForValidListAndQueue+0x64>)
 800a842:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a844:	4b12      	ldr	r3, [pc, #72]	@ (800a890 <prvCheckForValidListAndQueue+0x70>)
 800a846:	4a10      	ldr	r2, [pc, #64]	@ (800a888 <prvCheckForValidListAndQueue+0x68>)
 800a848:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a84a:	2300      	movs	r3, #0
 800a84c:	9300      	str	r3, [sp, #0]
 800a84e:	4b11      	ldr	r3, [pc, #68]	@ (800a894 <prvCheckForValidListAndQueue+0x74>)
 800a850:	4a11      	ldr	r2, [pc, #68]	@ (800a898 <prvCheckForValidListAndQueue+0x78>)
 800a852:	2110      	movs	r1, #16
 800a854:	200a      	movs	r0, #10
 800a856:	f7fe f8d7 	bl	8008a08 <xQueueGenericCreateStatic>
 800a85a:	4603      	mov	r3, r0
 800a85c:	4a08      	ldr	r2, [pc, #32]	@ (800a880 <prvCheckForValidListAndQueue+0x60>)
 800a85e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a860:	4b07      	ldr	r3, [pc, #28]	@ (800a880 <prvCheckForValidListAndQueue+0x60>)
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d005      	beq.n	800a874 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a868:	4b05      	ldr	r3, [pc, #20]	@ (800a880 <prvCheckForValidListAndQueue+0x60>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	490b      	ldr	r1, [pc, #44]	@ (800a89c <prvCheckForValidListAndQueue+0x7c>)
 800a86e:	4618      	mov	r0, r3
 800a870:	f7fe fcfc 	bl	800926c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a874:	f000 f97a 	bl	800ab6c <vPortExitCritical>
}
 800a878:	bf00      	nop
 800a87a:	46bd      	mov	sp, r7
 800a87c:	bd80      	pop	{r7, pc}
 800a87e:	bf00      	nop
 800a880:	20008850 	.word	0x20008850
 800a884:	20008820 	.word	0x20008820
 800a888:	20008834 	.word	0x20008834
 800a88c:	20008848 	.word	0x20008848
 800a890:	2000884c 	.word	0x2000884c
 800a894:	200088fc 	.word	0x200088fc
 800a898:	2000885c 	.word	0x2000885c
 800a89c:	0801ec3c 	.word	0x0801ec3c

0800a8a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	b085      	sub	sp, #20
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	60f8      	str	r0, [r7, #12]
 800a8a8:	60b9      	str	r1, [r7, #8]
 800a8aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	3b04      	subs	r3, #4
 800a8b0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a8b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	3b04      	subs	r3, #4
 800a8be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	f023 0201 	bic.w	r2, r3, #1
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	3b04      	subs	r3, #4
 800a8ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a8d0:	4a0c      	ldr	r2, [pc, #48]	@ (800a904 <pxPortInitialiseStack+0x64>)
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	3b14      	subs	r3, #20
 800a8da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a8dc:	687a      	ldr	r2, [r7, #4]
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	3b04      	subs	r3, #4
 800a8e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	f06f 0202 	mvn.w	r2, #2
 800a8ee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	3b20      	subs	r3, #32
 800a8f4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
}
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	3714      	adds	r7, #20
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a902:	4770      	bx	lr
 800a904:	0800a909 	.word	0x0800a909

0800a908 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a908:	b480      	push	{r7}
 800a90a:	b085      	sub	sp, #20
 800a90c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a90e:	2300      	movs	r3, #0
 800a910:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a912:	4b13      	ldr	r3, [pc, #76]	@ (800a960 <prvTaskExitError+0x58>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a91a:	d00b      	beq.n	800a934 <prvTaskExitError+0x2c>
	__asm volatile
 800a91c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a920:	f383 8811 	msr	BASEPRI, r3
 800a924:	f3bf 8f6f 	isb	sy
 800a928:	f3bf 8f4f 	dsb	sy
 800a92c:	60fb      	str	r3, [r7, #12]
}
 800a92e:	bf00      	nop
 800a930:	bf00      	nop
 800a932:	e7fd      	b.n	800a930 <prvTaskExitError+0x28>
	__asm volatile
 800a934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a938:	f383 8811 	msr	BASEPRI, r3
 800a93c:	f3bf 8f6f 	isb	sy
 800a940:	f3bf 8f4f 	dsb	sy
 800a944:	60bb      	str	r3, [r7, #8]
}
 800a946:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a948:	bf00      	nop
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d0fc      	beq.n	800a94a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a950:	bf00      	nop
 800a952:	bf00      	nop
 800a954:	3714      	adds	r7, #20
 800a956:	46bd      	mov	sp, r7
 800a958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95c:	4770      	bx	lr
 800a95e:	bf00      	nop
 800a960:	20000020 	.word	0x20000020
	...

0800a970 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a970:	4b07      	ldr	r3, [pc, #28]	@ (800a990 <pxCurrentTCBConst2>)
 800a972:	6819      	ldr	r1, [r3, #0]
 800a974:	6808      	ldr	r0, [r1, #0]
 800a976:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a97a:	f380 8809 	msr	PSP, r0
 800a97e:	f3bf 8f6f 	isb	sy
 800a982:	f04f 0000 	mov.w	r0, #0
 800a986:	f380 8811 	msr	BASEPRI, r0
 800a98a:	4770      	bx	lr
 800a98c:	f3af 8000 	nop.w

0800a990 <pxCurrentTCBConst2>:
 800a990:	20008320 	.word	0x20008320
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a994:	bf00      	nop
 800a996:	bf00      	nop

0800a998 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a998:	4808      	ldr	r0, [pc, #32]	@ (800a9bc <prvPortStartFirstTask+0x24>)
 800a99a:	6800      	ldr	r0, [r0, #0]
 800a99c:	6800      	ldr	r0, [r0, #0]
 800a99e:	f380 8808 	msr	MSP, r0
 800a9a2:	f04f 0000 	mov.w	r0, #0
 800a9a6:	f380 8814 	msr	CONTROL, r0
 800a9aa:	b662      	cpsie	i
 800a9ac:	b661      	cpsie	f
 800a9ae:	f3bf 8f4f 	dsb	sy
 800a9b2:	f3bf 8f6f 	isb	sy
 800a9b6:	df00      	svc	0
 800a9b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a9ba:	bf00      	nop
 800a9bc:	e000ed08 	.word	0xe000ed08

0800a9c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b086      	sub	sp, #24
 800a9c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a9c6:	4b47      	ldr	r3, [pc, #284]	@ (800aae4 <xPortStartScheduler+0x124>)
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	4a47      	ldr	r2, [pc, #284]	@ (800aae8 <xPortStartScheduler+0x128>)
 800a9cc:	4293      	cmp	r3, r2
 800a9ce:	d10b      	bne.n	800a9e8 <xPortStartScheduler+0x28>
	__asm volatile
 800a9d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9d4:	f383 8811 	msr	BASEPRI, r3
 800a9d8:	f3bf 8f6f 	isb	sy
 800a9dc:	f3bf 8f4f 	dsb	sy
 800a9e0:	60fb      	str	r3, [r7, #12]
}
 800a9e2:	bf00      	nop
 800a9e4:	bf00      	nop
 800a9e6:	e7fd      	b.n	800a9e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a9e8:	4b3e      	ldr	r3, [pc, #248]	@ (800aae4 <xPortStartScheduler+0x124>)
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	4a3f      	ldr	r2, [pc, #252]	@ (800aaec <xPortStartScheduler+0x12c>)
 800a9ee:	4293      	cmp	r3, r2
 800a9f0:	d10b      	bne.n	800aa0a <xPortStartScheduler+0x4a>
	__asm volatile
 800a9f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9f6:	f383 8811 	msr	BASEPRI, r3
 800a9fa:	f3bf 8f6f 	isb	sy
 800a9fe:	f3bf 8f4f 	dsb	sy
 800aa02:	613b      	str	r3, [r7, #16]
}
 800aa04:	bf00      	nop
 800aa06:	bf00      	nop
 800aa08:	e7fd      	b.n	800aa06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800aa0a:	4b39      	ldr	r3, [pc, #228]	@ (800aaf0 <xPortStartScheduler+0x130>)
 800aa0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aa0e:	697b      	ldr	r3, [r7, #20]
 800aa10:	781b      	ldrb	r3, [r3, #0]
 800aa12:	b2db      	uxtb	r3, r3
 800aa14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800aa16:	697b      	ldr	r3, [r7, #20]
 800aa18:	22ff      	movs	r2, #255	@ 0xff
 800aa1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800aa1c:	697b      	ldr	r3, [r7, #20]
 800aa1e:	781b      	ldrb	r3, [r3, #0]
 800aa20:	b2db      	uxtb	r3, r3
 800aa22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aa24:	78fb      	ldrb	r3, [r7, #3]
 800aa26:	b2db      	uxtb	r3, r3
 800aa28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800aa2c:	b2da      	uxtb	r2, r3
 800aa2e:	4b31      	ldr	r3, [pc, #196]	@ (800aaf4 <xPortStartScheduler+0x134>)
 800aa30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aa32:	4b31      	ldr	r3, [pc, #196]	@ (800aaf8 <xPortStartScheduler+0x138>)
 800aa34:	2207      	movs	r2, #7
 800aa36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa38:	e009      	b.n	800aa4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800aa3a:	4b2f      	ldr	r3, [pc, #188]	@ (800aaf8 <xPortStartScheduler+0x138>)
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	3b01      	subs	r3, #1
 800aa40:	4a2d      	ldr	r2, [pc, #180]	@ (800aaf8 <xPortStartScheduler+0x138>)
 800aa42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800aa44:	78fb      	ldrb	r3, [r7, #3]
 800aa46:	b2db      	uxtb	r3, r3
 800aa48:	005b      	lsls	r3, r3, #1
 800aa4a:	b2db      	uxtb	r3, r3
 800aa4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa4e:	78fb      	ldrb	r3, [r7, #3]
 800aa50:	b2db      	uxtb	r3, r3
 800aa52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa56:	2b80      	cmp	r3, #128	@ 0x80
 800aa58:	d0ef      	beq.n	800aa3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800aa5a:	4b27      	ldr	r3, [pc, #156]	@ (800aaf8 <xPortStartScheduler+0x138>)
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f1c3 0307 	rsb	r3, r3, #7
 800aa62:	2b04      	cmp	r3, #4
 800aa64:	d00b      	beq.n	800aa7e <xPortStartScheduler+0xbe>
	__asm volatile
 800aa66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa6a:	f383 8811 	msr	BASEPRI, r3
 800aa6e:	f3bf 8f6f 	isb	sy
 800aa72:	f3bf 8f4f 	dsb	sy
 800aa76:	60bb      	str	r3, [r7, #8]
}
 800aa78:	bf00      	nop
 800aa7a:	bf00      	nop
 800aa7c:	e7fd      	b.n	800aa7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800aa7e:	4b1e      	ldr	r3, [pc, #120]	@ (800aaf8 <xPortStartScheduler+0x138>)
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	021b      	lsls	r3, r3, #8
 800aa84:	4a1c      	ldr	r2, [pc, #112]	@ (800aaf8 <xPortStartScheduler+0x138>)
 800aa86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800aa88:	4b1b      	ldr	r3, [pc, #108]	@ (800aaf8 <xPortStartScheduler+0x138>)
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800aa90:	4a19      	ldr	r2, [pc, #100]	@ (800aaf8 <xPortStartScheduler+0x138>)
 800aa92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	b2da      	uxtb	r2, r3
 800aa98:	697b      	ldr	r3, [r7, #20]
 800aa9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800aa9c:	4b17      	ldr	r3, [pc, #92]	@ (800aafc <xPortStartScheduler+0x13c>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	4a16      	ldr	r2, [pc, #88]	@ (800aafc <xPortStartScheduler+0x13c>)
 800aaa2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800aaa6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800aaa8:	4b14      	ldr	r3, [pc, #80]	@ (800aafc <xPortStartScheduler+0x13c>)
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	4a13      	ldr	r2, [pc, #76]	@ (800aafc <xPortStartScheduler+0x13c>)
 800aaae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800aab2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800aab4:	f000 f8da 	bl	800ac6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aab8:	4b11      	ldr	r3, [pc, #68]	@ (800ab00 <xPortStartScheduler+0x140>)
 800aaba:	2200      	movs	r2, #0
 800aabc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800aabe:	f000 f8f9 	bl	800acb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800aac2:	4b10      	ldr	r3, [pc, #64]	@ (800ab04 <xPortStartScheduler+0x144>)
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	4a0f      	ldr	r2, [pc, #60]	@ (800ab04 <xPortStartScheduler+0x144>)
 800aac8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800aacc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800aace:	f7ff ff63 	bl	800a998 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800aad2:	f7ff f803 	bl	8009adc <vTaskSwitchContext>
	prvTaskExitError();
 800aad6:	f7ff ff17 	bl	800a908 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800aada:	2300      	movs	r3, #0
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3718      	adds	r7, #24
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}
 800aae4:	e000ed00 	.word	0xe000ed00
 800aae8:	410fc271 	.word	0x410fc271
 800aaec:	410fc270 	.word	0x410fc270
 800aaf0:	e000e400 	.word	0xe000e400
 800aaf4:	2000894c 	.word	0x2000894c
 800aaf8:	20008950 	.word	0x20008950
 800aafc:	e000ed20 	.word	0xe000ed20
 800ab00:	20000020 	.word	0x20000020
 800ab04:	e000ef34 	.word	0xe000ef34

0800ab08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ab08:	b480      	push	{r7}
 800ab0a:	b083      	sub	sp, #12
 800ab0c:	af00      	add	r7, sp, #0
	__asm volatile
 800ab0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab12:	f383 8811 	msr	BASEPRI, r3
 800ab16:	f3bf 8f6f 	isb	sy
 800ab1a:	f3bf 8f4f 	dsb	sy
 800ab1e:	607b      	str	r3, [r7, #4]
}
 800ab20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ab22:	4b10      	ldr	r3, [pc, #64]	@ (800ab64 <vPortEnterCritical+0x5c>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	3301      	adds	r3, #1
 800ab28:	4a0e      	ldr	r2, [pc, #56]	@ (800ab64 <vPortEnterCritical+0x5c>)
 800ab2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ab2c:	4b0d      	ldr	r3, [pc, #52]	@ (800ab64 <vPortEnterCritical+0x5c>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	2b01      	cmp	r3, #1
 800ab32:	d110      	bne.n	800ab56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ab34:	4b0c      	ldr	r3, [pc, #48]	@ (800ab68 <vPortEnterCritical+0x60>)
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	b2db      	uxtb	r3, r3
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d00b      	beq.n	800ab56 <vPortEnterCritical+0x4e>
	__asm volatile
 800ab3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab42:	f383 8811 	msr	BASEPRI, r3
 800ab46:	f3bf 8f6f 	isb	sy
 800ab4a:	f3bf 8f4f 	dsb	sy
 800ab4e:	603b      	str	r3, [r7, #0]
}
 800ab50:	bf00      	nop
 800ab52:	bf00      	nop
 800ab54:	e7fd      	b.n	800ab52 <vPortEnterCritical+0x4a>
	}
}
 800ab56:	bf00      	nop
 800ab58:	370c      	adds	r7, #12
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab60:	4770      	bx	lr
 800ab62:	bf00      	nop
 800ab64:	20000020 	.word	0x20000020
 800ab68:	e000ed04 	.word	0xe000ed04

0800ab6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b083      	sub	sp, #12
 800ab70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ab72:	4b12      	ldr	r3, [pc, #72]	@ (800abbc <vPortExitCritical+0x50>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d10b      	bne.n	800ab92 <vPortExitCritical+0x26>
	__asm volatile
 800ab7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab7e:	f383 8811 	msr	BASEPRI, r3
 800ab82:	f3bf 8f6f 	isb	sy
 800ab86:	f3bf 8f4f 	dsb	sy
 800ab8a:	607b      	str	r3, [r7, #4]
}
 800ab8c:	bf00      	nop
 800ab8e:	bf00      	nop
 800ab90:	e7fd      	b.n	800ab8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ab92:	4b0a      	ldr	r3, [pc, #40]	@ (800abbc <vPortExitCritical+0x50>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	3b01      	subs	r3, #1
 800ab98:	4a08      	ldr	r2, [pc, #32]	@ (800abbc <vPortExitCritical+0x50>)
 800ab9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ab9c:	4b07      	ldr	r3, [pc, #28]	@ (800abbc <vPortExitCritical+0x50>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d105      	bne.n	800abb0 <vPortExitCritical+0x44>
 800aba4:	2300      	movs	r3, #0
 800aba6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	f383 8811 	msr	BASEPRI, r3
}
 800abae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800abb0:	bf00      	nop
 800abb2:	370c      	adds	r7, #12
 800abb4:	46bd      	mov	sp, r7
 800abb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abba:	4770      	bx	lr
 800abbc:	20000020 	.word	0x20000020

0800abc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800abc0:	f3ef 8009 	mrs	r0, PSP
 800abc4:	f3bf 8f6f 	isb	sy
 800abc8:	4b15      	ldr	r3, [pc, #84]	@ (800ac20 <pxCurrentTCBConst>)
 800abca:	681a      	ldr	r2, [r3, #0]
 800abcc:	f01e 0f10 	tst.w	lr, #16
 800abd0:	bf08      	it	eq
 800abd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800abd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abda:	6010      	str	r0, [r2, #0]
 800abdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800abe0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800abe4:	f380 8811 	msr	BASEPRI, r0
 800abe8:	f3bf 8f4f 	dsb	sy
 800abec:	f3bf 8f6f 	isb	sy
 800abf0:	f7fe ff74 	bl	8009adc <vTaskSwitchContext>
 800abf4:	f04f 0000 	mov.w	r0, #0
 800abf8:	f380 8811 	msr	BASEPRI, r0
 800abfc:	bc09      	pop	{r0, r3}
 800abfe:	6819      	ldr	r1, [r3, #0]
 800ac00:	6808      	ldr	r0, [r1, #0]
 800ac02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac06:	f01e 0f10 	tst.w	lr, #16
 800ac0a:	bf08      	it	eq
 800ac0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ac10:	f380 8809 	msr	PSP, r0
 800ac14:	f3bf 8f6f 	isb	sy
 800ac18:	4770      	bx	lr
 800ac1a:	bf00      	nop
 800ac1c:	f3af 8000 	nop.w

0800ac20 <pxCurrentTCBConst>:
 800ac20:	20008320 	.word	0x20008320
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ac24:	bf00      	nop
 800ac26:	bf00      	nop

0800ac28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b082      	sub	sp, #8
 800ac2c:	af00      	add	r7, sp, #0
	__asm volatile
 800ac2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac32:	f383 8811 	msr	BASEPRI, r3
 800ac36:	f3bf 8f6f 	isb	sy
 800ac3a:	f3bf 8f4f 	dsb	sy
 800ac3e:	607b      	str	r3, [r7, #4]
}
 800ac40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ac42:	f7fe fe91 	bl	8009968 <xTaskIncrementTick>
 800ac46:	4603      	mov	r3, r0
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d003      	beq.n	800ac54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ac4c:	4b06      	ldr	r3, [pc, #24]	@ (800ac68 <xPortSysTickHandler+0x40>)
 800ac4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac52:	601a      	str	r2, [r3, #0]
 800ac54:	2300      	movs	r3, #0
 800ac56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	f383 8811 	msr	BASEPRI, r3
}
 800ac5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ac60:	bf00      	nop
 800ac62:	3708      	adds	r7, #8
 800ac64:	46bd      	mov	sp, r7
 800ac66:	bd80      	pop	{r7, pc}
 800ac68:	e000ed04 	.word	0xe000ed04

0800ac6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ac6c:	b480      	push	{r7}
 800ac6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ac70:	4b0b      	ldr	r3, [pc, #44]	@ (800aca0 <vPortSetupTimerInterrupt+0x34>)
 800ac72:	2200      	movs	r2, #0
 800ac74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ac76:	4b0b      	ldr	r3, [pc, #44]	@ (800aca4 <vPortSetupTimerInterrupt+0x38>)
 800ac78:	2200      	movs	r2, #0
 800ac7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ac7c:	4b0a      	ldr	r3, [pc, #40]	@ (800aca8 <vPortSetupTimerInterrupt+0x3c>)
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	4a0a      	ldr	r2, [pc, #40]	@ (800acac <vPortSetupTimerInterrupt+0x40>)
 800ac82:	fba2 2303 	umull	r2, r3, r2, r3
 800ac86:	099b      	lsrs	r3, r3, #6
 800ac88:	4a09      	ldr	r2, [pc, #36]	@ (800acb0 <vPortSetupTimerInterrupt+0x44>)
 800ac8a:	3b01      	subs	r3, #1
 800ac8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ac8e:	4b04      	ldr	r3, [pc, #16]	@ (800aca0 <vPortSetupTimerInterrupt+0x34>)
 800ac90:	2207      	movs	r2, #7
 800ac92:	601a      	str	r2, [r3, #0]
}
 800ac94:	bf00      	nop
 800ac96:	46bd      	mov	sp, r7
 800ac98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9c:	4770      	bx	lr
 800ac9e:	bf00      	nop
 800aca0:	e000e010 	.word	0xe000e010
 800aca4:	e000e018 	.word	0xe000e018
 800aca8:	20000014 	.word	0x20000014
 800acac:	10624dd3 	.word	0x10624dd3
 800acb0:	e000e014 	.word	0xe000e014

0800acb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800acb4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800acc4 <vPortEnableVFP+0x10>
 800acb8:	6801      	ldr	r1, [r0, #0]
 800acba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800acbe:	6001      	str	r1, [r0, #0]
 800acc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800acc2:	bf00      	nop
 800acc4:	e000ed88 	.word	0xe000ed88

0800acc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800acc8:	b480      	push	{r7}
 800acca:	b085      	sub	sp, #20
 800accc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800acce:	f3ef 8305 	mrs	r3, IPSR
 800acd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	2b0f      	cmp	r3, #15
 800acd8:	d915      	bls.n	800ad06 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800acda:	4a18      	ldr	r2, [pc, #96]	@ (800ad3c <vPortValidateInterruptPriority+0x74>)
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	4413      	add	r3, r2
 800ace0:	781b      	ldrb	r3, [r3, #0]
 800ace2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ace4:	4b16      	ldr	r3, [pc, #88]	@ (800ad40 <vPortValidateInterruptPriority+0x78>)
 800ace6:	781b      	ldrb	r3, [r3, #0]
 800ace8:	7afa      	ldrb	r2, [r7, #11]
 800acea:	429a      	cmp	r2, r3
 800acec:	d20b      	bcs.n	800ad06 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800acee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acf2:	f383 8811 	msr	BASEPRI, r3
 800acf6:	f3bf 8f6f 	isb	sy
 800acfa:	f3bf 8f4f 	dsb	sy
 800acfe:	607b      	str	r3, [r7, #4]
}
 800ad00:	bf00      	nop
 800ad02:	bf00      	nop
 800ad04:	e7fd      	b.n	800ad02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ad06:	4b0f      	ldr	r3, [pc, #60]	@ (800ad44 <vPortValidateInterruptPriority+0x7c>)
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ad0e:	4b0e      	ldr	r3, [pc, #56]	@ (800ad48 <vPortValidateInterruptPriority+0x80>)
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	429a      	cmp	r2, r3
 800ad14:	d90b      	bls.n	800ad2e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ad16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad1a:	f383 8811 	msr	BASEPRI, r3
 800ad1e:	f3bf 8f6f 	isb	sy
 800ad22:	f3bf 8f4f 	dsb	sy
 800ad26:	603b      	str	r3, [r7, #0]
}
 800ad28:	bf00      	nop
 800ad2a:	bf00      	nop
 800ad2c:	e7fd      	b.n	800ad2a <vPortValidateInterruptPriority+0x62>
	}
 800ad2e:	bf00      	nop
 800ad30:	3714      	adds	r7, #20
 800ad32:	46bd      	mov	sp, r7
 800ad34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad38:	4770      	bx	lr
 800ad3a:	bf00      	nop
 800ad3c:	e000e3f0 	.word	0xe000e3f0
 800ad40:	2000894c 	.word	0x2000894c
 800ad44:	e000ed0c 	.word	0xe000ed0c
 800ad48:	20008950 	.word	0x20008950

0800ad4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b08a      	sub	sp, #40	@ 0x28
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ad54:	2300      	movs	r3, #0
 800ad56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ad58:	f7fe fd4a 	bl	80097f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ad5c:	4b5c      	ldr	r3, [pc, #368]	@ (800aed0 <pvPortMalloc+0x184>)
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d101      	bne.n	800ad68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ad64:	f000 f924 	bl	800afb0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ad68:	4b5a      	ldr	r3, [pc, #360]	@ (800aed4 <pvPortMalloc+0x188>)
 800ad6a:	681a      	ldr	r2, [r3, #0]
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	4013      	ands	r3, r2
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	f040 8095 	bne.w	800aea0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d01e      	beq.n	800adba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ad7c:	2208      	movs	r2, #8
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	4413      	add	r3, r2
 800ad82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	f003 0307 	and.w	r3, r3, #7
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d015      	beq.n	800adba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	f023 0307 	bic.w	r3, r3, #7
 800ad94:	3308      	adds	r3, #8
 800ad96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f003 0307 	and.w	r3, r3, #7
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d00b      	beq.n	800adba <pvPortMalloc+0x6e>
	__asm volatile
 800ada2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ada6:	f383 8811 	msr	BASEPRI, r3
 800adaa:	f3bf 8f6f 	isb	sy
 800adae:	f3bf 8f4f 	dsb	sy
 800adb2:	617b      	str	r3, [r7, #20]
}
 800adb4:	bf00      	nop
 800adb6:	bf00      	nop
 800adb8:	e7fd      	b.n	800adb6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d06f      	beq.n	800aea0 <pvPortMalloc+0x154>
 800adc0:	4b45      	ldr	r3, [pc, #276]	@ (800aed8 <pvPortMalloc+0x18c>)
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	687a      	ldr	r2, [r7, #4]
 800adc6:	429a      	cmp	r2, r3
 800adc8:	d86a      	bhi.n	800aea0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800adca:	4b44      	ldr	r3, [pc, #272]	@ (800aedc <pvPortMalloc+0x190>)
 800adcc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800adce:	4b43      	ldr	r3, [pc, #268]	@ (800aedc <pvPortMalloc+0x190>)
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800add4:	e004      	b.n	800ade0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800add6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800add8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800adda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ade0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ade2:	685b      	ldr	r3, [r3, #4]
 800ade4:	687a      	ldr	r2, [r7, #4]
 800ade6:	429a      	cmp	r2, r3
 800ade8:	d903      	bls.n	800adf2 <pvPortMalloc+0xa6>
 800adea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d1f1      	bne.n	800add6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800adf2:	4b37      	ldr	r3, [pc, #220]	@ (800aed0 <pvPortMalloc+0x184>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800adf8:	429a      	cmp	r2, r3
 800adfa:	d051      	beq.n	800aea0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800adfc:	6a3b      	ldr	r3, [r7, #32]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	2208      	movs	r2, #8
 800ae02:	4413      	add	r3, r2
 800ae04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ae06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae08:	681a      	ldr	r2, [r3, #0]
 800ae0a:	6a3b      	ldr	r3, [r7, #32]
 800ae0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ae0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae10:	685a      	ldr	r2, [r3, #4]
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	1ad2      	subs	r2, r2, r3
 800ae16:	2308      	movs	r3, #8
 800ae18:	005b      	lsls	r3, r3, #1
 800ae1a:	429a      	cmp	r2, r3
 800ae1c:	d920      	bls.n	800ae60 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ae1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	4413      	add	r3, r2
 800ae24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae26:	69bb      	ldr	r3, [r7, #24]
 800ae28:	f003 0307 	and.w	r3, r3, #7
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d00b      	beq.n	800ae48 <pvPortMalloc+0xfc>
	__asm volatile
 800ae30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae34:	f383 8811 	msr	BASEPRI, r3
 800ae38:	f3bf 8f6f 	isb	sy
 800ae3c:	f3bf 8f4f 	dsb	sy
 800ae40:	613b      	str	r3, [r7, #16]
}
 800ae42:	bf00      	nop
 800ae44:	bf00      	nop
 800ae46:	e7fd      	b.n	800ae44 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ae48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae4a:	685a      	ldr	r2, [r3, #4]
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	1ad2      	subs	r2, r2, r3
 800ae50:	69bb      	ldr	r3, [r7, #24]
 800ae52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ae54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae56:	687a      	ldr	r2, [r7, #4]
 800ae58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ae5a:	69b8      	ldr	r0, [r7, #24]
 800ae5c:	f000 f90a 	bl	800b074 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ae60:	4b1d      	ldr	r3, [pc, #116]	@ (800aed8 <pvPortMalloc+0x18c>)
 800ae62:	681a      	ldr	r2, [r3, #0]
 800ae64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae66:	685b      	ldr	r3, [r3, #4]
 800ae68:	1ad3      	subs	r3, r2, r3
 800ae6a:	4a1b      	ldr	r2, [pc, #108]	@ (800aed8 <pvPortMalloc+0x18c>)
 800ae6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ae6e:	4b1a      	ldr	r3, [pc, #104]	@ (800aed8 <pvPortMalloc+0x18c>)
 800ae70:	681a      	ldr	r2, [r3, #0]
 800ae72:	4b1b      	ldr	r3, [pc, #108]	@ (800aee0 <pvPortMalloc+0x194>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	429a      	cmp	r2, r3
 800ae78:	d203      	bcs.n	800ae82 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ae7a:	4b17      	ldr	r3, [pc, #92]	@ (800aed8 <pvPortMalloc+0x18c>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	4a18      	ldr	r2, [pc, #96]	@ (800aee0 <pvPortMalloc+0x194>)
 800ae80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ae82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae84:	685a      	ldr	r2, [r3, #4]
 800ae86:	4b13      	ldr	r3, [pc, #76]	@ (800aed4 <pvPortMalloc+0x188>)
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	431a      	orrs	r2, r3
 800ae8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ae90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae92:	2200      	movs	r2, #0
 800ae94:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ae96:	4b13      	ldr	r3, [pc, #76]	@ (800aee4 <pvPortMalloc+0x198>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	3301      	adds	r3, #1
 800ae9c:	4a11      	ldr	r2, [pc, #68]	@ (800aee4 <pvPortMalloc+0x198>)
 800ae9e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aea0:	f7fe fcb4 	bl	800980c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aea4:	69fb      	ldr	r3, [r7, #28]
 800aea6:	f003 0307 	and.w	r3, r3, #7
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d00b      	beq.n	800aec6 <pvPortMalloc+0x17a>
	__asm volatile
 800aeae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeb2:	f383 8811 	msr	BASEPRI, r3
 800aeb6:	f3bf 8f6f 	isb	sy
 800aeba:	f3bf 8f4f 	dsb	sy
 800aebe:	60fb      	str	r3, [r7, #12]
}
 800aec0:	bf00      	nop
 800aec2:	bf00      	nop
 800aec4:	e7fd      	b.n	800aec2 <pvPortMalloc+0x176>
	return pvReturn;
 800aec6:	69fb      	ldr	r3, [r7, #28]
}
 800aec8:	4618      	mov	r0, r3
 800aeca:	3728      	adds	r7, #40	@ 0x28
 800aecc:	46bd      	mov	sp, r7
 800aece:	bd80      	pop	{r7, pc}
 800aed0:	2000c55c 	.word	0x2000c55c
 800aed4:	2000c570 	.word	0x2000c570
 800aed8:	2000c560 	.word	0x2000c560
 800aedc:	2000c554 	.word	0x2000c554
 800aee0:	2000c564 	.word	0x2000c564
 800aee4:	2000c568 	.word	0x2000c568

0800aee8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b086      	sub	sp, #24
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d04f      	beq.n	800af9a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800aefa:	2308      	movs	r3, #8
 800aefc:	425b      	negs	r3, r3
 800aefe:	697a      	ldr	r2, [r7, #20]
 800af00:	4413      	add	r3, r2
 800af02:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800af04:	697b      	ldr	r3, [r7, #20]
 800af06:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800af08:	693b      	ldr	r3, [r7, #16]
 800af0a:	685a      	ldr	r2, [r3, #4]
 800af0c:	4b25      	ldr	r3, [pc, #148]	@ (800afa4 <vPortFree+0xbc>)
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	4013      	ands	r3, r2
 800af12:	2b00      	cmp	r3, #0
 800af14:	d10b      	bne.n	800af2e <vPortFree+0x46>
	__asm volatile
 800af16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af1a:	f383 8811 	msr	BASEPRI, r3
 800af1e:	f3bf 8f6f 	isb	sy
 800af22:	f3bf 8f4f 	dsb	sy
 800af26:	60fb      	str	r3, [r7, #12]
}
 800af28:	bf00      	nop
 800af2a:	bf00      	nop
 800af2c:	e7fd      	b.n	800af2a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800af2e:	693b      	ldr	r3, [r7, #16]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d00b      	beq.n	800af4e <vPortFree+0x66>
	__asm volatile
 800af36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af3a:	f383 8811 	msr	BASEPRI, r3
 800af3e:	f3bf 8f6f 	isb	sy
 800af42:	f3bf 8f4f 	dsb	sy
 800af46:	60bb      	str	r3, [r7, #8]
}
 800af48:	bf00      	nop
 800af4a:	bf00      	nop
 800af4c:	e7fd      	b.n	800af4a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	685a      	ldr	r2, [r3, #4]
 800af52:	4b14      	ldr	r3, [pc, #80]	@ (800afa4 <vPortFree+0xbc>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	4013      	ands	r3, r2
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d01e      	beq.n	800af9a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800af5c:	693b      	ldr	r3, [r7, #16]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d11a      	bne.n	800af9a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800af64:	693b      	ldr	r3, [r7, #16]
 800af66:	685a      	ldr	r2, [r3, #4]
 800af68:	4b0e      	ldr	r3, [pc, #56]	@ (800afa4 <vPortFree+0xbc>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	43db      	mvns	r3, r3
 800af6e:	401a      	ands	r2, r3
 800af70:	693b      	ldr	r3, [r7, #16]
 800af72:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800af74:	f7fe fc3c 	bl	80097f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800af78:	693b      	ldr	r3, [r7, #16]
 800af7a:	685a      	ldr	r2, [r3, #4]
 800af7c:	4b0a      	ldr	r3, [pc, #40]	@ (800afa8 <vPortFree+0xc0>)
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	4413      	add	r3, r2
 800af82:	4a09      	ldr	r2, [pc, #36]	@ (800afa8 <vPortFree+0xc0>)
 800af84:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800af86:	6938      	ldr	r0, [r7, #16]
 800af88:	f000 f874 	bl	800b074 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800af8c:	4b07      	ldr	r3, [pc, #28]	@ (800afac <vPortFree+0xc4>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	3301      	adds	r3, #1
 800af92:	4a06      	ldr	r2, [pc, #24]	@ (800afac <vPortFree+0xc4>)
 800af94:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800af96:	f7fe fc39 	bl	800980c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800af9a:	bf00      	nop
 800af9c:	3718      	adds	r7, #24
 800af9e:	46bd      	mov	sp, r7
 800afa0:	bd80      	pop	{r7, pc}
 800afa2:	bf00      	nop
 800afa4:	2000c570 	.word	0x2000c570
 800afa8:	2000c560 	.word	0x2000c560
 800afac:	2000c56c 	.word	0x2000c56c

0800afb0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800afb0:	b480      	push	{r7}
 800afb2:	b085      	sub	sp, #20
 800afb4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800afb6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800afba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800afbc:	4b27      	ldr	r3, [pc, #156]	@ (800b05c <prvHeapInit+0xac>)
 800afbe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	f003 0307 	and.w	r3, r3, #7
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d00c      	beq.n	800afe4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	3307      	adds	r3, #7
 800afce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	f023 0307 	bic.w	r3, r3, #7
 800afd6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800afd8:	68ba      	ldr	r2, [r7, #8]
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	1ad3      	subs	r3, r2, r3
 800afde:	4a1f      	ldr	r2, [pc, #124]	@ (800b05c <prvHeapInit+0xac>)
 800afe0:	4413      	add	r3, r2
 800afe2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800afe8:	4a1d      	ldr	r2, [pc, #116]	@ (800b060 <prvHeapInit+0xb0>)
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800afee:	4b1c      	ldr	r3, [pc, #112]	@ (800b060 <prvHeapInit+0xb0>)
 800aff0:	2200      	movs	r2, #0
 800aff2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	68ba      	ldr	r2, [r7, #8]
 800aff8:	4413      	add	r3, r2
 800affa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800affc:	2208      	movs	r2, #8
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	1a9b      	subs	r3, r3, r2
 800b002:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	f023 0307 	bic.w	r3, r3, #7
 800b00a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	4a15      	ldr	r2, [pc, #84]	@ (800b064 <prvHeapInit+0xb4>)
 800b010:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b012:	4b14      	ldr	r3, [pc, #80]	@ (800b064 <prvHeapInit+0xb4>)
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	2200      	movs	r2, #0
 800b018:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b01a:	4b12      	ldr	r3, [pc, #72]	@ (800b064 <prvHeapInit+0xb4>)
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	2200      	movs	r2, #0
 800b020:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	68fa      	ldr	r2, [r7, #12]
 800b02a:	1ad2      	subs	r2, r2, r3
 800b02c:	683b      	ldr	r3, [r7, #0]
 800b02e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b030:	4b0c      	ldr	r3, [pc, #48]	@ (800b064 <prvHeapInit+0xb4>)
 800b032:	681a      	ldr	r2, [r3, #0]
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	685b      	ldr	r3, [r3, #4]
 800b03c:	4a0a      	ldr	r2, [pc, #40]	@ (800b068 <prvHeapInit+0xb8>)
 800b03e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	685b      	ldr	r3, [r3, #4]
 800b044:	4a09      	ldr	r2, [pc, #36]	@ (800b06c <prvHeapInit+0xbc>)
 800b046:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b048:	4b09      	ldr	r3, [pc, #36]	@ (800b070 <prvHeapInit+0xc0>)
 800b04a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b04e:	601a      	str	r2, [r3, #0]
}
 800b050:	bf00      	nop
 800b052:	3714      	adds	r7, #20
 800b054:	46bd      	mov	sp, r7
 800b056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05a:	4770      	bx	lr
 800b05c:	20008954 	.word	0x20008954
 800b060:	2000c554 	.word	0x2000c554
 800b064:	2000c55c 	.word	0x2000c55c
 800b068:	2000c564 	.word	0x2000c564
 800b06c:	2000c560 	.word	0x2000c560
 800b070:	2000c570 	.word	0x2000c570

0800b074 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b074:	b480      	push	{r7}
 800b076:	b085      	sub	sp, #20
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b07c:	4b28      	ldr	r3, [pc, #160]	@ (800b120 <prvInsertBlockIntoFreeList+0xac>)
 800b07e:	60fb      	str	r3, [r7, #12]
 800b080:	e002      	b.n	800b088 <prvInsertBlockIntoFreeList+0x14>
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	60fb      	str	r3, [r7, #12]
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	687a      	ldr	r2, [r7, #4]
 800b08e:	429a      	cmp	r2, r3
 800b090:	d8f7      	bhi.n	800b082 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	685b      	ldr	r3, [r3, #4]
 800b09a:	68ba      	ldr	r2, [r7, #8]
 800b09c:	4413      	add	r3, r2
 800b09e:	687a      	ldr	r2, [r7, #4]
 800b0a0:	429a      	cmp	r2, r3
 800b0a2:	d108      	bne.n	800b0b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	685a      	ldr	r2, [r3, #4]
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	685b      	ldr	r3, [r3, #4]
 800b0ac:	441a      	add	r2, r3
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	685b      	ldr	r3, [r3, #4]
 800b0be:	68ba      	ldr	r2, [r7, #8]
 800b0c0:	441a      	add	r2, r3
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	429a      	cmp	r2, r3
 800b0c8:	d118      	bne.n	800b0fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	681a      	ldr	r2, [r3, #0]
 800b0ce:	4b15      	ldr	r3, [pc, #84]	@ (800b124 <prvInsertBlockIntoFreeList+0xb0>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	429a      	cmp	r2, r3
 800b0d4:	d00d      	beq.n	800b0f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	685a      	ldr	r2, [r3, #4]
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	685b      	ldr	r3, [r3, #4]
 800b0e0:	441a      	add	r2, r3
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	681a      	ldr	r2, [r3, #0]
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	601a      	str	r2, [r3, #0]
 800b0f0:	e008      	b.n	800b104 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b0f2:	4b0c      	ldr	r3, [pc, #48]	@ (800b124 <prvInsertBlockIntoFreeList+0xb0>)
 800b0f4:	681a      	ldr	r2, [r3, #0]
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	601a      	str	r2, [r3, #0]
 800b0fa:	e003      	b.n	800b104 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	681a      	ldr	r2, [r3, #0]
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b104:	68fa      	ldr	r2, [r7, #12]
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	429a      	cmp	r2, r3
 800b10a:	d002      	beq.n	800b112 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	687a      	ldr	r2, [r7, #4]
 800b110:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b112:	bf00      	nop
 800b114:	3714      	adds	r7, #20
 800b116:	46bd      	mov	sp, r7
 800b118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11c:	4770      	bx	lr
 800b11e:	bf00      	nop
 800b120:	2000c554 	.word	0x2000c554
 800b124:	2000c55c 	.word	0x2000c55c

0800b128 <Motor_Init>:
						GPIO_TypeDef *_IN1_Port, uint16_t _IN1_Pin,
						GPIO_TypeDef *_IN2_Port, uint16_t _IN2_Pin,
						TIM_HandleTypeDef *htim_pwm, uint32_t Channel,
						TIM_HandleTypeDef *htim_encoder,
						float kp, float ki, float kd)
		{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b086      	sub	sp, #24
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6178      	str	r0, [r7, #20]
 800b130:	60fa      	str	r2, [r7, #12]
 800b132:	461a      	mov	r2, r3
 800b134:	ed87 0a02 	vstr	s0, [r7, #8]
 800b138:	edc7 0a01 	vstr	s1, [r7, #4]
 800b13c:	ed87 1a00 	vstr	s2, [r7]
 800b140:	460b      	mov	r3, r1
 800b142:	74fb      	strb	r3, [r7, #19]
 800b144:	4613      	mov	r3, r2
 800b146:	823b      	strh	r3, [r7, #16]
			// G?n ID
			_motor->id = id;
 800b148:	697b      	ldr	r3, [r7, #20]
 800b14a:	7cfa      	ldrb	r2, [r7, #19]
 800b14c:	701a      	strb	r2, [r3, #0]

			// Luu th?ng tin ch?n di?u khi?n chi?u
			_motor->IN1_Port = _IN1_Port;
 800b14e:	697b      	ldr	r3, [r7, #20]
 800b150:	68fa      	ldr	r2, [r7, #12]
 800b152:	605a      	str	r2, [r3, #4]
			_motor->IN1_Pin  = _IN1_Pin;
 800b154:	697b      	ldr	r3, [r7, #20]
 800b156:	8a3a      	ldrh	r2, [r7, #16]
 800b158:	811a      	strh	r2, [r3, #8]
			_motor->IN2_Port = _IN2_Port;
 800b15a:	697b      	ldr	r3, [r7, #20]
 800b15c:	6a3a      	ldr	r2, [r7, #32]
 800b15e:	60da      	str	r2, [r3, #12]
			_motor->IN2_Pin  = _IN2_Pin;
 800b160:	697b      	ldr	r3, [r7, #20]
 800b162:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b164:	821a      	strh	r2, [r3, #16]

			// PWM
			_motor->htim_pwm = htim_pwm;
 800b166:	697b      	ldr	r3, [r7, #20]
 800b168:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b16a:	62da      	str	r2, [r3, #44]	@ 0x2c
			_motor->Channel  = Channel;
 800b16c:	697b      	ldr	r3, [r7, #20]
 800b16e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b170:	631a      	str	r2, [r3, #48]	@ 0x30


			// Encoder
			_motor->htim_encoder = htim_encoder;
 800b172:	697b      	ldr	r3, [r7, #20]
 800b174:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b176:	615a      	str	r2, [r3, #20]
			_motor->encoder_count = 0;
 800b178:	697b      	ldr	r3, [r7, #20]
 800b17a:	2200      	movs	r2, #0
 800b17c:	831a      	strh	r2, [r3, #24]
			_motor->prev_count    = 0;
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	2200      	movs	r2, #0
 800b182:	835a      	strh	r2, [r3, #26]
			_motor->delta_count   = 0;
 800b184:	697b      	ldr	r3, [r7, #20]
 800b186:	2200      	movs	r2, #0
 800b188:	839a      	strh	r2, [r3, #28]
			_motor->progress_count = 0;
 800b18a:	697b      	ldr	r3, [r7, #20]
 800b18c:	2200      	movs	r2, #0
 800b18e:	83da      	strh	r2, [r3, #30]

			// PID
			_motor->kp = kp;
 800b190:	697b      	ldr	r3, [r7, #20]
 800b192:	68ba      	ldr	r2, [r7, #8]
 800b194:	621a      	str	r2, [r3, #32]
			_motor->ki = ki;
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	687a      	ldr	r2, [r7, #4]
 800b19a:	625a      	str	r2, [r3, #36]	@ 0x24
			_motor->kd = kd;
 800b19c:	697b      	ldr	r3, [r7, #20]
 800b19e:	683a      	ldr	r2, [r7, #0]
 800b1a0:	629a      	str	r2, [r3, #40]	@ 0x28

			// Speed
			_motor->cur_speed    = 0.0;
 800b1a2:	6979      	ldr	r1, [r7, #20]
 800b1a4:	f04f 0200 	mov.w	r2, #0
 800b1a8:	f04f 0300 	mov.w	r3, #0
 800b1ac:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
			_motor->target_speed = 0.0;
 800b1b0:	6979      	ldr	r1, [r7, #20]
 800b1b2:	f04f 0200 	mov.w	r2, #0
 800b1b6:	f04f 0300 	mov.w	r3, #0
 800b1ba:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
			_motor->Pid_output = 0.0;
 800b1be:	6979      	ldr	r1, [r7, #20]
 800b1c0:	f04f 0200 	mov.w	r2, #0
 800b1c4:	f04f 0300 	mov.w	r3, #0
 800b1c8:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

			// Start PWM
			HAL_TIM_PWM_Start(_motor->htim_pwm, _motor->Channel);
 800b1cc:	697b      	ldr	r3, [r7, #20]
 800b1ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1d0:	697b      	ldr	r3, [r7, #20]
 800b1d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1d4:	4619      	mov	r1, r3
 800b1d6:	4610      	mov	r0, r2
 800b1d8:	f7fa fe82 	bl	8005ee0 <HAL_TIM_PWM_Start>

			// Kh?i d?ng Encoder
			HAL_TIM_Encoder_Start(_motor->htim_encoder, TIM_CHANNEL_ALL);
 800b1dc:	697b      	ldr	r3, [r7, #20]
 800b1de:	695b      	ldr	r3, [r3, #20]
 800b1e0:	213c      	movs	r1, #60	@ 0x3c
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	f7fa ffd2 	bl	800618c <HAL_TIM_Encoder_Start>
		}
 800b1e8:	bf00      	nop
 800b1ea:	3718      	adds	r7, #24
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <Motor_GetSpeed>:
		
void Motor_UpdateSpeed(Motor *_motor, float new);
void Motor_GetSpeed(Motor *_motor)
	{
 800b1f0:	b5b0      	push	{r4, r5, r7, lr}
 800b1f2:	b084      	sub	sp, #16
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
		_motor->encoder_count = __HAL_TIM_GET_COUNTER(_motor->htim_encoder);
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	695b      	ldr	r3, [r3, #20]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b200:	b21a      	sxth	r2, r3
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	831a      	strh	r2, [r3, #24]
		_motor->delta_count = _motor->encoder_count - _motor->prev_count;
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800b20c:	b29a      	uxth	r2, r3
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800b214:	b29b      	uxth	r3, r3
 800b216:	1ad3      	subs	r3, r2, r3
 800b218:	b29b      	uxth	r3, r3
 800b21a:	b21a      	sxth	r2, r3
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	839a      	strh	r2, [r3, #28]
    int sign = (_motor->id == LEFT) ? 1 : -1;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	781b      	ldrb	r3, [r3, #0]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d101      	bne.n	800b22c <Motor_GetSpeed+0x3c>
 800b228:	2301      	movs	r3, #1
 800b22a:	e001      	b.n	800b230 <Motor_GetSpeed+0x40>
 800b22c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b230:	60fb      	str	r3, [r7, #12]
		_motor->cur_speed = (sign)*( (double)(_motor->delta_count)/ ENCODER_PPR) * (60.0 / (2 / 1000.0)); 
 800b232:	68f8      	ldr	r0, [r7, #12]
 800b234:	f7f5 f98e 	bl	8000554 <__aeabi_i2d>
 800b238:	4604      	mov	r4, r0
 800b23a:	460d      	mov	r5, r1
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800b242:	4618      	mov	r0, r3
 800b244:	f7f5 f986 	bl	8000554 <__aeabi_i2d>
 800b248:	f04f 0200 	mov.w	r2, #0
 800b24c:	4b12      	ldr	r3, [pc, #72]	@ (800b298 <Motor_GetSpeed+0xa8>)
 800b24e:	f7f5 fb15 	bl	800087c <__aeabi_ddiv>
 800b252:	4602      	mov	r2, r0
 800b254:	460b      	mov	r3, r1
 800b256:	4620      	mov	r0, r4
 800b258:	4629      	mov	r1, r5
 800b25a:	f7f5 f9e5 	bl	8000628 <__aeabi_dmul>
 800b25e:	4602      	mov	r2, r0
 800b260:	460b      	mov	r3, r1
 800b262:	4610      	mov	r0, r2
 800b264:	4619      	mov	r1, r3
 800b266:	a30a      	add	r3, pc, #40	@ (adr r3, 800b290 <Motor_GetSpeed+0xa0>)
 800b268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b26c:	f7f5 f9dc 	bl	8000628 <__aeabi_dmul>
 800b270:	4602      	mov	r2, r0
 800b272:	460b      	mov	r3, r1
 800b274:	6879      	ldr	r1, [r7, #4]
 800b276:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		_motor->prev_count = _motor->encoder_count;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	f9b3 2018 	ldrsh.w	r2, [r3, #24]
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	835a      	strh	r2, [r3, #26]

	}
 800b284:	bf00      	nop
 800b286:	3710      	adds	r7, #16
 800b288:	46bd      	mov	sp, r7
 800b28a:	bdb0      	pop	{r4, r5, r7, pc}
 800b28c:	f3af 8000 	nop.w
 800b290:	00000000 	.word	0x00000000
 800b294:	40dd4c00 	.word	0x40dd4c00
 800b298:	4095e000 	.word	0x4095e000
 800b29c:	00000000 	.word	0x00000000

0800b2a0 <Motor_SetPwm>:
	
	
void Motor_SetPwm(Motor *motor)
	{
 800b2a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b2a4:	b083      	sub	sp, #12
 800b2a6:	af00      	add	r7, sp, #0
 800b2a8:	6078      	str	r0, [r7, #4]
		if(motor->Pid_output > 3199)
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800b2b0:	a36f      	add	r3, pc, #444	@ (adr r3, 800b470 <Motor_SetPwm+0x1d0>)
 800b2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b6:	f7f5 fc47 	bl	8000b48 <__aeabi_dcmpgt>
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d006      	beq.n	800b2ce <Motor_SetPwm+0x2e>
		{
			motor->Pid_output = 3199;
 800b2c0:	6879      	ldr	r1, [r7, #4]
 800b2c2:	a36b      	add	r3, pc, #428	@ (adr r3, 800b470 <Motor_SetPwm+0x1d0>)
 800b2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c8:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
 800b2cc:	e010      	b.n	800b2f0 <Motor_SetPwm+0x50>
		}
		else if(motor->Pid_output < -3199)
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800b2d4:	a368      	add	r3, pc, #416	@ (adr r3, 800b478 <Motor_SetPwm+0x1d8>)
 800b2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2da:	f7f5 fc17 	bl	8000b0c <__aeabi_dcmplt>
 800b2de:	4603      	mov	r3, r0
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d005      	beq.n	800b2f0 <Motor_SetPwm+0x50>
		{
			motor->Pid_output = -3199;
 800b2e4:	6879      	ldr	r1, [r7, #4]
 800b2e6:	a364      	add	r3, pc, #400	@ (adr r3, 800b478 <Motor_SetPwm+0x1d8>)
 800b2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ec:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
		}
	if(motor->id == RIGHT)
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	781b      	ldrb	r3, [r3, #0]
 800b2f4:	2b01      	cmp	r3, #1
 800b2f6:	d159      	bne.n	800b3ac <Motor_SetPwm+0x10c>
		{
			if(motor->Pid_output > 0)
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800b2fe:	f04f 0200 	mov.w	r2, #0
 800b302:	f04f 0300 	mov.w	r3, #0
 800b306:	f7f5 fc1f 	bl	8000b48 <__aeabi_dcmpgt>
 800b30a:	4603      	mov	r3, r0
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d010      	beq.n	800b332 <Motor_SetPwm+0x92>
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_SET);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	6858      	ldr	r0, [r3, #4]
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	891b      	ldrh	r3, [r3, #8]
 800b318:	2201      	movs	r2, #1
 800b31a:	4619      	mov	r1, r3
 800b31c:	f7f9 f82e 	bl	800437c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	68d8      	ldr	r0, [r3, #12]
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	8a1b      	ldrh	r3, [r3, #16]
 800b328:	2200      	movs	r2, #0
 800b32a:	4619      	mov	r1, r3
 800b32c:	f7f9 f826 	bl	800437c <HAL_GPIO_WritePin>
 800b330:	e02c      	b.n	800b38c <Motor_SetPwm+0xec>
			}
			else if(motor->Pid_output < 0)
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800b338:	f04f 0200 	mov.w	r2, #0
 800b33c:	f04f 0300 	mov.w	r3, #0
 800b340:	f7f5 fbe4 	bl	8000b0c <__aeabi_dcmplt>
 800b344:	4603      	mov	r3, r0
 800b346:	2b00      	cmp	r3, #0
 800b348:	d010      	beq.n	800b36c <Motor_SetPwm+0xcc>
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin,GPIO_PIN_RESET);
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	6858      	ldr	r0, [r3, #4]
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	891b      	ldrh	r3, [r3, #8]
 800b352:	2200      	movs	r2, #0
 800b354:	4619      	mov	r1, r3
 800b356:	f7f9 f811 	bl	800437c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_SET);
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	68d8      	ldr	r0, [r3, #12]
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	8a1b      	ldrh	r3, [r3, #16]
 800b362:	2201      	movs	r2, #1
 800b364:	4619      	mov	r1, r3
 800b366:	f7f9 f809 	bl	800437c <HAL_GPIO_WritePin>
 800b36a:	e00f      	b.n	800b38c <Motor_SetPwm+0xec>
			}
			else
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_RESET);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	6858      	ldr	r0, [r3, #4]
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	891b      	ldrh	r3, [r3, #8]
 800b374:	2200      	movs	r2, #0
 800b376:	4619      	mov	r1, r3
 800b378:	f7f9 f800 	bl	800437c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	68d8      	ldr	r0, [r3, #12]
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	8a1b      	ldrh	r3, [r3, #16]
 800b384:	2200      	movs	r2, #0
 800b386:	4619      	mov	r1, r3
 800b388:	f7f8 fff8 	bl	800437c <HAL_GPIO_WritePin>
			}
			motor->htim_pwm->Instance->CCR2 =(uint32_t)((fabs)(motor->Pid_output) );
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800b392:	4690      	mov	r8, r2
 800b394:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b39c:	681c      	ldr	r4, [r3, #0]
 800b39e:	4640      	mov	r0, r8
 800b3a0:	4649      	mov	r1, r9
 800b3a2:	f7f5 fc19 	bl	8000bd8 <__aeabi_d2uiz>
 800b3a6:	4603      	mov	r3, r0
 800b3a8:	63a3      	str	r3, [r4, #56]	@ 0x38
			motor->htim_pwm->Instance->CCR1 =(uint32_t)((fabs)(motor->Pid_output) );

		}


	}
 800b3aa:	e05c      	b.n	800b466 <Motor_SetPwm+0x1c6>
		else if (motor->id == LEFT)
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	781b      	ldrb	r3, [r3, #0]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d158      	bne.n	800b466 <Motor_SetPwm+0x1c6>
			if(motor->Pid_output > 0)
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800b3ba:	f04f 0200 	mov.w	r2, #0
 800b3be:	f04f 0300 	mov.w	r3, #0
 800b3c2:	f7f5 fbc1 	bl	8000b48 <__aeabi_dcmpgt>
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d010      	beq.n	800b3ee <Motor_SetPwm+0x14e>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin,GPIO_PIN_RESET);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	6858      	ldr	r0, [r3, #4]
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	891b      	ldrh	r3, [r3, #8]
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	4619      	mov	r1, r3
 800b3d8:	f7f8 ffd0 	bl	800437c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin,GPIO_PIN_SET);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	68d8      	ldr	r0, [r3, #12]
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	8a1b      	ldrh	r3, [r3, #16]
 800b3e4:	2201      	movs	r2, #1
 800b3e6:	4619      	mov	r1, r3
 800b3e8:	f7f8 ffc8 	bl	800437c <HAL_GPIO_WritePin>
 800b3ec:	e02c      	b.n	800b448 <Motor_SetPwm+0x1a8>
			else if(motor->Pid_output < 0)
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800b3f4:	f04f 0200 	mov.w	r2, #0
 800b3f8:	f04f 0300 	mov.w	r3, #0
 800b3fc:	f7f5 fb86 	bl	8000b0c <__aeabi_dcmplt>
 800b400:	4603      	mov	r3, r0
 800b402:	2b00      	cmp	r3, #0
 800b404:	d010      	beq.n	800b428 <Motor_SetPwm+0x188>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_SET);
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	6858      	ldr	r0, [r3, #4]
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	891b      	ldrh	r3, [r3, #8]
 800b40e:	2201      	movs	r2, #1
 800b410:	4619      	mov	r1, r3
 800b412:	f7f8 ffb3 	bl	800437c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	68d8      	ldr	r0, [r3, #12]
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	8a1b      	ldrh	r3, [r3, #16]
 800b41e:	2200      	movs	r2, #0
 800b420:	4619      	mov	r1, r3
 800b422:	f7f8 ffab 	bl	800437c <HAL_GPIO_WritePin>
 800b426:	e00f      	b.n	800b448 <Motor_SetPwm+0x1a8>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_RESET);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	6858      	ldr	r0, [r3, #4]
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	891b      	ldrh	r3, [r3, #8]
 800b430:	2200      	movs	r2, #0
 800b432:	4619      	mov	r1, r3
 800b434:	f7f8 ffa2 	bl	800437c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	68d8      	ldr	r0, [r3, #12]
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	8a1b      	ldrh	r3, [r3, #16]
 800b440:	2200      	movs	r2, #0
 800b442:	4619      	mov	r1, r3
 800b444:	f7f8 ff9a 	bl	800437c <HAL_GPIO_WritePin>
			motor->htim_pwm->Instance->CCR1 =(uint32_t)((fabs)(motor->Pid_output) );
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800b44e:	4614      	mov	r4, r2
 800b450:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b458:	681e      	ldr	r6, [r3, #0]
 800b45a:	4620      	mov	r0, r4
 800b45c:	4629      	mov	r1, r5
 800b45e:	f7f5 fbbb 	bl	8000bd8 <__aeabi_d2uiz>
 800b462:	4603      	mov	r3, r0
 800b464:	6373      	str	r3, [r6, #52]	@ 0x34
	}
 800b466:	bf00      	nop
 800b468:	370c      	adds	r7, #12
 800b46a:	46bd      	mov	sp, r7
 800b46c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b470:	00000000 	.word	0x00000000
 800b474:	40a8fe00 	.word	0x40a8fe00
 800b478:	00000000 	.word	0x00000000
 800b47c:	c0a8fe00 	.word	0xc0a8fe00

0800b480 <Motor_SetTarget>:
void Motor_SetTarget(Motor*motor, double target)
	{
 800b480:	b480      	push	{r7}
 800b482:	b085      	sub	sp, #20
 800b484:	af00      	add	r7, sp, #0
 800b486:	60f8      	str	r0, [r7, #12]
 800b488:	ed87 0b00 	vstr	d0, [r7]
		motor->target_speed = target;
 800b48c:	68f9      	ldr	r1, [r7, #12]
 800b48e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b492:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	}
 800b496:	bf00      	nop
 800b498:	3714      	adds	r7, #20
 800b49a:	46bd      	mov	sp, r7
 800b49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a0:	4770      	bx	lr
	...

0800b4a4 <Drive_VW>:

void Drive_VW(Motor *mL, Motor *mR, float v_mps, float w_radps)
{
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	b08a      	sub	sp, #40	@ 0x28
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	60f8      	str	r0, [r7, #12]
 800b4ac:	60b9      	str	r1, [r7, #8]
 800b4ae:	ed87 0a01 	vstr	s0, [r7, #4]
 800b4b2:	edc7 0a00 	vstr	s1, [r7]
    const float half_track = TRACK_WIDTH_M * 0.5f;
 800b4b6:	4b56      	ldr	r3, [pc, #344]	@ (800b610 <Drive_VW+0x16c>)
 800b4b8:	617b      	str	r3, [r7, #20]
    const float two_pi_R   = 2.0f * 3.1415926f * WHEEL_RADIUS_M;
 800b4ba:	4b56      	ldr	r3, [pc, #344]	@ (800b614 <Drive_VW+0x170>)
 800b4bc:	613b      	str	r3, [r7, #16]

     vL = (2 * v_mps - w_radps * TRACK_WIDTH_M) / (2) ;   // [m/s]
 800b4be:	edd7 7a01 	vldr	s15, [r7, #4]
 800b4c2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800b4c6:	edd7 7a00 	vldr	s15, [r7]
 800b4ca:	eddf 6a53 	vldr	s13, [pc, #332]	@ 800b618 <Drive_VW+0x174>
 800b4ce:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b4d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b4d6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800b4da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b4de:	4b4f      	ldr	r3, [pc, #316]	@ (800b61c <Drive_VW+0x178>)
 800b4e0:	edc3 7a00 	vstr	s15, [r3]
     vR = (2 * v_mps + w_radps * TRACK_WIDTH_M) / (2);   // [m/s]
 800b4e4:	edd7 7a01 	vldr	s15, [r7, #4]
 800b4e8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800b4ec:	edd7 7a00 	vldr	s15, [r7]
 800b4f0:	eddf 6a49 	vldr	s13, [pc, #292]	@ 800b618 <Drive_VW+0x174>
 800b4f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b4f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b4fc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800b500:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b504:	4b46      	ldr	r3, [pc, #280]	@ (800b620 <Drive_VW+0x17c>)
 800b506:	edc3 7a00 	vstr	s15, [r3]

    double rpsL = (double)(vL / two_pi_R); // [rps]
 800b50a:	4b44      	ldr	r3, [pc, #272]	@ (800b61c <Drive_VW+0x178>)
 800b50c:	ed93 7a00 	vldr	s14, [r3]
 800b510:	edd7 7a04 	vldr	s15, [r7, #16]
 800b514:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800b518:	ee16 0a90 	vmov	r0, s13
 800b51c:	f7f5 f82c 	bl	8000578 <__aeabi_f2d>
 800b520:	4602      	mov	r2, r0
 800b522:	460b      	mov	r3, r1
 800b524:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double rpsR = (double)(vR / two_pi_R); // [rps]
 800b528:	4b3d      	ldr	r3, [pc, #244]	@ (800b620 <Drive_VW+0x17c>)
 800b52a:	ed93 7a00 	vldr	s14, [r3]
 800b52e:	edd7 7a04 	vldr	s15, [r7, #16]
 800b532:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800b536:	ee16 0a90 	vmov	r0, s13
 800b53a:	f7f5 f81d 	bl	8000578 <__aeabi_f2d>
 800b53e:	4602      	mov	r2, r0
 800b540:	460b      	mov	r3, r1
 800b542:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (rpsL >  MOTOR_RPS_MAX) rpsL =  MOTOR_RPS_MAX;
 800b546:	f04f 0200 	mov.w	r2, #0
 800b54a:	4b36      	ldr	r3, [pc, #216]	@ (800b624 <Drive_VW+0x180>)
 800b54c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b550:	f7f5 fafa 	bl	8000b48 <__aeabi_dcmpgt>
 800b554:	4603      	mov	r3, r0
 800b556:	2b00      	cmp	r3, #0
 800b558:	d004      	beq.n	800b564 <Drive_VW+0xc0>
 800b55a:	f04f 0200 	mov.w	r2, #0
 800b55e:	4b31      	ldr	r3, [pc, #196]	@ (800b624 <Drive_VW+0x180>)
 800b560:	e9c7 2308 	strd	r2, r3, [r7, #32]
    if (rpsL < -MOTOR_RPS_MAX) rpsL = -MOTOR_RPS_MAX;
 800b564:	f04f 0200 	mov.w	r2, #0
 800b568:	4b2f      	ldr	r3, [pc, #188]	@ (800b628 <Drive_VW+0x184>)
 800b56a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b56e:	f7f5 facd 	bl	8000b0c <__aeabi_dcmplt>
 800b572:	4603      	mov	r3, r0
 800b574:	2b00      	cmp	r3, #0
 800b576:	d004      	beq.n	800b582 <Drive_VW+0xde>
 800b578:	f04f 0200 	mov.w	r2, #0
 800b57c:	4b2a      	ldr	r3, [pc, #168]	@ (800b628 <Drive_VW+0x184>)
 800b57e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    if (rpsR >  MOTOR_RPS_MAX) rpsR =  MOTOR_RPS_MAX;
 800b582:	f04f 0200 	mov.w	r2, #0
 800b586:	4b27      	ldr	r3, [pc, #156]	@ (800b624 <Drive_VW+0x180>)
 800b588:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b58c:	f7f5 fadc 	bl	8000b48 <__aeabi_dcmpgt>
 800b590:	4603      	mov	r3, r0
 800b592:	2b00      	cmp	r3, #0
 800b594:	d004      	beq.n	800b5a0 <Drive_VW+0xfc>
 800b596:	f04f 0200 	mov.w	r2, #0
 800b59a:	4b22      	ldr	r3, [pc, #136]	@ (800b624 <Drive_VW+0x180>)
 800b59c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if (rpsR < -MOTOR_RPS_MAX) rpsR = -MOTOR_RPS_MAX;
 800b5a0:	f04f 0200 	mov.w	r2, #0
 800b5a4:	4b20      	ldr	r3, [pc, #128]	@ (800b628 <Drive_VW+0x184>)
 800b5a6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b5aa:	f7f5 faaf 	bl	8000b0c <__aeabi_dcmplt>
 800b5ae:	4603      	mov	r3, r0
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d004      	beq.n	800b5be <Drive_VW+0x11a>
 800b5b4:	f04f 0200 	mov.w	r2, #0
 800b5b8:	4b1b      	ldr	r3, [pc, #108]	@ (800b628 <Drive_VW+0x184>)
 800b5ba:	e9c7 2306 	strd	r2, r3, [r7, #24]

    Motor_SetTarget(mL, 60*rpsL); // [rpm]
 800b5be:	f04f 0200 	mov.w	r2, #0
 800b5c2:	4b1a      	ldr	r3, [pc, #104]	@ (800b62c <Drive_VW+0x188>)
 800b5c4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b5c8:	f7f5 f82e 	bl	8000628 <__aeabi_dmul>
 800b5cc:	4602      	mov	r2, r0
 800b5ce:	460b      	mov	r3, r1
 800b5d0:	ec43 2b17 	vmov	d7, r2, r3
 800b5d4:	eeb0 0a47 	vmov.f32	s0, s14
 800b5d8:	eef0 0a67 	vmov.f32	s1, s15
 800b5dc:	68f8      	ldr	r0, [r7, #12]
 800b5de:	f7ff ff4f 	bl	800b480 <Motor_SetTarget>
    Motor_SetTarget(mR, 60*rpsR); // [rpm]
 800b5e2:	f04f 0200 	mov.w	r2, #0
 800b5e6:	4b11      	ldr	r3, [pc, #68]	@ (800b62c <Drive_VW+0x188>)
 800b5e8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b5ec:	f7f5 f81c 	bl	8000628 <__aeabi_dmul>
 800b5f0:	4602      	mov	r2, r0
 800b5f2:	460b      	mov	r3, r1
 800b5f4:	ec43 2b17 	vmov	d7, r2, r3
 800b5f8:	eeb0 0a47 	vmov.f32	s0, s14
 800b5fc:	eef0 0a67 	vmov.f32	s1, s15
 800b600:	68b8      	ldr	r0, [r7, #8]
 800b602:	f7ff ff3d 	bl	800b480 <Motor_SetTarget>
}
 800b606:	bf00      	nop
 800b608:	3728      	adds	r7, #40	@ 0x28
 800b60a:	46bd      	mov	sp, r7
 800b60c:	bd80      	pop	{r7, pc}
 800b60e:	bf00      	nop
 800b610:	3e19999a 	.word	0x3e19999a
 800b614:	3e5ac161 	.word	0x3e5ac161
 800b618:	3e99999a 	.word	0x3e99999a
 800b61c:	2000c574 	.word	0x2000c574
 800b620:	2000c578 	.word	0x2000c578
 800b624:	40160000 	.word	0x40160000
 800b628:	c0160000 	.word	0xc0160000
 800b62c:	404e0000 	.word	0x404e0000

0800b630 <MPU6050_init>:
float yaw ;
float AX,AY,AZ,GX,GY,GZ;

int16_t ax = 0 , ay = 0 , az = 0 , gx =0 , gy = 0 , gz = 0;
void MPU6050_init(void)
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b086      	sub	sp, #24
 800b634:	af04      	add	r7, sp, #16
	uint8_t check,data;
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1 , 1000);
 800b636:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b63a:	9302      	str	r3, [sp, #8]
 800b63c:	2301      	movs	r3, #1
 800b63e:	9301      	str	r3, [sp, #4]
 800b640:	1dfb      	adds	r3, r7, #7
 800b642:	9300      	str	r3, [sp, #0]
 800b644:	2301      	movs	r3, #1
 800b646:	2275      	movs	r2, #117	@ 0x75
 800b648:	21d0      	movs	r1, #208	@ 0xd0
 800b64a:	4823      	ldr	r0, [pc, #140]	@ (800b6d8 <MPU6050_init+0xa8>)
 800b64c:	f7f9 f908 	bl	8004860 <HAL_I2C_Mem_Read>
	if (check == 104)
 800b650:	79fb      	ldrb	r3, [r7, #7]
 800b652:	2b68      	cmp	r3, #104	@ 0x68
 800b654:	d13b      	bne.n	800b6ce <MPU6050_init+0x9e>
	{
		//Power management register write all 0's to wake up sensor
		data = 0;
 800b656:	2300      	movs	r3, #0
 800b658:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR, PWR_MGMT_1_REG, 1, &data, 1, 1000);
 800b65a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b65e:	9302      	str	r3, [sp, #8]
 800b660:	2301      	movs	r3, #1
 800b662:	9301      	str	r3, [sp, #4]
 800b664:	1dbb      	adds	r3, r7, #6
 800b666:	9300      	str	r3, [sp, #0]
 800b668:	2301      	movs	r3, #1
 800b66a:	226b      	movs	r2, #107	@ 0x6b
 800b66c:	21d0      	movs	r1, #208	@ 0xd0
 800b66e:	481a      	ldr	r0, [pc, #104]	@ (800b6d8 <MPU6050_init+0xa8>)
 800b670:	f7f8 fffc 	bl	800466c <HAL_I2C_Mem_Write>
		//Set data rate of 1KHz by writing SMPRT_DIV register
		data = 0x07;
 800b674:	2307      	movs	r3, #7
 800b676:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &data, 1, 1000);
 800b678:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b67c:	9302      	str	r3, [sp, #8]
 800b67e:	2301      	movs	r3, #1
 800b680:	9301      	str	r3, [sp, #4]
 800b682:	1dbb      	adds	r3, r7, #6
 800b684:	9300      	str	r3, [sp, #0]
 800b686:	2301      	movs	r3, #1
 800b688:	2219      	movs	r2, #25
 800b68a:	21d0      	movs	r1, #208	@ 0xd0
 800b68c:	4812      	ldr	r0, [pc, #72]	@ (800b6d8 <MPU6050_init+0xa8>)
 800b68e:	f7f8 ffed 	bl	800466c <HAL_I2C_Mem_Write>
		//Writing both register with 0 to set full scale range
		data = 0x00;
 800b692:	2300      	movs	r3, #0
 800b694:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, 1000);
 800b696:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b69a:	9302      	str	r3, [sp, #8]
 800b69c:	2301      	movs	r3, #1
 800b69e:	9301      	str	r3, [sp, #4]
 800b6a0:	1dbb      	adds	r3, r7, #6
 800b6a2:	9300      	str	r3, [sp, #0]
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	221c      	movs	r2, #28
 800b6a8:	21d0      	movs	r1, #208	@ 0xd0
 800b6aa:	480b      	ldr	r0, [pc, #44]	@ (800b6d8 <MPU6050_init+0xa8>)
 800b6ac:	f7f8 ffde 	bl	800466c <HAL_I2C_Mem_Write>

		data = 0x00;
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, 1000);
 800b6b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b6b8:	9302      	str	r3, [sp, #8]
 800b6ba:	2301      	movs	r3, #1
 800b6bc:	9301      	str	r3, [sp, #4]
 800b6be:	1dbb      	adds	r3, r7, #6
 800b6c0:	9300      	str	r3, [sp, #0]
 800b6c2:	2301      	movs	r3, #1
 800b6c4:	221b      	movs	r2, #27
 800b6c6:	21d0      	movs	r1, #208	@ 0xd0
 800b6c8:	4803      	ldr	r0, [pc, #12]	@ (800b6d8 <MPU6050_init+0xa8>)
 800b6ca:	f7f8 ffcf 	bl	800466c <HAL_I2C_Mem_Write>
	}

}
 800b6ce:	bf00      	nop
 800b6d0:	3708      	adds	r7, #8
 800b6d2:	46bd      	mov	sp, r7
 800b6d4:	bd80      	pop	{r7, pc}
 800b6d6:	bf00      	nop
 800b6d8:	20006ae0 	.word	0x20006ae0

0800b6dc <MPU6050_Read_Accel>:

//Function with multiple return using pointer

void MPU6050_Read_Accel (float* Ax, float* Ay, float* Az)
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b08a      	sub	sp, #40	@ 0x28
 800b6e0:	af04      	add	r7, sp, #16
 800b6e2:	60f8      	str	r0, [r7, #12]
 800b6e4:	60b9      	str	r1, [r7, #8]
 800b6e6:	607a      	str	r2, [r7, #4]
	uint8_t Rec_Data[6];

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 800b6e8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b6ec:	9302      	str	r3, [sp, #8]
 800b6ee:	2306      	movs	r3, #6
 800b6f0:	9301      	str	r3, [sp, #4]
 800b6f2:	f107 0310 	add.w	r3, r7, #16
 800b6f6:	9300      	str	r3, [sp, #0]
 800b6f8:	2301      	movs	r3, #1
 800b6fa:	223b      	movs	r2, #59	@ 0x3b
 800b6fc:	21d0      	movs	r1, #208	@ 0xd0
 800b6fe:	4836      	ldr	r0, [pc, #216]	@ (800b7d8 <MPU6050_Read_Accel+0xfc>)
 800b700:	f7f9 f8ae 	bl	8004860 <HAL_I2C_Mem_Read>
	//Adding 2 BYTES into 16 bit integer
	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 800b704:	7c3b      	ldrb	r3, [r7, #16]
 800b706:	b21b      	sxth	r3, r3
 800b708:	021b      	lsls	r3, r3, #8
 800b70a:	b21a      	sxth	r2, r3
 800b70c:	7c7b      	ldrb	r3, [r7, #17]
 800b70e:	b21b      	sxth	r3, r3
 800b710:	4313      	orrs	r3, r2
 800b712:	b21a      	sxth	r2, r3
 800b714:	4b31      	ldr	r3, [pc, #196]	@ (800b7dc <MPU6050_Read_Accel+0x100>)
 800b716:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 800b718:	7cbb      	ldrb	r3, [r7, #18]
 800b71a:	b21b      	sxth	r3, r3
 800b71c:	021b      	lsls	r3, r3, #8
 800b71e:	b21a      	sxth	r2, r3
 800b720:	7cfb      	ldrb	r3, [r7, #19]
 800b722:	b21b      	sxth	r3, r3
 800b724:	4313      	orrs	r3, r2
 800b726:	b21a      	sxth	r2, r3
 800b728:	4b2d      	ldr	r3, [pc, #180]	@ (800b7e0 <MPU6050_Read_Accel+0x104>)
 800b72a:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 800b72c:	7d3b      	ldrb	r3, [r7, #20]
 800b72e:	b21b      	sxth	r3, r3
 800b730:	021b      	lsls	r3, r3, #8
 800b732:	b21a      	sxth	r2, r3
 800b734:	7d7b      	ldrb	r3, [r7, #21]
 800b736:	b21b      	sxth	r3, r3
 800b738:	4313      	orrs	r3, r2
 800b73a:	b21a      	sxth	r2, r3
 800b73c:	4b29      	ldr	r3, [pc, #164]	@ (800b7e4 <MPU6050_Read_Accel+0x108>)
 800b73e:	801a      	strh	r2, [r3, #0]

	*Ax = Accel_X_RAW*100/16384.0;
 800b740:	4b26      	ldr	r3, [pc, #152]	@ (800b7dc <MPU6050_Read_Accel+0x100>)
 800b742:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b746:	461a      	mov	r2, r3
 800b748:	2364      	movs	r3, #100	@ 0x64
 800b74a:	fb02 f303 	mul.w	r3, r2, r3
 800b74e:	4618      	mov	r0, r3
 800b750:	f7f4 ff00 	bl	8000554 <__aeabi_i2d>
 800b754:	f04f 0200 	mov.w	r2, #0
 800b758:	4b23      	ldr	r3, [pc, #140]	@ (800b7e8 <MPU6050_Read_Accel+0x10c>)
 800b75a:	f7f5 f88f 	bl	800087c <__aeabi_ddiv>
 800b75e:	4602      	mov	r2, r0
 800b760:	460b      	mov	r3, r1
 800b762:	4610      	mov	r0, r2
 800b764:	4619      	mov	r1, r3
 800b766:	f7f5 fa57 	bl	8000c18 <__aeabi_d2f>
 800b76a:	4602      	mov	r2, r0
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	601a      	str	r2, [r3, #0]
	*Ay = Accel_Y_RAW*100/16384.0;
 800b770:	4b1b      	ldr	r3, [pc, #108]	@ (800b7e0 <MPU6050_Read_Accel+0x104>)
 800b772:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b776:	461a      	mov	r2, r3
 800b778:	2364      	movs	r3, #100	@ 0x64
 800b77a:	fb02 f303 	mul.w	r3, r2, r3
 800b77e:	4618      	mov	r0, r3
 800b780:	f7f4 fee8 	bl	8000554 <__aeabi_i2d>
 800b784:	f04f 0200 	mov.w	r2, #0
 800b788:	4b17      	ldr	r3, [pc, #92]	@ (800b7e8 <MPU6050_Read_Accel+0x10c>)
 800b78a:	f7f5 f877 	bl	800087c <__aeabi_ddiv>
 800b78e:	4602      	mov	r2, r0
 800b790:	460b      	mov	r3, r1
 800b792:	4610      	mov	r0, r2
 800b794:	4619      	mov	r1, r3
 800b796:	f7f5 fa3f 	bl	8000c18 <__aeabi_d2f>
 800b79a:	4602      	mov	r2, r0
 800b79c:	68bb      	ldr	r3, [r7, #8]
 800b79e:	601a      	str	r2, [r3, #0]
	*Az = Accel_Z_RAW*100/16384.0;
 800b7a0:	4b10      	ldr	r3, [pc, #64]	@ (800b7e4 <MPU6050_Read_Accel+0x108>)
 800b7a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b7a6:	461a      	mov	r2, r3
 800b7a8:	2364      	movs	r3, #100	@ 0x64
 800b7aa:	fb02 f303 	mul.w	r3, r2, r3
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	f7f4 fed0 	bl	8000554 <__aeabi_i2d>
 800b7b4:	f04f 0200 	mov.w	r2, #0
 800b7b8:	4b0b      	ldr	r3, [pc, #44]	@ (800b7e8 <MPU6050_Read_Accel+0x10c>)
 800b7ba:	f7f5 f85f 	bl	800087c <__aeabi_ddiv>
 800b7be:	4602      	mov	r2, r0
 800b7c0:	460b      	mov	r3, r1
 800b7c2:	4610      	mov	r0, r2
 800b7c4:	4619      	mov	r1, r3
 800b7c6:	f7f5 fa27 	bl	8000c18 <__aeabi_d2f>
 800b7ca:	4602      	mov	r2, r0
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	601a      	str	r2, [r3, #0]
}
 800b7d0:	bf00      	nop
 800b7d2:	3718      	adds	r7, #24
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	bd80      	pop	{r7, pc}
 800b7d8:	20006ae0 	.word	0x20006ae0
 800b7dc:	2000c57c 	.word	0x2000c57c
 800b7e0:	2000c57e 	.word	0x2000c57e
 800b7e4:	2000c580 	.word	0x2000c580
 800b7e8:	40d00000 	.word	0x40d00000
 800b7ec:	00000000 	.word	0x00000000

0800b7f0 <MPU6050_Read_Gyro>:

void MPU6050_Read_Gyro(float* Gx, float* Gy, float* Gz)
{
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b08a      	sub	sp, #40	@ 0x28
 800b7f4:	af04      	add	r7, sp, #16
 800b7f6:	60f8      	str	r0, [r7, #12]
 800b7f8:	60b9      	str	r1, [r7, #8]
 800b7fa:	607a      	str	r2, [r7, #4]
    uint8_t Rec_Data[6];
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 800b7fc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b800:	9302      	str	r3, [sp, #8]
 800b802:	2306      	movs	r3, #6
 800b804:	9301      	str	r3, [sp, #4]
 800b806:	f107 0310 	add.w	r3, r7, #16
 800b80a:	9300      	str	r3, [sp, #0]
 800b80c:	2301      	movs	r3, #1
 800b80e:	2243      	movs	r2, #67	@ 0x43
 800b810:	21d0      	movs	r1, #208	@ 0xd0
 800b812:	4833      	ldr	r0, [pc, #204]	@ (800b8e0 <MPU6050_Read_Gyro+0xf0>)
 800b814:	f7f9 f824 	bl	8004860 <HAL_I2C_Mem_Read>

    // Correctly assign raw data values for each axis
    Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 800b818:	7c3b      	ldrb	r3, [r7, #16]
 800b81a:	b21b      	sxth	r3, r3
 800b81c:	021b      	lsls	r3, r3, #8
 800b81e:	b21a      	sxth	r2, r3
 800b820:	7c7b      	ldrb	r3, [r7, #17]
 800b822:	b21b      	sxth	r3, r3
 800b824:	4313      	orrs	r3, r2
 800b826:	b21a      	sxth	r2, r3
 800b828:	4b2e      	ldr	r3, [pc, #184]	@ (800b8e4 <MPU6050_Read_Gyro+0xf4>)
 800b82a:	801a      	strh	r2, [r3, #0]
    Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 800b82c:	7cbb      	ldrb	r3, [r7, #18]
 800b82e:	b21b      	sxth	r3, r3
 800b830:	021b      	lsls	r3, r3, #8
 800b832:	b21a      	sxth	r2, r3
 800b834:	7cfb      	ldrb	r3, [r7, #19]
 800b836:	b21b      	sxth	r3, r3
 800b838:	4313      	orrs	r3, r2
 800b83a:	b21a      	sxth	r2, r3
 800b83c:	4b2a      	ldr	r3, [pc, #168]	@ (800b8e8 <MPU6050_Read_Gyro+0xf8>)
 800b83e:	801a      	strh	r2, [r3, #0]
    Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 800b840:	7d3b      	ldrb	r3, [r7, #20]
 800b842:	b21b      	sxth	r3, r3
 800b844:	021b      	lsls	r3, r3, #8
 800b846:	b21a      	sxth	r2, r3
 800b848:	7d7b      	ldrb	r3, [r7, #21]
 800b84a:	b21b      	sxth	r3, r3
 800b84c:	4313      	orrs	r3, r2
 800b84e:	b21a      	sxth	r2, r3
 800b850:	4b26      	ldr	r3, [pc, #152]	@ (800b8ec <MPU6050_Read_Gyro+0xfc>)
 800b852:	801a      	strh	r2, [r3, #0]

    *Gx = Gyro_X_RAW / 131.0;
 800b854:	4b23      	ldr	r3, [pc, #140]	@ (800b8e4 <MPU6050_Read_Gyro+0xf4>)
 800b856:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b85a:	4618      	mov	r0, r3
 800b85c:	f7f4 fe7a 	bl	8000554 <__aeabi_i2d>
 800b860:	a31d      	add	r3, pc, #116	@ (adr r3, 800b8d8 <MPU6050_Read_Gyro+0xe8>)
 800b862:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b866:	f7f5 f809 	bl	800087c <__aeabi_ddiv>
 800b86a:	4602      	mov	r2, r0
 800b86c:	460b      	mov	r3, r1
 800b86e:	4610      	mov	r0, r2
 800b870:	4619      	mov	r1, r3
 800b872:	f7f5 f9d1 	bl	8000c18 <__aeabi_d2f>
 800b876:	4602      	mov	r2, r0
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	601a      	str	r2, [r3, #0]
    *Gy = Gyro_Y_RAW / 131.0;
 800b87c:	4b1a      	ldr	r3, [pc, #104]	@ (800b8e8 <MPU6050_Read_Gyro+0xf8>)
 800b87e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b882:	4618      	mov	r0, r3
 800b884:	f7f4 fe66 	bl	8000554 <__aeabi_i2d>
 800b888:	a313      	add	r3, pc, #76	@ (adr r3, 800b8d8 <MPU6050_Read_Gyro+0xe8>)
 800b88a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b88e:	f7f4 fff5 	bl	800087c <__aeabi_ddiv>
 800b892:	4602      	mov	r2, r0
 800b894:	460b      	mov	r3, r1
 800b896:	4610      	mov	r0, r2
 800b898:	4619      	mov	r1, r3
 800b89a:	f7f5 f9bd 	bl	8000c18 <__aeabi_d2f>
 800b89e:	4602      	mov	r2, r0
 800b8a0:	68bb      	ldr	r3, [r7, #8]
 800b8a2:	601a      	str	r2, [r3, #0]
    *Gz = Gyro_Z_RAW / 131.0;
 800b8a4:	4b11      	ldr	r3, [pc, #68]	@ (800b8ec <MPU6050_Read_Gyro+0xfc>)
 800b8a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f7f4 fe52 	bl	8000554 <__aeabi_i2d>
 800b8b0:	a309      	add	r3, pc, #36	@ (adr r3, 800b8d8 <MPU6050_Read_Gyro+0xe8>)
 800b8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8b6:	f7f4 ffe1 	bl	800087c <__aeabi_ddiv>
 800b8ba:	4602      	mov	r2, r0
 800b8bc:	460b      	mov	r3, r1
 800b8be:	4610      	mov	r0, r2
 800b8c0:	4619      	mov	r1, r3
 800b8c2:	f7f5 f9a9 	bl	8000c18 <__aeabi_d2f>
 800b8c6:	4602      	mov	r2, r0
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	601a      	str	r2, [r3, #0]
}
 800b8cc:	bf00      	nop
 800b8ce:	3718      	adds	r7, #24
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	bd80      	pop	{r7, pc}
 800b8d4:	f3af 8000 	nop.w
 800b8d8:	00000000 	.word	0x00000000
 800b8dc:	40606000 	.word	0x40606000
 800b8e0:	20006ae0 	.word	0x20006ae0
 800b8e4:	2000c582 	.word	0x2000c582
 800b8e8:	2000c584 	.word	0x2000c584
 800b8ec:	2000c586 	.word	0x2000c586

0800b8f0 <filter>:

void filter(float* Ax, float* Ay, float* Az , float* Gx, float* Gy, float* Gz,float* pitch,float* roll,float* yaw, float dt){
 800b8f0:	b5b0      	push	{r4, r5, r7, lr}
 800b8f2:	b086      	sub	sp, #24
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6178      	str	r0, [r7, #20]
 800b8f8:	6139      	str	r1, [r7, #16]
 800b8fa:	60fa      	str	r2, [r7, #12]
 800b8fc:	60bb      	str	r3, [r7, #8]
 800b8fe:	ed87 0a01 	vstr	s0, [r7, #4]
	 pitchG = *pitch +*Gx*dt;
 800b902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b904:	ed93 7a00 	vldr	s14, [r3]
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	edd3 6a00 	vldr	s13, [r3]
 800b90e:	edd7 7a01 	vldr	s15, [r7, #4]
 800b912:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b916:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b91a:	4b7f      	ldr	r3, [pc, #508]	@ (800bb18 <filter+0x228>)
 800b91c:	edc3 7a00 	vstr	s15, [r3]
	 rollG = *roll + *Gy*dt;
 800b920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b922:	ed93 7a00 	vldr	s14, [r3]
 800b926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b928:	edd3 6a00 	vldr	s13, [r3]
 800b92c:	edd7 7a01 	vldr	s15, [r7, #4]
 800b930:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b934:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b938:	4b78      	ldr	r3, [pc, #480]	@ (800bb1c <filter+0x22c>)
 800b93a:	edc3 7a00 	vstr	s15, [r3]

	 pitchA = atan2(*Ay,sqrt(*Ax**Ax+*Az**Az))*RTD;
 800b93e:	693b      	ldr	r3, [r7, #16]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	4618      	mov	r0, r3
 800b944:	f7f4 fe18 	bl	8000578 <__aeabi_f2d>
 800b948:	4604      	mov	r4, r0
 800b94a:	460d      	mov	r5, r1
 800b94c:	697b      	ldr	r3, [r7, #20]
 800b94e:	ed93 7a00 	vldr	s14, [r3]
 800b952:	697b      	ldr	r3, [r7, #20]
 800b954:	edd3 7a00 	vldr	s15, [r3]
 800b958:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	edd3 6a00 	vldr	s13, [r3]
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	edd3 7a00 	vldr	s15, [r3]
 800b968:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b96c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b970:	ee17 0a90 	vmov	r0, s15
 800b974:	f7f4 fe00 	bl	8000578 <__aeabi_f2d>
 800b978:	4602      	mov	r2, r0
 800b97a:	460b      	mov	r3, r1
 800b97c:	ec43 2b10 	vmov	d0, r2, r3
 800b980:	f011 fcf0 	bl	801d364 <sqrt>
 800b984:	eeb0 7a40 	vmov.f32	s14, s0
 800b988:	eef0 7a60 	vmov.f32	s15, s1
 800b98c:	eeb0 1a47 	vmov.f32	s2, s14
 800b990:	eef0 1a67 	vmov.f32	s3, s15
 800b994:	ec45 4b10 	vmov	d0, r4, r5
 800b998:	f011 fce2 	bl	801d360 <atan2>
 800b99c:	ec51 0b10 	vmov	r0, r1, d0
 800b9a0:	a357      	add	r3, pc, #348	@ (adr r3, 800bb00 <filter+0x210>)
 800b9a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a6:	f7f4 fe3f 	bl	8000628 <__aeabi_dmul>
 800b9aa:	4602      	mov	r2, r0
 800b9ac:	460b      	mov	r3, r1
 800b9ae:	4610      	mov	r0, r2
 800b9b0:	4619      	mov	r1, r3
 800b9b2:	f7f5 f931 	bl	8000c18 <__aeabi_d2f>
 800b9b6:	4603      	mov	r3, r0
 800b9b8:	4a59      	ldr	r2, [pc, #356]	@ (800bb20 <filter+0x230>)
 800b9ba:	6013      	str	r3, [r2, #0]
	 rollA = atan2(*Ax,sqrt(*Ay**Ay+*Az**Az))*RTD;
 800b9bc:	697b      	ldr	r3, [r7, #20]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	f7f4 fdd9 	bl	8000578 <__aeabi_f2d>
 800b9c6:	4604      	mov	r4, r0
 800b9c8:	460d      	mov	r5, r1
 800b9ca:	693b      	ldr	r3, [r7, #16]
 800b9cc:	ed93 7a00 	vldr	s14, [r3]
 800b9d0:	693b      	ldr	r3, [r7, #16]
 800b9d2:	edd3 7a00 	vldr	s15, [r3]
 800b9d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	edd3 6a00 	vldr	s13, [r3]
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	edd3 7a00 	vldr	s15, [r3]
 800b9e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b9ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b9ee:	ee17 0a90 	vmov	r0, s15
 800b9f2:	f7f4 fdc1 	bl	8000578 <__aeabi_f2d>
 800b9f6:	4602      	mov	r2, r0
 800b9f8:	460b      	mov	r3, r1
 800b9fa:	ec43 2b10 	vmov	d0, r2, r3
 800b9fe:	f011 fcb1 	bl	801d364 <sqrt>
 800ba02:	eeb0 7a40 	vmov.f32	s14, s0
 800ba06:	eef0 7a60 	vmov.f32	s15, s1
 800ba0a:	eeb0 1a47 	vmov.f32	s2, s14
 800ba0e:	eef0 1a67 	vmov.f32	s3, s15
 800ba12:	ec45 4b10 	vmov	d0, r4, r5
 800ba16:	f011 fca3 	bl	801d360 <atan2>
 800ba1a:	ec51 0b10 	vmov	r0, r1, d0
 800ba1e:	a338      	add	r3, pc, #224	@ (adr r3, 800bb00 <filter+0x210>)
 800ba20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba24:	f7f4 fe00 	bl	8000628 <__aeabi_dmul>
 800ba28:	4602      	mov	r2, r0
 800ba2a:	460b      	mov	r3, r1
 800ba2c:	4610      	mov	r0, r2
 800ba2e:	4619      	mov	r1, r3
 800ba30:	f7f5 f8f2 	bl	8000c18 <__aeabi_d2f>
 800ba34:	4603      	mov	r3, r0
 800ba36:	4a3b      	ldr	r2, [pc, #236]	@ (800bb24 <filter+0x234>)
 800ba38:	6013      	str	r3, [r2, #0]

	*pitch = 0.98*pitchG + 0.02*pitchA;
 800ba3a:	4b37      	ldr	r3, [pc, #220]	@ (800bb18 <filter+0x228>)
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	4618      	mov	r0, r3
 800ba40:	f7f4 fd9a 	bl	8000578 <__aeabi_f2d>
 800ba44:	a330      	add	r3, pc, #192	@ (adr r3, 800bb08 <filter+0x218>)
 800ba46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba4a:	f7f4 fded 	bl	8000628 <__aeabi_dmul>
 800ba4e:	4602      	mov	r2, r0
 800ba50:	460b      	mov	r3, r1
 800ba52:	4614      	mov	r4, r2
 800ba54:	461d      	mov	r5, r3
 800ba56:	4b32      	ldr	r3, [pc, #200]	@ (800bb20 <filter+0x230>)
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	f7f4 fd8c 	bl	8000578 <__aeabi_f2d>
 800ba60:	a32b      	add	r3, pc, #172	@ (adr r3, 800bb10 <filter+0x220>)
 800ba62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba66:	f7f4 fddf 	bl	8000628 <__aeabi_dmul>
 800ba6a:	4602      	mov	r2, r0
 800ba6c:	460b      	mov	r3, r1
 800ba6e:	4620      	mov	r0, r4
 800ba70:	4629      	mov	r1, r5
 800ba72:	f7f4 fc23 	bl	80002bc <__adddf3>
 800ba76:	4602      	mov	r2, r0
 800ba78:	460b      	mov	r3, r1
 800ba7a:	4610      	mov	r0, r2
 800ba7c:	4619      	mov	r1, r3
 800ba7e:	f7f5 f8cb 	bl	8000c18 <__aeabi_d2f>
 800ba82:	4602      	mov	r2, r0
 800ba84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba86:	601a      	str	r2, [r3, #0]
	*roll = 0.98*rollG + 0.02*rollA;
 800ba88:	4b24      	ldr	r3, [pc, #144]	@ (800bb1c <filter+0x22c>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	f7f4 fd73 	bl	8000578 <__aeabi_f2d>
 800ba92:	a31d      	add	r3, pc, #116	@ (adr r3, 800bb08 <filter+0x218>)
 800ba94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba98:	f7f4 fdc6 	bl	8000628 <__aeabi_dmul>
 800ba9c:	4602      	mov	r2, r0
 800ba9e:	460b      	mov	r3, r1
 800baa0:	4614      	mov	r4, r2
 800baa2:	461d      	mov	r5, r3
 800baa4:	4b1f      	ldr	r3, [pc, #124]	@ (800bb24 <filter+0x234>)
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	4618      	mov	r0, r3
 800baaa:	f7f4 fd65 	bl	8000578 <__aeabi_f2d>
 800baae:	a318      	add	r3, pc, #96	@ (adr r3, 800bb10 <filter+0x220>)
 800bab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab4:	f7f4 fdb8 	bl	8000628 <__aeabi_dmul>
 800bab8:	4602      	mov	r2, r0
 800baba:	460b      	mov	r3, r1
 800babc:	4620      	mov	r0, r4
 800babe:	4629      	mov	r1, r5
 800bac0:	f7f4 fbfc 	bl	80002bc <__adddf3>
 800bac4:	4602      	mov	r2, r0
 800bac6:	460b      	mov	r3, r1
 800bac8:	4610      	mov	r0, r2
 800baca:	4619      	mov	r1, r3
 800bacc:	f7f5 f8a4 	bl	8000c18 <__aeabi_d2f>
 800bad0:	4602      	mov	r2, r0
 800bad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bad4:	601a      	str	r2, [r3, #0]
	*yaw = *yaw + *Gz * dt;
 800bad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bad8:	ed93 7a00 	vldr	s14, [r3]
 800badc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bade:	edd3 6a00 	vldr	s13, [r3]
 800bae2:	edd7 7a01 	vldr	s15, [r7, #4]
 800bae6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800baea:	ee77 7a27 	vadd.f32	s15, s14, s15
 800baee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baf0:	edc3 7a00 	vstr	s15, [r3]

}
 800baf4:	bf00      	nop
 800baf6:	3718      	adds	r7, #24
 800baf8:	46bd      	mov	sp, r7
 800bafa:	bdb0      	pop	{r4, r5, r7, pc}
 800bafc:	f3af 8000 	nop.w
 800bb00:	7f62b6ae 	.word	0x7f62b6ae
 800bb04:	404ca5d9 	.word	0x404ca5d9
 800bb08:	f5c28f5c 	.word	0xf5c28f5c
 800bb0c:	3fef5c28 	.word	0x3fef5c28
 800bb10:	47ae147b 	.word	0x47ae147b
 800bb14:	3f947ae1 	.word	0x3f947ae1
 800bb18:	2000c590 	.word	0x2000c590
 800bb1c:	2000c594 	.word	0x2000c594
 800bb20:	2000c588 	.word	0x2000c588
 800bb24:	2000c58c 	.word	0x2000c58c

0800bb28 <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	b082      	sub	sp, #8
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb38:	6879      	ldr	r1, [r7, #4]
 800bb3a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	uPID->LastInput = *uPID->MyInput;
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb46:	6879      	ldr	r1, [r7, #4]
 800bb48:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	if (uPID->OutputSum > uPID->OutMax)
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bb58:	f7f4 fff6 	bl	8000b48 <__aeabi_dcmpgt>
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d006      	beq.n	800bb70 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bb68:	6879      	ldr	r1, [r7, #4]
 800bb6a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }

}
 800bb6e:	e011      	b.n	800bb94 <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bb7c:	f7f4 ffc6 	bl	8000b0c <__aeabi_dcmplt>
 800bb80:	4603      	mov	r3, r0
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d100      	bne.n	800bb88 <PID_Init+0x60>
}
 800bb86:	e005      	b.n	800bb94 <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bb8e:	6879      	ldr	r1, [r7, #4]
 800bb90:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
}
 800bb94:	bf00      	nop
 800bb96:	3708      	adds	r7, #8
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bd80      	pop	{r7, pc}
 800bb9c:	0000      	movs	r0, r0
	...

0800bba0 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 800bba0:	b580      	push	{r7, lr}
 800bba2:	b08a      	sub	sp, #40	@ 0x28
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	6278      	str	r0, [r7, #36]	@ 0x24
 800bba8:	6239      	str	r1, [r7, #32]
 800bbaa:	61fa      	str	r2, [r7, #28]
 800bbac:	61bb      	str	r3, [r7, #24]
 800bbae:	ed87 0b04 	vstr	d0, [r7, #16]
 800bbb2:	ed87 1b02 	vstr	d1, [r7, #8]
 800bbb6:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 800bbba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbbc:	69fa      	ldr	r2, [r7, #28]
 800bbbe:	645a      	str	r2, [r3, #68]	@ 0x44
	uPID->MyInput    = Input;
 800bbc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbc2:	6a3a      	ldr	r2, [r7, #32]
 800bbc4:	641a      	str	r2, [r3, #64]	@ 0x40
	uPID->MySetpoint = Setpoint;
 800bbc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbc8:	69ba      	ldr	r2, [r7, #24]
 800bbca:	649a      	str	r2, [r3, #72]	@ 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 800bbcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbce:	2200      	movs	r2, #0
 800bbd0:	705a      	strb	r2, [r3, #1]

	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 800bbd2:	ed9f 1b15 	vldr	d1, [pc, #84]	@ 800bc28 <PID+0x88>
 800bbd6:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800bc30 <PID+0x90>
 800bbda:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bbdc:	f000 f934 	bl	800be48 <PID_SetOutputLimits>

	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 800bbe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbe2:	2264      	movs	r2, #100	@ 0x64
 800bbe4:	609a      	str	r2, [r3, #8]

	PID_SetControllerDirection(uPID, ControllerDirection);
 800bbe6:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800bbea:	4619      	mov	r1, r3
 800bbec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bbee:	f000 fa41 	bl	800c074 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 800bbf2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bbf6:	4619      	mov	r1, r3
 800bbf8:	ed97 2b00 	vldr	d2, [r7]
 800bbfc:	ed97 1b02 	vldr	d1, [r7, #8]
 800bc00:	ed97 0b04 	vldr	d0, [r7, #16]
 800bc04:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bc06:	f000 f98d 	bl	800bf24 <PID_SetTunings2>

	uPID->LastTime = GetTime() - uPID->SampleTime;
 800bc0a:	f7f7 fd13 	bl	8003634 <HAL_GetTick>
 800bc0e:	4602      	mov	r2, r0
 800bc10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc12:	689b      	ldr	r3, [r3, #8]
 800bc14:	1ad2      	subs	r2, r2, r3
 800bc16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc18:	605a      	str	r2, [r3, #4]

}
 800bc1a:	bf00      	nop
 800bc1c:	3728      	adds	r7, #40	@ 0x28
 800bc1e:	46bd      	mov	sp, r7
 800bc20:	bd80      	pop	{r7, pc}
 800bc22:	bf00      	nop
 800bc24:	f3af 8000 	nop.w
 800bc28:	00000000 	.word	0x00000000
 800bc2c:	406fe000 	.word	0x406fe000
	...

0800bc38 <PID_Compute>:
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
}

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 800bc38:	b5b0      	push	{r4, r5, r7, lr}
 800bc3a:	b08c      	sub	sp, #48	@ 0x30
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;

	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	785b      	ldrb	r3, [r3, #1]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d101      	bne.n	800bc4c <PID_Compute+0x14>
	{
		return _FALSE;
 800bc48:	2300      	movs	r3, #0
 800bc4a:	e0db      	b.n	800be04 <PID_Compute+0x1cc>
	}

	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 800bc4c:	f7f7 fcf2 	bl	8003634 <HAL_GetTick>
 800bc50:	6278      	str	r0, [r7, #36]	@ 0x24
	timeChange = (now - uPID->LastTime);
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	685b      	ldr	r3, [r3, #4]
 800bc56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc58:	1ad3      	subs	r3, r2, r3
 800bc5a:	623b      	str	r3, [r7, #32]

	if (timeChange >= uPID->SampleTime)
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	689b      	ldr	r3, [r3, #8]
 800bc60:	6a3a      	ldr	r2, [r7, #32]
 800bc62:	429a      	cmp	r2, r3
 800bc64:	f0c0 80cd 	bcc.w	800be02 <PID_Compute+0x1ca>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc70:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc78:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bc7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bc80:	f7f4 fb1a 	bl	80002b8 <__aeabi_dsub>
 800bc84:	4602      	mov	r2, r0
 800bc86:	460b      	mov	r3, r1
 800bc88:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800bc92:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800bc96:	f7f4 fb0f 	bl	80002b8 <__aeabi_dsub>
 800bc9a:	4602      	mov	r2, r0
 800bc9c:	460b      	mov	r3, r1
 800bc9e:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->OutputSum     += (uPID->Ki * error);
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800bcae:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bcb2:	f7f4 fcb9 	bl	8000628 <__aeabi_dmul>
 800bcb6:	4602      	mov	r2, r0
 800bcb8:	460b      	mov	r3, r1
 800bcba:	4620      	mov	r0, r4
 800bcbc:	4629      	mov	r1, r5
 800bcbe:	f7f4 fafd 	bl	80002bc <__adddf3>
 800bcc2:	4602      	mov	r2, r0
 800bcc4:	460b      	mov	r3, r1
 800bcc6:	6879      	ldr	r1, [r7, #4]
 800bcc8:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50

		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	781b      	ldrb	r3, [r3, #0]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d114      	bne.n	800bcfe <PID_Compute+0xc6>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800bce0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bce4:	f7f4 fca0 	bl	8000628 <__aeabi_dmul>
 800bce8:	4602      	mov	r2, r0
 800bcea:	460b      	mov	r3, r1
 800bcec:	4620      	mov	r0, r4
 800bcee:	4629      	mov	r1, r5
 800bcf0:	f7f4 fae2 	bl	80002b8 <__aeabi_dsub>
 800bcf4:	4602      	mov	r2, r0
 800bcf6:	460b      	mov	r3, r1
 800bcf8:	6879      	ldr	r1, [r7, #4]
 800bcfa:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}

		if (uPID->OutputSum > uPID->OutMax)
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bd0a:	f7f4 ff1d 	bl	8000b48 <__aeabi_dcmpgt>
 800bd0e:	4603      	mov	r3, r0
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d006      	beq.n	800bd22 <PID_Compute+0xea>
		{
			uPID->OutputSum = uPID->OutMax;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bd1a:	6879      	ldr	r1, [r7, #4]
 800bd1c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800bd20:	e010      	b.n	800bd44 <PID_Compute+0x10c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bd2e:	f7f4 feed 	bl	8000b0c <__aeabi_dcmplt>
 800bd32:	4603      	mov	r3, r0
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d005      	beq.n	800bd44 <PID_Compute+0x10c>
		{
			uPID->OutputSum = uPID->OutMin;
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bd3e:	6879      	ldr	r1, [r7, #4]
 800bd40:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}
		else { }

		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	781b      	ldrb	r3, [r3, #0]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d00b      	beq.n	800bd64 <PID_Compute+0x12c>
		{
			output = uPID->Kp * error;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800bd52:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bd56:	f7f4 fc67 	bl	8000628 <__aeabi_dmul>
 800bd5a:	4602      	mov	r2, r0
 800bd5c:	460b      	mov	r3, r1
 800bd5e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800bd62:	e005      	b.n	800bd70 <PID_Compute+0x138>
		}
		else
		{
			output = 0;
 800bd64:	f04f 0200 	mov.w	r2, #0
 800bd68:	f04f 0300 	mov.w	r3, #0
 800bd6c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}

		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800bd7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bd80:	f7f4 fc52 	bl	8000628 <__aeabi_dmul>
 800bd84:	4602      	mov	r2, r0
 800bd86:	460b      	mov	r3, r1
 800bd88:	4620      	mov	r0, r4
 800bd8a:	4629      	mov	r1, r5
 800bd8c:	f7f4 fa94 	bl	80002b8 <__aeabi_dsub>
 800bd90:	4602      	mov	r2, r0
 800bd92:	460b      	mov	r3, r1
 800bd94:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bd98:	f7f4 fa90 	bl	80002bc <__adddf3>
 800bd9c:	4602      	mov	r2, r0
 800bd9e:	460b      	mov	r3, r1
 800bda0:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

		if (output > uPID->OutMax)
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bdaa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bdae:	f7f4 fecb 	bl	8000b48 <__aeabi_dcmpgt>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d005      	beq.n	800bdc4 <PID_Compute+0x18c>
		{
			output = uPID->OutMax;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bdbe:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800bdc2:	e00e      	b.n	800bde2 <PID_Compute+0x1aa>
		}
		else if (output < uPID->OutMin)
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bdca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bdce:	f7f4 fe9d 	bl	8000b0c <__aeabi_dcmplt>
 800bdd2:	4603      	mov	r3, r0
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d004      	beq.n	800bde2 <PID_Compute+0x1aa>
		{
			output = uPID->OutMin;
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bdde:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}
		else { }

		*uPID->MyOutput = output;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800bde6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800bdea:	e9c1 2300 	strd	r2, r3, [r1]

		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 800bdee:	6879      	ldr	r1, [r7, #4]
 800bdf0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bdf4:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		uPID->LastTime = now;
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdfc:	605a      	str	r2, [r3, #4]

		return _TRUE;
 800bdfe:	2301      	movs	r3, #1
 800be00:	e000      	b.n	800be04 <PID_Compute+0x1cc>

	}
	else
	{
		return _FALSE;
 800be02:	2300      	movs	r3, #0
	}

}
 800be04:	4618      	mov	r0, r3
 800be06:	3730      	adds	r7, #48	@ 0x30
 800be08:	46bd      	mov	sp, r7
 800be0a:	bdb0      	pop	{r4, r5, r7, pc}

0800be0c <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b084      	sub	sp, #16
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
 800be14:	460b      	mov	r3, r1
 800be16:	70fb      	strb	r3, [r7, #3]

	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 800be18:	78fb      	ldrb	r3, [r7, #3]
 800be1a:	2b01      	cmp	r3, #1
 800be1c:	bf0c      	ite	eq
 800be1e:	2301      	moveq	r3, #1
 800be20:	2300      	movne	r3, #0
 800be22:	b2db      	uxtb	r3, r3
 800be24:	73fb      	strb	r3, [r7, #15]

	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 800be26:	7bfb      	ldrb	r3, [r7, #15]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d006      	beq.n	800be3a <PID_SetMode+0x2e>
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	785b      	ldrb	r3, [r3, #1]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d102      	bne.n	800be3a <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 800be34:	6878      	ldr	r0, [r7, #4]
 800be36:	f7ff fe77 	bl	800bb28 <PID_Init>
	}

	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	7bfa      	ldrb	r2, [r7, #15]
 800be3e:	705a      	strb	r2, [r3, #1]

}
 800be40:	bf00      	nop
 800be42:	3710      	adds	r7, #16
 800be44:	46bd      	mov	sp, r7
 800be46:	bd80      	pop	{r7, pc}

0800be48 <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b086      	sub	sp, #24
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6178      	str	r0, [r7, #20]
 800be50:	ed87 0b02 	vstr	d0, [r7, #8]
 800be54:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 800be58:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be5c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800be60:	f7f4 fe68 	bl	8000b34 <__aeabi_dcmpge>
 800be64:	4603      	mov	r3, r0
 800be66:	2b00      	cmp	r3, #0
 800be68:	d158      	bne.n	800bf1c <PID_SetOutputLimits+0xd4>
	{
		return;
	}

	uPID->OutMin = Min;
 800be6a:	6979      	ldr	r1, [r7, #20]
 800be6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800be70:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	uPID->OutMax = Max;
 800be74:	6979      	ldr	r1, [r7, #20]
 800be76:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be7a:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68

	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 800be7e:	697b      	ldr	r3, [r7, #20]
 800be80:	785b      	ldrb	r3, [r3, #1]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d04b      	beq.n	800bf1e <PID_SetOutputLimits+0xd6>
	{

		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 800be86:	697b      	ldr	r3, [r7, #20]
 800be88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be8a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800be8e:	697b      	ldr	r3, [r7, #20]
 800be90:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800be94:	f7f4 fe58 	bl	8000b48 <__aeabi_dcmpgt>
 800be98:	4603      	mov	r3, r0
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d007      	beq.n	800beae <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 800be9e:	697b      	ldr	r3, [r7, #20]
 800bea0:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800bea2:	697b      	ldr	r3, [r7, #20]
 800bea4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bea8:	e9c1 2300 	strd	r2, r3, [r1]
 800beac:	e012      	b.n	800bed4 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 800beae:	697b      	ldr	r3, [r7, #20]
 800beb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800beb2:	e9d3 0100 	ldrd	r0, r1, [r3]
 800beb6:	697b      	ldr	r3, [r7, #20]
 800beb8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bebc:	f7f4 fe26 	bl	8000b0c <__aeabi_dcmplt>
 800bec0:	4603      	mov	r3, r0
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d006      	beq.n	800bed4 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 800bec6:	697b      	ldr	r3, [r7, #20]
 800bec8:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800beca:	697b      	ldr	r3, [r7, #20]
 800becc:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bed0:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }

		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 800bed4:	697b      	ldr	r3, [r7, #20]
 800bed6:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800beda:	697b      	ldr	r3, [r7, #20]
 800bedc:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bee0:	f7f4 fe32 	bl	8000b48 <__aeabi_dcmpgt>
 800bee4:	4603      	mov	r3, r0
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d006      	beq.n	800bef8 <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 800beea:	697b      	ldr	r3, [r7, #20]
 800beec:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bef0:	6979      	ldr	r1, [r7, #20]
 800bef2:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800bef6:	e012      	b.n	800bf1e <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800bef8:	697b      	ldr	r3, [r7, #20]
 800befa:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800befe:	697b      	ldr	r3, [r7, #20]
 800bf00:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bf04:	f7f4 fe02 	bl	8000b0c <__aeabi_dcmplt>
 800bf08:	4603      	mov	r3, r0
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d007      	beq.n	800bf1e <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 800bf0e:	697b      	ldr	r3, [r7, #20]
 800bf10:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bf14:	6979      	ldr	r1, [r7, #20]
 800bf16:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800bf1a:	e000      	b.n	800bf1e <PID_SetOutputLimits+0xd6>
		return;
 800bf1c:	bf00      	nop
		}
		else { }

	}

}
 800bf1e:	3718      	adds	r7, #24
 800bf20:	46bd      	mov	sp, r7
 800bf22:	bd80      	pop	{r7, pc}

0800bf24 <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 800bf24:	b580      	push	{r7, lr}
 800bf26:	b08a      	sub	sp, #40	@ 0x28
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	61f8      	str	r0, [r7, #28]
 800bf2c:	ed87 0b04 	vstr	d0, [r7, #16]
 800bf30:	ed87 1b02 	vstr	d1, [r7, #8]
 800bf34:	ed87 2b00 	vstr	d2, [r7]
 800bf38:	460b      	mov	r3, r1
 800bf3a:	76fb      	strb	r3, [r7, #27]

	double SampleTimeInSec;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 800bf3c:	f04f 0200 	mov.w	r2, #0
 800bf40:	f04f 0300 	mov.w	r3, #0
 800bf44:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bf48:	f7f4 fde0 	bl	8000b0c <__aeabi_dcmplt>
 800bf4c:	4603      	mov	r3, r0
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	f040 8089 	bne.w	800c066 <PID_SetTunings2+0x142>
 800bf54:	f04f 0200 	mov.w	r2, #0
 800bf58:	f04f 0300 	mov.w	r3, #0
 800bf5c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bf60:	f7f4 fdd4 	bl	8000b0c <__aeabi_dcmplt>
 800bf64:	4603      	mov	r3, r0
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d17d      	bne.n	800c066 <PID_SetTunings2+0x142>
 800bf6a:	f04f 0200 	mov.w	r2, #0
 800bf6e:	f04f 0300 	mov.w	r3, #0
 800bf72:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bf76:	f7f4 fdc9 	bl	8000b0c <__aeabi_dcmplt>
 800bf7a:	4603      	mov	r3, r0
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d172      	bne.n	800c066 <PID_SetTunings2+0x142>
	{
		return;
	}

	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 800bf80:	69fb      	ldr	r3, [r7, #28]
 800bf82:	7efa      	ldrb	r2, [r7, #27]
 800bf84:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 800bf86:	7efb      	ldrb	r3, [r7, #27]
 800bf88:	2b01      	cmp	r3, #1
 800bf8a:	bf0c      	ite	eq
 800bf8c:	2301      	moveq	r3, #1
 800bf8e:	2300      	movne	r3, #0
 800bf90:	b2db      	uxtb	r3, r3
 800bf92:	461a      	mov	r2, r3
 800bf94:	69fb      	ldr	r3, [r7, #28]
 800bf96:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 800bf98:	69f9      	ldr	r1, [r7, #28]
 800bf9a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bf9e:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 800bfa2:	69f9      	ldr	r1, [r7, #28]
 800bfa4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bfa8:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 800bfac:	69f9      	ldr	r1, [r7, #28]
 800bfae:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bfb2:	e9c1 2308 	strd	r2, r3, [r1, #32]

	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 800bfb6:	69fb      	ldr	r3, [r7, #28]
 800bfb8:	689b      	ldr	r3, [r3, #8]
 800bfba:	4618      	mov	r0, r3
 800bfbc:	f7f4 faba 	bl	8000534 <__aeabi_ui2d>
 800bfc0:	f04f 0200 	mov.w	r2, #0
 800bfc4:	4b2a      	ldr	r3, [pc, #168]	@ (800c070 <PID_SetTunings2+0x14c>)
 800bfc6:	f7f4 fc59 	bl	800087c <__aeabi_ddiv>
 800bfca:	4602      	mov	r2, r0
 800bfcc:	460b      	mov	r3, r1
 800bfce:	e9c7 2308 	strd	r2, r3, [r7, #32]

	uPID->Kp = Kp;
 800bfd2:	69f9      	ldr	r1, [r7, #28]
 800bfd4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bfd8:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 800bfdc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bfe0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bfe4:	f7f4 fb20 	bl	8000628 <__aeabi_dmul>
 800bfe8:	4602      	mov	r2, r0
 800bfea:	460b      	mov	r3, r1
 800bfec:	69f9      	ldr	r1, [r7, #28]
 800bfee:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 800bff2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bff6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bffa:	f7f4 fc3f 	bl	800087c <__aeabi_ddiv>
 800bffe:	4602      	mov	r2, r0
 800c000:	460b      	mov	r3, r1
 800c002:	69f9      	ldr	r1, [r7, #28]
 800c004:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 800c008:	69fb      	ldr	r3, [r7, #28]
 800c00a:	78db      	ldrb	r3, [r3, #3]
 800c00c:	2b01      	cmp	r3, #1
 800c00e:	d12b      	bne.n	800c068 <PID_SetTunings2+0x144>
	{

		uPID->Kp = (0 - uPID->Kp);
 800c010:	69fb      	ldr	r3, [r7, #28]
 800c012:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800c016:	f04f 0000 	mov.w	r0, #0
 800c01a:	f04f 0100 	mov.w	r1, #0
 800c01e:	f7f4 f94b 	bl	80002b8 <__aeabi_dsub>
 800c022:	4602      	mov	r2, r0
 800c024:	460b      	mov	r3, r1
 800c026:	69f9      	ldr	r1, [r7, #28]
 800c028:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 800c02c:	69fb      	ldr	r3, [r7, #28]
 800c02e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800c032:	f04f 0000 	mov.w	r0, #0
 800c036:	f04f 0100 	mov.w	r1, #0
 800c03a:	f7f4 f93d 	bl	80002b8 <__aeabi_dsub>
 800c03e:	4602      	mov	r2, r0
 800c040:	460b      	mov	r3, r1
 800c042:	69f9      	ldr	r1, [r7, #28]
 800c044:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 800c048:	69fb      	ldr	r3, [r7, #28]
 800c04a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c04e:	f04f 0000 	mov.w	r0, #0
 800c052:	f04f 0100 	mov.w	r1, #0
 800c056:	f7f4 f92f 	bl	80002b8 <__aeabi_dsub>
 800c05a:	4602      	mov	r2, r0
 800c05c:	460b      	mov	r3, r1
 800c05e:	69f9      	ldr	r1, [r7, #28]
 800c060:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
 800c064:	e000      	b.n	800c068 <PID_SetTunings2+0x144>
		return;
 800c066:	bf00      	nop

	}

}
 800c068:	3728      	adds	r7, #40	@ 0x28
 800c06a:	46bd      	mov	sp, r7
 800c06c:	bd80      	pop	{r7, pc}
 800c06e:	bf00      	nop
 800c070:	408f4000 	.word	0x408f4000

0800c074 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void   PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b082      	sub	sp, #8
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
 800c07c:	460b      	mov	r3, r1
 800c07e:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	785b      	ldrb	r3, [r3, #1]
 800c084:	2b00      	cmp	r3, #0
 800c086:	d02e      	beq.n	800c0e6 <PID_SetControllerDirection+0x72>
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	78db      	ldrb	r3, [r3, #3]
 800c08c:	78fa      	ldrb	r2, [r7, #3]
 800c08e:	429a      	cmp	r2, r3
 800c090:	d029      	beq.n	800c0e6 <PID_SetControllerDirection+0x72>
	{

		uPID->Kp = (0 - uPID->Kp);
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800c098:	f04f 0000 	mov.w	r0, #0
 800c09c:	f04f 0100 	mov.w	r1, #0
 800c0a0:	f7f4 f90a 	bl	80002b8 <__aeabi_dsub>
 800c0a4:	4602      	mov	r2, r0
 800c0a6:	460b      	mov	r3, r1
 800c0a8:	6879      	ldr	r1, [r7, #4]
 800c0aa:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800c0b4:	f04f 0000 	mov.w	r0, #0
 800c0b8:	f04f 0100 	mov.w	r1, #0
 800c0bc:	f7f4 f8fc 	bl	80002b8 <__aeabi_dsub>
 800c0c0:	4602      	mov	r2, r0
 800c0c2:	460b      	mov	r3, r1
 800c0c4:	6879      	ldr	r1, [r7, #4]
 800c0c6:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c0d0:	f04f 0000 	mov.w	r0, #0
 800c0d4:	f04f 0100 	mov.w	r1, #0
 800c0d8:	f7f4 f8ee 	bl	80002b8 <__aeabi_dsub>
 800c0dc:	4602      	mov	r2, r0
 800c0de:	460b      	mov	r3, r1
 800c0e0:	6879      	ldr	r1, [r7, #4]
 800c0e2:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	}

	uPID->ControllerDirection = Direction;
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	78fa      	ldrb	r2, [r7, #3]
 800c0ea:	70da      	strb	r2, [r3, #3]

}
 800c0ec:	bf00      	nop
 800c0ee:	3708      	adds	r7, #8
 800c0f0:	46bd      	mov	sp, r7
 800c0f2:	bd80      	pop	{r7, pc}

0800c0f4 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 800c0f4:	b5b0      	push	{r4, r5, r7, lr}
 800c0f6:	b084      	sub	sp, #16
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	6078      	str	r0, [r7, #4]
 800c0fc:	6039      	str	r1, [r7, #0]

	double ratio;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 800c0fe:	683b      	ldr	r3, [r7, #0]
 800c100:	2b00      	cmp	r3, #0
 800c102:	dd2e      	ble.n	800c162 <PID_SetSampleTime+0x6e>
	{

		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 800c104:	6838      	ldr	r0, [r7, #0]
 800c106:	f7f4 fa25 	bl	8000554 <__aeabi_i2d>
 800c10a:	4604      	mov	r4, r0
 800c10c:	460d      	mov	r5, r1
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	689b      	ldr	r3, [r3, #8]
 800c112:	4618      	mov	r0, r3
 800c114:	f7f4 fa0e 	bl	8000534 <__aeabi_ui2d>
 800c118:	4602      	mov	r2, r0
 800c11a:	460b      	mov	r3, r1
 800c11c:	4620      	mov	r0, r4
 800c11e:	4629      	mov	r1, r5
 800c120:	f7f4 fbac 	bl	800087c <__aeabi_ddiv>
 800c124:	4602      	mov	r2, r0
 800c126:	460b      	mov	r3, r1
 800c128:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->Ki *= ratio;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800c132:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c136:	f7f4 fa77 	bl	8000628 <__aeabi_dmul>
 800c13a:	4602      	mov	r2, r0
 800c13c:	460b      	mov	r3, r1
 800c13e:	6879      	ldr	r1, [r7, #4]
 800c140:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd /= ratio;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800c14a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c14e:	f7f4 fb95 	bl	800087c <__aeabi_ddiv>
 800c152:	4602      	mov	r2, r0
 800c154:	460b      	mov	r3, r1
 800c156:	6879      	ldr	r1, [r7, #4]
 800c158:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 800c15c:	683a      	ldr	r2, [r7, #0]
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	609a      	str	r2, [r3, #8]

	}

}
 800c162:	bf00      	nop
 800c164:	3710      	adds	r7, #16
 800c166:	46bd      	mov	sp, r7
 800c168:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800c16c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c16c:	4b04      	ldr	r3, [pc, #16]	@ (800c180 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c16e:	681a      	ldr	r2, [r3, #0]
 800c170:	b10a      	cbz	r2, 800c176 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xa>
 800c172:	4803      	ldr	r0, [pc, #12]	@ (800c180 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c174:	4770      	bx	lr
 800c176:	4a03      	ldr	r2, [pc, #12]	@ (800c184 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x18>)
 800c178:	4801      	ldr	r0, [pc, #4]	@ (800c180 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c17a:	6812      	ldr	r2, [r2, #0]
 800c17c:	601a      	str	r2, [r3, #0]
 800c17e:	4770      	bx	lr
 800c180:	20000024 	.word	0x20000024
 800c184:	20000378 	.word	0x20000378

0800c188 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c188:	4a02      	ldr	r2, [pc, #8]	@ (800c194 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 800c18a:	4b03      	ldr	r3, [pc, #12]	@ (800c198 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 800c18c:	6812      	ldr	r2, [r2, #0]
 800c18e:	601a      	str	r2, [r3, #0]
 800c190:	4770      	bx	lr
 800c192:	bf00      	nop
 800c194:	20000378 	.word	0x20000378
 800c198:	20000024 	.word	0x20000024

0800c19c <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 800c19c:	f003 bf7a 	b.w	8010094 <geometry_msgs__msg__Twist__init>

0800c1a0 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 800c1a0:	f003 bf98 	b.w	80100d4 <geometry_msgs__msg__Twist__fini>

0800c1a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c1a4:	b510      	push	{r4, lr}
 800c1a6:	f000 f819 	bl	800c1dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c1aa:	4c07      	ldr	r4, [pc, #28]	@ (800c1c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 800c1ac:	60e0      	str	r0, [r4, #12]
 800c1ae:	f000 f815 	bl	800c1dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c1b2:	4b06      	ldr	r3, [pc, #24]	@ (800c1cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c1b4:	64a0      	str	r0, [r4, #72]	@ 0x48
 800c1b6:	681a      	ldr	r2, [r3, #0]
 800c1b8:	b10a      	cbz	r2, 800c1be <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 800c1ba:	4804      	ldr	r0, [pc, #16]	@ (800c1cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c1bc:	bd10      	pop	{r4, pc}
 800c1be:	4a04      	ldr	r2, [pc, #16]	@ (800c1d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 800c1c0:	4802      	ldr	r0, [pc, #8]	@ (800c1cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c1c2:	6812      	ldr	r2, [r2, #0]
 800c1c4:	601a      	str	r2, [r3, #0]
 800c1c6:	bd10      	pop	{r4, pc}
 800c1c8:	2000005c 	.word	0x2000005c
 800c1cc:	20000044 	.word	0x20000044
 800c1d0:	2000037c 	.word	0x2000037c

0800c1d4 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 800c1d4:	f003 bfba 	b.w	801014c <geometry_msgs__msg__Vector3__init>

0800c1d8 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 800c1d8:	f003 bfbc 	b.w	8010154 <geometry_msgs__msg__Vector3__fini>

0800c1dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800c1dc:	4b04      	ldr	r3, [pc, #16]	@ (800c1f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c1de:	681a      	ldr	r2, [r3, #0]
 800c1e0:	b10a      	cbz	r2, 800c1e6 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 800c1e2:	4803      	ldr	r0, [pc, #12]	@ (800c1f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c1e4:	4770      	bx	lr
 800c1e6:	4a03      	ldr	r2, [pc, #12]	@ (800c1f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 800c1e8:	4801      	ldr	r0, [pc, #4]	@ (800c1f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c1ea:	6812      	ldr	r2, [r2, #0]
 800c1ec:	601a      	str	r2, [r3, #0]
 800c1ee:	4770      	bx	lr
 800c1f0:	200000d4 	.word	0x200000d4
 800c1f4:	2000037c 	.word	0x2000037c

0800c1f8 <get_serialized_size_geometry_msgs__msg__Twist>:
 800c1f8:	b570      	push	{r4, r5, r6, lr}
 800c1fa:	4604      	mov	r4, r0
 800c1fc:	b148      	cbz	r0, 800c212 <get_serialized_size_geometry_msgs__msg__Twist+0x1a>
 800c1fe:	460d      	mov	r5, r1
 800c200:	f000 f86a 	bl	800c2d8 <get_serialized_size_geometry_msgs__msg__Vector3>
 800c204:	4606      	mov	r6, r0
 800c206:	1829      	adds	r1, r5, r0
 800c208:	f104 0018 	add.w	r0, r4, #24
 800c20c:	f000 f864 	bl	800c2d8 <get_serialized_size_geometry_msgs__msg__Vector3>
 800c210:	4430      	add	r0, r6
 800c212:	bd70      	pop	{r4, r5, r6, pc}

0800c214 <_Twist__cdr_deserialize>:
 800c214:	b570      	push	{r4, r5, r6, lr}
 800c216:	460c      	mov	r4, r1
 800c218:	b189      	cbz	r1, 800c23e <_Twist__cdr_deserialize+0x2a>
 800c21a:	4605      	mov	r5, r0
 800c21c:	f000 f8e8 	bl	800c3f0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c220:	6843      	ldr	r3, [r0, #4]
 800c222:	4621      	mov	r1, r4
 800c224:	68db      	ldr	r3, [r3, #12]
 800c226:	4628      	mov	r0, r5
 800c228:	4798      	blx	r3
 800c22a:	f000 f8e1 	bl	800c3f0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c22e:	6843      	ldr	r3, [r0, #4]
 800c230:	f104 0118 	add.w	r1, r4, #24
 800c234:	4628      	mov	r0, r5
 800c236:	68db      	ldr	r3, [r3, #12]
 800c238:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c23c:	4718      	bx	r3
 800c23e:	4608      	mov	r0, r1
 800c240:	bd70      	pop	{r4, r5, r6, pc}
 800c242:	bf00      	nop

0800c244 <_Twist__cdr_serialize>:
 800c244:	b198      	cbz	r0, 800c26e <_Twist__cdr_serialize+0x2a>
 800c246:	b570      	push	{r4, r5, r6, lr}
 800c248:	460d      	mov	r5, r1
 800c24a:	4604      	mov	r4, r0
 800c24c:	f000 f8d0 	bl	800c3f0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c250:	6843      	ldr	r3, [r0, #4]
 800c252:	4629      	mov	r1, r5
 800c254:	689b      	ldr	r3, [r3, #8]
 800c256:	4620      	mov	r0, r4
 800c258:	4798      	blx	r3
 800c25a:	f000 f8c9 	bl	800c3f0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c25e:	6843      	ldr	r3, [r0, #4]
 800c260:	4629      	mov	r1, r5
 800c262:	f104 0018 	add.w	r0, r4, #24
 800c266:	689b      	ldr	r3, [r3, #8]
 800c268:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c26c:	4718      	bx	r3
 800c26e:	4770      	bx	lr

0800c270 <_Twist__get_serialized_size>:
 800c270:	b538      	push	{r3, r4, r5, lr}
 800c272:	4604      	mov	r4, r0
 800c274:	b148      	cbz	r0, 800c28a <_Twist__get_serialized_size+0x1a>
 800c276:	2100      	movs	r1, #0
 800c278:	f000 f82e 	bl	800c2d8 <get_serialized_size_geometry_msgs__msg__Vector3>
 800c27c:	4605      	mov	r5, r0
 800c27e:	4601      	mov	r1, r0
 800c280:	f104 0018 	add.w	r0, r4, #24
 800c284:	f000 f828 	bl	800c2d8 <get_serialized_size_geometry_msgs__msg__Vector3>
 800c288:	4428      	add	r0, r5
 800c28a:	bd38      	pop	{r3, r4, r5, pc}

0800c28c <_Twist__max_serialized_size>:
 800c28c:	b510      	push	{r4, lr}
 800c28e:	b082      	sub	sp, #8
 800c290:	2301      	movs	r3, #1
 800c292:	2100      	movs	r1, #0
 800c294:	f10d 0007 	add.w	r0, sp, #7
 800c298:	f88d 3007 	strb.w	r3, [sp, #7]
 800c29c:	f000 f88e 	bl	800c3bc <max_serialized_size_geometry_msgs__msg__Vector3>
 800c2a0:	4604      	mov	r4, r0
 800c2a2:	4601      	mov	r1, r0
 800c2a4:	f10d 0007 	add.w	r0, sp, #7
 800c2a8:	f000 f888 	bl	800c3bc <max_serialized_size_geometry_msgs__msg__Vector3>
 800c2ac:	4420      	add	r0, r4
 800c2ae:	b002      	add	sp, #8
 800c2b0:	bd10      	pop	{r4, pc}
 800c2b2:	bf00      	nop

0800c2b4 <max_serialized_size_geometry_msgs__msg__Twist>:
 800c2b4:	2301      	movs	r3, #1
 800c2b6:	b570      	push	{r4, r5, r6, lr}
 800c2b8:	7003      	strb	r3, [r0, #0]
 800c2ba:	4605      	mov	r5, r0
 800c2bc:	460e      	mov	r6, r1
 800c2be:	f000 f87d 	bl	800c3bc <max_serialized_size_geometry_msgs__msg__Vector3>
 800c2c2:	4604      	mov	r4, r0
 800c2c4:	1831      	adds	r1, r6, r0
 800c2c6:	4628      	mov	r0, r5
 800c2c8:	f000 f878 	bl	800c3bc <max_serialized_size_geometry_msgs__msg__Vector3>
 800c2cc:	4420      	add	r0, r4
 800c2ce:	bd70      	pop	{r4, r5, r6, pc}

0800c2d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c2d0:	4800      	ldr	r0, [pc, #0]	@ (800c2d4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 800c2d2:	4770      	bx	lr
 800c2d4:	200001a0 	.word	0x200001a0

0800c2d8 <get_serialized_size_geometry_msgs__msg__Vector3>:
 800c2d8:	b1b8      	cbz	r0, 800c30a <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 800c2da:	b570      	push	{r4, r5, r6, lr}
 800c2dc:	460d      	mov	r5, r1
 800c2de:	4628      	mov	r0, r5
 800c2e0:	2108      	movs	r1, #8
 800c2e2:	f001 fb7b 	bl	800d9dc <ucdr_alignment>
 800c2e6:	2108      	movs	r1, #8
 800c2e8:	186e      	adds	r6, r5, r1
 800c2ea:	4406      	add	r6, r0
 800c2ec:	4630      	mov	r0, r6
 800c2ee:	f001 fb75 	bl	800d9dc <ucdr_alignment>
 800c2f2:	f100 0408 	add.w	r4, r0, #8
 800c2f6:	4434      	add	r4, r6
 800c2f8:	2108      	movs	r1, #8
 800c2fa:	4620      	mov	r0, r4
 800c2fc:	f001 fb6e 	bl	800d9dc <ucdr_alignment>
 800c300:	f1c5 0508 	rsb	r5, r5, #8
 800c304:	4405      	add	r5, r0
 800c306:	1928      	adds	r0, r5, r4
 800c308:	bd70      	pop	{r4, r5, r6, pc}
 800c30a:	4770      	bx	lr

0800c30c <_Vector3__cdr_deserialize>:
 800c30c:	b538      	push	{r3, r4, r5, lr}
 800c30e:	460c      	mov	r4, r1
 800c310:	b171      	cbz	r1, 800c330 <_Vector3__cdr_deserialize+0x24>
 800c312:	4605      	mov	r5, r0
 800c314:	f001 f984 	bl	800d620 <ucdr_deserialize_double>
 800c318:	f104 0108 	add.w	r1, r4, #8
 800c31c:	4628      	mov	r0, r5
 800c31e:	f001 f97f 	bl	800d620 <ucdr_deserialize_double>
 800c322:	f104 0110 	add.w	r1, r4, #16
 800c326:	4628      	mov	r0, r5
 800c328:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c32c:	f001 b978 	b.w	800d620 <ucdr_deserialize_double>
 800c330:	4608      	mov	r0, r1
 800c332:	bd38      	pop	{r3, r4, r5, pc}

0800c334 <_Vector3__cdr_serialize>:
 800c334:	b198      	cbz	r0, 800c35e <_Vector3__cdr_serialize+0x2a>
 800c336:	b538      	push	{r3, r4, r5, lr}
 800c338:	ed90 0b00 	vldr	d0, [r0]
 800c33c:	460d      	mov	r5, r1
 800c33e:	4604      	mov	r4, r0
 800c340:	4608      	mov	r0, r1
 800c342:	f000 ffdd 	bl	800d300 <ucdr_serialize_double>
 800c346:	ed94 0b02 	vldr	d0, [r4, #8]
 800c34a:	4628      	mov	r0, r5
 800c34c:	f000 ffd8 	bl	800d300 <ucdr_serialize_double>
 800c350:	ed94 0b04 	vldr	d0, [r4, #16]
 800c354:	4628      	mov	r0, r5
 800c356:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c35a:	f000 bfd1 	b.w	800d300 <ucdr_serialize_double>
 800c35e:	4770      	bx	lr

0800c360 <_Vector3__get_serialized_size>:
 800c360:	b1a0      	cbz	r0, 800c38c <_Vector3__get_serialized_size+0x2c>
 800c362:	b538      	push	{r3, r4, r5, lr}
 800c364:	2108      	movs	r1, #8
 800c366:	2000      	movs	r0, #0
 800c368:	f001 fb38 	bl	800d9dc <ucdr_alignment>
 800c36c:	f100 0508 	add.w	r5, r0, #8
 800c370:	2108      	movs	r1, #8
 800c372:	4628      	mov	r0, r5
 800c374:	f001 fb32 	bl	800d9dc <ucdr_alignment>
 800c378:	f100 0408 	add.w	r4, r0, #8
 800c37c:	442c      	add	r4, r5
 800c37e:	2108      	movs	r1, #8
 800c380:	4620      	mov	r0, r4
 800c382:	f001 fb2b 	bl	800d9dc <ucdr_alignment>
 800c386:	3008      	adds	r0, #8
 800c388:	4420      	add	r0, r4
 800c38a:	bd38      	pop	{r3, r4, r5, pc}
 800c38c:	4770      	bx	lr
 800c38e:	bf00      	nop

0800c390 <_Vector3__max_serialized_size>:
 800c390:	b538      	push	{r3, r4, r5, lr}
 800c392:	2108      	movs	r1, #8
 800c394:	2000      	movs	r0, #0
 800c396:	f001 fb21 	bl	800d9dc <ucdr_alignment>
 800c39a:	f100 0508 	add.w	r5, r0, #8
 800c39e:	2108      	movs	r1, #8
 800c3a0:	4628      	mov	r0, r5
 800c3a2:	f001 fb1b 	bl	800d9dc <ucdr_alignment>
 800c3a6:	f100 0408 	add.w	r4, r0, #8
 800c3aa:	442c      	add	r4, r5
 800c3ac:	2108      	movs	r1, #8
 800c3ae:	4620      	mov	r0, r4
 800c3b0:	f001 fb14 	bl	800d9dc <ucdr_alignment>
 800c3b4:	3008      	adds	r0, #8
 800c3b6:	4420      	add	r0, r4
 800c3b8:	bd38      	pop	{r3, r4, r5, pc}
 800c3ba:	bf00      	nop

0800c3bc <max_serialized_size_geometry_msgs__msg__Vector3>:
 800c3bc:	b570      	push	{r4, r5, r6, lr}
 800c3be:	2301      	movs	r3, #1
 800c3c0:	460c      	mov	r4, r1
 800c3c2:	7003      	strb	r3, [r0, #0]
 800c3c4:	2108      	movs	r1, #8
 800c3c6:	4620      	mov	r0, r4
 800c3c8:	f001 fb08 	bl	800d9dc <ucdr_alignment>
 800c3cc:	2108      	movs	r1, #8
 800c3ce:	1863      	adds	r3, r4, r1
 800c3d0:	18c6      	adds	r6, r0, r3
 800c3d2:	4630      	mov	r0, r6
 800c3d4:	f001 fb02 	bl	800d9dc <ucdr_alignment>
 800c3d8:	f100 0508 	add.w	r5, r0, #8
 800c3dc:	4435      	add	r5, r6
 800c3de:	2108      	movs	r1, #8
 800c3e0:	4628      	mov	r0, r5
 800c3e2:	f001 fafb 	bl	800d9dc <ucdr_alignment>
 800c3e6:	f1c4 0408 	rsb	r4, r4, #8
 800c3ea:	4420      	add	r0, r4
 800c3ec:	4428      	add	r0, r5
 800c3ee:	bd70      	pop	{r4, r5, r6, pc}

0800c3f0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800c3f0:	4800      	ldr	r0, [pc, #0]	@ (800c3f4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 800c3f2:	4770      	bx	lr
 800c3f4:	200001d4 	.word	0x200001d4

0800c3f8 <ucdr_serialize_bool>:
 800c3f8:	b538      	push	{r3, r4, r5, lr}
 800c3fa:	460d      	mov	r5, r1
 800c3fc:	2101      	movs	r1, #1
 800c3fe:	4604      	mov	r4, r0
 800c400:	f001 faa0 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800c404:	b148      	cbz	r0, 800c41a <ucdr_serialize_bool+0x22>
 800c406:	68a3      	ldr	r3, [r4, #8]
 800c408:	701d      	strb	r5, [r3, #0]
 800c40a:	68a2      	ldr	r2, [r4, #8]
 800c40c:	6923      	ldr	r3, [r4, #16]
 800c40e:	2101      	movs	r1, #1
 800c410:	440a      	add	r2, r1
 800c412:	440b      	add	r3, r1
 800c414:	60a2      	str	r2, [r4, #8]
 800c416:	6123      	str	r3, [r4, #16]
 800c418:	7561      	strb	r1, [r4, #21]
 800c41a:	7da0      	ldrb	r0, [r4, #22]
 800c41c:	f080 0001 	eor.w	r0, r0, #1
 800c420:	bd38      	pop	{r3, r4, r5, pc}
 800c422:	bf00      	nop

0800c424 <ucdr_deserialize_bool>:
 800c424:	b538      	push	{r3, r4, r5, lr}
 800c426:	460d      	mov	r5, r1
 800c428:	2101      	movs	r1, #1
 800c42a:	4604      	mov	r4, r0
 800c42c:	f001 fa8a 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800c430:	b160      	cbz	r0, 800c44c <ucdr_deserialize_bool+0x28>
 800c432:	68a2      	ldr	r2, [r4, #8]
 800c434:	6923      	ldr	r3, [r4, #16]
 800c436:	f812 1b01 	ldrb.w	r1, [r2], #1
 800c43a:	3900      	subs	r1, #0
 800c43c:	bf18      	it	ne
 800c43e:	2101      	movne	r1, #1
 800c440:	7029      	strb	r1, [r5, #0]
 800c442:	3301      	adds	r3, #1
 800c444:	2101      	movs	r1, #1
 800c446:	60a2      	str	r2, [r4, #8]
 800c448:	6123      	str	r3, [r4, #16]
 800c44a:	7561      	strb	r1, [r4, #21]
 800c44c:	7da0      	ldrb	r0, [r4, #22]
 800c44e:	f080 0001 	eor.w	r0, r0, #1
 800c452:	bd38      	pop	{r3, r4, r5, pc}

0800c454 <ucdr_serialize_uint8_t>:
 800c454:	b538      	push	{r3, r4, r5, lr}
 800c456:	460d      	mov	r5, r1
 800c458:	2101      	movs	r1, #1
 800c45a:	4604      	mov	r4, r0
 800c45c:	f001 fa72 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800c460:	b148      	cbz	r0, 800c476 <ucdr_serialize_uint8_t+0x22>
 800c462:	68a3      	ldr	r3, [r4, #8]
 800c464:	701d      	strb	r5, [r3, #0]
 800c466:	68a2      	ldr	r2, [r4, #8]
 800c468:	6923      	ldr	r3, [r4, #16]
 800c46a:	2101      	movs	r1, #1
 800c46c:	440a      	add	r2, r1
 800c46e:	440b      	add	r3, r1
 800c470:	60a2      	str	r2, [r4, #8]
 800c472:	6123      	str	r3, [r4, #16]
 800c474:	7561      	strb	r1, [r4, #21]
 800c476:	7da0      	ldrb	r0, [r4, #22]
 800c478:	f080 0001 	eor.w	r0, r0, #1
 800c47c:	bd38      	pop	{r3, r4, r5, pc}
 800c47e:	bf00      	nop

0800c480 <ucdr_deserialize_uint8_t>:
 800c480:	b538      	push	{r3, r4, r5, lr}
 800c482:	460d      	mov	r5, r1
 800c484:	2101      	movs	r1, #1
 800c486:	4604      	mov	r4, r0
 800c488:	f001 fa5c 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800c48c:	b150      	cbz	r0, 800c4a4 <ucdr_deserialize_uint8_t+0x24>
 800c48e:	68a3      	ldr	r3, [r4, #8]
 800c490:	781b      	ldrb	r3, [r3, #0]
 800c492:	702b      	strb	r3, [r5, #0]
 800c494:	68a2      	ldr	r2, [r4, #8]
 800c496:	6923      	ldr	r3, [r4, #16]
 800c498:	2101      	movs	r1, #1
 800c49a:	440a      	add	r2, r1
 800c49c:	440b      	add	r3, r1
 800c49e:	60a2      	str	r2, [r4, #8]
 800c4a0:	6123      	str	r3, [r4, #16]
 800c4a2:	7561      	strb	r1, [r4, #21]
 800c4a4:	7da0      	ldrb	r0, [r4, #22]
 800c4a6:	f080 0001 	eor.w	r0, r0, #1
 800c4aa:	bd38      	pop	{r3, r4, r5, pc}

0800c4ac <ucdr_serialize_uint16_t>:
 800c4ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4b0:	b082      	sub	sp, #8
 800c4b2:	460b      	mov	r3, r1
 800c4b4:	2102      	movs	r1, #2
 800c4b6:	4604      	mov	r4, r0
 800c4b8:	f8ad 3006 	strh.w	r3, [sp, #6]
 800c4bc:	f001 fa96 	bl	800d9ec <ucdr_buffer_alignment>
 800c4c0:	4601      	mov	r1, r0
 800c4c2:	4620      	mov	r0, r4
 800c4c4:	7d67      	ldrb	r7, [r4, #21]
 800c4c6:	f001 fad5 	bl	800da74 <ucdr_advance_buffer>
 800c4ca:	2102      	movs	r1, #2
 800c4cc:	4620      	mov	r0, r4
 800c4ce:	f001 fa2d 	bl	800d92c <ucdr_check_buffer_available_for>
 800c4d2:	b1c0      	cbz	r0, 800c506 <ucdr_serialize_uint16_t+0x5a>
 800c4d4:	7d22      	ldrb	r2, [r4, #20]
 800c4d6:	68a3      	ldr	r3, [r4, #8]
 800c4d8:	2a01      	cmp	r2, #1
 800c4da:	d04e      	beq.n	800c57a <ucdr_serialize_uint16_t+0xce>
 800c4dc:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c4e0:	701a      	strb	r2, [r3, #0]
 800c4e2:	68a3      	ldr	r3, [r4, #8]
 800c4e4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c4e8:	705a      	strb	r2, [r3, #1]
 800c4ea:	68a2      	ldr	r2, [r4, #8]
 800c4ec:	6923      	ldr	r3, [r4, #16]
 800c4ee:	3202      	adds	r2, #2
 800c4f0:	3302      	adds	r3, #2
 800c4f2:	2102      	movs	r1, #2
 800c4f4:	60a2      	str	r2, [r4, #8]
 800c4f6:	6123      	str	r3, [r4, #16]
 800c4f8:	7561      	strb	r1, [r4, #21]
 800c4fa:	7da0      	ldrb	r0, [r4, #22]
 800c4fc:	f080 0001 	eor.w	r0, r0, #1
 800c500:	b002      	add	sp, #8
 800c502:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c506:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c50a:	42ab      	cmp	r3, r5
 800c50c:	d923      	bls.n	800c556 <ucdr_serialize_uint16_t+0xaa>
 800c50e:	1b5e      	subs	r6, r3, r5
 800c510:	60a3      	str	r3, [r4, #8]
 800c512:	6923      	ldr	r3, [r4, #16]
 800c514:	f1c6 0802 	rsb	r8, r6, #2
 800c518:	4433      	add	r3, r6
 800c51a:	6123      	str	r3, [r4, #16]
 800c51c:	4641      	mov	r1, r8
 800c51e:	4620      	mov	r0, r4
 800c520:	f001 fa10 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800c524:	b368      	cbz	r0, 800c582 <ucdr_serialize_uint16_t+0xd6>
 800c526:	7d23      	ldrb	r3, [r4, #20]
 800c528:	2b01      	cmp	r3, #1
 800c52a:	d03b      	beq.n	800c5a4 <ucdr_serialize_uint16_t+0xf8>
 800c52c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c530:	702b      	strb	r3, [r5, #0]
 800c532:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c536:	706b      	strb	r3, [r5, #1]
 800c538:	6923      	ldr	r3, [r4, #16]
 800c53a:	68a2      	ldr	r2, [r4, #8]
 800c53c:	7da0      	ldrb	r0, [r4, #22]
 800c53e:	3302      	adds	r3, #2
 800c540:	4442      	add	r2, r8
 800c542:	1b9b      	subs	r3, r3, r6
 800c544:	2102      	movs	r1, #2
 800c546:	f080 0001 	eor.w	r0, r0, #1
 800c54a:	60a2      	str	r2, [r4, #8]
 800c54c:	6123      	str	r3, [r4, #16]
 800c54e:	7561      	strb	r1, [r4, #21]
 800c550:	b002      	add	sp, #8
 800c552:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c556:	2102      	movs	r1, #2
 800c558:	4620      	mov	r0, r4
 800c55a:	f001 f9f3 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800c55e:	2800      	cmp	r0, #0
 800c560:	d0cb      	beq.n	800c4fa <ucdr_serialize_uint16_t+0x4e>
 800c562:	7d23      	ldrb	r3, [r4, #20]
 800c564:	68a2      	ldr	r2, [r4, #8]
 800c566:	2b01      	cmp	r3, #1
 800c568:	d018      	beq.n	800c59c <ucdr_serialize_uint16_t+0xf0>
 800c56a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c56e:	7013      	strb	r3, [r2, #0]
 800c570:	68a3      	ldr	r3, [r4, #8]
 800c572:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c576:	705a      	strb	r2, [r3, #1]
 800c578:	e7b7      	b.n	800c4ea <ucdr_serialize_uint16_t+0x3e>
 800c57a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800c57e:	801a      	strh	r2, [r3, #0]
 800c580:	e7b3      	b.n	800c4ea <ucdr_serialize_uint16_t+0x3e>
 800c582:	68a2      	ldr	r2, [r4, #8]
 800c584:	6923      	ldr	r3, [r4, #16]
 800c586:	7da0      	ldrb	r0, [r4, #22]
 800c588:	7567      	strb	r7, [r4, #21]
 800c58a:	1b92      	subs	r2, r2, r6
 800c58c:	1b9b      	subs	r3, r3, r6
 800c58e:	f080 0001 	eor.w	r0, r0, #1
 800c592:	60a2      	str	r2, [r4, #8]
 800c594:	6123      	str	r3, [r4, #16]
 800c596:	b002      	add	sp, #8
 800c598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c59c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800c5a0:	8013      	strh	r3, [r2, #0]
 800c5a2:	e7a2      	b.n	800c4ea <ucdr_serialize_uint16_t+0x3e>
 800c5a4:	4628      	mov	r0, r5
 800c5a6:	f10d 0506 	add.w	r5, sp, #6
 800c5aa:	4632      	mov	r2, r6
 800c5ac:	4629      	mov	r1, r5
 800c5ae:	f010 f898 	bl	801c6e2 <memcpy>
 800c5b2:	68a0      	ldr	r0, [r4, #8]
 800c5b4:	4642      	mov	r2, r8
 800c5b6:	19a9      	adds	r1, r5, r6
 800c5b8:	f010 f893 	bl	801c6e2 <memcpy>
 800c5bc:	e7bc      	b.n	800c538 <ucdr_serialize_uint16_t+0x8c>
 800c5be:	bf00      	nop

0800c5c0 <ucdr_serialize_endian_uint16_t>:
 800c5c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c5c4:	b083      	sub	sp, #12
 800c5c6:	460d      	mov	r5, r1
 800c5c8:	2102      	movs	r1, #2
 800c5ca:	4604      	mov	r4, r0
 800c5cc:	f8ad 2006 	strh.w	r2, [sp, #6]
 800c5d0:	f001 fa0c 	bl	800d9ec <ucdr_buffer_alignment>
 800c5d4:	4601      	mov	r1, r0
 800c5d6:	4620      	mov	r0, r4
 800c5d8:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c5dc:	f001 fa4a 	bl	800da74 <ucdr_advance_buffer>
 800c5e0:	2102      	movs	r1, #2
 800c5e2:	4620      	mov	r0, r4
 800c5e4:	f001 f9a2 	bl	800d92c <ucdr_check_buffer_available_for>
 800c5e8:	bb60      	cbnz	r0, 800c644 <ucdr_serialize_endian_uint16_t+0x84>
 800c5ea:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800c5ee:	42be      	cmp	r6, r7
 800c5f0:	d923      	bls.n	800c63a <ucdr_serialize_endian_uint16_t+0x7a>
 800c5f2:	6923      	ldr	r3, [r4, #16]
 800c5f4:	60a6      	str	r6, [r4, #8]
 800c5f6:	1bf6      	subs	r6, r6, r7
 800c5f8:	4433      	add	r3, r6
 800c5fa:	f1c6 0902 	rsb	r9, r6, #2
 800c5fe:	6123      	str	r3, [r4, #16]
 800c600:	4649      	mov	r1, r9
 800c602:	4620      	mov	r0, r4
 800c604:	f001 f99e 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800c608:	2800      	cmp	r0, #0
 800c60a:	d037      	beq.n	800c67c <ucdr_serialize_endian_uint16_t+0xbc>
 800c60c:	2d01      	cmp	r5, #1
 800c60e:	d043      	beq.n	800c698 <ucdr_serialize_endian_uint16_t+0xd8>
 800c610:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c614:	703b      	strb	r3, [r7, #0]
 800c616:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c61a:	707b      	strb	r3, [r7, #1]
 800c61c:	6923      	ldr	r3, [r4, #16]
 800c61e:	68a2      	ldr	r2, [r4, #8]
 800c620:	7da0      	ldrb	r0, [r4, #22]
 800c622:	3302      	adds	r3, #2
 800c624:	444a      	add	r2, r9
 800c626:	1b9b      	subs	r3, r3, r6
 800c628:	2102      	movs	r1, #2
 800c62a:	f080 0001 	eor.w	r0, r0, #1
 800c62e:	60a2      	str	r2, [r4, #8]
 800c630:	6123      	str	r3, [r4, #16]
 800c632:	7561      	strb	r1, [r4, #21]
 800c634:	b003      	add	sp, #12
 800c636:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c63a:	2102      	movs	r1, #2
 800c63c:	4620      	mov	r0, r4
 800c63e:	f001 f981 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800c642:	b188      	cbz	r0, 800c668 <ucdr_serialize_endian_uint16_t+0xa8>
 800c644:	2d01      	cmp	r5, #1
 800c646:	68a3      	ldr	r3, [r4, #8]
 800c648:	d014      	beq.n	800c674 <ucdr_serialize_endian_uint16_t+0xb4>
 800c64a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c64e:	701a      	strb	r2, [r3, #0]
 800c650:	68a3      	ldr	r3, [r4, #8]
 800c652:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c656:	705a      	strb	r2, [r3, #1]
 800c658:	68a2      	ldr	r2, [r4, #8]
 800c65a:	6923      	ldr	r3, [r4, #16]
 800c65c:	3202      	adds	r2, #2
 800c65e:	3302      	adds	r3, #2
 800c660:	2102      	movs	r1, #2
 800c662:	60a2      	str	r2, [r4, #8]
 800c664:	6123      	str	r3, [r4, #16]
 800c666:	7561      	strb	r1, [r4, #21]
 800c668:	7da0      	ldrb	r0, [r4, #22]
 800c66a:	f080 0001 	eor.w	r0, r0, #1
 800c66e:	b003      	add	sp, #12
 800c670:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c674:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800c678:	801a      	strh	r2, [r3, #0]
 800c67a:	e7ed      	b.n	800c658 <ucdr_serialize_endian_uint16_t+0x98>
 800c67c:	68a2      	ldr	r2, [r4, #8]
 800c67e:	6923      	ldr	r3, [r4, #16]
 800c680:	7da0      	ldrb	r0, [r4, #22]
 800c682:	f884 8015 	strb.w	r8, [r4, #21]
 800c686:	1b92      	subs	r2, r2, r6
 800c688:	1b9b      	subs	r3, r3, r6
 800c68a:	f080 0001 	eor.w	r0, r0, #1
 800c68e:	60a2      	str	r2, [r4, #8]
 800c690:	6123      	str	r3, [r4, #16]
 800c692:	b003      	add	sp, #12
 800c694:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c698:	f10d 0506 	add.w	r5, sp, #6
 800c69c:	4632      	mov	r2, r6
 800c69e:	4629      	mov	r1, r5
 800c6a0:	4638      	mov	r0, r7
 800c6a2:	f010 f81e 	bl	801c6e2 <memcpy>
 800c6a6:	68a0      	ldr	r0, [r4, #8]
 800c6a8:	464a      	mov	r2, r9
 800c6aa:	19a9      	adds	r1, r5, r6
 800c6ac:	f010 f819 	bl	801c6e2 <memcpy>
 800c6b0:	e7b4      	b.n	800c61c <ucdr_serialize_endian_uint16_t+0x5c>
 800c6b2:	bf00      	nop

0800c6b4 <ucdr_deserialize_uint16_t>:
 800c6b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6b8:	460d      	mov	r5, r1
 800c6ba:	2102      	movs	r1, #2
 800c6bc:	4604      	mov	r4, r0
 800c6be:	f001 f995 	bl	800d9ec <ucdr_buffer_alignment>
 800c6c2:	4601      	mov	r1, r0
 800c6c4:	4620      	mov	r0, r4
 800c6c6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c6ca:	f001 f9d3 	bl	800da74 <ucdr_advance_buffer>
 800c6ce:	2102      	movs	r1, #2
 800c6d0:	4620      	mov	r0, r4
 800c6d2:	f001 f92b 	bl	800d92c <ucdr_check_buffer_available_for>
 800c6d6:	b1a8      	cbz	r0, 800c704 <ucdr_deserialize_uint16_t+0x50>
 800c6d8:	7d22      	ldrb	r2, [r4, #20]
 800c6da:	68a3      	ldr	r3, [r4, #8]
 800c6dc:	2a01      	cmp	r2, #1
 800c6de:	d046      	beq.n	800c76e <ucdr_deserialize_uint16_t+0xba>
 800c6e0:	785b      	ldrb	r3, [r3, #1]
 800c6e2:	702b      	strb	r3, [r5, #0]
 800c6e4:	68a3      	ldr	r3, [r4, #8]
 800c6e6:	781b      	ldrb	r3, [r3, #0]
 800c6e8:	706b      	strb	r3, [r5, #1]
 800c6ea:	68a2      	ldr	r2, [r4, #8]
 800c6ec:	6923      	ldr	r3, [r4, #16]
 800c6ee:	3202      	adds	r2, #2
 800c6f0:	3302      	adds	r3, #2
 800c6f2:	2102      	movs	r1, #2
 800c6f4:	60a2      	str	r2, [r4, #8]
 800c6f6:	6123      	str	r3, [r4, #16]
 800c6f8:	7561      	strb	r1, [r4, #21]
 800c6fa:	7da0      	ldrb	r0, [r4, #22]
 800c6fc:	f080 0001 	eor.w	r0, r0, #1
 800c700:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c704:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800c708:	42be      	cmp	r6, r7
 800c70a:	d920      	bls.n	800c74e <ucdr_deserialize_uint16_t+0x9a>
 800c70c:	6923      	ldr	r3, [r4, #16]
 800c70e:	60a6      	str	r6, [r4, #8]
 800c710:	1bf6      	subs	r6, r6, r7
 800c712:	4433      	add	r3, r6
 800c714:	f1c6 0902 	rsb	r9, r6, #2
 800c718:	6123      	str	r3, [r4, #16]
 800c71a:	4649      	mov	r1, r9
 800c71c:	4620      	mov	r0, r4
 800c71e:	f001 f911 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800c722:	b338      	cbz	r0, 800c774 <ucdr_deserialize_uint16_t+0xc0>
 800c724:	7d23      	ldrb	r3, [r4, #20]
 800c726:	2b01      	cmp	r3, #1
 800c728:	d034      	beq.n	800c794 <ucdr_deserialize_uint16_t+0xe0>
 800c72a:	787b      	ldrb	r3, [r7, #1]
 800c72c:	702b      	strb	r3, [r5, #0]
 800c72e:	783b      	ldrb	r3, [r7, #0]
 800c730:	706b      	strb	r3, [r5, #1]
 800c732:	6923      	ldr	r3, [r4, #16]
 800c734:	68a2      	ldr	r2, [r4, #8]
 800c736:	7da0      	ldrb	r0, [r4, #22]
 800c738:	2102      	movs	r1, #2
 800c73a:	3302      	adds	r3, #2
 800c73c:	444a      	add	r2, r9
 800c73e:	1b9b      	subs	r3, r3, r6
 800c740:	7561      	strb	r1, [r4, #21]
 800c742:	60a2      	str	r2, [r4, #8]
 800c744:	6123      	str	r3, [r4, #16]
 800c746:	f080 0001 	eor.w	r0, r0, #1
 800c74a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c74e:	2102      	movs	r1, #2
 800c750:	4620      	mov	r0, r4
 800c752:	f001 f8f7 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800c756:	2800      	cmp	r0, #0
 800c758:	d0cf      	beq.n	800c6fa <ucdr_deserialize_uint16_t+0x46>
 800c75a:	7d23      	ldrb	r3, [r4, #20]
 800c75c:	68a2      	ldr	r2, [r4, #8]
 800c75e:	2b01      	cmp	r3, #1
 800c760:	d015      	beq.n	800c78e <ucdr_deserialize_uint16_t+0xda>
 800c762:	7853      	ldrb	r3, [r2, #1]
 800c764:	702b      	strb	r3, [r5, #0]
 800c766:	68a3      	ldr	r3, [r4, #8]
 800c768:	781b      	ldrb	r3, [r3, #0]
 800c76a:	706b      	strb	r3, [r5, #1]
 800c76c:	e7bd      	b.n	800c6ea <ucdr_deserialize_uint16_t+0x36>
 800c76e:	881b      	ldrh	r3, [r3, #0]
 800c770:	802b      	strh	r3, [r5, #0]
 800c772:	e7ba      	b.n	800c6ea <ucdr_deserialize_uint16_t+0x36>
 800c774:	68a2      	ldr	r2, [r4, #8]
 800c776:	6923      	ldr	r3, [r4, #16]
 800c778:	7da0      	ldrb	r0, [r4, #22]
 800c77a:	f884 8015 	strb.w	r8, [r4, #21]
 800c77e:	1b92      	subs	r2, r2, r6
 800c780:	1b9b      	subs	r3, r3, r6
 800c782:	60a2      	str	r2, [r4, #8]
 800c784:	6123      	str	r3, [r4, #16]
 800c786:	f080 0001 	eor.w	r0, r0, #1
 800c78a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c78e:	8813      	ldrh	r3, [r2, #0]
 800c790:	802b      	strh	r3, [r5, #0]
 800c792:	e7aa      	b.n	800c6ea <ucdr_deserialize_uint16_t+0x36>
 800c794:	4639      	mov	r1, r7
 800c796:	4632      	mov	r2, r6
 800c798:	4628      	mov	r0, r5
 800c79a:	f00f ffa2 	bl	801c6e2 <memcpy>
 800c79e:	68a1      	ldr	r1, [r4, #8]
 800c7a0:	464a      	mov	r2, r9
 800c7a2:	19a8      	adds	r0, r5, r6
 800c7a4:	f00f ff9d 	bl	801c6e2 <memcpy>
 800c7a8:	e7c3      	b.n	800c732 <ucdr_deserialize_uint16_t+0x7e>
 800c7aa:	bf00      	nop

0800c7ac <ucdr_deserialize_endian_uint16_t>:
 800c7ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c7b0:	460e      	mov	r6, r1
 800c7b2:	2102      	movs	r1, #2
 800c7b4:	4604      	mov	r4, r0
 800c7b6:	4615      	mov	r5, r2
 800c7b8:	f001 f918 	bl	800d9ec <ucdr_buffer_alignment>
 800c7bc:	4601      	mov	r1, r0
 800c7be:	4620      	mov	r0, r4
 800c7c0:	f894 9015 	ldrb.w	r9, [r4, #21]
 800c7c4:	f001 f956 	bl	800da74 <ucdr_advance_buffer>
 800c7c8:	2102      	movs	r1, #2
 800c7ca:	4620      	mov	r0, r4
 800c7cc:	f001 f8ae 	bl	800d92c <ucdr_check_buffer_available_for>
 800c7d0:	bb60      	cbnz	r0, 800c82c <ucdr_deserialize_endian_uint16_t+0x80>
 800c7d2:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800c7d6:	4547      	cmp	r7, r8
 800c7d8:	d923      	bls.n	800c822 <ucdr_deserialize_endian_uint16_t+0x76>
 800c7da:	6923      	ldr	r3, [r4, #16]
 800c7dc:	60a7      	str	r7, [r4, #8]
 800c7de:	eba7 0708 	sub.w	r7, r7, r8
 800c7e2:	443b      	add	r3, r7
 800c7e4:	f1c7 0a02 	rsb	sl, r7, #2
 800c7e8:	6123      	str	r3, [r4, #16]
 800c7ea:	4651      	mov	r1, sl
 800c7ec:	4620      	mov	r0, r4
 800c7ee:	f001 f8a9 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800c7f2:	2800      	cmp	r0, #0
 800c7f4:	d032      	beq.n	800c85c <ucdr_deserialize_endian_uint16_t+0xb0>
 800c7f6:	2e01      	cmp	r6, #1
 800c7f8:	d03d      	beq.n	800c876 <ucdr_deserialize_endian_uint16_t+0xca>
 800c7fa:	f898 3001 	ldrb.w	r3, [r8, #1]
 800c7fe:	702b      	strb	r3, [r5, #0]
 800c800:	f898 3000 	ldrb.w	r3, [r8]
 800c804:	706b      	strb	r3, [r5, #1]
 800c806:	6923      	ldr	r3, [r4, #16]
 800c808:	68a2      	ldr	r2, [r4, #8]
 800c80a:	7da0      	ldrb	r0, [r4, #22]
 800c80c:	2102      	movs	r1, #2
 800c80e:	3302      	adds	r3, #2
 800c810:	4452      	add	r2, sl
 800c812:	1bdb      	subs	r3, r3, r7
 800c814:	7561      	strb	r1, [r4, #21]
 800c816:	60a2      	str	r2, [r4, #8]
 800c818:	6123      	str	r3, [r4, #16]
 800c81a:	f080 0001 	eor.w	r0, r0, #1
 800c81e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c822:	2102      	movs	r1, #2
 800c824:	4620      	mov	r0, r4
 800c826:	f001 f88d 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800c82a:	b178      	cbz	r0, 800c84c <ucdr_deserialize_endian_uint16_t+0xa0>
 800c82c:	2e01      	cmp	r6, #1
 800c82e:	68a3      	ldr	r3, [r4, #8]
 800c830:	d011      	beq.n	800c856 <ucdr_deserialize_endian_uint16_t+0xaa>
 800c832:	785b      	ldrb	r3, [r3, #1]
 800c834:	702b      	strb	r3, [r5, #0]
 800c836:	68a3      	ldr	r3, [r4, #8]
 800c838:	781b      	ldrb	r3, [r3, #0]
 800c83a:	706b      	strb	r3, [r5, #1]
 800c83c:	68a2      	ldr	r2, [r4, #8]
 800c83e:	6923      	ldr	r3, [r4, #16]
 800c840:	3202      	adds	r2, #2
 800c842:	3302      	adds	r3, #2
 800c844:	2102      	movs	r1, #2
 800c846:	60a2      	str	r2, [r4, #8]
 800c848:	6123      	str	r3, [r4, #16]
 800c84a:	7561      	strb	r1, [r4, #21]
 800c84c:	7da0      	ldrb	r0, [r4, #22]
 800c84e:	f080 0001 	eor.w	r0, r0, #1
 800c852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c856:	881b      	ldrh	r3, [r3, #0]
 800c858:	802b      	strh	r3, [r5, #0]
 800c85a:	e7ef      	b.n	800c83c <ucdr_deserialize_endian_uint16_t+0x90>
 800c85c:	68a2      	ldr	r2, [r4, #8]
 800c85e:	6923      	ldr	r3, [r4, #16]
 800c860:	7da0      	ldrb	r0, [r4, #22]
 800c862:	f884 9015 	strb.w	r9, [r4, #21]
 800c866:	1bd2      	subs	r2, r2, r7
 800c868:	1bdb      	subs	r3, r3, r7
 800c86a:	60a2      	str	r2, [r4, #8]
 800c86c:	6123      	str	r3, [r4, #16]
 800c86e:	f080 0001 	eor.w	r0, r0, #1
 800c872:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c876:	4641      	mov	r1, r8
 800c878:	463a      	mov	r2, r7
 800c87a:	4628      	mov	r0, r5
 800c87c:	f00f ff31 	bl	801c6e2 <memcpy>
 800c880:	68a1      	ldr	r1, [r4, #8]
 800c882:	4652      	mov	r2, sl
 800c884:	19e8      	adds	r0, r5, r7
 800c886:	f00f ff2c 	bl	801c6e2 <memcpy>
 800c88a:	e7bc      	b.n	800c806 <ucdr_deserialize_endian_uint16_t+0x5a>

0800c88c <ucdr_serialize_uint32_t>:
 800c88c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c890:	b082      	sub	sp, #8
 800c892:	4604      	mov	r4, r0
 800c894:	9101      	str	r1, [sp, #4]
 800c896:	2104      	movs	r1, #4
 800c898:	f001 f8a8 	bl	800d9ec <ucdr_buffer_alignment>
 800c89c:	4601      	mov	r1, r0
 800c89e:	4620      	mov	r0, r4
 800c8a0:	7d67      	ldrb	r7, [r4, #21]
 800c8a2:	f001 f8e7 	bl	800da74 <ucdr_advance_buffer>
 800c8a6:	2104      	movs	r1, #4
 800c8a8:	4620      	mov	r0, r4
 800c8aa:	f001 f83f 	bl	800d92c <ucdr_check_buffer_available_for>
 800c8ae:	b300      	cbz	r0, 800c8f2 <ucdr_serialize_uint32_t+0x66>
 800c8b0:	7d22      	ldrb	r2, [r4, #20]
 800c8b2:	68a3      	ldr	r3, [r4, #8]
 800c8b4:	2a01      	cmp	r2, #1
 800c8b6:	d05d      	beq.n	800c974 <ucdr_serialize_uint32_t+0xe8>
 800c8b8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c8bc:	701a      	strb	r2, [r3, #0]
 800c8be:	68a3      	ldr	r3, [r4, #8]
 800c8c0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c8c4:	705a      	strb	r2, [r3, #1]
 800c8c6:	68a3      	ldr	r3, [r4, #8]
 800c8c8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c8cc:	709a      	strb	r2, [r3, #2]
 800c8ce:	68a3      	ldr	r3, [r4, #8]
 800c8d0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c8d4:	70da      	strb	r2, [r3, #3]
 800c8d6:	68a2      	ldr	r2, [r4, #8]
 800c8d8:	6923      	ldr	r3, [r4, #16]
 800c8da:	3204      	adds	r2, #4
 800c8dc:	3304      	adds	r3, #4
 800c8de:	2104      	movs	r1, #4
 800c8e0:	60a2      	str	r2, [r4, #8]
 800c8e2:	6123      	str	r3, [r4, #16]
 800c8e4:	7561      	strb	r1, [r4, #21]
 800c8e6:	7da0      	ldrb	r0, [r4, #22]
 800c8e8:	f080 0001 	eor.w	r0, r0, #1
 800c8ec:	b002      	add	sp, #8
 800c8ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8f2:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c8f6:	42ab      	cmp	r3, r5
 800c8f8:	d92e      	bls.n	800c958 <ucdr_serialize_uint32_t+0xcc>
 800c8fa:	1b5e      	subs	r6, r3, r5
 800c8fc:	60a3      	str	r3, [r4, #8]
 800c8fe:	6923      	ldr	r3, [r4, #16]
 800c900:	f1c6 0804 	rsb	r8, r6, #4
 800c904:	4433      	add	r3, r6
 800c906:	6123      	str	r3, [r4, #16]
 800c908:	4641      	mov	r1, r8
 800c90a:	4620      	mov	r0, r4
 800c90c:	f001 f81a 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800c910:	b398      	cbz	r0, 800c97a <ucdr_serialize_uint32_t+0xee>
 800c912:	7d23      	ldrb	r3, [r4, #20]
 800c914:	2b01      	cmp	r3, #1
 800c916:	d046      	beq.n	800c9a6 <ucdr_serialize_uint32_t+0x11a>
 800c918:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c91c:	702b      	strb	r3, [r5, #0]
 800c91e:	2e01      	cmp	r6, #1
 800c920:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c924:	706b      	strb	r3, [r5, #1]
 800c926:	d035      	beq.n	800c994 <ucdr_serialize_uint32_t+0x108>
 800c928:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c92c:	70ab      	strb	r3, [r5, #2]
 800c92e:	2e02      	cmp	r6, #2
 800c930:	d034      	beq.n	800c99c <ucdr_serialize_uint32_t+0x110>
 800c932:	3503      	adds	r5, #3
 800c934:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c938:	702b      	strb	r3, [r5, #0]
 800c93a:	6923      	ldr	r3, [r4, #16]
 800c93c:	68a2      	ldr	r2, [r4, #8]
 800c93e:	7da0      	ldrb	r0, [r4, #22]
 800c940:	3304      	adds	r3, #4
 800c942:	4442      	add	r2, r8
 800c944:	1b9b      	subs	r3, r3, r6
 800c946:	2104      	movs	r1, #4
 800c948:	f080 0001 	eor.w	r0, r0, #1
 800c94c:	60a2      	str	r2, [r4, #8]
 800c94e:	6123      	str	r3, [r4, #16]
 800c950:	7561      	strb	r1, [r4, #21]
 800c952:	b002      	add	sp, #8
 800c954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c958:	2104      	movs	r1, #4
 800c95a:	4620      	mov	r0, r4
 800c95c:	f000 fff2 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800c960:	2800      	cmp	r0, #0
 800c962:	d0c0      	beq.n	800c8e6 <ucdr_serialize_uint32_t+0x5a>
 800c964:	7d23      	ldrb	r3, [r4, #20]
 800c966:	68a2      	ldr	r2, [r4, #8]
 800c968:	2b01      	cmp	r3, #1
 800c96a:	d019      	beq.n	800c9a0 <ucdr_serialize_uint32_t+0x114>
 800c96c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c970:	7013      	strb	r3, [r2, #0]
 800c972:	e7a4      	b.n	800c8be <ucdr_serialize_uint32_t+0x32>
 800c974:	9a01      	ldr	r2, [sp, #4]
 800c976:	601a      	str	r2, [r3, #0]
 800c978:	e7ad      	b.n	800c8d6 <ucdr_serialize_uint32_t+0x4a>
 800c97a:	68a2      	ldr	r2, [r4, #8]
 800c97c:	6923      	ldr	r3, [r4, #16]
 800c97e:	7da0      	ldrb	r0, [r4, #22]
 800c980:	7567      	strb	r7, [r4, #21]
 800c982:	1b92      	subs	r2, r2, r6
 800c984:	1b9b      	subs	r3, r3, r6
 800c986:	f080 0001 	eor.w	r0, r0, #1
 800c98a:	60a2      	str	r2, [r4, #8]
 800c98c:	6123      	str	r3, [r4, #16]
 800c98e:	b002      	add	sp, #8
 800c990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c994:	68a3      	ldr	r3, [r4, #8]
 800c996:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c99a:	701a      	strb	r2, [r3, #0]
 800c99c:	68a5      	ldr	r5, [r4, #8]
 800c99e:	e7c9      	b.n	800c934 <ucdr_serialize_uint32_t+0xa8>
 800c9a0:	9b01      	ldr	r3, [sp, #4]
 800c9a2:	6013      	str	r3, [r2, #0]
 800c9a4:	e797      	b.n	800c8d6 <ucdr_serialize_uint32_t+0x4a>
 800c9a6:	4628      	mov	r0, r5
 800c9a8:	ad01      	add	r5, sp, #4
 800c9aa:	4632      	mov	r2, r6
 800c9ac:	4629      	mov	r1, r5
 800c9ae:	f00f fe98 	bl	801c6e2 <memcpy>
 800c9b2:	68a0      	ldr	r0, [r4, #8]
 800c9b4:	4642      	mov	r2, r8
 800c9b6:	19a9      	adds	r1, r5, r6
 800c9b8:	f00f fe93 	bl	801c6e2 <memcpy>
 800c9bc:	e7bd      	b.n	800c93a <ucdr_serialize_uint32_t+0xae>
 800c9be:	bf00      	nop

0800c9c0 <ucdr_serialize_endian_uint32_t>:
 800c9c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c9c4:	b083      	sub	sp, #12
 800c9c6:	460d      	mov	r5, r1
 800c9c8:	2104      	movs	r1, #4
 800c9ca:	4604      	mov	r4, r0
 800c9cc:	9201      	str	r2, [sp, #4]
 800c9ce:	f001 f80d 	bl	800d9ec <ucdr_buffer_alignment>
 800c9d2:	4601      	mov	r1, r0
 800c9d4:	4620      	mov	r0, r4
 800c9d6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c9da:	f001 f84b 	bl	800da74 <ucdr_advance_buffer>
 800c9de:	2104      	movs	r1, #4
 800c9e0:	4620      	mov	r0, r4
 800c9e2:	f000 ffa3 	bl	800d92c <ucdr_check_buffer_available_for>
 800c9e6:	2800      	cmp	r0, #0
 800c9e8:	d137      	bne.n	800ca5a <ucdr_serialize_endian_uint32_t+0x9a>
 800c9ea:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800c9ee:	42b7      	cmp	r7, r6
 800c9f0:	d92e      	bls.n	800ca50 <ucdr_serialize_endian_uint32_t+0x90>
 800c9f2:	6923      	ldr	r3, [r4, #16]
 800c9f4:	60a7      	str	r7, [r4, #8]
 800c9f6:	1bbf      	subs	r7, r7, r6
 800c9f8:	443b      	add	r3, r7
 800c9fa:	f1c7 0904 	rsb	r9, r7, #4
 800c9fe:	6123      	str	r3, [r4, #16]
 800ca00:	4649      	mov	r1, r9
 800ca02:	4620      	mov	r0, r4
 800ca04:	f000 ff9e 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800ca08:	2800      	cmp	r0, #0
 800ca0a:	d049      	beq.n	800caa0 <ucdr_serialize_endian_uint32_t+0xe0>
 800ca0c:	2d01      	cmp	r5, #1
 800ca0e:	d05b      	beq.n	800cac8 <ucdr_serialize_endian_uint32_t+0x108>
 800ca10:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ca14:	7033      	strb	r3, [r6, #0]
 800ca16:	2f01      	cmp	r7, #1
 800ca18:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800ca1c:	7073      	strb	r3, [r6, #1]
 800ca1e:	d04d      	beq.n	800cabc <ucdr_serialize_endian_uint32_t+0xfc>
 800ca20:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800ca24:	70b3      	strb	r3, [r6, #2]
 800ca26:	2f02      	cmp	r7, #2
 800ca28:	d04c      	beq.n	800cac4 <ucdr_serialize_endian_uint32_t+0x104>
 800ca2a:	3603      	adds	r6, #3
 800ca2c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800ca30:	7033      	strb	r3, [r6, #0]
 800ca32:	6923      	ldr	r3, [r4, #16]
 800ca34:	68a2      	ldr	r2, [r4, #8]
 800ca36:	7da0      	ldrb	r0, [r4, #22]
 800ca38:	3304      	adds	r3, #4
 800ca3a:	444a      	add	r2, r9
 800ca3c:	1bdb      	subs	r3, r3, r7
 800ca3e:	2104      	movs	r1, #4
 800ca40:	f080 0001 	eor.w	r0, r0, #1
 800ca44:	60a2      	str	r2, [r4, #8]
 800ca46:	6123      	str	r3, [r4, #16]
 800ca48:	7561      	strb	r1, [r4, #21]
 800ca4a:	b003      	add	sp, #12
 800ca4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca50:	2104      	movs	r1, #4
 800ca52:	4620      	mov	r0, r4
 800ca54:	f000 ff76 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800ca58:	b1c8      	cbz	r0, 800ca8e <ucdr_serialize_endian_uint32_t+0xce>
 800ca5a:	2d01      	cmp	r5, #1
 800ca5c:	68a3      	ldr	r3, [r4, #8]
 800ca5e:	d01c      	beq.n	800ca9a <ucdr_serialize_endian_uint32_t+0xda>
 800ca60:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ca64:	701a      	strb	r2, [r3, #0]
 800ca66:	68a3      	ldr	r3, [r4, #8]
 800ca68:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ca6c:	705a      	strb	r2, [r3, #1]
 800ca6e:	68a3      	ldr	r3, [r4, #8]
 800ca70:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ca74:	709a      	strb	r2, [r3, #2]
 800ca76:	68a3      	ldr	r3, [r4, #8]
 800ca78:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ca7c:	70da      	strb	r2, [r3, #3]
 800ca7e:	68a2      	ldr	r2, [r4, #8]
 800ca80:	6923      	ldr	r3, [r4, #16]
 800ca82:	3204      	adds	r2, #4
 800ca84:	3304      	adds	r3, #4
 800ca86:	2104      	movs	r1, #4
 800ca88:	60a2      	str	r2, [r4, #8]
 800ca8a:	6123      	str	r3, [r4, #16]
 800ca8c:	7561      	strb	r1, [r4, #21]
 800ca8e:	7da0      	ldrb	r0, [r4, #22]
 800ca90:	f080 0001 	eor.w	r0, r0, #1
 800ca94:	b003      	add	sp, #12
 800ca96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca9a:	9a01      	ldr	r2, [sp, #4]
 800ca9c:	601a      	str	r2, [r3, #0]
 800ca9e:	e7ee      	b.n	800ca7e <ucdr_serialize_endian_uint32_t+0xbe>
 800caa0:	68a2      	ldr	r2, [r4, #8]
 800caa2:	6923      	ldr	r3, [r4, #16]
 800caa4:	7da0      	ldrb	r0, [r4, #22]
 800caa6:	f884 8015 	strb.w	r8, [r4, #21]
 800caaa:	1bd2      	subs	r2, r2, r7
 800caac:	1bdb      	subs	r3, r3, r7
 800caae:	f080 0001 	eor.w	r0, r0, #1
 800cab2:	60a2      	str	r2, [r4, #8]
 800cab4:	6123      	str	r3, [r4, #16]
 800cab6:	b003      	add	sp, #12
 800cab8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cabc:	68a3      	ldr	r3, [r4, #8]
 800cabe:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800cac2:	701a      	strb	r2, [r3, #0]
 800cac4:	68a6      	ldr	r6, [r4, #8]
 800cac6:	e7b1      	b.n	800ca2c <ucdr_serialize_endian_uint32_t+0x6c>
 800cac8:	ad01      	add	r5, sp, #4
 800caca:	463a      	mov	r2, r7
 800cacc:	4629      	mov	r1, r5
 800cace:	4630      	mov	r0, r6
 800cad0:	f00f fe07 	bl	801c6e2 <memcpy>
 800cad4:	68a0      	ldr	r0, [r4, #8]
 800cad6:	464a      	mov	r2, r9
 800cad8:	19e9      	adds	r1, r5, r7
 800cada:	f00f fe02 	bl	801c6e2 <memcpy>
 800cade:	e7a8      	b.n	800ca32 <ucdr_serialize_endian_uint32_t+0x72>

0800cae0 <ucdr_deserialize_uint32_t>:
 800cae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cae4:	460d      	mov	r5, r1
 800cae6:	2104      	movs	r1, #4
 800cae8:	4604      	mov	r4, r0
 800caea:	f000 ff7f 	bl	800d9ec <ucdr_buffer_alignment>
 800caee:	4601      	mov	r1, r0
 800caf0:	4620      	mov	r0, r4
 800caf2:	f894 8015 	ldrb.w	r8, [r4, #21]
 800caf6:	f000 ffbd 	bl	800da74 <ucdr_advance_buffer>
 800cafa:	2104      	movs	r1, #4
 800cafc:	4620      	mov	r0, r4
 800cafe:	f000 ff15 	bl	800d92c <ucdr_check_buffer_available_for>
 800cb02:	b1d8      	cbz	r0, 800cb3c <ucdr_deserialize_uint32_t+0x5c>
 800cb04:	7d22      	ldrb	r2, [r4, #20]
 800cb06:	68a3      	ldr	r3, [r4, #8]
 800cb08:	2a01      	cmp	r2, #1
 800cb0a:	d052      	beq.n	800cbb2 <ucdr_deserialize_uint32_t+0xd2>
 800cb0c:	78db      	ldrb	r3, [r3, #3]
 800cb0e:	702b      	strb	r3, [r5, #0]
 800cb10:	68a3      	ldr	r3, [r4, #8]
 800cb12:	789b      	ldrb	r3, [r3, #2]
 800cb14:	706b      	strb	r3, [r5, #1]
 800cb16:	68a3      	ldr	r3, [r4, #8]
 800cb18:	785b      	ldrb	r3, [r3, #1]
 800cb1a:	70ab      	strb	r3, [r5, #2]
 800cb1c:	68a3      	ldr	r3, [r4, #8]
 800cb1e:	781b      	ldrb	r3, [r3, #0]
 800cb20:	70eb      	strb	r3, [r5, #3]
 800cb22:	68a2      	ldr	r2, [r4, #8]
 800cb24:	6923      	ldr	r3, [r4, #16]
 800cb26:	3204      	adds	r2, #4
 800cb28:	3304      	adds	r3, #4
 800cb2a:	2104      	movs	r1, #4
 800cb2c:	60a2      	str	r2, [r4, #8]
 800cb2e:	6123      	str	r3, [r4, #16]
 800cb30:	7561      	strb	r1, [r4, #21]
 800cb32:	7da0      	ldrb	r0, [r4, #22]
 800cb34:	f080 0001 	eor.w	r0, r0, #1
 800cb38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb3c:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800cb40:	42b7      	cmp	r7, r6
 800cb42:	d92a      	bls.n	800cb9a <ucdr_deserialize_uint32_t+0xba>
 800cb44:	6923      	ldr	r3, [r4, #16]
 800cb46:	60a7      	str	r7, [r4, #8]
 800cb48:	1bbf      	subs	r7, r7, r6
 800cb4a:	443b      	add	r3, r7
 800cb4c:	f1c7 0904 	rsb	r9, r7, #4
 800cb50:	6123      	str	r3, [r4, #16]
 800cb52:	4649      	mov	r1, r9
 800cb54:	4620      	mov	r0, r4
 800cb56:	f000 fef5 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800cb5a:	b368      	cbz	r0, 800cbb8 <ucdr_deserialize_uint32_t+0xd8>
 800cb5c:	7d23      	ldrb	r3, [r4, #20]
 800cb5e:	2b01      	cmp	r3, #1
 800cb60:	d040      	beq.n	800cbe4 <ucdr_deserialize_uint32_t+0x104>
 800cb62:	78f3      	ldrb	r3, [r6, #3]
 800cb64:	702b      	strb	r3, [r5, #0]
 800cb66:	78b3      	ldrb	r3, [r6, #2]
 800cb68:	706b      	strb	r3, [r5, #1]
 800cb6a:	2f01      	cmp	r7, #1
 800cb6c:	d031      	beq.n	800cbd2 <ucdr_deserialize_uint32_t+0xf2>
 800cb6e:	7873      	ldrb	r3, [r6, #1]
 800cb70:	70ab      	strb	r3, [r5, #2]
 800cb72:	2f02      	cmp	r7, #2
 800cb74:	f105 0503 	add.w	r5, r5, #3
 800cb78:	d02f      	beq.n	800cbda <ucdr_deserialize_uint32_t+0xfa>
 800cb7a:	7833      	ldrb	r3, [r6, #0]
 800cb7c:	702b      	strb	r3, [r5, #0]
 800cb7e:	6923      	ldr	r3, [r4, #16]
 800cb80:	68a2      	ldr	r2, [r4, #8]
 800cb82:	7da0      	ldrb	r0, [r4, #22]
 800cb84:	2104      	movs	r1, #4
 800cb86:	3304      	adds	r3, #4
 800cb88:	444a      	add	r2, r9
 800cb8a:	1bdb      	subs	r3, r3, r7
 800cb8c:	7561      	strb	r1, [r4, #21]
 800cb8e:	60a2      	str	r2, [r4, #8]
 800cb90:	6123      	str	r3, [r4, #16]
 800cb92:	f080 0001 	eor.w	r0, r0, #1
 800cb96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb9a:	2104      	movs	r1, #4
 800cb9c:	4620      	mov	r0, r4
 800cb9e:	f000 fed1 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800cba2:	2800      	cmp	r0, #0
 800cba4:	d0c5      	beq.n	800cb32 <ucdr_deserialize_uint32_t+0x52>
 800cba6:	7d23      	ldrb	r3, [r4, #20]
 800cba8:	68a2      	ldr	r2, [r4, #8]
 800cbaa:	2b01      	cmp	r3, #1
 800cbac:	d017      	beq.n	800cbde <ucdr_deserialize_uint32_t+0xfe>
 800cbae:	78d3      	ldrb	r3, [r2, #3]
 800cbb0:	e7ad      	b.n	800cb0e <ucdr_deserialize_uint32_t+0x2e>
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	602b      	str	r3, [r5, #0]
 800cbb6:	e7b4      	b.n	800cb22 <ucdr_deserialize_uint32_t+0x42>
 800cbb8:	68a2      	ldr	r2, [r4, #8]
 800cbba:	6923      	ldr	r3, [r4, #16]
 800cbbc:	7da0      	ldrb	r0, [r4, #22]
 800cbbe:	f884 8015 	strb.w	r8, [r4, #21]
 800cbc2:	1bd2      	subs	r2, r2, r7
 800cbc4:	1bdb      	subs	r3, r3, r7
 800cbc6:	60a2      	str	r2, [r4, #8]
 800cbc8:	6123      	str	r3, [r4, #16]
 800cbca:	f080 0001 	eor.w	r0, r0, #1
 800cbce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cbd2:	68a3      	ldr	r3, [r4, #8]
 800cbd4:	785b      	ldrb	r3, [r3, #1]
 800cbd6:	70ab      	strb	r3, [r5, #2]
 800cbd8:	3503      	adds	r5, #3
 800cbda:	68a6      	ldr	r6, [r4, #8]
 800cbdc:	e7cd      	b.n	800cb7a <ucdr_deserialize_uint32_t+0x9a>
 800cbde:	6813      	ldr	r3, [r2, #0]
 800cbe0:	602b      	str	r3, [r5, #0]
 800cbe2:	e79e      	b.n	800cb22 <ucdr_deserialize_uint32_t+0x42>
 800cbe4:	4631      	mov	r1, r6
 800cbe6:	463a      	mov	r2, r7
 800cbe8:	4628      	mov	r0, r5
 800cbea:	f00f fd7a 	bl	801c6e2 <memcpy>
 800cbee:	68a1      	ldr	r1, [r4, #8]
 800cbf0:	464a      	mov	r2, r9
 800cbf2:	19e8      	adds	r0, r5, r7
 800cbf4:	f00f fd75 	bl	801c6e2 <memcpy>
 800cbf8:	e7c1      	b.n	800cb7e <ucdr_deserialize_uint32_t+0x9e>
 800cbfa:	bf00      	nop

0800cbfc <ucdr_deserialize_endian_uint32_t>:
 800cbfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc00:	460e      	mov	r6, r1
 800cc02:	2104      	movs	r1, #4
 800cc04:	4604      	mov	r4, r0
 800cc06:	4615      	mov	r5, r2
 800cc08:	f000 fef0 	bl	800d9ec <ucdr_buffer_alignment>
 800cc0c:	4601      	mov	r1, r0
 800cc0e:	4620      	mov	r0, r4
 800cc10:	f894 9015 	ldrb.w	r9, [r4, #21]
 800cc14:	f000 ff2e 	bl	800da74 <ucdr_advance_buffer>
 800cc18:	2104      	movs	r1, #4
 800cc1a:	4620      	mov	r0, r4
 800cc1c:	f000 fe86 	bl	800d92c <ucdr_check_buffer_available_for>
 800cc20:	2800      	cmp	r0, #0
 800cc22:	d137      	bne.n	800cc94 <ucdr_deserialize_endian_uint32_t+0x98>
 800cc24:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800cc28:	42bb      	cmp	r3, r7
 800cc2a:	d92e      	bls.n	800cc8a <ucdr_deserialize_endian_uint32_t+0x8e>
 800cc2c:	eba3 0807 	sub.w	r8, r3, r7
 800cc30:	60a3      	str	r3, [r4, #8]
 800cc32:	6923      	ldr	r3, [r4, #16]
 800cc34:	f1c8 0a04 	rsb	sl, r8, #4
 800cc38:	4443      	add	r3, r8
 800cc3a:	6123      	str	r3, [r4, #16]
 800cc3c:	4651      	mov	r1, sl
 800cc3e:	4620      	mov	r0, r4
 800cc40:	f000 fe80 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800cc44:	2800      	cmp	r0, #0
 800cc46:	d043      	beq.n	800ccd0 <ucdr_deserialize_endian_uint32_t+0xd4>
 800cc48:	2e01      	cmp	r6, #1
 800cc4a:	d056      	beq.n	800ccfa <ucdr_deserialize_endian_uint32_t+0xfe>
 800cc4c:	78fb      	ldrb	r3, [r7, #3]
 800cc4e:	702b      	strb	r3, [r5, #0]
 800cc50:	78bb      	ldrb	r3, [r7, #2]
 800cc52:	706b      	strb	r3, [r5, #1]
 800cc54:	f1b8 0f01 	cmp.w	r8, #1
 800cc58:	d049      	beq.n	800ccee <ucdr_deserialize_endian_uint32_t+0xf2>
 800cc5a:	787b      	ldrb	r3, [r7, #1]
 800cc5c:	70ab      	strb	r3, [r5, #2]
 800cc5e:	f1b8 0f02 	cmp.w	r8, #2
 800cc62:	f105 0503 	add.w	r5, r5, #3
 800cc66:	d046      	beq.n	800ccf6 <ucdr_deserialize_endian_uint32_t+0xfa>
 800cc68:	783b      	ldrb	r3, [r7, #0]
 800cc6a:	702b      	strb	r3, [r5, #0]
 800cc6c:	6923      	ldr	r3, [r4, #16]
 800cc6e:	68a2      	ldr	r2, [r4, #8]
 800cc70:	7da0      	ldrb	r0, [r4, #22]
 800cc72:	2104      	movs	r1, #4
 800cc74:	3304      	adds	r3, #4
 800cc76:	4452      	add	r2, sl
 800cc78:	eba3 0308 	sub.w	r3, r3, r8
 800cc7c:	7561      	strb	r1, [r4, #21]
 800cc7e:	60a2      	str	r2, [r4, #8]
 800cc80:	6123      	str	r3, [r4, #16]
 800cc82:	f080 0001 	eor.w	r0, r0, #1
 800cc86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc8a:	2104      	movs	r1, #4
 800cc8c:	4620      	mov	r0, r4
 800cc8e:	f000 fe59 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800cc92:	b1a8      	cbz	r0, 800ccc0 <ucdr_deserialize_endian_uint32_t+0xc4>
 800cc94:	2e01      	cmp	r6, #1
 800cc96:	68a3      	ldr	r3, [r4, #8]
 800cc98:	d017      	beq.n	800ccca <ucdr_deserialize_endian_uint32_t+0xce>
 800cc9a:	78db      	ldrb	r3, [r3, #3]
 800cc9c:	702b      	strb	r3, [r5, #0]
 800cc9e:	68a3      	ldr	r3, [r4, #8]
 800cca0:	789b      	ldrb	r3, [r3, #2]
 800cca2:	706b      	strb	r3, [r5, #1]
 800cca4:	68a3      	ldr	r3, [r4, #8]
 800cca6:	785b      	ldrb	r3, [r3, #1]
 800cca8:	70ab      	strb	r3, [r5, #2]
 800ccaa:	68a3      	ldr	r3, [r4, #8]
 800ccac:	781b      	ldrb	r3, [r3, #0]
 800ccae:	70eb      	strb	r3, [r5, #3]
 800ccb0:	68a2      	ldr	r2, [r4, #8]
 800ccb2:	6923      	ldr	r3, [r4, #16]
 800ccb4:	3204      	adds	r2, #4
 800ccb6:	3304      	adds	r3, #4
 800ccb8:	2104      	movs	r1, #4
 800ccba:	60a2      	str	r2, [r4, #8]
 800ccbc:	6123      	str	r3, [r4, #16]
 800ccbe:	7561      	strb	r1, [r4, #21]
 800ccc0:	7da0      	ldrb	r0, [r4, #22]
 800ccc2:	f080 0001 	eor.w	r0, r0, #1
 800ccc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	602b      	str	r3, [r5, #0]
 800ccce:	e7ef      	b.n	800ccb0 <ucdr_deserialize_endian_uint32_t+0xb4>
 800ccd0:	68a2      	ldr	r2, [r4, #8]
 800ccd2:	6923      	ldr	r3, [r4, #16]
 800ccd4:	7da0      	ldrb	r0, [r4, #22]
 800ccd6:	f884 9015 	strb.w	r9, [r4, #21]
 800ccda:	eba2 0208 	sub.w	r2, r2, r8
 800ccde:	eba3 0308 	sub.w	r3, r3, r8
 800cce2:	60a2      	str	r2, [r4, #8]
 800cce4:	6123      	str	r3, [r4, #16]
 800cce6:	f080 0001 	eor.w	r0, r0, #1
 800ccea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccee:	68a3      	ldr	r3, [r4, #8]
 800ccf0:	785b      	ldrb	r3, [r3, #1]
 800ccf2:	70ab      	strb	r3, [r5, #2]
 800ccf4:	3503      	adds	r5, #3
 800ccf6:	68a7      	ldr	r7, [r4, #8]
 800ccf8:	e7b6      	b.n	800cc68 <ucdr_deserialize_endian_uint32_t+0x6c>
 800ccfa:	4639      	mov	r1, r7
 800ccfc:	4642      	mov	r2, r8
 800ccfe:	4628      	mov	r0, r5
 800cd00:	f00f fcef 	bl	801c6e2 <memcpy>
 800cd04:	68a1      	ldr	r1, [r4, #8]
 800cd06:	4652      	mov	r2, sl
 800cd08:	eb05 0008 	add.w	r0, r5, r8
 800cd0c:	f00f fce9 	bl	801c6e2 <memcpy>
 800cd10:	e7ac      	b.n	800cc6c <ucdr_deserialize_endian_uint32_t+0x70>
 800cd12:	bf00      	nop

0800cd14 <ucdr_serialize_uint64_t>:
 800cd14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd18:	2108      	movs	r1, #8
 800cd1a:	b082      	sub	sp, #8
 800cd1c:	4604      	mov	r4, r0
 800cd1e:	e9cd 2300 	strd	r2, r3, [sp]
 800cd22:	f000 fe63 	bl	800d9ec <ucdr_buffer_alignment>
 800cd26:	4601      	mov	r1, r0
 800cd28:	4620      	mov	r0, r4
 800cd2a:	7d67      	ldrb	r7, [r4, #21]
 800cd2c:	f000 fea2 	bl	800da74 <ucdr_advance_buffer>
 800cd30:	2108      	movs	r1, #8
 800cd32:	4620      	mov	r0, r4
 800cd34:	f000 fdfa 	bl	800d92c <ucdr_check_buffer_available_for>
 800cd38:	2800      	cmp	r0, #0
 800cd3a:	d14d      	bne.n	800cdd8 <ucdr_serialize_uint64_t+0xc4>
 800cd3c:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800cd40:	42ab      	cmp	r3, r5
 800cd42:	d944      	bls.n	800cdce <ucdr_serialize_uint64_t+0xba>
 800cd44:	1b5e      	subs	r6, r3, r5
 800cd46:	60a3      	str	r3, [r4, #8]
 800cd48:	6923      	ldr	r3, [r4, #16]
 800cd4a:	f1c6 0808 	rsb	r8, r6, #8
 800cd4e:	4433      	add	r3, r6
 800cd50:	6123      	str	r3, [r4, #16]
 800cd52:	4641      	mov	r1, r8
 800cd54:	4620      	mov	r0, r4
 800cd56:	f000 fdf5 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800cd5a:	2800      	cmp	r0, #0
 800cd5c:	d072      	beq.n	800ce44 <ucdr_serialize_uint64_t+0x130>
 800cd5e:	7d23      	ldrb	r3, [r4, #20]
 800cd60:	2b01      	cmp	r3, #1
 800cd62:	f000 8092 	beq.w	800ce8a <ucdr_serialize_uint64_t+0x176>
 800cd66:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cd6a:	702b      	strb	r3, [r5, #0]
 800cd6c:	2e01      	cmp	r6, #1
 800cd6e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800cd72:	706b      	strb	r3, [r5, #1]
 800cd74:	d073      	beq.n	800ce5e <ucdr_serialize_uint64_t+0x14a>
 800cd76:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800cd7a:	70ab      	strb	r3, [r5, #2]
 800cd7c:	2e02      	cmp	r6, #2
 800cd7e:	d072      	beq.n	800ce66 <ucdr_serialize_uint64_t+0x152>
 800cd80:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800cd84:	70eb      	strb	r3, [r5, #3]
 800cd86:	2e03      	cmp	r6, #3
 800cd88:	d071      	beq.n	800ce6e <ucdr_serialize_uint64_t+0x15a>
 800cd8a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800cd8e:	712b      	strb	r3, [r5, #4]
 800cd90:	2e04      	cmp	r6, #4
 800cd92:	d070      	beq.n	800ce76 <ucdr_serialize_uint64_t+0x162>
 800cd94:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800cd98:	716b      	strb	r3, [r5, #5]
 800cd9a:	2e05      	cmp	r6, #5
 800cd9c:	d06f      	beq.n	800ce7e <ucdr_serialize_uint64_t+0x16a>
 800cd9e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800cda2:	71ab      	strb	r3, [r5, #6]
 800cda4:	2e06      	cmp	r6, #6
 800cda6:	d06e      	beq.n	800ce86 <ucdr_serialize_uint64_t+0x172>
 800cda8:	3507      	adds	r5, #7
 800cdaa:	f89d 3000 	ldrb.w	r3, [sp]
 800cdae:	702b      	strb	r3, [r5, #0]
 800cdb0:	6923      	ldr	r3, [r4, #16]
 800cdb2:	68a2      	ldr	r2, [r4, #8]
 800cdb4:	7da0      	ldrb	r0, [r4, #22]
 800cdb6:	3308      	adds	r3, #8
 800cdb8:	4442      	add	r2, r8
 800cdba:	1b9b      	subs	r3, r3, r6
 800cdbc:	2108      	movs	r1, #8
 800cdbe:	f080 0001 	eor.w	r0, r0, #1
 800cdc2:	60a2      	str	r2, [r4, #8]
 800cdc4:	6123      	str	r3, [r4, #16]
 800cdc6:	7561      	strb	r1, [r4, #21]
 800cdc8:	b002      	add	sp, #8
 800cdca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdce:	2108      	movs	r1, #8
 800cdd0:	4620      	mov	r0, r4
 800cdd2:	f000 fdb7 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800cdd6:	b350      	cbz	r0, 800ce2e <ucdr_serialize_uint64_t+0x11a>
 800cdd8:	7d22      	ldrb	r2, [r4, #20]
 800cdda:	68a3      	ldr	r3, [r4, #8]
 800cddc:	2a01      	cmp	r2, #1
 800cdde:	d02c      	beq.n	800ce3a <ucdr_serialize_uint64_t+0x126>
 800cde0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800cde4:	701a      	strb	r2, [r3, #0]
 800cde6:	68a3      	ldr	r3, [r4, #8]
 800cde8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cdec:	705a      	strb	r2, [r3, #1]
 800cdee:	68a3      	ldr	r3, [r4, #8]
 800cdf0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800cdf4:	709a      	strb	r2, [r3, #2]
 800cdf6:	68a3      	ldr	r3, [r4, #8]
 800cdf8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800cdfc:	70da      	strb	r2, [r3, #3]
 800cdfe:	68a3      	ldr	r3, [r4, #8]
 800ce00:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800ce04:	711a      	strb	r2, [r3, #4]
 800ce06:	68a3      	ldr	r3, [r4, #8]
 800ce08:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ce0c:	715a      	strb	r2, [r3, #5]
 800ce0e:	68a3      	ldr	r3, [r4, #8]
 800ce10:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800ce14:	719a      	strb	r2, [r3, #6]
 800ce16:	68a3      	ldr	r3, [r4, #8]
 800ce18:	f89d 2000 	ldrb.w	r2, [sp]
 800ce1c:	71da      	strb	r2, [r3, #7]
 800ce1e:	68a2      	ldr	r2, [r4, #8]
 800ce20:	6923      	ldr	r3, [r4, #16]
 800ce22:	3208      	adds	r2, #8
 800ce24:	3308      	adds	r3, #8
 800ce26:	2108      	movs	r1, #8
 800ce28:	60a2      	str	r2, [r4, #8]
 800ce2a:	6123      	str	r3, [r4, #16]
 800ce2c:	7561      	strb	r1, [r4, #21]
 800ce2e:	7da0      	ldrb	r0, [r4, #22]
 800ce30:	f080 0001 	eor.w	r0, r0, #1
 800ce34:	b002      	add	sp, #8
 800ce36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce3a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ce3e:	6019      	str	r1, [r3, #0]
 800ce40:	605a      	str	r2, [r3, #4]
 800ce42:	e7ec      	b.n	800ce1e <ucdr_serialize_uint64_t+0x10a>
 800ce44:	68a2      	ldr	r2, [r4, #8]
 800ce46:	6923      	ldr	r3, [r4, #16]
 800ce48:	7da0      	ldrb	r0, [r4, #22]
 800ce4a:	7567      	strb	r7, [r4, #21]
 800ce4c:	1b92      	subs	r2, r2, r6
 800ce4e:	1b9b      	subs	r3, r3, r6
 800ce50:	f080 0001 	eor.w	r0, r0, #1
 800ce54:	60a2      	str	r2, [r4, #8]
 800ce56:	6123      	str	r3, [r4, #16]
 800ce58:	b002      	add	sp, #8
 800ce5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce5e:	68a3      	ldr	r3, [r4, #8]
 800ce60:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ce64:	701a      	strb	r2, [r3, #0]
 800ce66:	68a3      	ldr	r3, [r4, #8]
 800ce68:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ce6c:	701a      	strb	r2, [r3, #0]
 800ce6e:	68a3      	ldr	r3, [r4, #8]
 800ce70:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800ce74:	701a      	strb	r2, [r3, #0]
 800ce76:	68a3      	ldr	r3, [r4, #8]
 800ce78:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ce7c:	701a      	strb	r2, [r3, #0]
 800ce7e:	68a3      	ldr	r3, [r4, #8]
 800ce80:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800ce84:	701a      	strb	r2, [r3, #0]
 800ce86:	68a5      	ldr	r5, [r4, #8]
 800ce88:	e78f      	b.n	800cdaa <ucdr_serialize_uint64_t+0x96>
 800ce8a:	4628      	mov	r0, r5
 800ce8c:	466d      	mov	r5, sp
 800ce8e:	4632      	mov	r2, r6
 800ce90:	4629      	mov	r1, r5
 800ce92:	f00f fc26 	bl	801c6e2 <memcpy>
 800ce96:	68a0      	ldr	r0, [r4, #8]
 800ce98:	4642      	mov	r2, r8
 800ce9a:	19a9      	adds	r1, r5, r6
 800ce9c:	f00f fc21 	bl	801c6e2 <memcpy>
 800cea0:	e786      	b.n	800cdb0 <ucdr_serialize_uint64_t+0x9c>
 800cea2:	bf00      	nop

0800cea4 <ucdr_serialize_int16_t>:
 800cea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cea8:	b082      	sub	sp, #8
 800ceaa:	460b      	mov	r3, r1
 800ceac:	2102      	movs	r1, #2
 800ceae:	4604      	mov	r4, r0
 800ceb0:	f8ad 3006 	strh.w	r3, [sp, #6]
 800ceb4:	f000 fd9a 	bl	800d9ec <ucdr_buffer_alignment>
 800ceb8:	4601      	mov	r1, r0
 800ceba:	4620      	mov	r0, r4
 800cebc:	7d67      	ldrb	r7, [r4, #21]
 800cebe:	f000 fdd9 	bl	800da74 <ucdr_advance_buffer>
 800cec2:	2102      	movs	r1, #2
 800cec4:	4620      	mov	r0, r4
 800cec6:	f000 fd31 	bl	800d92c <ucdr_check_buffer_available_for>
 800ceca:	b1c0      	cbz	r0, 800cefe <ucdr_serialize_int16_t+0x5a>
 800cecc:	7d22      	ldrb	r2, [r4, #20]
 800cece:	68a3      	ldr	r3, [r4, #8]
 800ced0:	2a01      	cmp	r2, #1
 800ced2:	d04e      	beq.n	800cf72 <ucdr_serialize_int16_t+0xce>
 800ced4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ced8:	701a      	strb	r2, [r3, #0]
 800ceda:	68a3      	ldr	r3, [r4, #8]
 800cedc:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cee0:	705a      	strb	r2, [r3, #1]
 800cee2:	68a2      	ldr	r2, [r4, #8]
 800cee4:	6923      	ldr	r3, [r4, #16]
 800cee6:	3202      	adds	r2, #2
 800cee8:	3302      	adds	r3, #2
 800ceea:	2102      	movs	r1, #2
 800ceec:	60a2      	str	r2, [r4, #8]
 800ceee:	6123      	str	r3, [r4, #16]
 800cef0:	7561      	strb	r1, [r4, #21]
 800cef2:	7da0      	ldrb	r0, [r4, #22]
 800cef4:	f080 0001 	eor.w	r0, r0, #1
 800cef8:	b002      	add	sp, #8
 800cefa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cefe:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800cf02:	42ab      	cmp	r3, r5
 800cf04:	d923      	bls.n	800cf4e <ucdr_serialize_int16_t+0xaa>
 800cf06:	1b5e      	subs	r6, r3, r5
 800cf08:	60a3      	str	r3, [r4, #8]
 800cf0a:	6923      	ldr	r3, [r4, #16]
 800cf0c:	f1c6 0802 	rsb	r8, r6, #2
 800cf10:	4433      	add	r3, r6
 800cf12:	6123      	str	r3, [r4, #16]
 800cf14:	4641      	mov	r1, r8
 800cf16:	4620      	mov	r0, r4
 800cf18:	f000 fd14 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800cf1c:	b368      	cbz	r0, 800cf7a <ucdr_serialize_int16_t+0xd6>
 800cf1e:	7d23      	ldrb	r3, [r4, #20]
 800cf20:	2b01      	cmp	r3, #1
 800cf22:	d03b      	beq.n	800cf9c <ucdr_serialize_int16_t+0xf8>
 800cf24:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cf28:	702b      	strb	r3, [r5, #0]
 800cf2a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800cf2e:	706b      	strb	r3, [r5, #1]
 800cf30:	6923      	ldr	r3, [r4, #16]
 800cf32:	68a2      	ldr	r2, [r4, #8]
 800cf34:	7da0      	ldrb	r0, [r4, #22]
 800cf36:	3302      	adds	r3, #2
 800cf38:	4442      	add	r2, r8
 800cf3a:	1b9b      	subs	r3, r3, r6
 800cf3c:	2102      	movs	r1, #2
 800cf3e:	f080 0001 	eor.w	r0, r0, #1
 800cf42:	60a2      	str	r2, [r4, #8]
 800cf44:	6123      	str	r3, [r4, #16]
 800cf46:	7561      	strb	r1, [r4, #21]
 800cf48:	b002      	add	sp, #8
 800cf4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf4e:	2102      	movs	r1, #2
 800cf50:	4620      	mov	r0, r4
 800cf52:	f000 fcf7 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800cf56:	2800      	cmp	r0, #0
 800cf58:	d0cb      	beq.n	800cef2 <ucdr_serialize_int16_t+0x4e>
 800cf5a:	7d23      	ldrb	r3, [r4, #20]
 800cf5c:	68a2      	ldr	r2, [r4, #8]
 800cf5e:	2b01      	cmp	r3, #1
 800cf60:	d018      	beq.n	800cf94 <ucdr_serialize_int16_t+0xf0>
 800cf62:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cf66:	7013      	strb	r3, [r2, #0]
 800cf68:	68a3      	ldr	r3, [r4, #8]
 800cf6a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cf6e:	705a      	strb	r2, [r3, #1]
 800cf70:	e7b7      	b.n	800cee2 <ucdr_serialize_int16_t+0x3e>
 800cf72:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800cf76:	801a      	strh	r2, [r3, #0]
 800cf78:	e7b3      	b.n	800cee2 <ucdr_serialize_int16_t+0x3e>
 800cf7a:	68a2      	ldr	r2, [r4, #8]
 800cf7c:	6923      	ldr	r3, [r4, #16]
 800cf7e:	7da0      	ldrb	r0, [r4, #22]
 800cf80:	7567      	strb	r7, [r4, #21]
 800cf82:	1b92      	subs	r2, r2, r6
 800cf84:	1b9b      	subs	r3, r3, r6
 800cf86:	f080 0001 	eor.w	r0, r0, #1
 800cf8a:	60a2      	str	r2, [r4, #8]
 800cf8c:	6123      	str	r3, [r4, #16]
 800cf8e:	b002      	add	sp, #8
 800cf90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf94:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800cf98:	8013      	strh	r3, [r2, #0]
 800cf9a:	e7a2      	b.n	800cee2 <ucdr_serialize_int16_t+0x3e>
 800cf9c:	4628      	mov	r0, r5
 800cf9e:	f10d 0506 	add.w	r5, sp, #6
 800cfa2:	4632      	mov	r2, r6
 800cfa4:	4629      	mov	r1, r5
 800cfa6:	f00f fb9c 	bl	801c6e2 <memcpy>
 800cfaa:	68a0      	ldr	r0, [r4, #8]
 800cfac:	4642      	mov	r2, r8
 800cfae:	19a9      	adds	r1, r5, r6
 800cfb0:	f00f fb97 	bl	801c6e2 <memcpy>
 800cfb4:	e7bc      	b.n	800cf30 <ucdr_serialize_int16_t+0x8c>
 800cfb6:	bf00      	nop

0800cfb8 <ucdr_deserialize_int16_t>:
 800cfb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cfbc:	460d      	mov	r5, r1
 800cfbe:	2102      	movs	r1, #2
 800cfc0:	4604      	mov	r4, r0
 800cfc2:	f000 fd13 	bl	800d9ec <ucdr_buffer_alignment>
 800cfc6:	4601      	mov	r1, r0
 800cfc8:	4620      	mov	r0, r4
 800cfca:	f894 8015 	ldrb.w	r8, [r4, #21]
 800cfce:	f000 fd51 	bl	800da74 <ucdr_advance_buffer>
 800cfd2:	2102      	movs	r1, #2
 800cfd4:	4620      	mov	r0, r4
 800cfd6:	f000 fca9 	bl	800d92c <ucdr_check_buffer_available_for>
 800cfda:	b1a8      	cbz	r0, 800d008 <ucdr_deserialize_int16_t+0x50>
 800cfdc:	7d22      	ldrb	r2, [r4, #20]
 800cfde:	68a3      	ldr	r3, [r4, #8]
 800cfe0:	2a01      	cmp	r2, #1
 800cfe2:	d046      	beq.n	800d072 <ucdr_deserialize_int16_t+0xba>
 800cfe4:	785b      	ldrb	r3, [r3, #1]
 800cfe6:	702b      	strb	r3, [r5, #0]
 800cfe8:	68a3      	ldr	r3, [r4, #8]
 800cfea:	781b      	ldrb	r3, [r3, #0]
 800cfec:	706b      	strb	r3, [r5, #1]
 800cfee:	68a2      	ldr	r2, [r4, #8]
 800cff0:	6923      	ldr	r3, [r4, #16]
 800cff2:	3202      	adds	r2, #2
 800cff4:	3302      	adds	r3, #2
 800cff6:	2102      	movs	r1, #2
 800cff8:	60a2      	str	r2, [r4, #8]
 800cffa:	6123      	str	r3, [r4, #16]
 800cffc:	7561      	strb	r1, [r4, #21]
 800cffe:	7da0      	ldrb	r0, [r4, #22]
 800d000:	f080 0001 	eor.w	r0, r0, #1
 800d004:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d008:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800d00c:	42be      	cmp	r6, r7
 800d00e:	d920      	bls.n	800d052 <ucdr_deserialize_int16_t+0x9a>
 800d010:	6923      	ldr	r3, [r4, #16]
 800d012:	60a6      	str	r6, [r4, #8]
 800d014:	1bf6      	subs	r6, r6, r7
 800d016:	4433      	add	r3, r6
 800d018:	f1c6 0902 	rsb	r9, r6, #2
 800d01c:	6123      	str	r3, [r4, #16]
 800d01e:	4649      	mov	r1, r9
 800d020:	4620      	mov	r0, r4
 800d022:	f000 fc8f 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800d026:	b338      	cbz	r0, 800d078 <ucdr_deserialize_int16_t+0xc0>
 800d028:	7d23      	ldrb	r3, [r4, #20]
 800d02a:	2b01      	cmp	r3, #1
 800d02c:	d034      	beq.n	800d098 <ucdr_deserialize_int16_t+0xe0>
 800d02e:	787b      	ldrb	r3, [r7, #1]
 800d030:	702b      	strb	r3, [r5, #0]
 800d032:	783b      	ldrb	r3, [r7, #0]
 800d034:	706b      	strb	r3, [r5, #1]
 800d036:	6923      	ldr	r3, [r4, #16]
 800d038:	68a2      	ldr	r2, [r4, #8]
 800d03a:	7da0      	ldrb	r0, [r4, #22]
 800d03c:	2102      	movs	r1, #2
 800d03e:	3302      	adds	r3, #2
 800d040:	444a      	add	r2, r9
 800d042:	1b9b      	subs	r3, r3, r6
 800d044:	7561      	strb	r1, [r4, #21]
 800d046:	60a2      	str	r2, [r4, #8]
 800d048:	6123      	str	r3, [r4, #16]
 800d04a:	f080 0001 	eor.w	r0, r0, #1
 800d04e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d052:	2102      	movs	r1, #2
 800d054:	4620      	mov	r0, r4
 800d056:	f000 fc75 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800d05a:	2800      	cmp	r0, #0
 800d05c:	d0cf      	beq.n	800cffe <ucdr_deserialize_int16_t+0x46>
 800d05e:	7d23      	ldrb	r3, [r4, #20]
 800d060:	68a2      	ldr	r2, [r4, #8]
 800d062:	2b01      	cmp	r3, #1
 800d064:	d015      	beq.n	800d092 <ucdr_deserialize_int16_t+0xda>
 800d066:	7853      	ldrb	r3, [r2, #1]
 800d068:	702b      	strb	r3, [r5, #0]
 800d06a:	68a3      	ldr	r3, [r4, #8]
 800d06c:	781b      	ldrb	r3, [r3, #0]
 800d06e:	706b      	strb	r3, [r5, #1]
 800d070:	e7bd      	b.n	800cfee <ucdr_deserialize_int16_t+0x36>
 800d072:	881b      	ldrh	r3, [r3, #0]
 800d074:	802b      	strh	r3, [r5, #0]
 800d076:	e7ba      	b.n	800cfee <ucdr_deserialize_int16_t+0x36>
 800d078:	68a2      	ldr	r2, [r4, #8]
 800d07a:	6923      	ldr	r3, [r4, #16]
 800d07c:	7da0      	ldrb	r0, [r4, #22]
 800d07e:	f884 8015 	strb.w	r8, [r4, #21]
 800d082:	1b92      	subs	r2, r2, r6
 800d084:	1b9b      	subs	r3, r3, r6
 800d086:	60a2      	str	r2, [r4, #8]
 800d088:	6123      	str	r3, [r4, #16]
 800d08a:	f080 0001 	eor.w	r0, r0, #1
 800d08e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d092:	8813      	ldrh	r3, [r2, #0]
 800d094:	802b      	strh	r3, [r5, #0]
 800d096:	e7aa      	b.n	800cfee <ucdr_deserialize_int16_t+0x36>
 800d098:	4639      	mov	r1, r7
 800d09a:	4632      	mov	r2, r6
 800d09c:	4628      	mov	r0, r5
 800d09e:	f00f fb20 	bl	801c6e2 <memcpy>
 800d0a2:	68a1      	ldr	r1, [r4, #8]
 800d0a4:	464a      	mov	r2, r9
 800d0a6:	19a8      	adds	r0, r5, r6
 800d0a8:	f00f fb1b 	bl	801c6e2 <memcpy>
 800d0ac:	e7c3      	b.n	800d036 <ucdr_deserialize_int16_t+0x7e>
 800d0ae:	bf00      	nop

0800d0b0 <ucdr_serialize_int32_t>:
 800d0b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0b4:	b082      	sub	sp, #8
 800d0b6:	4604      	mov	r4, r0
 800d0b8:	9101      	str	r1, [sp, #4]
 800d0ba:	2104      	movs	r1, #4
 800d0bc:	f000 fc96 	bl	800d9ec <ucdr_buffer_alignment>
 800d0c0:	4601      	mov	r1, r0
 800d0c2:	4620      	mov	r0, r4
 800d0c4:	7d67      	ldrb	r7, [r4, #21]
 800d0c6:	f000 fcd5 	bl	800da74 <ucdr_advance_buffer>
 800d0ca:	2104      	movs	r1, #4
 800d0cc:	4620      	mov	r0, r4
 800d0ce:	f000 fc2d 	bl	800d92c <ucdr_check_buffer_available_for>
 800d0d2:	b300      	cbz	r0, 800d116 <ucdr_serialize_int32_t+0x66>
 800d0d4:	7d22      	ldrb	r2, [r4, #20]
 800d0d6:	68a3      	ldr	r3, [r4, #8]
 800d0d8:	2a01      	cmp	r2, #1
 800d0da:	d05d      	beq.n	800d198 <ucdr_serialize_int32_t+0xe8>
 800d0dc:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d0e0:	701a      	strb	r2, [r3, #0]
 800d0e2:	68a3      	ldr	r3, [r4, #8]
 800d0e4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d0e8:	705a      	strb	r2, [r3, #1]
 800d0ea:	68a3      	ldr	r3, [r4, #8]
 800d0ec:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d0f0:	709a      	strb	r2, [r3, #2]
 800d0f2:	68a3      	ldr	r3, [r4, #8]
 800d0f4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d0f8:	70da      	strb	r2, [r3, #3]
 800d0fa:	68a2      	ldr	r2, [r4, #8]
 800d0fc:	6923      	ldr	r3, [r4, #16]
 800d0fe:	3204      	adds	r2, #4
 800d100:	3304      	adds	r3, #4
 800d102:	2104      	movs	r1, #4
 800d104:	60a2      	str	r2, [r4, #8]
 800d106:	6123      	str	r3, [r4, #16]
 800d108:	7561      	strb	r1, [r4, #21]
 800d10a:	7da0      	ldrb	r0, [r4, #22]
 800d10c:	f080 0001 	eor.w	r0, r0, #1
 800d110:	b002      	add	sp, #8
 800d112:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d116:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d11a:	42ab      	cmp	r3, r5
 800d11c:	d92e      	bls.n	800d17c <ucdr_serialize_int32_t+0xcc>
 800d11e:	1b5e      	subs	r6, r3, r5
 800d120:	60a3      	str	r3, [r4, #8]
 800d122:	6923      	ldr	r3, [r4, #16]
 800d124:	f1c6 0804 	rsb	r8, r6, #4
 800d128:	4433      	add	r3, r6
 800d12a:	6123      	str	r3, [r4, #16]
 800d12c:	4641      	mov	r1, r8
 800d12e:	4620      	mov	r0, r4
 800d130:	f000 fc08 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800d134:	b398      	cbz	r0, 800d19e <ucdr_serialize_int32_t+0xee>
 800d136:	7d23      	ldrb	r3, [r4, #20]
 800d138:	2b01      	cmp	r3, #1
 800d13a:	d046      	beq.n	800d1ca <ucdr_serialize_int32_t+0x11a>
 800d13c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d140:	702b      	strb	r3, [r5, #0]
 800d142:	2e01      	cmp	r6, #1
 800d144:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d148:	706b      	strb	r3, [r5, #1]
 800d14a:	d035      	beq.n	800d1b8 <ucdr_serialize_int32_t+0x108>
 800d14c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d150:	70ab      	strb	r3, [r5, #2]
 800d152:	2e02      	cmp	r6, #2
 800d154:	d034      	beq.n	800d1c0 <ucdr_serialize_int32_t+0x110>
 800d156:	3503      	adds	r5, #3
 800d158:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d15c:	702b      	strb	r3, [r5, #0]
 800d15e:	6923      	ldr	r3, [r4, #16]
 800d160:	68a2      	ldr	r2, [r4, #8]
 800d162:	7da0      	ldrb	r0, [r4, #22]
 800d164:	3304      	adds	r3, #4
 800d166:	4442      	add	r2, r8
 800d168:	1b9b      	subs	r3, r3, r6
 800d16a:	2104      	movs	r1, #4
 800d16c:	f080 0001 	eor.w	r0, r0, #1
 800d170:	60a2      	str	r2, [r4, #8]
 800d172:	6123      	str	r3, [r4, #16]
 800d174:	7561      	strb	r1, [r4, #21]
 800d176:	b002      	add	sp, #8
 800d178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d17c:	2104      	movs	r1, #4
 800d17e:	4620      	mov	r0, r4
 800d180:	f000 fbe0 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800d184:	2800      	cmp	r0, #0
 800d186:	d0c0      	beq.n	800d10a <ucdr_serialize_int32_t+0x5a>
 800d188:	7d23      	ldrb	r3, [r4, #20]
 800d18a:	68a2      	ldr	r2, [r4, #8]
 800d18c:	2b01      	cmp	r3, #1
 800d18e:	d019      	beq.n	800d1c4 <ucdr_serialize_int32_t+0x114>
 800d190:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d194:	7013      	strb	r3, [r2, #0]
 800d196:	e7a4      	b.n	800d0e2 <ucdr_serialize_int32_t+0x32>
 800d198:	9a01      	ldr	r2, [sp, #4]
 800d19a:	601a      	str	r2, [r3, #0]
 800d19c:	e7ad      	b.n	800d0fa <ucdr_serialize_int32_t+0x4a>
 800d19e:	68a2      	ldr	r2, [r4, #8]
 800d1a0:	6923      	ldr	r3, [r4, #16]
 800d1a2:	7da0      	ldrb	r0, [r4, #22]
 800d1a4:	7567      	strb	r7, [r4, #21]
 800d1a6:	1b92      	subs	r2, r2, r6
 800d1a8:	1b9b      	subs	r3, r3, r6
 800d1aa:	f080 0001 	eor.w	r0, r0, #1
 800d1ae:	60a2      	str	r2, [r4, #8]
 800d1b0:	6123      	str	r3, [r4, #16]
 800d1b2:	b002      	add	sp, #8
 800d1b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1b8:	68a3      	ldr	r3, [r4, #8]
 800d1ba:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d1be:	701a      	strb	r2, [r3, #0]
 800d1c0:	68a5      	ldr	r5, [r4, #8]
 800d1c2:	e7c9      	b.n	800d158 <ucdr_serialize_int32_t+0xa8>
 800d1c4:	9b01      	ldr	r3, [sp, #4]
 800d1c6:	6013      	str	r3, [r2, #0]
 800d1c8:	e797      	b.n	800d0fa <ucdr_serialize_int32_t+0x4a>
 800d1ca:	4628      	mov	r0, r5
 800d1cc:	ad01      	add	r5, sp, #4
 800d1ce:	4632      	mov	r2, r6
 800d1d0:	4629      	mov	r1, r5
 800d1d2:	f00f fa86 	bl	801c6e2 <memcpy>
 800d1d6:	68a0      	ldr	r0, [r4, #8]
 800d1d8:	4642      	mov	r2, r8
 800d1da:	19a9      	adds	r1, r5, r6
 800d1dc:	f00f fa81 	bl	801c6e2 <memcpy>
 800d1e0:	e7bd      	b.n	800d15e <ucdr_serialize_int32_t+0xae>
 800d1e2:	bf00      	nop

0800d1e4 <ucdr_deserialize_int32_t>:
 800d1e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1e8:	460d      	mov	r5, r1
 800d1ea:	2104      	movs	r1, #4
 800d1ec:	4604      	mov	r4, r0
 800d1ee:	f000 fbfd 	bl	800d9ec <ucdr_buffer_alignment>
 800d1f2:	4601      	mov	r1, r0
 800d1f4:	4620      	mov	r0, r4
 800d1f6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d1fa:	f000 fc3b 	bl	800da74 <ucdr_advance_buffer>
 800d1fe:	2104      	movs	r1, #4
 800d200:	4620      	mov	r0, r4
 800d202:	f000 fb93 	bl	800d92c <ucdr_check_buffer_available_for>
 800d206:	b1d8      	cbz	r0, 800d240 <ucdr_deserialize_int32_t+0x5c>
 800d208:	7d22      	ldrb	r2, [r4, #20]
 800d20a:	68a3      	ldr	r3, [r4, #8]
 800d20c:	2a01      	cmp	r2, #1
 800d20e:	d052      	beq.n	800d2b6 <ucdr_deserialize_int32_t+0xd2>
 800d210:	78db      	ldrb	r3, [r3, #3]
 800d212:	702b      	strb	r3, [r5, #0]
 800d214:	68a3      	ldr	r3, [r4, #8]
 800d216:	789b      	ldrb	r3, [r3, #2]
 800d218:	706b      	strb	r3, [r5, #1]
 800d21a:	68a3      	ldr	r3, [r4, #8]
 800d21c:	785b      	ldrb	r3, [r3, #1]
 800d21e:	70ab      	strb	r3, [r5, #2]
 800d220:	68a3      	ldr	r3, [r4, #8]
 800d222:	781b      	ldrb	r3, [r3, #0]
 800d224:	70eb      	strb	r3, [r5, #3]
 800d226:	68a2      	ldr	r2, [r4, #8]
 800d228:	6923      	ldr	r3, [r4, #16]
 800d22a:	3204      	adds	r2, #4
 800d22c:	3304      	adds	r3, #4
 800d22e:	2104      	movs	r1, #4
 800d230:	60a2      	str	r2, [r4, #8]
 800d232:	6123      	str	r3, [r4, #16]
 800d234:	7561      	strb	r1, [r4, #21]
 800d236:	7da0      	ldrb	r0, [r4, #22]
 800d238:	f080 0001 	eor.w	r0, r0, #1
 800d23c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d240:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800d244:	42b7      	cmp	r7, r6
 800d246:	d92a      	bls.n	800d29e <ucdr_deserialize_int32_t+0xba>
 800d248:	6923      	ldr	r3, [r4, #16]
 800d24a:	60a7      	str	r7, [r4, #8]
 800d24c:	1bbf      	subs	r7, r7, r6
 800d24e:	443b      	add	r3, r7
 800d250:	f1c7 0904 	rsb	r9, r7, #4
 800d254:	6123      	str	r3, [r4, #16]
 800d256:	4649      	mov	r1, r9
 800d258:	4620      	mov	r0, r4
 800d25a:	f000 fb73 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800d25e:	b368      	cbz	r0, 800d2bc <ucdr_deserialize_int32_t+0xd8>
 800d260:	7d23      	ldrb	r3, [r4, #20]
 800d262:	2b01      	cmp	r3, #1
 800d264:	d040      	beq.n	800d2e8 <ucdr_deserialize_int32_t+0x104>
 800d266:	78f3      	ldrb	r3, [r6, #3]
 800d268:	702b      	strb	r3, [r5, #0]
 800d26a:	78b3      	ldrb	r3, [r6, #2]
 800d26c:	706b      	strb	r3, [r5, #1]
 800d26e:	2f01      	cmp	r7, #1
 800d270:	d031      	beq.n	800d2d6 <ucdr_deserialize_int32_t+0xf2>
 800d272:	7873      	ldrb	r3, [r6, #1]
 800d274:	70ab      	strb	r3, [r5, #2]
 800d276:	2f02      	cmp	r7, #2
 800d278:	f105 0503 	add.w	r5, r5, #3
 800d27c:	d02f      	beq.n	800d2de <ucdr_deserialize_int32_t+0xfa>
 800d27e:	7833      	ldrb	r3, [r6, #0]
 800d280:	702b      	strb	r3, [r5, #0]
 800d282:	6923      	ldr	r3, [r4, #16]
 800d284:	68a2      	ldr	r2, [r4, #8]
 800d286:	7da0      	ldrb	r0, [r4, #22]
 800d288:	2104      	movs	r1, #4
 800d28a:	3304      	adds	r3, #4
 800d28c:	444a      	add	r2, r9
 800d28e:	1bdb      	subs	r3, r3, r7
 800d290:	7561      	strb	r1, [r4, #21]
 800d292:	60a2      	str	r2, [r4, #8]
 800d294:	6123      	str	r3, [r4, #16]
 800d296:	f080 0001 	eor.w	r0, r0, #1
 800d29a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d29e:	2104      	movs	r1, #4
 800d2a0:	4620      	mov	r0, r4
 800d2a2:	f000 fb4f 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800d2a6:	2800      	cmp	r0, #0
 800d2a8:	d0c5      	beq.n	800d236 <ucdr_deserialize_int32_t+0x52>
 800d2aa:	7d23      	ldrb	r3, [r4, #20]
 800d2ac:	68a2      	ldr	r2, [r4, #8]
 800d2ae:	2b01      	cmp	r3, #1
 800d2b0:	d017      	beq.n	800d2e2 <ucdr_deserialize_int32_t+0xfe>
 800d2b2:	78d3      	ldrb	r3, [r2, #3]
 800d2b4:	e7ad      	b.n	800d212 <ucdr_deserialize_int32_t+0x2e>
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	602b      	str	r3, [r5, #0]
 800d2ba:	e7b4      	b.n	800d226 <ucdr_deserialize_int32_t+0x42>
 800d2bc:	68a2      	ldr	r2, [r4, #8]
 800d2be:	6923      	ldr	r3, [r4, #16]
 800d2c0:	7da0      	ldrb	r0, [r4, #22]
 800d2c2:	f884 8015 	strb.w	r8, [r4, #21]
 800d2c6:	1bd2      	subs	r2, r2, r7
 800d2c8:	1bdb      	subs	r3, r3, r7
 800d2ca:	60a2      	str	r2, [r4, #8]
 800d2cc:	6123      	str	r3, [r4, #16]
 800d2ce:	f080 0001 	eor.w	r0, r0, #1
 800d2d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2d6:	68a3      	ldr	r3, [r4, #8]
 800d2d8:	785b      	ldrb	r3, [r3, #1]
 800d2da:	70ab      	strb	r3, [r5, #2]
 800d2dc:	3503      	adds	r5, #3
 800d2de:	68a6      	ldr	r6, [r4, #8]
 800d2e0:	e7cd      	b.n	800d27e <ucdr_deserialize_int32_t+0x9a>
 800d2e2:	6813      	ldr	r3, [r2, #0]
 800d2e4:	602b      	str	r3, [r5, #0]
 800d2e6:	e79e      	b.n	800d226 <ucdr_deserialize_int32_t+0x42>
 800d2e8:	4631      	mov	r1, r6
 800d2ea:	463a      	mov	r2, r7
 800d2ec:	4628      	mov	r0, r5
 800d2ee:	f00f f9f8 	bl	801c6e2 <memcpy>
 800d2f2:	68a1      	ldr	r1, [r4, #8]
 800d2f4:	464a      	mov	r2, r9
 800d2f6:	19e8      	adds	r0, r5, r7
 800d2f8:	f00f f9f3 	bl	801c6e2 <memcpy>
 800d2fc:	e7c1      	b.n	800d282 <ucdr_deserialize_int32_t+0x9e>
 800d2fe:	bf00      	nop

0800d300 <ucdr_serialize_double>:
 800d300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d304:	2108      	movs	r1, #8
 800d306:	b082      	sub	sp, #8
 800d308:	4604      	mov	r4, r0
 800d30a:	ed8d 0b00 	vstr	d0, [sp]
 800d30e:	f000 fb6d 	bl	800d9ec <ucdr_buffer_alignment>
 800d312:	4601      	mov	r1, r0
 800d314:	4620      	mov	r0, r4
 800d316:	7d67      	ldrb	r7, [r4, #21]
 800d318:	f000 fbac 	bl	800da74 <ucdr_advance_buffer>
 800d31c:	2108      	movs	r1, #8
 800d31e:	4620      	mov	r0, r4
 800d320:	f000 fb04 	bl	800d92c <ucdr_check_buffer_available_for>
 800d324:	2800      	cmp	r0, #0
 800d326:	d14d      	bne.n	800d3c4 <ucdr_serialize_double+0xc4>
 800d328:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d32c:	42ab      	cmp	r3, r5
 800d32e:	d944      	bls.n	800d3ba <ucdr_serialize_double+0xba>
 800d330:	1b5e      	subs	r6, r3, r5
 800d332:	60a3      	str	r3, [r4, #8]
 800d334:	6923      	ldr	r3, [r4, #16]
 800d336:	f1c6 0808 	rsb	r8, r6, #8
 800d33a:	4433      	add	r3, r6
 800d33c:	6123      	str	r3, [r4, #16]
 800d33e:	4641      	mov	r1, r8
 800d340:	4620      	mov	r0, r4
 800d342:	f000 faff 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800d346:	2800      	cmp	r0, #0
 800d348:	d072      	beq.n	800d430 <ucdr_serialize_double+0x130>
 800d34a:	7d23      	ldrb	r3, [r4, #20]
 800d34c:	2b01      	cmp	r3, #1
 800d34e:	f000 8092 	beq.w	800d476 <ucdr_serialize_double+0x176>
 800d352:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d356:	702b      	strb	r3, [r5, #0]
 800d358:	2e01      	cmp	r6, #1
 800d35a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d35e:	706b      	strb	r3, [r5, #1]
 800d360:	d073      	beq.n	800d44a <ucdr_serialize_double+0x14a>
 800d362:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d366:	70ab      	strb	r3, [r5, #2]
 800d368:	2e02      	cmp	r6, #2
 800d36a:	d072      	beq.n	800d452 <ucdr_serialize_double+0x152>
 800d36c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d370:	70eb      	strb	r3, [r5, #3]
 800d372:	2e03      	cmp	r6, #3
 800d374:	d071      	beq.n	800d45a <ucdr_serialize_double+0x15a>
 800d376:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800d37a:	712b      	strb	r3, [r5, #4]
 800d37c:	2e04      	cmp	r6, #4
 800d37e:	d070      	beq.n	800d462 <ucdr_serialize_double+0x162>
 800d380:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800d384:	716b      	strb	r3, [r5, #5]
 800d386:	2e05      	cmp	r6, #5
 800d388:	d06f      	beq.n	800d46a <ucdr_serialize_double+0x16a>
 800d38a:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800d38e:	71ab      	strb	r3, [r5, #6]
 800d390:	2e06      	cmp	r6, #6
 800d392:	d06e      	beq.n	800d472 <ucdr_serialize_double+0x172>
 800d394:	3507      	adds	r5, #7
 800d396:	f89d 3000 	ldrb.w	r3, [sp]
 800d39a:	702b      	strb	r3, [r5, #0]
 800d39c:	6923      	ldr	r3, [r4, #16]
 800d39e:	68a2      	ldr	r2, [r4, #8]
 800d3a0:	7da0      	ldrb	r0, [r4, #22]
 800d3a2:	3308      	adds	r3, #8
 800d3a4:	4442      	add	r2, r8
 800d3a6:	1b9b      	subs	r3, r3, r6
 800d3a8:	2108      	movs	r1, #8
 800d3aa:	f080 0001 	eor.w	r0, r0, #1
 800d3ae:	60a2      	str	r2, [r4, #8]
 800d3b0:	6123      	str	r3, [r4, #16]
 800d3b2:	7561      	strb	r1, [r4, #21]
 800d3b4:	b002      	add	sp, #8
 800d3b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3ba:	2108      	movs	r1, #8
 800d3bc:	4620      	mov	r0, r4
 800d3be:	f000 fac1 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800d3c2:	b350      	cbz	r0, 800d41a <ucdr_serialize_double+0x11a>
 800d3c4:	7d22      	ldrb	r2, [r4, #20]
 800d3c6:	68a3      	ldr	r3, [r4, #8]
 800d3c8:	2a01      	cmp	r2, #1
 800d3ca:	d02c      	beq.n	800d426 <ucdr_serialize_double+0x126>
 800d3cc:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d3d0:	701a      	strb	r2, [r3, #0]
 800d3d2:	68a3      	ldr	r3, [r4, #8]
 800d3d4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d3d8:	705a      	strb	r2, [r3, #1]
 800d3da:	68a3      	ldr	r3, [r4, #8]
 800d3dc:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d3e0:	709a      	strb	r2, [r3, #2]
 800d3e2:	68a3      	ldr	r3, [r4, #8]
 800d3e4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d3e8:	70da      	strb	r2, [r3, #3]
 800d3ea:	68a3      	ldr	r3, [r4, #8]
 800d3ec:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d3f0:	711a      	strb	r2, [r3, #4]
 800d3f2:	68a3      	ldr	r3, [r4, #8]
 800d3f4:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d3f8:	715a      	strb	r2, [r3, #5]
 800d3fa:	68a3      	ldr	r3, [r4, #8]
 800d3fc:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d400:	719a      	strb	r2, [r3, #6]
 800d402:	68a3      	ldr	r3, [r4, #8]
 800d404:	f89d 2000 	ldrb.w	r2, [sp]
 800d408:	71da      	strb	r2, [r3, #7]
 800d40a:	68a2      	ldr	r2, [r4, #8]
 800d40c:	6923      	ldr	r3, [r4, #16]
 800d40e:	3208      	adds	r2, #8
 800d410:	3308      	adds	r3, #8
 800d412:	2108      	movs	r1, #8
 800d414:	60a2      	str	r2, [r4, #8]
 800d416:	6123      	str	r3, [r4, #16]
 800d418:	7561      	strb	r1, [r4, #21]
 800d41a:	7da0      	ldrb	r0, [r4, #22]
 800d41c:	f080 0001 	eor.w	r0, r0, #1
 800d420:	b002      	add	sp, #8
 800d422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d426:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d42a:	6019      	str	r1, [r3, #0]
 800d42c:	605a      	str	r2, [r3, #4]
 800d42e:	e7ec      	b.n	800d40a <ucdr_serialize_double+0x10a>
 800d430:	68a2      	ldr	r2, [r4, #8]
 800d432:	6923      	ldr	r3, [r4, #16]
 800d434:	7da0      	ldrb	r0, [r4, #22]
 800d436:	7567      	strb	r7, [r4, #21]
 800d438:	1b92      	subs	r2, r2, r6
 800d43a:	1b9b      	subs	r3, r3, r6
 800d43c:	f080 0001 	eor.w	r0, r0, #1
 800d440:	60a2      	str	r2, [r4, #8]
 800d442:	6123      	str	r3, [r4, #16]
 800d444:	b002      	add	sp, #8
 800d446:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d44a:	68a3      	ldr	r3, [r4, #8]
 800d44c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d450:	701a      	strb	r2, [r3, #0]
 800d452:	68a3      	ldr	r3, [r4, #8]
 800d454:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d458:	701a      	strb	r2, [r3, #0]
 800d45a:	68a3      	ldr	r3, [r4, #8]
 800d45c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d460:	701a      	strb	r2, [r3, #0]
 800d462:	68a3      	ldr	r3, [r4, #8]
 800d464:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d468:	701a      	strb	r2, [r3, #0]
 800d46a:	68a3      	ldr	r3, [r4, #8]
 800d46c:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d470:	701a      	strb	r2, [r3, #0]
 800d472:	68a5      	ldr	r5, [r4, #8]
 800d474:	e78f      	b.n	800d396 <ucdr_serialize_double+0x96>
 800d476:	4628      	mov	r0, r5
 800d478:	466d      	mov	r5, sp
 800d47a:	4632      	mov	r2, r6
 800d47c:	4629      	mov	r1, r5
 800d47e:	f00f f930 	bl	801c6e2 <memcpy>
 800d482:	68a0      	ldr	r0, [r4, #8]
 800d484:	4642      	mov	r2, r8
 800d486:	19a9      	adds	r1, r5, r6
 800d488:	f00f f92b 	bl	801c6e2 <memcpy>
 800d48c:	e786      	b.n	800d39c <ucdr_serialize_double+0x9c>
 800d48e:	bf00      	nop

0800d490 <ucdr_serialize_endian_double>:
 800d490:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d494:	460e      	mov	r6, r1
 800d496:	b083      	sub	sp, #12
 800d498:	2108      	movs	r1, #8
 800d49a:	4604      	mov	r4, r0
 800d49c:	ed8d 0b00 	vstr	d0, [sp]
 800d4a0:	f000 faa4 	bl	800d9ec <ucdr_buffer_alignment>
 800d4a4:	4601      	mov	r1, r0
 800d4a6:	4620      	mov	r0, r4
 800d4a8:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d4ac:	f000 fae2 	bl	800da74 <ucdr_advance_buffer>
 800d4b0:	2108      	movs	r1, #8
 800d4b2:	4620      	mov	r0, r4
 800d4b4:	f000 fa3a 	bl	800d92c <ucdr_check_buffer_available_for>
 800d4b8:	2800      	cmp	r0, #0
 800d4ba:	d14c      	bne.n	800d556 <ucdr_serialize_endian_double+0xc6>
 800d4bc:	e9d4 5701 	ldrd	r5, r7, [r4, #4]
 800d4c0:	42bd      	cmp	r5, r7
 800d4c2:	d943      	bls.n	800d54c <ucdr_serialize_endian_double+0xbc>
 800d4c4:	6923      	ldr	r3, [r4, #16]
 800d4c6:	60a5      	str	r5, [r4, #8]
 800d4c8:	1bed      	subs	r5, r5, r7
 800d4ca:	442b      	add	r3, r5
 800d4cc:	f1c5 0908 	rsb	r9, r5, #8
 800d4d0:	6123      	str	r3, [r4, #16]
 800d4d2:	4649      	mov	r1, r9
 800d4d4:	4620      	mov	r0, r4
 800d4d6:	f000 fa35 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800d4da:	2800      	cmp	r0, #0
 800d4dc:	d070      	beq.n	800d5c0 <ucdr_serialize_endian_double+0x130>
 800d4de:	2e01      	cmp	r6, #1
 800d4e0:	f000 8092 	beq.w	800d608 <ucdr_serialize_endian_double+0x178>
 800d4e4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d4e8:	703b      	strb	r3, [r7, #0]
 800d4ea:	2d01      	cmp	r5, #1
 800d4ec:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d4f0:	707b      	strb	r3, [r7, #1]
 800d4f2:	d073      	beq.n	800d5dc <ucdr_serialize_endian_double+0x14c>
 800d4f4:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d4f8:	70bb      	strb	r3, [r7, #2]
 800d4fa:	2d02      	cmp	r5, #2
 800d4fc:	d072      	beq.n	800d5e4 <ucdr_serialize_endian_double+0x154>
 800d4fe:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d502:	70fb      	strb	r3, [r7, #3]
 800d504:	2d03      	cmp	r5, #3
 800d506:	d071      	beq.n	800d5ec <ucdr_serialize_endian_double+0x15c>
 800d508:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800d50c:	713b      	strb	r3, [r7, #4]
 800d50e:	2d04      	cmp	r5, #4
 800d510:	d070      	beq.n	800d5f4 <ucdr_serialize_endian_double+0x164>
 800d512:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800d516:	717b      	strb	r3, [r7, #5]
 800d518:	2d05      	cmp	r5, #5
 800d51a:	d06f      	beq.n	800d5fc <ucdr_serialize_endian_double+0x16c>
 800d51c:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800d520:	71bb      	strb	r3, [r7, #6]
 800d522:	2d06      	cmp	r5, #6
 800d524:	d06e      	beq.n	800d604 <ucdr_serialize_endian_double+0x174>
 800d526:	3707      	adds	r7, #7
 800d528:	f89d 3000 	ldrb.w	r3, [sp]
 800d52c:	703b      	strb	r3, [r7, #0]
 800d52e:	6923      	ldr	r3, [r4, #16]
 800d530:	68a2      	ldr	r2, [r4, #8]
 800d532:	7da0      	ldrb	r0, [r4, #22]
 800d534:	3308      	adds	r3, #8
 800d536:	444a      	add	r2, r9
 800d538:	1b5b      	subs	r3, r3, r5
 800d53a:	2108      	movs	r1, #8
 800d53c:	f080 0001 	eor.w	r0, r0, #1
 800d540:	60a2      	str	r2, [r4, #8]
 800d542:	6123      	str	r3, [r4, #16]
 800d544:	7561      	strb	r1, [r4, #21]
 800d546:	b003      	add	sp, #12
 800d548:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d54c:	2108      	movs	r1, #8
 800d54e:	4620      	mov	r0, r4
 800d550:	f000 f9f8 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800d554:	b348      	cbz	r0, 800d5aa <ucdr_serialize_endian_double+0x11a>
 800d556:	2e01      	cmp	r6, #1
 800d558:	68a3      	ldr	r3, [r4, #8]
 800d55a:	d02c      	beq.n	800d5b6 <ucdr_serialize_endian_double+0x126>
 800d55c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d560:	701a      	strb	r2, [r3, #0]
 800d562:	68a3      	ldr	r3, [r4, #8]
 800d564:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d568:	705a      	strb	r2, [r3, #1]
 800d56a:	68a3      	ldr	r3, [r4, #8]
 800d56c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d570:	709a      	strb	r2, [r3, #2]
 800d572:	68a3      	ldr	r3, [r4, #8]
 800d574:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d578:	70da      	strb	r2, [r3, #3]
 800d57a:	68a3      	ldr	r3, [r4, #8]
 800d57c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d580:	711a      	strb	r2, [r3, #4]
 800d582:	68a3      	ldr	r3, [r4, #8]
 800d584:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d588:	715a      	strb	r2, [r3, #5]
 800d58a:	68a3      	ldr	r3, [r4, #8]
 800d58c:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d590:	719a      	strb	r2, [r3, #6]
 800d592:	68a3      	ldr	r3, [r4, #8]
 800d594:	f89d 2000 	ldrb.w	r2, [sp]
 800d598:	71da      	strb	r2, [r3, #7]
 800d59a:	68a2      	ldr	r2, [r4, #8]
 800d59c:	6923      	ldr	r3, [r4, #16]
 800d59e:	3208      	adds	r2, #8
 800d5a0:	3308      	adds	r3, #8
 800d5a2:	2108      	movs	r1, #8
 800d5a4:	60a2      	str	r2, [r4, #8]
 800d5a6:	6123      	str	r3, [r4, #16]
 800d5a8:	7561      	strb	r1, [r4, #21]
 800d5aa:	7da0      	ldrb	r0, [r4, #22]
 800d5ac:	f080 0001 	eor.w	r0, r0, #1
 800d5b0:	b003      	add	sp, #12
 800d5b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d5b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d5ba:	6019      	str	r1, [r3, #0]
 800d5bc:	605a      	str	r2, [r3, #4]
 800d5be:	e7ec      	b.n	800d59a <ucdr_serialize_endian_double+0x10a>
 800d5c0:	68a2      	ldr	r2, [r4, #8]
 800d5c2:	6923      	ldr	r3, [r4, #16]
 800d5c4:	7da0      	ldrb	r0, [r4, #22]
 800d5c6:	f884 8015 	strb.w	r8, [r4, #21]
 800d5ca:	1b52      	subs	r2, r2, r5
 800d5cc:	1b5b      	subs	r3, r3, r5
 800d5ce:	f080 0001 	eor.w	r0, r0, #1
 800d5d2:	60a2      	str	r2, [r4, #8]
 800d5d4:	6123      	str	r3, [r4, #16]
 800d5d6:	b003      	add	sp, #12
 800d5d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d5dc:	68a3      	ldr	r3, [r4, #8]
 800d5de:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d5e2:	701a      	strb	r2, [r3, #0]
 800d5e4:	68a3      	ldr	r3, [r4, #8]
 800d5e6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d5ea:	701a      	strb	r2, [r3, #0]
 800d5ec:	68a3      	ldr	r3, [r4, #8]
 800d5ee:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d5f2:	701a      	strb	r2, [r3, #0]
 800d5f4:	68a3      	ldr	r3, [r4, #8]
 800d5f6:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d5fa:	701a      	strb	r2, [r3, #0]
 800d5fc:	68a3      	ldr	r3, [r4, #8]
 800d5fe:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d602:	701a      	strb	r2, [r3, #0]
 800d604:	68a7      	ldr	r7, [r4, #8]
 800d606:	e78f      	b.n	800d528 <ucdr_serialize_endian_double+0x98>
 800d608:	466e      	mov	r6, sp
 800d60a:	462a      	mov	r2, r5
 800d60c:	4631      	mov	r1, r6
 800d60e:	4638      	mov	r0, r7
 800d610:	f00f f867 	bl	801c6e2 <memcpy>
 800d614:	68a0      	ldr	r0, [r4, #8]
 800d616:	464a      	mov	r2, r9
 800d618:	1971      	adds	r1, r6, r5
 800d61a:	f00f f862 	bl	801c6e2 <memcpy>
 800d61e:	e786      	b.n	800d52e <ucdr_serialize_endian_double+0x9e>

0800d620 <ucdr_deserialize_double>:
 800d620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d624:	460d      	mov	r5, r1
 800d626:	2108      	movs	r1, #8
 800d628:	4604      	mov	r4, r0
 800d62a:	f000 f9df 	bl	800d9ec <ucdr_buffer_alignment>
 800d62e:	4601      	mov	r1, r0
 800d630:	4620      	mov	r0, r4
 800d632:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d636:	f000 fa1d 	bl	800da74 <ucdr_advance_buffer>
 800d63a:	2108      	movs	r1, #8
 800d63c:	4620      	mov	r0, r4
 800d63e:	f000 f975 	bl	800d92c <ucdr_check_buffer_available_for>
 800d642:	2800      	cmp	r0, #0
 800d644:	d147      	bne.n	800d6d6 <ucdr_deserialize_double+0xb6>
 800d646:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800d64a:	42be      	cmp	r6, r7
 800d64c:	d93e      	bls.n	800d6cc <ucdr_deserialize_double+0xac>
 800d64e:	6923      	ldr	r3, [r4, #16]
 800d650:	60a6      	str	r6, [r4, #8]
 800d652:	1bf6      	subs	r6, r6, r7
 800d654:	4433      	add	r3, r6
 800d656:	f1c6 0908 	rsb	r9, r6, #8
 800d65a:	6123      	str	r3, [r4, #16]
 800d65c:	4649      	mov	r1, r9
 800d65e:	4620      	mov	r0, r4
 800d660:	f000 f970 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800d664:	2800      	cmp	r0, #0
 800d666:	d063      	beq.n	800d730 <ucdr_deserialize_double+0x110>
 800d668:	7d23      	ldrb	r3, [r4, #20]
 800d66a:	2b01      	cmp	r3, #1
 800d66c:	f000 8083 	beq.w	800d776 <ucdr_deserialize_double+0x156>
 800d670:	79fb      	ldrb	r3, [r7, #7]
 800d672:	702b      	strb	r3, [r5, #0]
 800d674:	79bb      	ldrb	r3, [r7, #6]
 800d676:	706b      	strb	r3, [r5, #1]
 800d678:	2e01      	cmp	r6, #1
 800d67a:	d066      	beq.n	800d74a <ucdr_deserialize_double+0x12a>
 800d67c:	797b      	ldrb	r3, [r7, #5]
 800d67e:	70ab      	strb	r3, [r5, #2]
 800d680:	2e02      	cmp	r6, #2
 800d682:	f000 8089 	beq.w	800d798 <ucdr_deserialize_double+0x178>
 800d686:	793b      	ldrb	r3, [r7, #4]
 800d688:	70eb      	strb	r3, [r5, #3]
 800d68a:	2e03      	cmp	r6, #3
 800d68c:	f000 8082 	beq.w	800d794 <ucdr_deserialize_double+0x174>
 800d690:	78fb      	ldrb	r3, [r7, #3]
 800d692:	712b      	strb	r3, [r5, #4]
 800d694:	2e04      	cmp	r6, #4
 800d696:	d07b      	beq.n	800d790 <ucdr_deserialize_double+0x170>
 800d698:	78bb      	ldrb	r3, [r7, #2]
 800d69a:	716b      	strb	r3, [r5, #5]
 800d69c:	2e05      	cmp	r6, #5
 800d69e:	d075      	beq.n	800d78c <ucdr_deserialize_double+0x16c>
 800d6a0:	787b      	ldrb	r3, [r7, #1]
 800d6a2:	71ab      	strb	r3, [r5, #6]
 800d6a4:	2e06      	cmp	r6, #6
 800d6a6:	f105 0507 	add.w	r5, r5, #7
 800d6aa:	d062      	beq.n	800d772 <ucdr_deserialize_double+0x152>
 800d6ac:	783b      	ldrb	r3, [r7, #0]
 800d6ae:	702b      	strb	r3, [r5, #0]
 800d6b0:	6923      	ldr	r3, [r4, #16]
 800d6b2:	68a2      	ldr	r2, [r4, #8]
 800d6b4:	7da0      	ldrb	r0, [r4, #22]
 800d6b6:	2108      	movs	r1, #8
 800d6b8:	3308      	adds	r3, #8
 800d6ba:	444a      	add	r2, r9
 800d6bc:	1b9b      	subs	r3, r3, r6
 800d6be:	7561      	strb	r1, [r4, #21]
 800d6c0:	60a2      	str	r2, [r4, #8]
 800d6c2:	6123      	str	r3, [r4, #16]
 800d6c4:	f080 0001 	eor.w	r0, r0, #1
 800d6c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6cc:	2108      	movs	r1, #8
 800d6ce:	4620      	mov	r0, r4
 800d6d0:	f000 f938 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800d6d4:	b310      	cbz	r0, 800d71c <ucdr_deserialize_double+0xfc>
 800d6d6:	7d22      	ldrb	r2, [r4, #20]
 800d6d8:	68a3      	ldr	r3, [r4, #8]
 800d6da:	2a01      	cmp	r2, #1
 800d6dc:	d023      	beq.n	800d726 <ucdr_deserialize_double+0x106>
 800d6de:	79db      	ldrb	r3, [r3, #7]
 800d6e0:	702b      	strb	r3, [r5, #0]
 800d6e2:	68a3      	ldr	r3, [r4, #8]
 800d6e4:	799b      	ldrb	r3, [r3, #6]
 800d6e6:	706b      	strb	r3, [r5, #1]
 800d6e8:	68a3      	ldr	r3, [r4, #8]
 800d6ea:	795b      	ldrb	r3, [r3, #5]
 800d6ec:	70ab      	strb	r3, [r5, #2]
 800d6ee:	68a3      	ldr	r3, [r4, #8]
 800d6f0:	791b      	ldrb	r3, [r3, #4]
 800d6f2:	70eb      	strb	r3, [r5, #3]
 800d6f4:	68a3      	ldr	r3, [r4, #8]
 800d6f6:	78db      	ldrb	r3, [r3, #3]
 800d6f8:	712b      	strb	r3, [r5, #4]
 800d6fa:	68a3      	ldr	r3, [r4, #8]
 800d6fc:	789b      	ldrb	r3, [r3, #2]
 800d6fe:	716b      	strb	r3, [r5, #5]
 800d700:	68a3      	ldr	r3, [r4, #8]
 800d702:	785b      	ldrb	r3, [r3, #1]
 800d704:	71ab      	strb	r3, [r5, #6]
 800d706:	68a3      	ldr	r3, [r4, #8]
 800d708:	781b      	ldrb	r3, [r3, #0]
 800d70a:	71eb      	strb	r3, [r5, #7]
 800d70c:	68a2      	ldr	r2, [r4, #8]
 800d70e:	6923      	ldr	r3, [r4, #16]
 800d710:	3208      	adds	r2, #8
 800d712:	3308      	adds	r3, #8
 800d714:	2108      	movs	r1, #8
 800d716:	60a2      	str	r2, [r4, #8]
 800d718:	6123      	str	r3, [r4, #16]
 800d71a:	7561      	strb	r1, [r4, #21]
 800d71c:	7da0      	ldrb	r0, [r4, #22]
 800d71e:	f080 0001 	eor.w	r0, r0, #1
 800d722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d726:	681a      	ldr	r2, [r3, #0]
 800d728:	685b      	ldr	r3, [r3, #4]
 800d72a:	606b      	str	r3, [r5, #4]
 800d72c:	602a      	str	r2, [r5, #0]
 800d72e:	e7ed      	b.n	800d70c <ucdr_deserialize_double+0xec>
 800d730:	68a2      	ldr	r2, [r4, #8]
 800d732:	6923      	ldr	r3, [r4, #16]
 800d734:	7da0      	ldrb	r0, [r4, #22]
 800d736:	f884 8015 	strb.w	r8, [r4, #21]
 800d73a:	1b92      	subs	r2, r2, r6
 800d73c:	1b9b      	subs	r3, r3, r6
 800d73e:	60a2      	str	r2, [r4, #8]
 800d740:	6123      	str	r3, [r4, #16]
 800d742:	f080 0001 	eor.w	r0, r0, #1
 800d746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d74a:	68a3      	ldr	r3, [r4, #8]
 800d74c:	795b      	ldrb	r3, [r3, #5]
 800d74e:	70ab      	strb	r3, [r5, #2]
 800d750:	3503      	adds	r5, #3
 800d752:	68a3      	ldr	r3, [r4, #8]
 800d754:	791b      	ldrb	r3, [r3, #4]
 800d756:	f805 3b01 	strb.w	r3, [r5], #1
 800d75a:	68a3      	ldr	r3, [r4, #8]
 800d75c:	78db      	ldrb	r3, [r3, #3]
 800d75e:	f805 3b01 	strb.w	r3, [r5], #1
 800d762:	68a3      	ldr	r3, [r4, #8]
 800d764:	789b      	ldrb	r3, [r3, #2]
 800d766:	f805 3b01 	strb.w	r3, [r5], #1
 800d76a:	68a3      	ldr	r3, [r4, #8]
 800d76c:	785b      	ldrb	r3, [r3, #1]
 800d76e:	f805 3b01 	strb.w	r3, [r5], #1
 800d772:	68a7      	ldr	r7, [r4, #8]
 800d774:	e79a      	b.n	800d6ac <ucdr_deserialize_double+0x8c>
 800d776:	4639      	mov	r1, r7
 800d778:	4632      	mov	r2, r6
 800d77a:	4628      	mov	r0, r5
 800d77c:	f00e ffb1 	bl	801c6e2 <memcpy>
 800d780:	68a1      	ldr	r1, [r4, #8]
 800d782:	464a      	mov	r2, r9
 800d784:	19a8      	adds	r0, r5, r6
 800d786:	f00e ffac 	bl	801c6e2 <memcpy>
 800d78a:	e791      	b.n	800d6b0 <ucdr_deserialize_double+0x90>
 800d78c:	3506      	adds	r5, #6
 800d78e:	e7ec      	b.n	800d76a <ucdr_deserialize_double+0x14a>
 800d790:	3505      	adds	r5, #5
 800d792:	e7e6      	b.n	800d762 <ucdr_deserialize_double+0x142>
 800d794:	3504      	adds	r5, #4
 800d796:	e7e0      	b.n	800d75a <ucdr_deserialize_double+0x13a>
 800d798:	3503      	adds	r5, #3
 800d79a:	e7da      	b.n	800d752 <ucdr_deserialize_double+0x132>

0800d79c <ucdr_deserialize_endian_double>:
 800d79c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7a0:	460f      	mov	r7, r1
 800d7a2:	2108      	movs	r1, #8
 800d7a4:	4604      	mov	r4, r0
 800d7a6:	4615      	mov	r5, r2
 800d7a8:	f000 f920 	bl	800d9ec <ucdr_buffer_alignment>
 800d7ac:	4601      	mov	r1, r0
 800d7ae:	4620      	mov	r0, r4
 800d7b0:	f894 9015 	ldrb.w	r9, [r4, #21]
 800d7b4:	f000 f95e 	bl	800da74 <ucdr_advance_buffer>
 800d7b8:	2108      	movs	r1, #8
 800d7ba:	4620      	mov	r0, r4
 800d7bc:	f000 f8b6 	bl	800d92c <ucdr_check_buffer_available_for>
 800d7c0:	2800      	cmp	r0, #0
 800d7c2:	d14f      	bne.n	800d864 <ucdr_deserialize_endian_double+0xc8>
 800d7c4:	e9d4 6801 	ldrd	r6, r8, [r4, #4]
 800d7c8:	4546      	cmp	r6, r8
 800d7ca:	d946      	bls.n	800d85a <ucdr_deserialize_endian_double+0xbe>
 800d7cc:	6923      	ldr	r3, [r4, #16]
 800d7ce:	60a6      	str	r6, [r4, #8]
 800d7d0:	eba6 0608 	sub.w	r6, r6, r8
 800d7d4:	4433      	add	r3, r6
 800d7d6:	f1c6 0a08 	rsb	sl, r6, #8
 800d7da:	6123      	str	r3, [r4, #16]
 800d7dc:	4651      	mov	r1, sl
 800d7de:	4620      	mov	r0, r4
 800d7e0:	f000 f8b0 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800d7e4:	2800      	cmp	r0, #0
 800d7e6:	d069      	beq.n	800d8bc <ucdr_deserialize_endian_double+0x120>
 800d7e8:	2f01      	cmp	r7, #1
 800d7ea:	f000 808b 	beq.w	800d904 <ucdr_deserialize_endian_double+0x168>
 800d7ee:	f898 3007 	ldrb.w	r3, [r8, #7]
 800d7f2:	702b      	strb	r3, [r5, #0]
 800d7f4:	f898 3006 	ldrb.w	r3, [r8, #6]
 800d7f8:	706b      	strb	r3, [r5, #1]
 800d7fa:	2e01      	cmp	r6, #1
 800d7fc:	d06b      	beq.n	800d8d6 <ucdr_deserialize_endian_double+0x13a>
 800d7fe:	f898 3005 	ldrb.w	r3, [r8, #5]
 800d802:	70ab      	strb	r3, [r5, #2]
 800d804:	2e02      	cmp	r6, #2
 800d806:	f000 808e 	beq.w	800d926 <ucdr_deserialize_endian_double+0x18a>
 800d80a:	f898 3004 	ldrb.w	r3, [r8, #4]
 800d80e:	70eb      	strb	r3, [r5, #3]
 800d810:	2e03      	cmp	r6, #3
 800d812:	f000 8086 	beq.w	800d922 <ucdr_deserialize_endian_double+0x186>
 800d816:	f898 3003 	ldrb.w	r3, [r8, #3]
 800d81a:	712b      	strb	r3, [r5, #4]
 800d81c:	2e04      	cmp	r6, #4
 800d81e:	d07e      	beq.n	800d91e <ucdr_deserialize_endian_double+0x182>
 800d820:	f898 3002 	ldrb.w	r3, [r8, #2]
 800d824:	716b      	strb	r3, [r5, #5]
 800d826:	2e05      	cmp	r6, #5
 800d828:	d077      	beq.n	800d91a <ucdr_deserialize_endian_double+0x17e>
 800d82a:	f898 3001 	ldrb.w	r3, [r8, #1]
 800d82e:	71ab      	strb	r3, [r5, #6]
 800d830:	2e06      	cmp	r6, #6
 800d832:	f105 0507 	add.w	r5, r5, #7
 800d836:	d062      	beq.n	800d8fe <ucdr_deserialize_endian_double+0x162>
 800d838:	f898 3000 	ldrb.w	r3, [r8]
 800d83c:	702b      	strb	r3, [r5, #0]
 800d83e:	6923      	ldr	r3, [r4, #16]
 800d840:	68a2      	ldr	r2, [r4, #8]
 800d842:	7da0      	ldrb	r0, [r4, #22]
 800d844:	2108      	movs	r1, #8
 800d846:	3308      	adds	r3, #8
 800d848:	4452      	add	r2, sl
 800d84a:	1b9b      	subs	r3, r3, r6
 800d84c:	7561      	strb	r1, [r4, #21]
 800d84e:	60a2      	str	r2, [r4, #8]
 800d850:	6123      	str	r3, [r4, #16]
 800d852:	f080 0001 	eor.w	r0, r0, #1
 800d856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d85a:	2108      	movs	r1, #8
 800d85c:	4620      	mov	r0, r4
 800d85e:	f000 f871 	bl	800d944 <ucdr_check_final_buffer_behavior>
 800d862:	b308      	cbz	r0, 800d8a8 <ucdr_deserialize_endian_double+0x10c>
 800d864:	2f01      	cmp	r7, #1
 800d866:	68a3      	ldr	r3, [r4, #8]
 800d868:	d023      	beq.n	800d8b2 <ucdr_deserialize_endian_double+0x116>
 800d86a:	79db      	ldrb	r3, [r3, #7]
 800d86c:	702b      	strb	r3, [r5, #0]
 800d86e:	68a3      	ldr	r3, [r4, #8]
 800d870:	799b      	ldrb	r3, [r3, #6]
 800d872:	706b      	strb	r3, [r5, #1]
 800d874:	68a3      	ldr	r3, [r4, #8]
 800d876:	795b      	ldrb	r3, [r3, #5]
 800d878:	70ab      	strb	r3, [r5, #2]
 800d87a:	68a3      	ldr	r3, [r4, #8]
 800d87c:	791b      	ldrb	r3, [r3, #4]
 800d87e:	70eb      	strb	r3, [r5, #3]
 800d880:	68a3      	ldr	r3, [r4, #8]
 800d882:	78db      	ldrb	r3, [r3, #3]
 800d884:	712b      	strb	r3, [r5, #4]
 800d886:	68a3      	ldr	r3, [r4, #8]
 800d888:	789b      	ldrb	r3, [r3, #2]
 800d88a:	716b      	strb	r3, [r5, #5]
 800d88c:	68a3      	ldr	r3, [r4, #8]
 800d88e:	785b      	ldrb	r3, [r3, #1]
 800d890:	71ab      	strb	r3, [r5, #6]
 800d892:	68a3      	ldr	r3, [r4, #8]
 800d894:	781b      	ldrb	r3, [r3, #0]
 800d896:	71eb      	strb	r3, [r5, #7]
 800d898:	68a2      	ldr	r2, [r4, #8]
 800d89a:	6923      	ldr	r3, [r4, #16]
 800d89c:	3208      	adds	r2, #8
 800d89e:	3308      	adds	r3, #8
 800d8a0:	2108      	movs	r1, #8
 800d8a2:	60a2      	str	r2, [r4, #8]
 800d8a4:	6123      	str	r3, [r4, #16]
 800d8a6:	7561      	strb	r1, [r4, #21]
 800d8a8:	7da0      	ldrb	r0, [r4, #22]
 800d8aa:	f080 0001 	eor.w	r0, r0, #1
 800d8ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8b2:	681a      	ldr	r2, [r3, #0]
 800d8b4:	685b      	ldr	r3, [r3, #4]
 800d8b6:	606b      	str	r3, [r5, #4]
 800d8b8:	602a      	str	r2, [r5, #0]
 800d8ba:	e7ed      	b.n	800d898 <ucdr_deserialize_endian_double+0xfc>
 800d8bc:	68a2      	ldr	r2, [r4, #8]
 800d8be:	6923      	ldr	r3, [r4, #16]
 800d8c0:	7da0      	ldrb	r0, [r4, #22]
 800d8c2:	f884 9015 	strb.w	r9, [r4, #21]
 800d8c6:	1b92      	subs	r2, r2, r6
 800d8c8:	1b9b      	subs	r3, r3, r6
 800d8ca:	60a2      	str	r2, [r4, #8]
 800d8cc:	6123      	str	r3, [r4, #16]
 800d8ce:	f080 0001 	eor.w	r0, r0, #1
 800d8d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8d6:	68a3      	ldr	r3, [r4, #8]
 800d8d8:	795b      	ldrb	r3, [r3, #5]
 800d8da:	70ab      	strb	r3, [r5, #2]
 800d8dc:	3503      	adds	r5, #3
 800d8de:	68a3      	ldr	r3, [r4, #8]
 800d8e0:	791b      	ldrb	r3, [r3, #4]
 800d8e2:	f805 3b01 	strb.w	r3, [r5], #1
 800d8e6:	68a3      	ldr	r3, [r4, #8]
 800d8e8:	78db      	ldrb	r3, [r3, #3]
 800d8ea:	f805 3b01 	strb.w	r3, [r5], #1
 800d8ee:	68a3      	ldr	r3, [r4, #8]
 800d8f0:	789b      	ldrb	r3, [r3, #2]
 800d8f2:	f805 3b01 	strb.w	r3, [r5], #1
 800d8f6:	68a3      	ldr	r3, [r4, #8]
 800d8f8:	785b      	ldrb	r3, [r3, #1]
 800d8fa:	f805 3b01 	strb.w	r3, [r5], #1
 800d8fe:	f8d4 8008 	ldr.w	r8, [r4, #8]
 800d902:	e799      	b.n	800d838 <ucdr_deserialize_endian_double+0x9c>
 800d904:	4641      	mov	r1, r8
 800d906:	4632      	mov	r2, r6
 800d908:	4628      	mov	r0, r5
 800d90a:	f00e feea 	bl	801c6e2 <memcpy>
 800d90e:	68a1      	ldr	r1, [r4, #8]
 800d910:	4652      	mov	r2, sl
 800d912:	19a8      	adds	r0, r5, r6
 800d914:	f00e fee5 	bl	801c6e2 <memcpy>
 800d918:	e791      	b.n	800d83e <ucdr_deserialize_endian_double+0xa2>
 800d91a:	3506      	adds	r5, #6
 800d91c:	e7eb      	b.n	800d8f6 <ucdr_deserialize_endian_double+0x15a>
 800d91e:	3505      	adds	r5, #5
 800d920:	e7e5      	b.n	800d8ee <ucdr_deserialize_endian_double+0x152>
 800d922:	3504      	adds	r5, #4
 800d924:	e7df      	b.n	800d8e6 <ucdr_deserialize_endian_double+0x14a>
 800d926:	3503      	adds	r5, #3
 800d928:	e7d9      	b.n	800d8de <ucdr_deserialize_endian_double+0x142>
 800d92a:	bf00      	nop

0800d92c <ucdr_check_buffer_available_for>:
 800d92c:	7d83      	ldrb	r3, [r0, #22]
 800d92e:	b93b      	cbnz	r3, 800d940 <ucdr_check_buffer_available_for+0x14>
 800d930:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800d934:	440b      	add	r3, r1
 800d936:	4298      	cmp	r0, r3
 800d938:	bf34      	ite	cc
 800d93a:	2000      	movcc	r0, #0
 800d93c:	2001      	movcs	r0, #1
 800d93e:	4770      	bx	lr
 800d940:	2000      	movs	r0, #0
 800d942:	4770      	bx	lr

0800d944 <ucdr_check_final_buffer_behavior>:
 800d944:	7d83      	ldrb	r3, [r0, #22]
 800d946:	b943      	cbnz	r3, 800d95a <ucdr_check_final_buffer_behavior+0x16>
 800d948:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800d94c:	4291      	cmp	r1, r2
 800d94e:	b510      	push	{r4, lr}
 800d950:	4604      	mov	r4, r0
 800d952:	d205      	bcs.n	800d960 <ucdr_check_final_buffer_behavior+0x1c>
 800d954:	2301      	movs	r3, #1
 800d956:	4618      	mov	r0, r3
 800d958:	bd10      	pop	{r4, pc}
 800d95a:	2300      	movs	r3, #0
 800d95c:	4618      	mov	r0, r3
 800d95e:	4770      	bx	lr
 800d960:	6982      	ldr	r2, [r0, #24]
 800d962:	b13a      	cbz	r2, 800d974 <ucdr_check_final_buffer_behavior+0x30>
 800d964:	69c1      	ldr	r1, [r0, #28]
 800d966:	4790      	blx	r2
 800d968:	f080 0301 	eor.w	r3, r0, #1
 800d96c:	b2db      	uxtb	r3, r3
 800d96e:	75a0      	strb	r0, [r4, #22]
 800d970:	4618      	mov	r0, r3
 800d972:	bd10      	pop	{r4, pc}
 800d974:	2001      	movs	r0, #1
 800d976:	75a0      	strb	r0, [r4, #22]
 800d978:	e7fa      	b.n	800d970 <ucdr_check_final_buffer_behavior+0x2c>
 800d97a:	bf00      	nop

0800d97c <ucdr_set_on_full_buffer_callback>:
 800d97c:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800d980:	4770      	bx	lr
 800d982:	bf00      	nop

0800d984 <ucdr_init_buffer_origin_offset_endian>:
 800d984:	b410      	push	{r4}
 800d986:	9c01      	ldr	r4, [sp, #4]
 800d988:	6001      	str	r1, [r0, #0]
 800d98a:	440a      	add	r2, r1
 800d98c:	6042      	str	r2, [r0, #4]
 800d98e:	190a      	adds	r2, r1, r4
 800d990:	441c      	add	r4, r3
 800d992:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800d996:	6082      	str	r2, [r0, #8]
 800d998:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800d99c:	7503      	strb	r3, [r0, #20]
 800d99e:	2200      	movs	r2, #0
 800d9a0:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800d9a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d9a8:	7542      	strb	r2, [r0, #21]
 800d9aa:	7582      	strb	r2, [r0, #22]
 800d9ac:	4770      	bx	lr
 800d9ae:	bf00      	nop

0800d9b0 <ucdr_init_buffer_origin_offset>:
 800d9b0:	b510      	push	{r4, lr}
 800d9b2:	b082      	sub	sp, #8
 800d9b4:	9c04      	ldr	r4, [sp, #16]
 800d9b6:	9400      	str	r4, [sp, #0]
 800d9b8:	2401      	movs	r4, #1
 800d9ba:	9401      	str	r4, [sp, #4]
 800d9bc:	f7ff ffe2 	bl	800d984 <ucdr_init_buffer_origin_offset_endian>
 800d9c0:	b002      	add	sp, #8
 800d9c2:	bd10      	pop	{r4, pc}

0800d9c4 <ucdr_init_buffer_origin>:
 800d9c4:	b510      	push	{r4, lr}
 800d9c6:	b082      	sub	sp, #8
 800d9c8:	2400      	movs	r4, #0
 800d9ca:	9400      	str	r4, [sp, #0]
 800d9cc:	f7ff fff0 	bl	800d9b0 <ucdr_init_buffer_origin_offset>
 800d9d0:	b002      	add	sp, #8
 800d9d2:	bd10      	pop	{r4, pc}

0800d9d4 <ucdr_init_buffer>:
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	f7ff bff5 	b.w	800d9c4 <ucdr_init_buffer_origin>
 800d9da:	bf00      	nop

0800d9dc <ucdr_alignment>:
 800d9dc:	fbb0 f3f1 	udiv	r3, r0, r1
 800d9e0:	fb03 0011 	mls	r0, r3, r1, r0
 800d9e4:	1a08      	subs	r0, r1, r0
 800d9e6:	3901      	subs	r1, #1
 800d9e8:	4008      	ands	r0, r1
 800d9ea:	4770      	bx	lr

0800d9ec <ucdr_buffer_alignment>:
 800d9ec:	7d43      	ldrb	r3, [r0, #21]
 800d9ee:	428b      	cmp	r3, r1
 800d9f0:	d208      	bcs.n	800da04 <ucdr_buffer_alignment+0x18>
 800d9f2:	6900      	ldr	r0, [r0, #16]
 800d9f4:	fbb0 f3f1 	udiv	r3, r0, r1
 800d9f8:	fb01 0013 	mls	r0, r1, r3, r0
 800d9fc:	1a08      	subs	r0, r1, r0
 800d9fe:	3901      	subs	r1, #1
 800da00:	4008      	ands	r0, r1
 800da02:	4770      	bx	lr
 800da04:	2000      	movs	r0, #0
 800da06:	4770      	bx	lr

0800da08 <ucdr_align_to>:
 800da08:	b538      	push	{r3, r4, r5, lr}
 800da0a:	4604      	mov	r4, r0
 800da0c:	460d      	mov	r5, r1
 800da0e:	f7ff ffed 	bl	800d9ec <ucdr_buffer_alignment>
 800da12:	68a3      	ldr	r3, [r4, #8]
 800da14:	6861      	ldr	r1, [r4, #4]
 800da16:	6922      	ldr	r2, [r4, #16]
 800da18:	7565      	strb	r5, [r4, #21]
 800da1a:	4403      	add	r3, r0
 800da1c:	428b      	cmp	r3, r1
 800da1e:	bf28      	it	cs
 800da20:	460b      	movcs	r3, r1
 800da22:	4402      	add	r2, r0
 800da24:	60a3      	str	r3, [r4, #8]
 800da26:	6122      	str	r2, [r4, #16]
 800da28:	bd38      	pop	{r3, r4, r5, pc}
 800da2a:	bf00      	nop

0800da2c <ucdr_buffer_length>:
 800da2c:	6882      	ldr	r2, [r0, #8]
 800da2e:	6800      	ldr	r0, [r0, #0]
 800da30:	1a10      	subs	r0, r2, r0
 800da32:	4770      	bx	lr

0800da34 <ucdr_buffer_remaining>:
 800da34:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800da38:	1a10      	subs	r0, r2, r0
 800da3a:	4770      	bx	lr

0800da3c <ucdr_check_final_buffer_behavior_array>:
 800da3c:	b538      	push	{r3, r4, r5, lr}
 800da3e:	7d83      	ldrb	r3, [r0, #22]
 800da40:	b963      	cbnz	r3, 800da5c <ucdr_check_final_buffer_behavior_array+0x20>
 800da42:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800da46:	429a      	cmp	r2, r3
 800da48:	4604      	mov	r4, r0
 800da4a:	460d      	mov	r5, r1
 800da4c:	d308      	bcc.n	800da60 <ucdr_check_final_buffer_behavior_array+0x24>
 800da4e:	b139      	cbz	r1, 800da60 <ucdr_check_final_buffer_behavior_array+0x24>
 800da50:	6983      	ldr	r3, [r0, #24]
 800da52:	b163      	cbz	r3, 800da6e <ucdr_check_final_buffer_behavior_array+0x32>
 800da54:	69c1      	ldr	r1, [r0, #28]
 800da56:	4798      	blx	r3
 800da58:	75a0      	strb	r0, [r4, #22]
 800da5a:	b108      	cbz	r0, 800da60 <ucdr_check_final_buffer_behavior_array+0x24>
 800da5c:	2000      	movs	r0, #0
 800da5e:	bd38      	pop	{r3, r4, r5, pc}
 800da60:	4620      	mov	r0, r4
 800da62:	f7ff ffe7 	bl	800da34 <ucdr_buffer_remaining>
 800da66:	42a8      	cmp	r0, r5
 800da68:	bf28      	it	cs
 800da6a:	4628      	movcs	r0, r5
 800da6c:	bd38      	pop	{r3, r4, r5, pc}
 800da6e:	2301      	movs	r3, #1
 800da70:	7583      	strb	r3, [r0, #22]
 800da72:	e7f3      	b.n	800da5c <ucdr_check_final_buffer_behavior_array+0x20>

0800da74 <ucdr_advance_buffer>:
 800da74:	b538      	push	{r3, r4, r5, lr}
 800da76:	4604      	mov	r4, r0
 800da78:	460d      	mov	r5, r1
 800da7a:	f7ff ff57 	bl	800d92c <ucdr_check_buffer_available_for>
 800da7e:	b178      	cbz	r0, 800daa0 <ucdr_advance_buffer+0x2c>
 800da80:	6923      	ldr	r3, [r4, #16]
 800da82:	68a2      	ldr	r2, [r4, #8]
 800da84:	442b      	add	r3, r5
 800da86:	6123      	str	r3, [r4, #16]
 800da88:	2301      	movs	r3, #1
 800da8a:	442a      	add	r2, r5
 800da8c:	7563      	strb	r3, [r4, #21]
 800da8e:	60a2      	str	r2, [r4, #8]
 800da90:	bd38      	pop	{r3, r4, r5, pc}
 800da92:	68a2      	ldr	r2, [r4, #8]
 800da94:	6923      	ldr	r3, [r4, #16]
 800da96:	4402      	add	r2, r0
 800da98:	4403      	add	r3, r0
 800da9a:	1a2d      	subs	r5, r5, r0
 800da9c:	60a2      	str	r2, [r4, #8]
 800da9e:	6123      	str	r3, [r4, #16]
 800daa0:	2201      	movs	r2, #1
 800daa2:	4629      	mov	r1, r5
 800daa4:	4620      	mov	r0, r4
 800daa6:	f7ff ffc9 	bl	800da3c <ucdr_check_final_buffer_behavior_array>
 800daaa:	2800      	cmp	r0, #0
 800daac:	d1f1      	bne.n	800da92 <ucdr_advance_buffer+0x1e>
 800daae:	2301      	movs	r3, #1
 800dab0:	7563      	strb	r3, [r4, #21]
 800dab2:	bd38      	pop	{r3, r4, r5, pc}

0800dab4 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800dab4:	4b04      	ldr	r3, [pc, #16]	@ (800dac8 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800dab6:	681a      	ldr	r2, [r3, #0]
 800dab8:	b10a      	cbz	r2, 800dabe <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xa>
 800daba:	4803      	ldr	r0, [pc, #12]	@ (800dac8 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800dabc:	4770      	bx	lr
 800dabe:	4a03      	ldr	r2, [pc, #12]	@ (800dacc <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x18>)
 800dac0:	4801      	ldr	r0, [pc, #4]	@ (800dac8 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800dac2:	6812      	ldr	r2, [r2, #0]
 800dac4:	601a      	str	r2, [r3, #0]
 800dac6:	4770      	bx	lr
 800dac8:	20000208 	.word	0x20000208
 800dacc:	20000378 	.word	0x20000378

0800dad0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800dad0:	4a02      	ldr	r2, [pc, #8]	@ (800dadc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xc>)
 800dad2:	4b03      	ldr	r3, [pc, #12]	@ (800dae0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x10>)
 800dad4:	6812      	ldr	r2, [r2, #0]
 800dad6:	601a      	str	r2, [r3, #0]
 800dad8:	4770      	bx	lr
 800dada:	bf00      	nop
 800dadc:	20000378 	.word	0x20000378
 800dae0:	20000208 	.word	0x20000208

0800dae4 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_init_function>:
 800dae4:	f005 beb4 	b.w	8013850 <nav_msgs__msg__Odometry__init>

0800dae8 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_fini_function>:
 800dae8:	f005 befe 	b.w	80138e8 <nav_msgs__msg__Odometry__fini>

0800daec <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800daec:	b510      	push	{r4, lr}
 800daee:	f001 ff65 	bl	800f9bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 800daf2:	4c0a      	ldr	r4, [pc, #40]	@ (800db1c <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x30>)
 800daf4:	60e0      	str	r0, [r4, #12]
 800daf6:	f002 fb4d 	bl	8010194 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800dafa:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800dafe:	f002 fb9b 	bl	8010238 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800db02:	4b07      	ldr	r3, [pc, #28]	@ (800db20 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800db04:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 800db08:	681a      	ldr	r2, [r3, #0]
 800db0a:	b10a      	cbz	r2, 800db10 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x24>
 800db0c:	4804      	ldr	r0, [pc, #16]	@ (800db20 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800db0e:	bd10      	pop	{r4, pc}
 800db10:	4a04      	ldr	r2, [pc, #16]	@ (800db24 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x38>)
 800db12:	4803      	ldr	r0, [pc, #12]	@ (800db20 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800db14:	6812      	ldr	r2, [r2, #0]
 800db16:	601a      	str	r2, [r3, #0]
 800db18:	bd10      	pop	{r4, pc}
 800db1a:	bf00      	nop
 800db1c:	20000240 	.word	0x20000240
 800db20:	20000228 	.word	0x20000228
 800db24:	2000037c 	.word	0x2000037c

0800db28 <get_serialized_size_nav_msgs__msg__Odometry>:
 800db28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db2a:	4604      	mov	r4, r0
 800db2c:	b1c0      	cbz	r0, 800db60 <get_serialized_size_nav_msgs__msg__Odometry+0x38>
 800db2e:	460e      	mov	r6, r1
 800db30:	f001 ff68 	bl	800fa04 <get_serialized_size_std_msgs__msg__Header>
 800db34:	1837      	adds	r7, r6, r0
 800db36:	2104      	movs	r1, #4
 800db38:	4638      	mov	r0, r7
 800db3a:	f7ff ff4f 	bl	800d9dc <ucdr_alignment>
 800db3e:	69a5      	ldr	r5, [r4, #24]
 800db40:	3505      	adds	r5, #5
 800db42:	4405      	add	r5, r0
 800db44:	443d      	add	r5, r7
 800db46:	4629      	mov	r1, r5
 800db48:	f104 0020 	add.w	r0, r4, #32
 800db4c:	f002 fb8a 	bl	8010264 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800db50:	4405      	add	r5, r0
 800db52:	4629      	mov	r1, r5
 800db54:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800db58:	f002 fc96 	bl	8010488 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800db5c:	1b80      	subs	r0, r0, r6
 800db5e:	4428      	add	r0, r5
 800db60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db62:	bf00      	nop

0800db64 <_Odometry__cdr_deserialize>:
 800db64:	b570      	push	{r4, r5, r6, lr}
 800db66:	460c      	mov	r4, r1
 800db68:	b082      	sub	sp, #8
 800db6a:	b349      	cbz	r1, 800dbc0 <_Odometry__cdr_deserialize+0x5c>
 800db6c:	4605      	mov	r5, r0
 800db6e:	f001 ffcb 	bl	800fb08 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800db72:	6843      	ldr	r3, [r0, #4]
 800db74:	4621      	mov	r1, r4
 800db76:	68db      	ldr	r3, [r3, #12]
 800db78:	4628      	mov	r0, r5
 800db7a:	4798      	blx	r3
 800db7c:	69e6      	ldr	r6, [r4, #28]
 800db7e:	6961      	ldr	r1, [r4, #20]
 800db80:	ab01      	add	r3, sp, #4
 800db82:	4632      	mov	r2, r6
 800db84:	4628      	mov	r0, r5
 800db86:	f002 fed7 	bl	8010938 <ucdr_deserialize_sequence_char>
 800db8a:	9b01      	ldr	r3, [sp, #4]
 800db8c:	b9a0      	cbnz	r0, 800dbb8 <_Odometry__cdr_deserialize+0x54>
 800db8e:	429e      	cmp	r6, r3
 800db90:	d319      	bcc.n	800dbc6 <_Odometry__cdr_deserialize+0x62>
 800db92:	f002 fbd3 	bl	801033c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800db96:	6843      	ldr	r3, [r0, #4]
 800db98:	f104 0120 	add.w	r1, r4, #32
 800db9c:	68db      	ldr	r3, [r3, #12]
 800db9e:	4628      	mov	r0, r5
 800dba0:	4798      	blx	r3
 800dba2:	f002 fcdd 	bl	8010560 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800dba6:	6843      	ldr	r3, [r0, #4]
 800dba8:	68db      	ldr	r3, [r3, #12]
 800dbaa:	f504 71bc 	add.w	r1, r4, #376	@ 0x178
 800dbae:	4628      	mov	r0, r5
 800dbb0:	b002      	add	sp, #8
 800dbb2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dbb6:	4718      	bx	r3
 800dbb8:	b103      	cbz	r3, 800dbbc <_Odometry__cdr_deserialize+0x58>
 800dbba:	3b01      	subs	r3, #1
 800dbbc:	61a3      	str	r3, [r4, #24]
 800dbbe:	e7e8      	b.n	800db92 <_Odometry__cdr_deserialize+0x2e>
 800dbc0:	4608      	mov	r0, r1
 800dbc2:	b002      	add	sp, #8
 800dbc4:	bd70      	pop	{r4, r5, r6, pc}
 800dbc6:	2101      	movs	r1, #1
 800dbc8:	75a8      	strb	r0, [r5, #22]
 800dbca:	7569      	strb	r1, [r5, #21]
 800dbcc:	61a0      	str	r0, [r4, #24]
 800dbce:	4628      	mov	r0, r5
 800dbd0:	f7ff ff1a 	bl	800da08 <ucdr_align_to>
 800dbd4:	9901      	ldr	r1, [sp, #4]
 800dbd6:	4628      	mov	r0, r5
 800dbd8:	f7ff ff4c 	bl	800da74 <ucdr_advance_buffer>
 800dbdc:	e7d9      	b.n	800db92 <_Odometry__cdr_deserialize+0x2e>
 800dbde:	bf00      	nop

0800dbe0 <_Odometry__cdr_serialize>:
 800dbe0:	b348      	cbz	r0, 800dc36 <_Odometry__cdr_serialize+0x56>
 800dbe2:	b570      	push	{r4, r5, r6, lr}
 800dbe4:	4604      	mov	r4, r0
 800dbe6:	460e      	mov	r6, r1
 800dbe8:	f001 ff8e 	bl	800fb08 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800dbec:	6843      	ldr	r3, [r0, #4]
 800dbee:	4631      	mov	r1, r6
 800dbf0:	689b      	ldr	r3, [r3, #8]
 800dbf2:	4620      	mov	r0, r4
 800dbf4:	4798      	blx	r3
 800dbf6:	6965      	ldr	r5, [r4, #20]
 800dbf8:	b1d5      	cbz	r5, 800dc30 <_Odometry__cdr_serialize+0x50>
 800dbfa:	4628      	mov	r0, r5
 800dbfc:	f7f2 fb50 	bl	80002a0 <strlen>
 800dc00:	1c42      	adds	r2, r0, #1
 800dc02:	4629      	mov	r1, r5
 800dc04:	61a0      	str	r0, [r4, #24]
 800dc06:	4630      	mov	r0, r6
 800dc08:	f002 fe84 	bl	8010914 <ucdr_serialize_sequence_char>
 800dc0c:	f002 fb96 	bl	801033c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800dc10:	6843      	ldr	r3, [r0, #4]
 800dc12:	4631      	mov	r1, r6
 800dc14:	689b      	ldr	r3, [r3, #8]
 800dc16:	f104 0020 	add.w	r0, r4, #32
 800dc1a:	4798      	blx	r3
 800dc1c:	f002 fca0 	bl	8010560 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800dc20:	6843      	ldr	r3, [r0, #4]
 800dc22:	4631      	mov	r1, r6
 800dc24:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800dc28:	689b      	ldr	r3, [r3, #8]
 800dc2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dc2e:	4718      	bx	r3
 800dc30:	462a      	mov	r2, r5
 800dc32:	4628      	mov	r0, r5
 800dc34:	e7e5      	b.n	800dc02 <_Odometry__cdr_serialize+0x22>
 800dc36:	4770      	bx	lr

0800dc38 <_Odometry__max_serialized_size>:
 800dc38:	b510      	push	{r4, lr}
 800dc3a:	b082      	sub	sp, #8
 800dc3c:	2301      	movs	r3, #1
 800dc3e:	2100      	movs	r1, #0
 800dc40:	f10d 0007 	add.w	r0, sp, #7
 800dc44:	f88d 3007 	strb.w	r3, [sp, #7]
 800dc48:	f001 ff54 	bl	800faf4 <max_serialized_size_std_msgs__msg__Header>
 800dc4c:	2300      	movs	r3, #0
 800dc4e:	4601      	mov	r1, r0
 800dc50:	4604      	mov	r4, r0
 800dc52:	f10d 0007 	add.w	r0, sp, #7
 800dc56:	f88d 3007 	strb.w	r3, [sp, #7]
 800dc5a:	f002 fb5f 	bl	801031c <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800dc5e:	4404      	add	r4, r0
 800dc60:	4621      	mov	r1, r4
 800dc62:	f10d 0007 	add.w	r0, sp, #7
 800dc66:	f002 fc6b 	bl	8010540 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800dc6a:	4420      	add	r0, r4
 800dc6c:	b002      	add	sp, #8
 800dc6e:	bd10      	pop	{r4, pc}

0800dc70 <_Odometry__get_serialized_size>:
 800dc70:	b570      	push	{r4, r5, r6, lr}
 800dc72:	4604      	mov	r4, r0
 800dc74:	b1b8      	cbz	r0, 800dca6 <_Odometry__get_serialized_size+0x36>
 800dc76:	2100      	movs	r1, #0
 800dc78:	f001 fec4 	bl	800fa04 <get_serialized_size_std_msgs__msg__Header>
 800dc7c:	2104      	movs	r1, #4
 800dc7e:	4606      	mov	r6, r0
 800dc80:	f7ff feac 	bl	800d9dc <ucdr_alignment>
 800dc84:	69a5      	ldr	r5, [r4, #24]
 800dc86:	3505      	adds	r5, #5
 800dc88:	4603      	mov	r3, r0
 800dc8a:	4435      	add	r5, r6
 800dc8c:	441d      	add	r5, r3
 800dc8e:	4629      	mov	r1, r5
 800dc90:	f104 0020 	add.w	r0, r4, #32
 800dc94:	f002 fae6 	bl	8010264 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800dc98:	4405      	add	r5, r0
 800dc9a:	4629      	mov	r1, r5
 800dc9c:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800dca0:	f002 fbf2 	bl	8010488 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800dca4:	4428      	add	r0, r5
 800dca6:	bd70      	pop	{r4, r5, r6, pc}

0800dca8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800dca8:	4800      	ldr	r0, [pc, #0]	@ (800dcac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x4>)
 800dcaa:	4770      	bx	lr
 800dcac:	20000330 	.word	0x20000330

0800dcb0 <rcl_get_zero_initialized_publisher>:
 800dcb0:	4b01      	ldr	r3, [pc, #4]	@ (800dcb8 <rcl_get_zero_initialized_publisher+0x8>)
 800dcb2:	6818      	ldr	r0, [r3, #0]
 800dcb4:	4770      	bx	lr
 800dcb6:	bf00      	nop
 800dcb8:	0801f81c 	.word	0x0801f81c

0800dcbc <rcl_publisher_init>:
 800dcbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dcc0:	b088      	sub	sp, #32
 800dcc2:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800dcc4:	2d00      	cmp	r5, #0
 800dcc6:	d06a      	beq.n	800dd9e <rcl_publisher_init+0xe2>
 800dcc8:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800dccc:	4604      	mov	r4, r0
 800dcce:	4648      	mov	r0, r9
 800dcd0:	460e      	mov	r6, r1
 800dcd2:	4690      	mov	r8, r2
 800dcd4:	461f      	mov	r7, r3
 800dcd6:	f001 f847 	bl	800ed68 <rcutils_allocator_is_valid>
 800dcda:	2800      	cmp	r0, #0
 800dcdc:	d05f      	beq.n	800dd9e <rcl_publisher_init+0xe2>
 800dcde:	2c00      	cmp	r4, #0
 800dce0:	d05d      	beq.n	800dd9e <rcl_publisher_init+0xe2>
 800dce2:	f8d4 a000 	ldr.w	sl, [r4]
 800dce6:	f1ba 0f00 	cmp.w	sl, #0
 800dcea:	d004      	beq.n	800dcf6 <rcl_publisher_init+0x3a>
 800dcec:	2764      	movs	r7, #100	@ 0x64
 800dcee:	4638      	mov	r0, r7
 800dcf0:	b008      	add	sp, #32
 800dcf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dcf6:	4630      	mov	r0, r6
 800dcf8:	f006 faa0 	bl	801423c <rcl_node_is_valid>
 800dcfc:	2800      	cmp	r0, #0
 800dcfe:	d053      	beq.n	800dda8 <rcl_publisher_init+0xec>
 800dd00:	f1b8 0f00 	cmp.w	r8, #0
 800dd04:	d04b      	beq.n	800dd9e <rcl_publisher_init+0xe2>
 800dd06:	2f00      	cmp	r7, #0
 800dd08:	d049      	beq.n	800dd9e <rcl_publisher_init+0xe2>
 800dd0a:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800dd0e:	aa07      	add	r2, sp, #28
 800dd10:	9205      	str	r2, [sp, #20]
 800dd12:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800dd16:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dd1a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800dd1e:	f8cd a01c 	str.w	sl, [sp, #28]
 800dd22:	4639      	mov	r1, r7
 800dd24:	e899 000c 	ldmia.w	r9, {r2, r3}
 800dd28:	4630      	mov	r0, r6
 800dd2a:	f006 fb17 	bl	801435c <rcl_node_resolve_name>
 800dd2e:	4607      	mov	r7, r0
 800dd30:	2800      	cmp	r0, #0
 800dd32:	d150      	bne.n	800ddd6 <rcl_publisher_init+0x11a>
 800dd34:	e9d5 3217 	ldrd	r3, r2, [r5, #92]	@ 0x5c
 800dd38:	21c8      	movs	r1, #200	@ 0xc8
 800dd3a:	2001      	movs	r0, #1
 800dd3c:	4798      	blx	r3
 800dd3e:	6020      	str	r0, [r4, #0]
 800dd40:	2800      	cmp	r0, #0
 800dd42:	d04e      	beq.n	800dde2 <rcl_publisher_init+0x126>
 800dd44:	4630      	mov	r0, r6
 800dd46:	f006 fa9b 	bl	8014280 <rcl_node_get_rmw_handle>
 800dd4a:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800dd4e:	9300      	str	r3, [sp, #0]
 800dd50:	9a07      	ldr	r2, [sp, #28]
 800dd52:	6827      	ldr	r7, [r4, #0]
 800dd54:	462b      	mov	r3, r5
 800dd56:	4641      	mov	r1, r8
 800dd58:	f001 f920 	bl	800ef9c <rmw_create_publisher>
 800dd5c:	6823      	ldr	r3, [r4, #0]
 800dd5e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800dd62:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800dd66:	b370      	cbz	r0, 800ddc6 <rcl_publisher_init+0x10a>
 800dd68:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800dd6c:	f001 f9f2 	bl	800f154 <rmw_publisher_get_actual_qos>
 800dd70:	6823      	ldr	r3, [r4, #0]
 800dd72:	4607      	mov	r7, r0
 800dd74:	b9d0      	cbnz	r0, 800ddac <rcl_publisher_init+0xf0>
 800dd76:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800dd7a:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800dd7e:	4629      	mov	r1, r5
 800dd80:	2270      	movs	r2, #112	@ 0x70
 800dd82:	4618      	mov	r0, r3
 800dd84:	f00e fcad 	bl	801c6e2 <memcpy>
 800dd88:	6832      	ldr	r2, [r6, #0]
 800dd8a:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800dd8e:	9807      	ldr	r0, [sp, #28]
 800dd90:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800dd92:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800dd94:	4798      	blx	r3
 800dd96:	4638      	mov	r0, r7
 800dd98:	b008      	add	sp, #32
 800dd9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd9e:	270b      	movs	r7, #11
 800dda0:	4638      	mov	r0, r7
 800dda2:	b008      	add	sp, #32
 800dda4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dda8:	27c8      	movs	r7, #200	@ 0xc8
 800ddaa:	e7a0      	b.n	800dcee <rcl_publisher_init+0x32>
 800ddac:	b18b      	cbz	r3, 800ddd2 <rcl_publisher_init+0x116>
 800ddae:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800ddb2:	b142      	cbz	r2, 800ddc6 <rcl_publisher_init+0x10a>
 800ddb4:	4630      	mov	r0, r6
 800ddb6:	f006 fa63 	bl	8014280 <rcl_node_get_rmw_handle>
 800ddba:	6823      	ldr	r3, [r4, #0]
 800ddbc:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800ddc0:	f001 f9d6 	bl	800f170 <rmw_destroy_publisher>
 800ddc4:	6823      	ldr	r3, [r4, #0]
 800ddc6:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800ddc8:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800ddca:	4618      	mov	r0, r3
 800ddcc:	4790      	blx	r2
 800ddce:	2300      	movs	r3, #0
 800ddd0:	6023      	str	r3, [r4, #0]
 800ddd2:	2701      	movs	r7, #1
 800ddd4:	e7db      	b.n	800dd8e <rcl_publisher_init+0xd2>
 800ddd6:	2867      	cmp	r0, #103	@ 0x67
 800ddd8:	d0d9      	beq.n	800dd8e <rcl_publisher_init+0xd2>
 800ddda:	2869      	cmp	r0, #105	@ 0x69
 800dddc:	d003      	beq.n	800dde6 <rcl_publisher_init+0x12a>
 800ddde:	280a      	cmp	r0, #10
 800dde0:	d1f7      	bne.n	800ddd2 <rcl_publisher_init+0x116>
 800dde2:	270a      	movs	r7, #10
 800dde4:	e7d3      	b.n	800dd8e <rcl_publisher_init+0xd2>
 800dde6:	2767      	movs	r7, #103	@ 0x67
 800dde8:	e7d1      	b.n	800dd8e <rcl_publisher_init+0xd2>
 800ddea:	bf00      	nop

0800ddec <rcl_publisher_get_default_options>:
 800ddec:	b530      	push	{r4, r5, lr}
 800ddee:	4912      	ldr	r1, [pc, #72]	@ (800de38 <rcl_publisher_get_default_options+0x4c>)
 800ddf0:	b083      	sub	sp, #12
 800ddf2:	2250      	movs	r2, #80	@ 0x50
 800ddf4:	4604      	mov	r4, r0
 800ddf6:	f00e fc74 	bl	801c6e2 <memcpy>
 800ddfa:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ddfe:	f000 ff87 	bl	800ed10 <rcutils_get_default_allocator>
 800de02:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 800de06:	f001 f84b 	bl	800eea0 <rmw_get_default_publisher_options>
 800de0a:	2500      	movs	r5, #0
 800de0c:	f10d 0007 	add.w	r0, sp, #7
 800de10:	f88d 5007 	strb.w	r5, [sp, #7]
 800de14:	f006 fa3a 	bl	801428c <rcl_get_disable_loaned_message>
 800de18:	b930      	cbnz	r0, 800de28 <rcl_publisher_get_default_options+0x3c>
 800de1a:	f89d 5007 	ldrb.w	r5, [sp, #7]
 800de1e:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800de22:	4620      	mov	r0, r4
 800de24:	b003      	add	sp, #12
 800de26:	bd30      	pop	{r4, r5, pc}
 800de28:	f000 ffca 	bl	800edc0 <rcutils_reset_error>
 800de2c:	4620      	mov	r0, r4
 800de2e:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800de32:	b003      	add	sp, #12
 800de34:	bd30      	pop	{r4, r5, pc}
 800de36:	bf00      	nop
 800de38:	0801f820 	.word	0x0801f820

0800de3c <rcl_publish>:
 800de3c:	b308      	cbz	r0, 800de82 <rcl_publish+0x46>
 800de3e:	6803      	ldr	r3, [r0, #0]
 800de40:	b570      	push	{r4, r5, r6, lr}
 800de42:	4604      	mov	r4, r0
 800de44:	b1c3      	cbz	r3, 800de78 <rcl_publish+0x3c>
 800de46:	4616      	mov	r6, r2
 800de48:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800de4c:	b1a2      	cbz	r2, 800de78 <rcl_publish+0x3c>
 800de4e:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800de52:	460d      	mov	r5, r1
 800de54:	f005 fe44 	bl	8013ae0 <rcl_context_is_valid>
 800de58:	b160      	cbz	r0, 800de74 <rcl_publish+0x38>
 800de5a:	6823      	ldr	r3, [r4, #0]
 800de5c:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800de60:	b150      	cbz	r0, 800de78 <rcl_publish+0x3c>
 800de62:	b165      	cbz	r5, 800de7e <rcl_publish+0x42>
 800de64:	4632      	mov	r2, r6
 800de66:	4629      	mov	r1, r5
 800de68:	f001 f838 	bl	800eedc <rmw_publish>
 800de6c:	3800      	subs	r0, #0
 800de6e:	bf18      	it	ne
 800de70:	2001      	movne	r0, #1
 800de72:	bd70      	pop	{r4, r5, r6, pc}
 800de74:	f000 ff86 	bl	800ed84 <rcutils_error_is_set>
 800de78:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800de7c:	bd70      	pop	{r4, r5, r6, pc}
 800de7e:	200b      	movs	r0, #11
 800de80:	bd70      	pop	{r4, r5, r6, pc}
 800de82:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800de86:	4770      	bx	lr

0800de88 <rcl_publisher_is_valid>:
 800de88:	b1b0      	cbz	r0, 800deb8 <rcl_publisher_is_valid+0x30>
 800de8a:	6803      	ldr	r3, [r0, #0]
 800de8c:	b510      	push	{r4, lr}
 800de8e:	4604      	mov	r4, r0
 800de90:	b183      	cbz	r3, 800deb4 <rcl_publisher_is_valid+0x2c>
 800de92:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800de96:	b16a      	cbz	r2, 800deb4 <rcl_publisher_is_valid+0x2c>
 800de98:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800de9c:	f005 fe20 	bl	8013ae0 <rcl_context_is_valid>
 800dea0:	b130      	cbz	r0, 800deb0 <rcl_publisher_is_valid+0x28>
 800dea2:	6823      	ldr	r3, [r4, #0]
 800dea4:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800dea8:	3800      	subs	r0, #0
 800deaa:	bf18      	it	ne
 800deac:	2001      	movne	r0, #1
 800deae:	bd10      	pop	{r4, pc}
 800deb0:	f000 ff68 	bl	800ed84 <rcutils_error_is_set>
 800deb4:	2000      	movs	r0, #0
 800deb6:	bd10      	pop	{r4, pc}
 800deb8:	2000      	movs	r0, #0
 800deba:	4770      	bx	lr

0800debc <rcl_publisher_is_valid_except_context>:
 800debc:	b130      	cbz	r0, 800decc <rcl_publisher_is_valid_except_context+0x10>
 800debe:	6800      	ldr	r0, [r0, #0]
 800dec0:	b120      	cbz	r0, 800decc <rcl_publisher_is_valid_except_context+0x10>
 800dec2:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800dec6:	3800      	subs	r0, #0
 800dec8:	bf18      	it	ne
 800deca:	2001      	movne	r0, #1
 800decc:	4770      	bx	lr
 800dece:	bf00      	nop

0800ded0 <_rclc_check_for_new_data>:
 800ded0:	2800      	cmp	r0, #0
 800ded2:	d046      	beq.n	800df62 <_rclc_check_for_new_data+0x92>
 800ded4:	b510      	push	{r4, lr}
 800ded6:	7802      	ldrb	r2, [r0, #0]
 800ded8:	b084      	sub	sp, #16
 800deda:	4603      	mov	r3, r0
 800dedc:	2a0a      	cmp	r2, #10
 800dede:	d842      	bhi.n	800df66 <_rclc_check_for_new_data+0x96>
 800dee0:	e8df f002 	tbb	[pc, r2]
 800dee4:	14181212 	.word	0x14181212
 800dee8:	06060614 	.word	0x06060614
 800deec:	2e1a      	.short	0x2e1a
 800deee:	16          	.byte	0x16
 800deef:	00          	.byte	0x00
 800def0:	6a0a      	ldr	r2, [r1, #32]
 800def2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800def4:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800def8:	3a00      	subs	r2, #0
 800defa:	bf18      	it	ne
 800defc:	2201      	movne	r2, #1
 800defe:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800df02:	2000      	movs	r0, #0
 800df04:	b004      	add	sp, #16
 800df06:	bd10      	pop	{r4, pc}
 800df08:	680a      	ldr	r2, [r1, #0]
 800df0a:	e7f2      	b.n	800def2 <_rclc_check_for_new_data+0x22>
 800df0c:	698a      	ldr	r2, [r1, #24]
 800df0e:	e7f0      	b.n	800def2 <_rclc_check_for_new_data+0x22>
 800df10:	688a      	ldr	r2, [r1, #8]
 800df12:	e7ee      	b.n	800def2 <_rclc_check_for_new_data+0x22>
 800df14:	690a      	ldr	r2, [r1, #16]
 800df16:	e7ec      	b.n	800def2 <_rclc_check_for_new_data+0x22>
 800df18:	685c      	ldr	r4, [r3, #4]
 800df1a:	4608      	mov	r0, r1
 800df1c:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800df20:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800df24:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800df28:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800df2c:	9300      	str	r3, [sp, #0]
 800df2e:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800df32:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800df36:	f104 0110 	add.w	r1, r4, #16
 800df3a:	f008 f8b5 	bl	80160a8 <rcl_action_client_wait_set_get_entities_ready>
 800df3e:	e7e1      	b.n	800df04 <_rclc_check_for_new_data+0x34>
 800df40:	685c      	ldr	r4, [r3, #4]
 800df42:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800df46:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800df4a:	e9cd 3200 	strd	r3, r2, [sp]
 800df4e:	4608      	mov	r0, r1
 800df50:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800df54:	f104 0220 	add.w	r2, r4, #32
 800df58:	f104 0110 	add.w	r1, r4, #16
 800df5c:	f008 faa6 	bl	80164ac <rcl_action_server_wait_set_get_entities_ready>
 800df60:	e7d0      	b.n	800df04 <_rclc_check_for_new_data+0x34>
 800df62:	200b      	movs	r0, #11
 800df64:	4770      	bx	lr
 800df66:	2001      	movs	r0, #1
 800df68:	e7cc      	b.n	800df04 <_rclc_check_for_new_data+0x34>
 800df6a:	bf00      	nop

0800df6c <_rclc_take_new_data>:
 800df6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800df6e:	b099      	sub	sp, #100	@ 0x64
 800df70:	2800      	cmp	r0, #0
 800df72:	f000 8082 	beq.w	800e07a <_rclc_take_new_data+0x10e>
 800df76:	7803      	ldrb	r3, [r0, #0]
 800df78:	4604      	mov	r4, r0
 800df7a:	2b0a      	cmp	r3, #10
 800df7c:	f200 815d 	bhi.w	800e23a <_rclc_take_new_data+0x2ce>
 800df80:	e8df f003 	tbb	[pc, r3]
 800df84:	31531f1f 	.word	0x31531f1f
 800df88:	06060631 	.word	0x06060631
 800df8c:	4555      	.short	0x4555
 800df8e:	53          	.byte	0x53
 800df8f:	00          	.byte	0x00
 800df90:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800df92:	6a0b      	ldr	r3, [r1, #32]
 800df94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d046      	beq.n	800e02a <_rclc_take_new_data+0xbe>
 800df9c:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800dfa0:	f104 0110 	add.w	r1, r4, #16
 800dfa4:	f006 fa88 	bl	80144b8 <rcl_take_request>
 800dfa8:	4605      	mov	r5, r0
 800dfaa:	2800      	cmp	r0, #0
 800dfac:	d03d      	beq.n	800e02a <_rclc_take_new_data+0xbe>
 800dfae:	f240 2359 	movw	r3, #601	@ 0x259
 800dfb2:	4298      	cmp	r0, r3
 800dfb4:	d128      	bne.n	800e008 <_rclc_take_new_data+0x9c>
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800dfbc:	4628      	mov	r0, r5
 800dfbe:	b019      	add	sp, #100	@ 0x64
 800dfc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dfc2:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800dfc4:	680b      	ldr	r3, [r1, #0]
 800dfc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dfca:	b373      	cbz	r3, 800e02a <_rclc_take_new_data+0xbe>
 800dfcc:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800dfd0:	2300      	movs	r3, #0
 800dfd2:	aa0a      	add	r2, sp, #40	@ 0x28
 800dfd4:	f006 fc44 	bl	8014860 <rcl_take>
 800dfd8:	4605      	mov	r5, r0
 800dfda:	b330      	cbz	r0, 800e02a <_rclc_take_new_data+0xbe>
 800dfdc:	f240 1391 	movw	r3, #401	@ 0x191
 800dfe0:	4298      	cmp	r0, r3
 800dfe2:	d0e8      	beq.n	800dfb6 <_rclc_take_new_data+0x4a>
 800dfe4:	e010      	b.n	800e008 <_rclc_take_new_data+0x9c>
 800dfe6:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800dfe8:	698b      	ldr	r3, [r1, #24]
 800dfea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dfee:	b1e3      	cbz	r3, 800e02a <_rclc_take_new_data+0xbe>
 800dff0:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800dff4:	f104 0110 	add.w	r1, r4, #16
 800dff8:	f005 fce2 	bl	80139c0 <rcl_take_response>
 800dffc:	4605      	mov	r5, r0
 800dffe:	b1a0      	cbz	r0, 800e02a <_rclc_take_new_data+0xbe>
 800e000:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800e004:	4298      	cmp	r0, r3
 800e006:	d0d9      	beq.n	800dfbc <_rclc_take_new_data+0x50>
 800e008:	f000 feda 	bl	800edc0 <rcutils_reset_error>
 800e00c:	e7d6      	b.n	800dfbc <_rclc_take_new_data+0x50>
 800e00e:	6840      	ldr	r0, [r0, #4]
 800e010:	f890 3020 	ldrb.w	r3, [r0, #32]
 800e014:	2b00      	cmp	r3, #0
 800e016:	d15f      	bne.n	800e0d8 <_rclc_take_new_data+0x16c>
 800e018:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d179      	bne.n	800e114 <_rclc_take_new_data+0x1a8>
 800e020:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800e024:	2b00      	cmp	r3, #0
 800e026:	f040 8096 	bne.w	800e156 <_rclc_take_new_data+0x1ea>
 800e02a:	2500      	movs	r5, #0
 800e02c:	e7c6      	b.n	800dfbc <_rclc_take_new_data+0x50>
 800e02e:	6840      	ldr	r0, [r0, #4]
 800e030:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800e034:	2b00      	cmp	r3, #0
 800e036:	d138      	bne.n	800e0aa <_rclc_take_new_data+0x13e>
 800e038:	69c3      	ldr	r3, [r0, #28]
 800e03a:	b113      	cbz	r3, 800e042 <_rclc_take_new_data+0xd6>
 800e03c:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800e040:	b9fb      	cbnz	r3, 800e082 <_rclc_take_new_data+0x116>
 800e042:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800e046:	2b00      	cmp	r3, #0
 800e048:	f040 80a8 	bne.w	800e19c <_rclc_take_new_data+0x230>
 800e04c:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800e050:	2b00      	cmp	r3, #0
 800e052:	d0ea      	beq.n	800e02a <_rclc_take_new_data+0xbe>
 800e054:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800e056:	a90a      	add	r1, sp, #40	@ 0x28
 800e058:	3010      	adds	r0, #16
 800e05a:	f007 ff09 	bl	8015e70 <rcl_action_take_result_response>
 800e05e:	4605      	mov	r5, r0
 800e060:	2800      	cmp	r0, #0
 800e062:	d1d1      	bne.n	800e008 <_rclc_take_new_data+0x9c>
 800e064:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e068:	6860      	ldr	r0, [r4, #4]
 800e06a:	f008 fb49 	bl	8016700 <rclc_action_find_handle_by_result_request_sequence_number>
 800e06e:	2800      	cmp	r0, #0
 800e070:	d0db      	beq.n	800e02a <_rclc_take_new_data+0xbe>
 800e072:	2301      	movs	r3, #1
 800e074:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800e078:	e7d7      	b.n	800e02a <_rclc_take_new_data+0xbe>
 800e07a:	250b      	movs	r5, #11
 800e07c:	4628      	mov	r0, r5
 800e07e:	b019      	add	sp, #100	@ 0x64
 800e080:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e082:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800e084:	3010      	adds	r0, #16
 800e086:	f007 ff6f 	bl	8015f68 <rcl_action_take_feedback>
 800e08a:	4605      	mov	r5, r0
 800e08c:	2800      	cmp	r0, #0
 800e08e:	d1bb      	bne.n	800e008 <_rclc_take_new_data+0x9c>
 800e090:	6860      	ldr	r0, [r4, #4]
 800e092:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800e094:	f008 faf2 	bl	801667c <rclc_action_find_goal_handle_by_uuid>
 800e098:	4603      	mov	r3, r0
 800e09a:	2800      	cmp	r0, #0
 800e09c:	f000 80c4 	beq.w	800e228 <_rclc_take_new_data+0x2bc>
 800e0a0:	2201      	movs	r2, #1
 800e0a2:	6860      	ldr	r0, [r4, #4]
 800e0a4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800e0a8:	e7cb      	b.n	800e042 <_rclc_take_new_data+0xd6>
 800e0aa:	aa04      	add	r2, sp, #16
 800e0ac:	a90a      	add	r1, sp, #40	@ 0x28
 800e0ae:	3010      	adds	r0, #16
 800e0b0:	f007 fe6e 	bl	8015d90 <rcl_action_take_goal_response>
 800e0b4:	4605      	mov	r5, r0
 800e0b6:	2800      	cmp	r0, #0
 800e0b8:	d1a6      	bne.n	800e008 <_rclc_take_new_data+0x9c>
 800e0ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e0be:	6860      	ldr	r0, [r4, #4]
 800e0c0:	f008 fb0c 	bl	80166dc <rclc_action_find_handle_by_goal_request_sequence_number>
 800e0c4:	b130      	cbz	r0, 800e0d4 <_rclc_take_new_data+0x168>
 800e0c6:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800e0ca:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800e0ce:	2201      	movs	r2, #1
 800e0d0:	f880 2020 	strb.w	r2, [r0, #32]
 800e0d4:	6860      	ldr	r0, [r4, #4]
 800e0d6:	e7af      	b.n	800e038 <_rclc_take_new_data+0xcc>
 800e0d8:	f008 faaa 	bl	8016630 <rclc_action_take_goal_handle>
 800e0dc:	4606      	mov	r6, r0
 800e0de:	6860      	ldr	r0, [r4, #4]
 800e0e0:	2e00      	cmp	r6, #0
 800e0e2:	d099      	beq.n	800e018 <_rclc_take_new_data+0xac>
 800e0e4:	6070      	str	r0, [r6, #4]
 800e0e6:	69f2      	ldr	r2, [r6, #28]
 800e0e8:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800e0ec:	3010      	adds	r0, #16
 800e0ee:	f008 f86b 	bl	80161c8 <rcl_action_take_goal_request>
 800e0f2:	4605      	mov	r5, r0
 800e0f4:	2800      	cmp	r0, #0
 800e0f6:	f040 8099 	bne.w	800e22c <_rclc_take_new_data+0x2c0>
 800e0fa:	69f7      	ldr	r7, [r6, #28]
 800e0fc:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800e0fe:	7235      	strb	r5, [r6, #8]
 800e100:	f8c6 0009 	str.w	r0, [r6, #9]
 800e104:	f8c6 100d 	str.w	r1, [r6, #13]
 800e108:	6860      	ldr	r0, [r4, #4]
 800e10a:	f8c6 2011 	str.w	r2, [r6, #17]
 800e10e:	f8c6 3015 	str.w	r3, [r6, #21]
 800e112:	e781      	b.n	800e018 <_rclc_take_new_data+0xac>
 800e114:	aa04      	add	r2, sp, #16
 800e116:	3010      	adds	r0, #16
 800e118:	a90a      	add	r1, sp, #40	@ 0x28
 800e11a:	f008 f8c5 	bl	80162a8 <rcl_action_take_result_request>
 800e11e:	4605      	mov	r5, r0
 800e120:	2800      	cmp	r0, #0
 800e122:	f47f af71 	bne.w	800e008 <_rclc_take_new_data+0x9c>
 800e126:	6860      	ldr	r0, [r4, #4]
 800e128:	a904      	add	r1, sp, #16
 800e12a:	f008 faa7 	bl	801667c <rclc_action_find_goal_handle_by_uuid>
 800e12e:	4607      	mov	r7, r0
 800e130:	b160      	cbz	r0, 800e14c <_rclc_take_new_data+0x1e0>
 800e132:	ad0a      	add	r5, sp, #40	@ 0x28
 800e134:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800e138:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e13a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e13c:	e895 0003 	ldmia.w	r5, {r0, r1}
 800e140:	f04f 0c02 	mov.w	ip, #2
 800e144:	e886 0003 	stmia.w	r6, {r0, r1}
 800e148:	f887 c008 	strb.w	ip, [r7, #8]
 800e14c:	6860      	ldr	r0, [r4, #4]
 800e14e:	2300      	movs	r3, #0
 800e150:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800e154:	e764      	b.n	800e020 <_rclc_take_new_data+0xb4>
 800e156:	ae04      	add	r6, sp, #16
 800e158:	aa0a      	add	r2, sp, #40	@ 0x28
 800e15a:	3010      	adds	r0, #16
 800e15c:	4631      	mov	r1, r6
 800e15e:	f008 f8e1 	bl	8016324 <rcl_action_take_cancel_request>
 800e162:	4605      	mov	r5, r0
 800e164:	2800      	cmp	r0, #0
 800e166:	f47f af4f 	bne.w	800e008 <_rclc_take_new_data+0x9c>
 800e16a:	6860      	ldr	r0, [r4, #4]
 800e16c:	a90a      	add	r1, sp, #40	@ 0x28
 800e16e:	f008 fa85 	bl	801667c <rclc_action_find_goal_handle_by_uuid>
 800e172:	4605      	mov	r5, r0
 800e174:	2800      	cmp	r0, #0
 800e176:	d04c      	beq.n	800e212 <_rclc_take_new_data+0x2a6>
 800e178:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800e17c:	2101      	movs	r1, #1
 800e17e:	f008 fa05 	bl	801658c <rcl_action_transition_goal_state>
 800e182:	2803      	cmp	r0, #3
 800e184:	4607      	mov	r7, r0
 800e186:	d139      	bne.n	800e1fc <_rclc_take_new_data+0x290>
 800e188:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800e18a:	f105 0458 	add.w	r4, r5, #88	@ 0x58
 800e18e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e190:	e896 0003 	ldmia.w	r6, {r0, r1}
 800e194:	e884 0003 	stmia.w	r4, {r0, r1}
 800e198:	722f      	strb	r7, [r5, #8]
 800e19a:	e746      	b.n	800e02a <_rclc_take_new_data+0xbe>
 800e19c:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800e1a0:	a90a      	add	r1, sp, #40	@ 0x28
 800e1a2:	3010      	adds	r0, #16
 800e1a4:	f007 fea2 	bl	8015eec <rcl_action_take_cancel_response>
 800e1a8:	4605      	mov	r5, r0
 800e1aa:	2800      	cmp	r0, #0
 800e1ac:	f47f af2c 	bne.w	800e008 <_rclc_take_new_data+0x9c>
 800e1b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e1b4:	6860      	ldr	r0, [r4, #4]
 800e1b6:	f008 fab5 	bl	8016724 <rclc_action_find_handle_by_cancel_request_sequence_number>
 800e1ba:	4606      	mov	r6, r0
 800e1bc:	6860      	ldr	r0, [r4, #4]
 800e1be:	2e00      	cmp	r6, #0
 800e1c0:	f43f af44 	beq.w	800e04c <_rclc_take_new_data+0xe0>
 800e1c4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e1c6:	2701      	movs	r7, #1
 800e1c8:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	f43f af3e 	beq.w	800e04c <_rclc_take_new_data+0xe0>
 800e1d0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800e1d2:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800e1d6:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800e1da:	f008 fa4f 	bl	801667c <rclc_action_find_goal_handle_by_uuid>
 800e1de:	b138      	cbz	r0, 800e1f0 <_rclc_take_new_data+0x284>
 800e1e0:	6860      	ldr	r0, [r4, #4]
 800e1e2:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e1e4:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800e1e8:	3501      	adds	r5, #1
 800e1ea:	42ab      	cmp	r3, r5
 800e1ec:	d8f0      	bhi.n	800e1d0 <_rclc_take_new_data+0x264>
 800e1ee:	e72d      	b.n	800e04c <_rclc_take_new_data+0xe0>
 800e1f0:	6860      	ldr	r0, [r4, #4]
 800e1f2:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e1f4:	3501      	adds	r5, #1
 800e1f6:	42ab      	cmp	r3, r5
 800e1f8:	d8ea      	bhi.n	800e1d0 <_rclc_take_new_data+0x264>
 800e1fa:	e727      	b.n	800e04c <_rclc_take_new_data+0xe0>
 800e1fc:	ab06      	add	r3, sp, #24
 800e1fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e200:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800e204:	2103      	movs	r1, #3
 800e206:	e896 000c 	ldmia.w	r6, {r2, r3}
 800e20a:	6860      	ldr	r0, [r4, #4]
 800e20c:	f008 fb00 	bl	8016810 <rclc_action_server_goal_cancel_reject>
 800e210:	e70b      	b.n	800e02a <_rclc_take_new_data+0xbe>
 800e212:	ab06      	add	r3, sp, #24
 800e214:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e216:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800e21a:	2102      	movs	r1, #2
 800e21c:	e896 000c 	ldmia.w	r6, {r2, r3}
 800e220:	6860      	ldr	r0, [r4, #4]
 800e222:	f008 faf5 	bl	8016810 <rclc_action_server_goal_cancel_reject>
 800e226:	e700      	b.n	800e02a <_rclc_take_new_data+0xbe>
 800e228:	6860      	ldr	r0, [r4, #4]
 800e22a:	e70a      	b.n	800e042 <_rclc_take_new_data+0xd6>
 800e22c:	6860      	ldr	r0, [r4, #4]
 800e22e:	4631      	mov	r1, r6
 800e230:	f008 fa0e 	bl	8016650 <rclc_action_remove_used_goal_handle>
 800e234:	f000 fdc4 	bl	800edc0 <rcutils_reset_error>
 800e238:	e6c0      	b.n	800dfbc <_rclc_take_new_data+0x50>
 800e23a:	2501      	movs	r5, #1
 800e23c:	e6be      	b.n	800dfbc <_rclc_take_new_data+0x50>
 800e23e:	bf00      	nop

0800e240 <rclc_executor_trigger_any>:
 800e240:	4603      	mov	r3, r0
 800e242:	b370      	cbz	r0, 800e2a2 <rclc_executor_trigger_any+0x62>
 800e244:	b379      	cbz	r1, 800e2a6 <rclc_executor_trigger_any+0x66>
 800e246:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800e24a:	2200      	movs	r2, #0
 800e24c:	b350      	cbz	r0, 800e2a4 <rclc_executor_trigger_any+0x64>
 800e24e:	b430      	push	{r4, r5}
 800e250:	f893 c000 	ldrb.w	ip, [r3]
 800e254:	f1bc 0f08 	cmp.w	ip, #8
 800e258:	d017      	beq.n	800e28a <rclc_executor_trigger_any+0x4a>
 800e25a:	f1bc 0f09 	cmp.w	ip, #9
 800e25e:	d00d      	beq.n	800e27c <rclc_executor_trigger_any+0x3c>
 800e260:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800e264:	b940      	cbnz	r0, 800e278 <rclc_executor_trigger_any+0x38>
 800e266:	3201      	adds	r2, #1
 800e268:	4291      	cmp	r1, r2
 800e26a:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800e26e:	d003      	beq.n	800e278 <rclc_executor_trigger_any+0x38>
 800e270:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800e274:	2800      	cmp	r0, #0
 800e276:	d1eb      	bne.n	800e250 <rclc_executor_trigger_any+0x10>
 800e278:	bc30      	pop	{r4, r5}
 800e27a:	4770      	bx	lr
 800e27c:	685c      	ldr	r4, [r3, #4]
 800e27e:	6a25      	ldr	r5, [r4, #32]
 800e280:	2d00      	cmp	r5, #0
 800e282:	d1f9      	bne.n	800e278 <rclc_executor_trigger_any+0x38>
 800e284:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800e288:	e7ec      	b.n	800e264 <rclc_executor_trigger_any+0x24>
 800e28a:	685c      	ldr	r4, [r3, #4]
 800e28c:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800e28e:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800e292:	d1f1      	bne.n	800e278 <rclc_executor_trigger_any+0x38>
 800e294:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800e298:	2800      	cmp	r0, #0
 800e29a:	d1ed      	bne.n	800e278 <rclc_executor_trigger_any+0x38>
 800e29c:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800e2a0:	e7e0      	b.n	800e264 <rclc_executor_trigger_any+0x24>
 800e2a2:	4770      	bx	lr
 800e2a4:	4770      	bx	lr
 800e2a6:	4608      	mov	r0, r1
 800e2a8:	4770      	bx	lr
 800e2aa:	bf00      	nop

0800e2ac <_rclc_execute>:
 800e2ac:	2800      	cmp	r0, #0
 800e2ae:	f000 80dc 	beq.w	800e46a <_rclc_execute+0x1be>
 800e2b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e2b4:	7843      	ldrb	r3, [r0, #1]
 800e2b6:	b087      	sub	sp, #28
 800e2b8:	4604      	mov	r4, r0
 800e2ba:	b123      	cbz	r3, 800e2c6 <_rclc_execute+0x1a>
 800e2bc:	2b01      	cmp	r3, #1
 800e2be:	d01c      	beq.n	800e2fa <_rclc_execute+0x4e>
 800e2c0:	2000      	movs	r0, #0
 800e2c2:	b007      	add	sp, #28
 800e2c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e2c6:	7803      	ldrb	r3, [r0, #0]
 800e2c8:	2b08      	cmp	r3, #8
 800e2ca:	f000 80a0 	beq.w	800e40e <_rclc_execute+0x162>
 800e2ce:	2b09      	cmp	r3, #9
 800e2d0:	d024      	beq.n	800e31c <_rclc_execute+0x70>
 800e2d2:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800e2d6:	2800      	cmp	r0, #0
 800e2d8:	d0f2      	beq.n	800e2c0 <_rclc_execute+0x14>
 800e2da:	2b0a      	cmp	r3, #10
 800e2dc:	f200 815a 	bhi.w	800e594 <_rclc_execute+0x2e8>
 800e2e0:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e2e4:	008e006f 	.word	0x008e006f
 800e2e8:	006f007c 	.word	0x006f007c
 800e2ec:	00590073 	.word	0x00590073
 800e2f0:	00590059 	.word	0x00590059
 800e2f4:	01580158 	.word	0x01580158
 800e2f8:	0079      	.short	0x0079
 800e2fa:	7803      	ldrb	r3, [r0, #0]
 800e2fc:	2b0a      	cmp	r3, #10
 800e2fe:	f200 8149 	bhi.w	800e594 <_rclc_execute+0x2e8>
 800e302:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e306:	00f9      	.short	0x00f9
 800e308:	006b007b 	.word	0x006b007b
 800e30c:	0062005e 	.word	0x0062005e
 800e310:	00480048 	.word	0x00480048
 800e314:	01000048 	.word	0x01000048
 800e318:	00680102 	.word	0x00680102
 800e31c:	6840      	ldr	r0, [r0, #4]
 800e31e:	6a02      	ldr	r2, [r0, #32]
 800e320:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800e324:	2a00      	cmp	r2, #0
 800e326:	f040 80f3 	bne.w	800e510 <_rclc_execute+0x264>
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d0c8      	beq.n	800e2c0 <_rclc_execute+0x14>
 800e32e:	e003      	b.n	800e338 <_rclc_execute+0x8c>
 800e330:	6858      	ldr	r0, [r3, #4]
 800e332:	f008 f98d 	bl	8016650 <rclc_action_remove_used_goal_handle>
 800e336:	6860      	ldr	r0, [r4, #4]
 800e338:	f008 f9c4 	bl	80166c4 <rclc_action_find_first_terminated_handle>
 800e33c:	4603      	mov	r3, r0
 800e33e:	4601      	mov	r1, r0
 800e340:	2800      	cmp	r0, #0
 800e342:	d1f5      	bne.n	800e330 <_rclc_execute+0x84>
 800e344:	6860      	ldr	r0, [r4, #4]
 800e346:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
 800e34a:	f890 3020 	ldrb.w	r3, [r0, #32]
 800e34e:	2b00      	cmp	r3, #0
 800e350:	f000 80eb 	beq.w	800e52a <_rclc_execute+0x27e>
 800e354:	f241 0604 	movw	r6, #4100	@ 0x1004
 800e358:	2701      	movs	r7, #1
 800e35a:	e007      	b.n	800e36c <_rclc_execute+0xc0>
 800e35c:	4628      	mov	r0, r5
 800e35e:	f008 fa0b 	bl	8016778 <rclc_action_server_response_goal_request>
 800e362:	6860      	ldr	r0, [r4, #4]
 800e364:	4629      	mov	r1, r5
 800e366:	f008 f973 	bl	8016650 <rclc_action_remove_used_goal_handle>
 800e36a:	6860      	ldr	r0, [r4, #4]
 800e36c:	2100      	movs	r1, #0
 800e36e:	f008 f99d 	bl	80166ac <rclc_action_find_first_handle_by_status>
 800e372:	4605      	mov	r5, r0
 800e374:	2800      	cmp	r0, #0
 800e376:	f000 80d5 	beq.w	800e524 <_rclc_execute+0x278>
 800e37a:	6863      	ldr	r3, [r4, #4]
 800e37c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e37e:	699b      	ldr	r3, [r3, #24]
 800e380:	4798      	blx	r3
 800e382:	42b0      	cmp	r0, r6
 800e384:	f04f 0100 	mov.w	r1, #0
 800e388:	d1e8      	bne.n	800e35c <_rclc_execute+0xb0>
 800e38a:	2101      	movs	r1, #1
 800e38c:	4628      	mov	r0, r5
 800e38e:	f008 f9f3 	bl	8016778 <rclc_action_server_response_goal_request>
 800e392:	722f      	strb	r7, [r5, #8]
 800e394:	e7e9      	b.n	800e36a <_rclc_execute+0xbe>
 800e396:	2b06      	cmp	r3, #6
 800e398:	68a0      	ldr	r0, [r4, #8]
 800e39a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800e39c:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 800e39e:	f000 80bb 	beq.w	800e518 <_rclc_execute+0x26c>
 800e3a2:	2b07      	cmp	r3, #7
 800e3a4:	f000 80f1 	beq.w	800e58a <_rclc_execute+0x2de>
 800e3a8:	47b0      	blx	r6
 800e3aa:	f104 0510 	add.w	r5, r4, #16
 800e3ae:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800e3b0:	6860      	ldr	r0, [r4, #4]
 800e3b2:	4629      	mov	r1, r5
 800e3b4:	f006 f8d0 	bl	8014558 <rcl_send_response>
 800e3b8:	2802      	cmp	r0, #2
 800e3ba:	d117      	bne.n	800e3ec <_rclc_execute+0x140>
 800e3bc:	f000 fd00 	bl	800edc0 <rcutils_reset_error>
 800e3c0:	e77e      	b.n	800e2c0 <_rclc_execute+0x14>
 800e3c2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800e3c4:	68a0      	ldr	r0, [r4, #8]
 800e3c6:	4798      	blx	r3
 800e3c8:	e77a      	b.n	800e2c0 <_rclc_execute+0x14>
 800e3ca:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800e3cc:	68a0      	ldr	r0, [r4, #8]
 800e3ce:	f104 0110 	add.w	r1, r4, #16
 800e3d2:	4798      	blx	r3
 800e3d4:	e774      	b.n	800e2c0 <_rclc_execute+0x14>
 800e3d6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800e3d8:	4798      	blx	r3
 800e3da:	e771      	b.n	800e2c0 <_rclc_execute+0x14>
 800e3dc:	6860      	ldr	r0, [r4, #4]
 800e3de:	f006 fd83 	bl	8014ee8 <rcl_timer_call>
 800e3e2:	f240 3321 	movw	r3, #801	@ 0x321
 800e3e6:	4298      	cmp	r0, r3
 800e3e8:	f43f af6a 	beq.w	800e2c0 <_rclc_execute+0x14>
 800e3ec:	2800      	cmp	r0, #0
 800e3ee:	f43f af68 	beq.w	800e2c2 <_rclc_execute+0x16>
 800e3f2:	9005      	str	r0, [sp, #20]
 800e3f4:	f000 fce4 	bl	800edc0 <rcutils_reset_error>
 800e3f8:	9805      	ldr	r0, [sp, #20]
 800e3fa:	e762      	b.n	800e2c2 <_rclc_execute+0x16>
 800e3fc:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800e400:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	@ 0x2c
 800e404:	2800      	cmp	r0, #0
 800e406:	d0e4      	beq.n	800e3d2 <_rclc_execute+0x126>
 800e408:	68a0      	ldr	r0, [r4, #8]
 800e40a:	4798      	blx	r3
 800e40c:	e758      	b.n	800e2c0 <_rclc_execute+0x14>
 800e40e:	6840      	ldr	r0, [r0, #4]
 800e410:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800e412:	f033 437f 	bics.w	r3, r3, #4278190080	@ 0xff000000
 800e416:	d107      	bne.n	800e428 <_rclc_execute+0x17c>
 800e418:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800e41c:	b923      	cbnz	r3, 800e428 <_rclc_execute+0x17c>
 800e41e:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800e422:	2b00      	cmp	r3, #0
 800e424:	f43f af4c 	beq.w	800e2c0 <_rclc_execute+0x14>
 800e428:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800e42c:	b303      	cbz	r3, 800e470 <_rclc_execute+0x1c4>
 800e42e:	2600      	movs	r6, #0
 800e430:	2701      	movs	r7, #1
 800e432:	e004      	b.n	800e43e <_rclc_execute+0x192>
 800e434:	f008 f8d6 	bl	80165e4 <rclc_action_send_result_request>
 800e438:	b990      	cbnz	r0, 800e460 <_rclc_execute+0x1b4>
 800e43a:	722f      	strb	r7, [r5, #8]
 800e43c:	6860      	ldr	r0, [r4, #4]
 800e43e:	f008 f983 	bl	8016748 <rclc_action_find_first_handle_with_goal_response>
 800e442:	4605      	mov	r5, r0
 800e444:	b198      	cbz	r0, 800e46e <_rclc_execute+0x1c2>
 800e446:	6863      	ldr	r3, [r4, #4]
 800e448:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800e44a:	699b      	ldr	r3, [r3, #24]
 800e44c:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800e450:	f885 6020 	strb.w	r6, [r5, #32]
 800e454:	4798      	blx	r3
 800e456:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800e45a:	4628      	mov	r0, r5
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d1e9      	bne.n	800e434 <_rclc_execute+0x188>
 800e460:	6860      	ldr	r0, [r4, #4]
 800e462:	4629      	mov	r1, r5
 800e464:	f008 f8f4 	bl	8016650 <rclc_action_remove_used_goal_handle>
 800e468:	e7e8      	b.n	800e43c <_rclc_execute+0x190>
 800e46a:	200b      	movs	r0, #11
 800e46c:	4770      	bx	lr
 800e46e:	6860      	ldr	r0, [r4, #4]
 800e470:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800e474:	b18b      	cbz	r3, 800e49a <_rclc_execute+0x1ee>
 800e476:	68c5      	ldr	r5, [r0, #12]
 800e478:	b32d      	cbz	r5, 800e4c6 <_rclc_execute+0x21a>
 800e47a:	2600      	movs	r6, #0
 800e47c:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800e480:	b143      	cbz	r3, 800e494 <_rclc_execute+0x1e8>
 800e482:	69c3      	ldr	r3, [r0, #28]
 800e484:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800e488:	b123      	cbz	r3, 800e494 <_rclc_execute+0x1e8>
 800e48a:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800e48c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800e48e:	4628      	mov	r0, r5
 800e490:	4798      	blx	r3
 800e492:	6860      	ldr	r0, [r4, #4]
 800e494:	682d      	ldr	r5, [r5, #0]
 800e496:	2d00      	cmp	r5, #0
 800e498:	d1f0      	bne.n	800e47c <_rclc_execute+0x1d0>
 800e49a:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800e49e:	b193      	cbz	r3, 800e4c6 <_rclc_execute+0x21a>
 800e4a0:	68c5      	ldr	r5, [r0, #12]
 800e4a2:	b185      	cbz	r5, 800e4c6 <_rclc_execute+0x21a>
 800e4a4:	2600      	movs	r6, #0
 800e4a6:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800e4aa:	b14b      	cbz	r3, 800e4c0 <_rclc_execute+0x214>
 800e4ac:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800e4ae:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800e4b2:	b12b      	cbz	r3, 800e4c0 <_rclc_execute+0x214>
 800e4b4:	4628      	mov	r0, r5
 800e4b6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800e4b8:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800e4bc:	4798      	blx	r3
 800e4be:	6860      	ldr	r0, [r4, #4]
 800e4c0:	682d      	ldr	r5, [r5, #0]
 800e4c2:	2d00      	cmp	r5, #0
 800e4c4:	d1ef      	bne.n	800e4a6 <_rclc_execute+0x1fa>
 800e4c6:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	f43f aef8 	beq.w	800e2c0 <_rclc_execute+0x14>
 800e4d0:	2700      	movs	r7, #0
 800e4d2:	e00b      	b.n	800e4ec <_rclc_execute+0x240>
 800e4d4:	6863      	ldr	r3, [r4, #4]
 800e4d6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800e4d8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800e4da:	6a1e      	ldr	r6, [r3, #32]
 800e4dc:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800e4e0:	47b0      	blx	r6
 800e4e2:	6860      	ldr	r0, [r4, #4]
 800e4e4:	4629      	mov	r1, r5
 800e4e6:	f008 f8b3 	bl	8016650 <rclc_action_remove_used_goal_handle>
 800e4ea:	6860      	ldr	r0, [r4, #4]
 800e4ec:	f008 f938 	bl	8016760 <rclc_action_find_first_handle_with_result_response>
 800e4f0:	4605      	mov	r5, r0
 800e4f2:	2800      	cmp	r0, #0
 800e4f4:	d1ee      	bne.n	800e4d4 <_rclc_execute+0x228>
 800e4f6:	e6e3      	b.n	800e2c0 <_rclc_execute+0x14>
 800e4f8:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800e4fc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800e4fe:	2800      	cmp	r0, #0
 800e500:	f43f af61 	beq.w	800e3c6 <_rclc_execute+0x11a>
 800e504:	e75e      	b.n	800e3c4 <_rclc_execute+0x118>
 800e506:	6840      	ldr	r0, [r0, #4]
 800e508:	e78e      	b.n	800e428 <_rclc_execute+0x17c>
 800e50a:	6840      	ldr	r0, [r0, #4]
 800e50c:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800e510:	2b00      	cmp	r3, #0
 800e512:	f43f af1a 	beq.w	800e34a <_rclc_execute+0x9e>
 800e516:	e70f      	b.n	800e338 <_rclc_execute+0x8c>
 800e518:	f104 0510 	add.w	r5, r4, #16
 800e51c:	460a      	mov	r2, r1
 800e51e:	4629      	mov	r1, r5
 800e520:	47b0      	blx	r6
 800e522:	e744      	b.n	800e3ae <_rclc_execute+0x102>
 800e524:	6860      	ldr	r0, [r4, #4]
 800e526:	f880 5020 	strb.w	r5, [r0, #32]
 800e52a:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800e52e:	2b00      	cmp	r3, #0
 800e530:	f43f aec6 	beq.w	800e2c0 <_rclc_execute+0x14>
 800e534:	68c5      	ldr	r5, [r0, #12]
 800e536:	b325      	cbz	r5, 800e582 <_rclc_execute+0x2d6>
 800e538:	2602      	movs	r6, #2
 800e53a:	e001      	b.n	800e540 <_rclc_execute+0x294>
 800e53c:	682d      	ldr	r5, [r5, #0]
 800e53e:	b305      	cbz	r5, 800e582 <_rclc_execute+0x2d6>
 800e540:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800e544:	2b03      	cmp	r3, #3
 800e546:	d1f9      	bne.n	800e53c <_rclc_execute+0x290>
 800e548:	69c3      	ldr	r3, [r0, #28]
 800e54a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e54c:	4628      	mov	r0, r5
 800e54e:	4798      	blx	r3
 800e550:	4603      	mov	r3, r0
 800e552:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800e556:	4628      	mov	r0, r5
 800e558:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800e55c:	b11b      	cbz	r3, 800e566 <_rclc_execute+0x2ba>
 800e55e:	f008 f92b 	bl	80167b8 <rclc_action_server_goal_cancel_accept>
 800e562:	6860      	ldr	r0, [r4, #4]
 800e564:	e7ea      	b.n	800e53c <_rclc_execute+0x290>
 800e566:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800e568:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800e56c:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800e570:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e574:	6860      	ldr	r0, [r4, #4]
 800e576:	2101      	movs	r1, #1
 800e578:	f008 f94a 	bl	8016810 <rclc_action_server_goal_cancel_reject>
 800e57c:	722e      	strb	r6, [r5, #8]
 800e57e:	6860      	ldr	r0, [r4, #4]
 800e580:	e7dc      	b.n	800e53c <_rclc_execute+0x290>
 800e582:	2300      	movs	r3, #0
 800e584:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800e588:	e69a      	b.n	800e2c0 <_rclc_execute+0x14>
 800e58a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800e58c:	47b0      	blx	r6
 800e58e:	f104 0510 	add.w	r5, r4, #16
 800e592:	e70c      	b.n	800e3ae <_rclc_execute+0x102>
 800e594:	2001      	movs	r0, #1
 800e596:	e694      	b.n	800e2c2 <_rclc_execute+0x16>

0800e598 <rclc_executor_get_zero_initialized_executor>:
 800e598:	b510      	push	{r4, lr}
 800e59a:	4903      	ldr	r1, [pc, #12]	@ (800e5a8 <rclc_executor_get_zero_initialized_executor+0x10>)
 800e59c:	4604      	mov	r4, r0
 800e59e:	2290      	movs	r2, #144	@ 0x90
 800e5a0:	f00e f89f 	bl	801c6e2 <memcpy>
 800e5a4:	4620      	mov	r0, r4
 800e5a6:	bd10      	pop	{r4, pc}
 800e5a8:	0801f870 	.word	0x0801f870
 800e5ac:	00000000 	.word	0x00000000

0800e5b0 <rclc_executor_init>:
 800e5b0:	2800      	cmp	r0, #0
 800e5b2:	d05a      	beq.n	800e66a <rclc_executor_init+0xba>
 800e5b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5b8:	460d      	mov	r5, r1
 800e5ba:	b0b2      	sub	sp, #200	@ 0xc8
 800e5bc:	2900      	cmp	r1, #0
 800e5be:	d050      	beq.n	800e662 <rclc_executor_init+0xb2>
 800e5c0:	4604      	mov	r4, r0
 800e5c2:	4618      	mov	r0, r3
 800e5c4:	4616      	mov	r6, r2
 800e5c6:	461f      	mov	r7, r3
 800e5c8:	f000 fbce 	bl	800ed68 <rcutils_allocator_is_valid>
 800e5cc:	2800      	cmp	r0, #0
 800e5ce:	d048      	beq.n	800e662 <rclc_executor_init+0xb2>
 800e5d0:	2e00      	cmp	r6, #0
 800e5d2:	d046      	beq.n	800e662 <rclc_executor_init+0xb2>
 800e5d4:	492a      	ldr	r1, [pc, #168]	@ (800e680 <rclc_executor_init+0xd0>)
 800e5d6:	2290      	movs	r2, #144	@ 0x90
 800e5d8:	a80e      	add	r0, sp, #56	@ 0x38
 800e5da:	f00e f882 	bl	801c6e2 <memcpy>
 800e5de:	a90e      	add	r1, sp, #56	@ 0x38
 800e5e0:	2290      	movs	r2, #144	@ 0x90
 800e5e2:	4620      	mov	r0, r4
 800e5e4:	f00e f87d 	bl	801c6e2 <memcpy>
 800e5e8:	6065      	str	r5, [r4, #4]
 800e5ea:	4668      	mov	r0, sp
 800e5ec:	60e6      	str	r6, [r4, #12]
 800e5ee:	466d      	mov	r5, sp
 800e5f0:	f006 fd6c 	bl	80150cc <rcl_get_zero_initialized_wait_set>
 800e5f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e5f6:	f104 0c18 	add.w	ip, r4, #24
 800e5fa:	f8d7 8000 	ldr.w	r8, [r7]
 800e5fe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e602:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e604:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e608:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e60a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e60e:	ed9f 7b1a 	vldr	d7, [pc, #104]	@ 800e678 <rclc_executor_init+0xc8>
 800e612:	682b      	ldr	r3, [r5, #0]
 800e614:	f8cc 3000 	str.w	r3, [ip]
 800e618:	6939      	ldr	r1, [r7, #16]
 800e61a:	6167      	str	r7, [r4, #20]
 800e61c:	ed84 7b1c 	vstr	d7, [r4, #112]	@ 0x70
 800e620:	01b0      	lsls	r0, r6, #6
 800e622:	47c0      	blx	r8
 800e624:	60a0      	str	r0, [r4, #8]
 800e626:	b310      	cbz	r0, 800e66e <rclc_executor_init+0xbe>
 800e628:	2500      	movs	r5, #0
 800e62a:	e000      	b.n	800e62e <rclc_executor_init+0x7e>
 800e62c:	68a0      	ldr	r0, [r4, #8]
 800e62e:	eb00 1085 	add.w	r0, r0, r5, lsl #6
 800e632:	4631      	mov	r1, r6
 800e634:	3501      	adds	r5, #1
 800e636:	f000 fa25 	bl	800ea84 <rclc_executor_handle_init>
 800e63a:	42ae      	cmp	r6, r5
 800e63c:	d1f6      	bne.n	800e62c <rclc_executor_init+0x7c>
 800e63e:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 800e642:	f000 fa15 	bl	800ea70 <rclc_executor_handle_counters_zero_init>
 800e646:	490f      	ldr	r1, [pc, #60]	@ (800e684 <rclc_executor_init+0xd4>)
 800e648:	68a2      	ldr	r2, [r4, #8]
 800e64a:	2300      	movs	r3, #0
 800e64c:	e9c4 1320 	strd	r1, r3, [r4, #128]	@ 0x80
 800e650:	b12a      	cbz	r2, 800e65e <rclc_executor_init+0xae>
 800e652:	6962      	ldr	r2, [r4, #20]
 800e654:	b11a      	cbz	r2, 800e65e <rclc_executor_init+0xae>
 800e656:	68e2      	ldr	r2, [r4, #12]
 800e658:	b10a      	cbz	r2, 800e65e <rclc_executor_init+0xae>
 800e65a:	f884 3088 	strb.w	r3, [r4, #136]	@ 0x88
 800e65e:	2000      	movs	r0, #0
 800e660:	e000      	b.n	800e664 <rclc_executor_init+0xb4>
 800e662:	200b      	movs	r0, #11
 800e664:	b032      	add	sp, #200	@ 0xc8
 800e666:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e66a:	200b      	movs	r0, #11
 800e66c:	4770      	bx	lr
 800e66e:	200a      	movs	r0, #10
 800e670:	e7f8      	b.n	800e664 <rclc_executor_init+0xb4>
 800e672:	bf00      	nop
 800e674:	f3af 8000 	nop.w
 800e678:	3b9aca00 	.word	0x3b9aca00
 800e67c:	00000000 	.word	0x00000000
 800e680:	0801f870 	.word	0x0801f870
 800e684:	0800e241 	.word	0x0800e241

0800e688 <rclc_executor_add_subscription>:
 800e688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e68a:	f89d e018 	ldrb.w	lr, [sp, #24]
 800e68e:	b338      	cbz	r0, 800e6e0 <rclc_executor_add_subscription+0x58>
 800e690:	b331      	cbz	r1, 800e6e0 <rclc_executor_add_subscription+0x58>
 800e692:	b32a      	cbz	r2, 800e6e0 <rclc_executor_add_subscription+0x58>
 800e694:	b323      	cbz	r3, 800e6e0 <rclc_executor_add_subscription+0x58>
 800e696:	4604      	mov	r4, r0
 800e698:	e9d0 5003 	ldrd	r5, r0, [r0, #12]
 800e69c:	42a8      	cmp	r0, r5
 800e69e:	d301      	bcc.n	800e6a4 <rclc_executor_add_subscription+0x1c>
 800e6a0:	2001      	movs	r0, #1
 800e6a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e6a4:	68a6      	ldr	r6, [r4, #8]
 800e6a6:	0187      	lsls	r7, r0, #6
 800e6a8:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800e6ac:	2500      	movs	r5, #0
 800e6ae:	55f5      	strb	r5, [r6, r7]
 800e6b0:	3001      	adds	r0, #1
 800e6b2:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800e6b6:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800e6ba:	2301      	movs	r3, #1
 800e6bc:	f104 0518 	add.w	r5, r4, #24
 800e6c0:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800e6c4:	f88c e001 	strb.w	lr, [ip, #1]
 800e6c8:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800e6cc:	6120      	str	r0, [r4, #16]
 800e6ce:	4628      	mov	r0, r5
 800e6d0:	f006 fd10 	bl	80150f4 <rcl_wait_set_is_valid>
 800e6d4:	b930      	cbnz	r0, 800e6e4 <rclc_executor_add_subscription+0x5c>
 800e6d6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800e6d8:	3301      	adds	r3, #1
 800e6da:	2000      	movs	r0, #0
 800e6dc:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800e6de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e6e0:	200b      	movs	r0, #11
 800e6e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e6e4:	4628      	mov	r0, r5
 800e6e6:	f006 fd0b 	bl	8015100 <rcl_wait_set_fini>
 800e6ea:	2800      	cmp	r0, #0
 800e6ec:	d0f3      	beq.n	800e6d6 <rclc_executor_add_subscription+0x4e>
 800e6ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e6f0 <rclc_executor_add_timer>:
 800e6f0:	b300      	cbz	r0, 800e734 <rclc_executor_add_timer+0x44>
 800e6f2:	b1f9      	cbz	r1, 800e734 <rclc_executor_add_timer+0x44>
 800e6f4:	b538      	push	{r3, r4, r5, lr}
 800e6f6:	e9d0 2303 	ldrd	r2, r3, [r0, #12]
 800e6fa:	4293      	cmp	r3, r2
 800e6fc:	4604      	mov	r4, r0
 800e6fe:	d301      	bcc.n	800e704 <rclc_executor_add_timer+0x14>
 800e700:	2001      	movs	r0, #1
 800e702:	bd38      	pop	{r3, r4, r5, pc}
 800e704:	6880      	ldr	r0, [r0, #8]
 800e706:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800e70a:	019d      	lsls	r5, r3, #6
 800e70c:	6051      	str	r1, [r2, #4]
 800e70e:	2102      	movs	r1, #2
 800e710:	5341      	strh	r1, [r0, r5]
 800e712:	3301      	adds	r3, #1
 800e714:	2000      	movs	r0, #0
 800e716:	2101      	movs	r1, #1
 800e718:	f104 0518 	add.w	r5, r4, #24
 800e71c:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800e71e:	8711      	strh	r1, [r2, #56]	@ 0x38
 800e720:	4628      	mov	r0, r5
 800e722:	6123      	str	r3, [r4, #16]
 800e724:	f006 fce6 	bl	80150f4 <rcl_wait_set_is_valid>
 800e728:	b930      	cbnz	r0, 800e738 <rclc_executor_add_timer+0x48>
 800e72a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800e72c:	3301      	adds	r3, #1
 800e72e:	2000      	movs	r0, #0
 800e730:	6523      	str	r3, [r4, #80]	@ 0x50
 800e732:	bd38      	pop	{r3, r4, r5, pc}
 800e734:	200b      	movs	r0, #11
 800e736:	4770      	bx	lr
 800e738:	4628      	mov	r0, r5
 800e73a:	f006 fce1 	bl	8015100 <rcl_wait_set_fini>
 800e73e:	2800      	cmp	r0, #0
 800e740:	d0f3      	beq.n	800e72a <rclc_executor_add_timer+0x3a>
 800e742:	bd38      	pop	{r3, r4, r5, pc}

0800e744 <rclc_executor_prepare>:
 800e744:	2800      	cmp	r0, #0
 800e746:	d044      	beq.n	800e7d2 <rclc_executor_prepare+0x8e>
 800e748:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e74a:	f100 0518 	add.w	r5, r0, #24
 800e74e:	b09b      	sub	sp, #108	@ 0x6c
 800e750:	4604      	mov	r4, r0
 800e752:	4628      	mov	r0, r5
 800e754:	f006 fcce 	bl	80150f4 <rcl_wait_set_is_valid>
 800e758:	b110      	cbz	r0, 800e760 <rclc_executor_prepare+0x1c>
 800e75a:	2000      	movs	r0, #0
 800e75c:	b01b      	add	sp, #108	@ 0x6c
 800e75e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e760:	4628      	mov	r0, r5
 800e762:	f006 fccd 	bl	8015100 <rcl_wait_set_fini>
 800e766:	2800      	cmp	r0, #0
 800e768:	d130      	bne.n	800e7cc <rclc_executor_prepare+0x88>
 800e76a:	a80c      	add	r0, sp, #48	@ 0x30
 800e76c:	f006 fcae 	bl	80150cc <rcl_get_zero_initialized_wait_set>
 800e770:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800e774:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e778:	46ae      	mov	lr, r5
 800e77a:	6967      	ldr	r7, [r4, #20]
 800e77c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e780:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e784:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e788:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e78c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e790:	f8dc 3000 	ldr.w	r3, [ip]
 800e794:	f8ce 3000 	str.w	r3, [lr]
 800e798:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800e79a:	ae04      	add	r6, sp, #16
 800e79c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e79e:	683b      	ldr	r3, [r7, #0]
 800e7a0:	6862      	ldr	r2, [r4, #4]
 800e7a2:	6033      	str	r3, [r6, #0]
 800e7a4:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 800e7a6:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800e7a8:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800e7ac:	e9d4 3214 	ldrd	r3, r2, [r4, #80]	@ 0x50
 800e7b0:	e9cd 2100 	strd	r2, r1, [sp]
 800e7b4:	4628      	mov	r0, r5
 800e7b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e7b8:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800e7ba:	f006 ffd1 	bl	8015760 <rcl_wait_set_init>
 800e7be:	2800      	cmp	r0, #0
 800e7c0:	d0cc      	beq.n	800e75c <rclc_executor_prepare+0x18>
 800e7c2:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e7c4:	f000 fafc 	bl	800edc0 <rcutils_reset_error>
 800e7c8:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e7ca:	e7c7      	b.n	800e75c <rclc_executor_prepare+0x18>
 800e7cc:	f000 faf8 	bl	800edc0 <rcutils_reset_error>
 800e7d0:	e7cb      	b.n	800e76a <rclc_executor_prepare+0x26>
 800e7d2:	200b      	movs	r0, #11
 800e7d4:	4770      	bx	lr
 800e7d6:	bf00      	nop

0800e7d8 <rclc_executor_spin_some>:
 800e7d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7dc:	b083      	sub	sp, #12
 800e7de:	2800      	cmp	r0, #0
 800e7e0:	f000 8091 	beq.w	800e906 <rclc_executor_spin_some+0x12e>
 800e7e4:	4604      	mov	r4, r0
 800e7e6:	6840      	ldr	r0, [r0, #4]
 800e7e8:	4690      	mov	r8, r2
 800e7ea:	4699      	mov	r9, r3
 800e7ec:	f005 f978 	bl	8013ae0 <rcl_context_is_valid>
 800e7f0:	2800      	cmp	r0, #0
 800e7f2:	d037      	beq.n	800e864 <rclc_executor_spin_some+0x8c>
 800e7f4:	4620      	mov	r0, r4
 800e7f6:	f104 0718 	add.w	r7, r4, #24
 800e7fa:	f7ff ffa3 	bl	800e744 <rclc_executor_prepare>
 800e7fe:	4638      	mov	r0, r7
 800e800:	f006 fd62 	bl	80152c8 <rcl_wait_set_clear>
 800e804:	4606      	mov	r6, r0
 800e806:	2800      	cmp	r0, #0
 800e808:	d177      	bne.n	800e8fa <rclc_executor_spin_some+0x122>
 800e80a:	68e3      	ldr	r3, [r4, #12]
 800e80c:	4605      	mov	r5, r0
 800e80e:	b1eb      	cbz	r3, 800e84c <rclc_executor_spin_some+0x74>
 800e810:	68a1      	ldr	r1, [r4, #8]
 800e812:	eb01 1c85 	add.w	ip, r1, r5, lsl #6
 800e816:	01aa      	lsls	r2, r5, #6
 800e818:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800e81c:	b1b3      	cbz	r3, 800e84c <rclc_executor_spin_some+0x74>
 800e81e:	5c8b      	ldrb	r3, [r1, r2]
 800e820:	2b0a      	cmp	r3, #10
 800e822:	d81f      	bhi.n	800e864 <rclc_executor_spin_some+0x8c>
 800e824:	e8df f003 	tbb	[pc, r3]
 800e828:	253e3434 	.word	0x253e3434
 800e82c:	06060625 	.word	0x06060625
 800e830:	525d      	.short	0x525d
 800e832:	48          	.byte	0x48
 800e833:	00          	.byte	0x00
 800e834:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e838:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e83c:	4638      	mov	r0, r7
 800e83e:	f007 f899 	bl	8015974 <rcl_wait_set_add_service>
 800e842:	b9f8      	cbnz	r0, 800e884 <rclc_executor_spin_some+0xac>
 800e844:	68e3      	ldr	r3, [r4, #12]
 800e846:	3501      	adds	r5, #1
 800e848:	42ab      	cmp	r3, r5
 800e84a:	d8e1      	bhi.n	800e810 <rclc_executor_spin_some+0x38>
 800e84c:	4642      	mov	r2, r8
 800e84e:	464b      	mov	r3, r9
 800e850:	4638      	mov	r0, r7
 800e852:	f007 f8bd 	bl	80159d0 <rcl_wait>
 800e856:	f894 5088 	ldrb.w	r5, [r4, #136]	@ 0x88
 800e85a:	2d00      	cmp	r5, #0
 800e85c:	f000 80ab 	beq.w	800e9b6 <rclc_executor_spin_some+0x1de>
 800e860:	2d01      	cmp	r5, #1
 800e862:	d055      	beq.n	800e910 <rclc_executor_spin_some+0x138>
 800e864:	f000 faac 	bl	800edc0 <rcutils_reset_error>
 800e868:	2601      	movs	r6, #1
 800e86a:	4630      	mov	r0, r6
 800e86c:	b003      	add	sp, #12
 800e86e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e872:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e876:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e87a:	4638      	mov	r0, r7
 800e87c:	f007 f84e 	bl	801591c <rcl_wait_set_add_client>
 800e880:	2800      	cmp	r0, #0
 800e882:	d0df      	beq.n	800e844 <rclc_executor_spin_some+0x6c>
 800e884:	9001      	str	r0, [sp, #4]
 800e886:	f000 fa9b 	bl	800edc0 <rcutils_reset_error>
 800e88a:	9801      	ldr	r0, [sp, #4]
 800e88c:	4606      	mov	r6, r0
 800e88e:	e7ec      	b.n	800e86a <rclc_executor_spin_some+0x92>
 800e890:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e894:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e898:	4638      	mov	r0, r7
 800e89a:	f006 fce9 	bl	8015270 <rcl_wait_set_add_subscription>
 800e89e:	2800      	cmp	r0, #0
 800e8a0:	d0d0      	beq.n	800e844 <rclc_executor_spin_some+0x6c>
 800e8a2:	e7ef      	b.n	800e884 <rclc_executor_spin_some+0xac>
 800e8a4:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e8a8:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e8ac:	4638      	mov	r0, r7
 800e8ae:	f007 f805 	bl	80158bc <rcl_wait_set_add_timer>
 800e8b2:	2800      	cmp	r0, #0
 800e8b4:	d0c6      	beq.n	800e844 <rclc_executor_spin_some+0x6c>
 800e8b6:	e7e5      	b.n	800e884 <rclc_executor_spin_some+0xac>
 800e8b8:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e8bc:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e8c0:	4638      	mov	r0, r7
 800e8c2:	f006 ffcf 	bl	8015864 <rcl_wait_set_add_guard_condition>
 800e8c6:	2800      	cmp	r0, #0
 800e8c8:	d0bc      	beq.n	800e844 <rclc_executor_spin_some+0x6c>
 800e8ca:	e7db      	b.n	800e884 <rclc_executor_spin_some+0xac>
 800e8cc:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e8d0:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e8d4:	3110      	adds	r1, #16
 800e8d6:	4638      	mov	r0, r7
 800e8d8:	f007 fd98 	bl	801640c <rcl_action_wait_set_add_action_server>
 800e8dc:	2800      	cmp	r0, #0
 800e8de:	d0b1      	beq.n	800e844 <rclc_executor_spin_some+0x6c>
 800e8e0:	e7d0      	b.n	800e884 <rclc_executor_spin_some+0xac>
 800e8e2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e8ec:	3110      	adds	r1, #16
 800e8ee:	4638      	mov	r0, r7
 800e8f0:	f007 fb7a 	bl	8015fe8 <rcl_action_wait_set_add_action_client>
 800e8f4:	2800      	cmp	r0, #0
 800e8f6:	d0a5      	beq.n	800e844 <rclc_executor_spin_some+0x6c>
 800e8f8:	e7c4      	b.n	800e884 <rclc_executor_spin_some+0xac>
 800e8fa:	f000 fa61 	bl	800edc0 <rcutils_reset_error>
 800e8fe:	4630      	mov	r0, r6
 800e900:	b003      	add	sp, #12
 800e902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e906:	260b      	movs	r6, #11
 800e908:	4630      	mov	r0, r6
 800e90a:	b003      	add	sp, #12
 800e90c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e910:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800e914:	4663      	mov	r3, ip
 800e916:	4615      	mov	r5, r2
 800e918:	b1ca      	cbz	r2, 800e94e <rclc_executor_spin_some+0x176>
 800e91a:	2500      	movs	r5, #0
 800e91c:	46a8      	mov	r8, r5
 800e91e:	f240 1991 	movw	r9, #401	@ 0x191
 800e922:	e00c      	b.n	800e93e <rclc_executor_spin_some+0x166>
 800e924:	f7ff fad4 	bl	800ded0 <_rclc_check_for_new_data>
 800e928:	f108 0801 	add.w	r8, r8, #1
 800e92c:	4605      	mov	r5, r0
 800e92e:	b108      	cbz	r0, 800e934 <rclc_executor_spin_some+0x15c>
 800e930:	4548      	cmp	r0, r9
 800e932:	d13e      	bne.n	800e9b2 <rclc_executor_spin_some+0x1da>
 800e934:	68e2      	ldr	r2, [r4, #12]
 800e936:	4590      	cmp	r8, r2
 800e938:	f080 808b 	bcs.w	800ea52 <rclc_executor_spin_some+0x27a>
 800e93c:	68a3      	ldr	r3, [r4, #8]
 800e93e:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800e942:	469c      	mov	ip, r3
 800e944:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800e948:	4639      	mov	r1, r7
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d1ea      	bne.n	800e924 <rclc_executor_spin_some+0x14c>
 800e94e:	4611      	mov	r1, r2
 800e950:	4660      	mov	r0, ip
 800e952:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800e956:	4798      	blx	r3
 800e958:	b358      	cbz	r0, 800e9b2 <rclc_executor_spin_some+0x1da>
 800e95a:	68e3      	ldr	r3, [r4, #12]
 800e95c:	b34b      	cbz	r3, 800e9b2 <rclc_executor_spin_some+0x1da>
 800e95e:	f04f 0800 	mov.w	r8, #0
 800e962:	f240 1991 	movw	r9, #401	@ 0x191
 800e966:	e00a      	b.n	800e97e <rclc_executor_spin_some+0x1a6>
 800e968:	f7ff fb00 	bl	800df6c <_rclc_take_new_data>
 800e96c:	f108 0801 	add.w	r8, r8, #1
 800e970:	4605      	mov	r5, r0
 800e972:	b108      	cbz	r0, 800e978 <rclc_executor_spin_some+0x1a0>
 800e974:	4548      	cmp	r0, r9
 800e976:	d11c      	bne.n	800e9b2 <rclc_executor_spin_some+0x1da>
 800e978:	68e3      	ldr	r3, [r4, #12]
 800e97a:	4598      	cmp	r8, r3
 800e97c:	d26f      	bcs.n	800ea5e <rclc_executor_spin_some+0x286>
 800e97e:	68a3      	ldr	r3, [r4, #8]
 800e980:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800e984:	4639      	mov	r1, r7
 800e986:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800e98a:	2a00      	cmp	r2, #0
 800e98c:	d1ec      	bne.n	800e968 <rclc_executor_spin_some+0x190>
 800e98e:	2700      	movs	r7, #0
 800e990:	e009      	b.n	800e9a6 <rclc_executor_spin_some+0x1ce>
 800e992:	f7ff fc8b 	bl	800e2ac <_rclc_execute>
 800e996:	3701      	adds	r7, #1
 800e998:	4605      	mov	r5, r0
 800e99a:	b950      	cbnz	r0, 800e9b2 <rclc_executor_spin_some+0x1da>
 800e99c:	68e3      	ldr	r3, [r4, #12]
 800e99e:	429f      	cmp	r7, r3
 800e9a0:	f4bf af63 	bcs.w	800e86a <rclc_executor_spin_some+0x92>
 800e9a4:	68a3      	ldr	r3, [r4, #8]
 800e9a6:	eb03 1087 	add.w	r0, r3, r7, lsl #6
 800e9aa:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d1ef      	bne.n	800e992 <rclc_executor_spin_some+0x1ba>
 800e9b2:	462e      	mov	r6, r5
 800e9b4:	e759      	b.n	800e86a <rclc_executor_spin_some+0x92>
 800e9b6:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800e9ba:	4663      	mov	r3, ip
 800e9bc:	2a00      	cmp	r2, #0
 800e9be:	d054      	beq.n	800ea6a <rclc_executor_spin_some+0x292>
 800e9c0:	46a8      	mov	r8, r5
 800e9c2:	f240 1991 	movw	r9, #401	@ 0x191
 800e9c6:	e00b      	b.n	800e9e0 <rclc_executor_spin_some+0x208>
 800e9c8:	f7ff fa82 	bl	800ded0 <_rclc_check_for_new_data>
 800e9cc:	f108 0801 	add.w	r8, r8, #1
 800e9d0:	4605      	mov	r5, r0
 800e9d2:	b108      	cbz	r0, 800e9d8 <rclc_executor_spin_some+0x200>
 800e9d4:	4548      	cmp	r0, r9
 800e9d6:	d1ec      	bne.n	800e9b2 <rclc_executor_spin_some+0x1da>
 800e9d8:	68e2      	ldr	r2, [r4, #12]
 800e9da:	4590      	cmp	r8, r2
 800e9dc:	d23c      	bcs.n	800ea58 <rclc_executor_spin_some+0x280>
 800e9de:	68a3      	ldr	r3, [r4, #8]
 800e9e0:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800e9e4:	469c      	mov	ip, r3
 800e9e6:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800e9ea:	4639      	mov	r1, r7
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d1eb      	bne.n	800e9c8 <rclc_executor_spin_some+0x1f0>
 800e9f0:	4611      	mov	r1, r2
 800e9f2:	4660      	mov	r0, ip
 800e9f4:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800e9f8:	4798      	blx	r3
 800e9fa:	2800      	cmp	r0, #0
 800e9fc:	d0d9      	beq.n	800e9b2 <rclc_executor_spin_some+0x1da>
 800e9fe:	68e3      	ldr	r3, [r4, #12]
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d0d6      	beq.n	800e9b2 <rclc_executor_spin_some+0x1da>
 800ea04:	f04f 0a00 	mov.w	sl, #0
 800ea08:	f240 1891 	movw	r8, #401	@ 0x191
 800ea0c:	f240 2959 	movw	r9, #601	@ 0x259
 800ea10:	e013      	b.n	800ea3a <rclc_executor_spin_some+0x262>
 800ea12:	f7ff faab 	bl	800df6c <_rclc_take_new_data>
 800ea16:	b118      	cbz	r0, 800ea20 <rclc_executor_spin_some+0x248>
 800ea18:	4540      	cmp	r0, r8
 800ea1a:	d001      	beq.n	800ea20 <rclc_executor_spin_some+0x248>
 800ea1c:	4548      	cmp	r0, r9
 800ea1e:	d122      	bne.n	800ea66 <rclc_executor_spin_some+0x28e>
 800ea20:	68a0      	ldr	r0, [r4, #8]
 800ea22:	4458      	add	r0, fp
 800ea24:	f7ff fc42 	bl	800e2ac <_rclc_execute>
 800ea28:	f10a 0a01 	add.w	sl, sl, #1
 800ea2c:	4605      	mov	r5, r0
 800ea2e:	2800      	cmp	r0, #0
 800ea30:	d1bf      	bne.n	800e9b2 <rclc_executor_spin_some+0x1da>
 800ea32:	68e3      	ldr	r3, [r4, #12]
 800ea34:	459a      	cmp	sl, r3
 800ea36:	f4bf af18 	bcs.w	800e86a <rclc_executor_spin_some+0x92>
 800ea3a:	68a0      	ldr	r0, [r4, #8]
 800ea3c:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 800ea40:	4639      	mov	r1, r7
 800ea42:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800ea46:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d1e1      	bne.n	800ea12 <rclc_executor_spin_some+0x23a>
 800ea4e:	462e      	mov	r6, r5
 800ea50:	e70b      	b.n	800e86a <rclc_executor_spin_some+0x92>
 800ea52:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800ea56:	e77a      	b.n	800e94e <rclc_executor_spin_some+0x176>
 800ea58:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800ea5c:	e7c8      	b.n	800e9f0 <rclc_executor_spin_some+0x218>
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d0a7      	beq.n	800e9b2 <rclc_executor_spin_some+0x1da>
 800ea62:	68a3      	ldr	r3, [r4, #8]
 800ea64:	e793      	b.n	800e98e <rclc_executor_spin_some+0x1b6>
 800ea66:	4606      	mov	r6, r0
 800ea68:	e6ff      	b.n	800e86a <rclc_executor_spin_some+0x92>
 800ea6a:	4615      	mov	r5, r2
 800ea6c:	e7c0      	b.n	800e9f0 <rclc_executor_spin_some+0x218>
 800ea6e:	bf00      	nop

0800ea70 <rclc_executor_handle_counters_zero_init>:
 800ea70:	b130      	cbz	r0, 800ea80 <rclc_executor_handle_counters_zero_init+0x10>
 800ea72:	b508      	push	{r3, lr}
 800ea74:	2220      	movs	r2, #32
 800ea76:	2100      	movs	r1, #0
 800ea78:	f00d fcfa 	bl	801c470 <memset>
 800ea7c:	2000      	movs	r0, #0
 800ea7e:	bd08      	pop	{r3, pc}
 800ea80:	200b      	movs	r0, #11
 800ea82:	4770      	bx	lr

0800ea84 <rclc_executor_handle_init>:
 800ea84:	b158      	cbz	r0, 800ea9e <rclc_executor_handle_init+0x1a>
 800ea86:	2300      	movs	r3, #0
 800ea88:	220b      	movs	r2, #11
 800ea8a:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800ea8e:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
 800ea92:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800ea96:	8002      	strh	r2, [r0, #0]
 800ea98:	8703      	strh	r3, [r0, #56]	@ 0x38
 800ea9a:	4618      	mov	r0, r3
 800ea9c:	4770      	bx	lr
 800ea9e:	200b      	movs	r0, #11
 800eaa0:	4770      	bx	lr
 800eaa2:	bf00      	nop

0800eaa4 <rclc_support_init>:
 800eaa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eaa8:	b086      	sub	sp, #24
 800eaaa:	b3b8      	cbz	r0, 800eb1c <rclc_support_init+0x78>
 800eaac:	461c      	mov	r4, r3
 800eaae:	b3ab      	cbz	r3, 800eb1c <rclc_support_init+0x78>
 800eab0:	460f      	mov	r7, r1
 800eab2:	4690      	mov	r8, r2
 800eab4:	4606      	mov	r6, r0
 800eab6:	f005 f97d 	bl	8013db4 <rcl_get_zero_initialized_init_options>
 800eaba:	f104 030c 	add.w	r3, r4, #12
 800eabe:	9005      	str	r0, [sp, #20]
 800eac0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800eac4:	e88d 0003 	stmia.w	sp, {r0, r1}
 800eac8:	a805      	add	r0, sp, #20
 800eaca:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800eace:	f005 f973 	bl	8013db8 <rcl_init_options_init>
 800ead2:	4605      	mov	r5, r0
 800ead4:	b9e0      	cbnz	r0, 800eb10 <rclc_support_init+0x6c>
 800ead6:	ad02      	add	r5, sp, #8
 800ead8:	4628      	mov	r0, r5
 800eada:	f004 fffd 	bl	8013ad8 <rcl_get_zero_initialized_context>
 800eade:	e895 0003 	ldmia.w	r5, {r0, r1}
 800eae2:	4633      	mov	r3, r6
 800eae4:	e886 0003 	stmia.w	r6, {r0, r1}
 800eae8:	aa05      	add	r2, sp, #20
 800eaea:	4641      	mov	r1, r8
 800eaec:	4638      	mov	r0, r7
 800eaee:	f005 f85d 	bl	8013bac <rcl_init>
 800eaf2:	4605      	mov	r5, r0
 800eaf4:	b9b8      	cbnz	r0, 800eb26 <rclc_support_init+0x82>
 800eaf6:	60b4      	str	r4, [r6, #8]
 800eaf8:	4622      	mov	r2, r4
 800eafa:	f106 010c 	add.w	r1, r6, #12
 800eafe:	2003      	movs	r0, #3
 800eb00:	f005 ff3a 	bl	8014978 <rcl_clock_init>
 800eb04:	4605      	mov	r5, r0
 800eb06:	b970      	cbnz	r0, 800eb26 <rclc_support_init+0x82>
 800eb08:	a805      	add	r0, sp, #20
 800eb0a:	f005 f9b1 	bl	8013e70 <rcl_init_options_fini>
 800eb0e:	b108      	cbz	r0, 800eb14 <rclc_support_init+0x70>
 800eb10:	f000 f956 	bl	800edc0 <rcutils_reset_error>
 800eb14:	4628      	mov	r0, r5
 800eb16:	b006      	add	sp, #24
 800eb18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb1c:	250b      	movs	r5, #11
 800eb1e:	4628      	mov	r0, r5
 800eb20:	b006      	add	sp, #24
 800eb22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb26:	f000 f94b 	bl	800edc0 <rcutils_reset_error>
 800eb2a:	a805      	add	r0, sp, #20
 800eb2c:	f005 f9a0 	bl	8013e70 <rcl_init_options_fini>
 800eb30:	2800      	cmp	r0, #0
 800eb32:	d0ef      	beq.n	800eb14 <rclc_support_init+0x70>
 800eb34:	e7ec      	b.n	800eb10 <rclc_support_init+0x6c>
 800eb36:	bf00      	nop

0800eb38 <rclc_node_init_default>:
 800eb38:	b3b8      	cbz	r0, 800ebaa <rclc_node_init_default+0x72>
 800eb3a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eb3e:	460d      	mov	r5, r1
 800eb40:	b0a1      	sub	sp, #132	@ 0x84
 800eb42:	b329      	cbz	r1, 800eb90 <rclc_node_init_default+0x58>
 800eb44:	4616      	mov	r6, r2
 800eb46:	b31a      	cbz	r2, 800eb90 <rclc_node_init_default+0x58>
 800eb48:	461f      	mov	r7, r3
 800eb4a:	b30b      	cbz	r3, 800eb90 <rclc_node_init_default+0x58>
 800eb4c:	f10d 0810 	add.w	r8, sp, #16
 800eb50:	4604      	mov	r4, r0
 800eb52:	4640      	mov	r0, r8
 800eb54:	f005 fa12 	bl	8013f7c <rcl_get_zero_initialized_node>
 800eb58:	e898 0003 	ldmia.w	r8, {r0, r1}
 800eb5c:	f10d 0918 	add.w	r9, sp, #24
 800eb60:	e884 0003 	stmia.w	r4, {r0, r1}
 800eb64:	4648      	mov	r0, r9
 800eb66:	f005 fbb1 	bl	80142cc <rcl_node_get_default_options>
 800eb6a:	4640      	mov	r0, r8
 800eb6c:	f005 fa06 	bl	8013f7c <rcl_get_zero_initialized_node>
 800eb70:	f8cd 9000 	str.w	r9, [sp]
 800eb74:	e898 0003 	ldmia.w	r8, {r0, r1}
 800eb78:	463b      	mov	r3, r7
 800eb7a:	e884 0003 	stmia.w	r4, {r0, r1}
 800eb7e:	4632      	mov	r2, r6
 800eb80:	4629      	mov	r1, r5
 800eb82:	4620      	mov	r0, r4
 800eb84:	f005 fa04 	bl	8013f90 <rcl_node_init>
 800eb88:	b930      	cbnz	r0, 800eb98 <rclc_node_init_default+0x60>
 800eb8a:	b021      	add	sp, #132	@ 0x84
 800eb8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb90:	200b      	movs	r0, #11
 800eb92:	b021      	add	sp, #132	@ 0x84
 800eb94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb98:	9003      	str	r0, [sp, #12]
 800eb9a:	f000 f911 	bl	800edc0 <rcutils_reset_error>
 800eb9e:	f000 f90f 	bl	800edc0 <rcutils_reset_error>
 800eba2:	9803      	ldr	r0, [sp, #12]
 800eba4:	b021      	add	sp, #132	@ 0x84
 800eba6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ebaa:	200b      	movs	r0, #11
 800ebac:	4770      	bx	lr
 800ebae:	bf00      	nop

0800ebb0 <rclc_publisher_init_default>:
 800ebb0:	b368      	cbz	r0, 800ec0e <rclc_publisher_init_default+0x5e>
 800ebb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebb6:	460d      	mov	r5, r1
 800ebb8:	b0a0      	sub	sp, #128	@ 0x80
 800ebba:	b321      	cbz	r1, 800ec06 <rclc_publisher_init_default+0x56>
 800ebbc:	4616      	mov	r6, r2
 800ebbe:	b312      	cbz	r2, 800ec06 <rclc_publisher_init_default+0x56>
 800ebc0:	461f      	mov	r7, r3
 800ebc2:	b303      	cbz	r3, 800ec06 <rclc_publisher_init_default+0x56>
 800ebc4:	4604      	mov	r4, r0
 800ebc6:	f7ff f873 	bl	800dcb0 <rcl_get_zero_initialized_publisher>
 800ebca:	f10d 0810 	add.w	r8, sp, #16
 800ebce:	6020      	str	r0, [r4, #0]
 800ebd0:	4640      	mov	r0, r8
 800ebd2:	f7ff f90b 	bl	800ddec <rcl_publisher_get_default_options>
 800ebd6:	490f      	ldr	r1, [pc, #60]	@ (800ec14 <rclc_publisher_init_default+0x64>)
 800ebd8:	2250      	movs	r2, #80	@ 0x50
 800ebda:	4640      	mov	r0, r8
 800ebdc:	f00d fd81 	bl	801c6e2 <memcpy>
 800ebe0:	f8cd 8000 	str.w	r8, [sp]
 800ebe4:	463b      	mov	r3, r7
 800ebe6:	4632      	mov	r2, r6
 800ebe8:	4629      	mov	r1, r5
 800ebea:	4620      	mov	r0, r4
 800ebec:	f7ff f866 	bl	800dcbc <rcl_publisher_init>
 800ebf0:	b910      	cbnz	r0, 800ebf8 <rclc_publisher_init_default+0x48>
 800ebf2:	b020      	add	sp, #128	@ 0x80
 800ebf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ebf8:	9003      	str	r0, [sp, #12]
 800ebfa:	f000 f8e1 	bl	800edc0 <rcutils_reset_error>
 800ebfe:	9803      	ldr	r0, [sp, #12]
 800ec00:	b020      	add	sp, #128	@ 0x80
 800ec02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec06:	200b      	movs	r0, #11
 800ec08:	b020      	add	sp, #128	@ 0x80
 800ec0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec0e:	200b      	movs	r0, #11
 800ec10:	4770      	bx	lr
 800ec12:	bf00      	nop
 800ec14:	0801f900 	.word	0x0801f900

0800ec18 <rclc_subscription_init_default>:
 800ec18:	b368      	cbz	r0, 800ec76 <rclc_subscription_init_default+0x5e>
 800ec1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec1e:	460d      	mov	r5, r1
 800ec20:	b0a2      	sub	sp, #136	@ 0x88
 800ec22:	b321      	cbz	r1, 800ec6e <rclc_subscription_init_default+0x56>
 800ec24:	4616      	mov	r6, r2
 800ec26:	b312      	cbz	r2, 800ec6e <rclc_subscription_init_default+0x56>
 800ec28:	461f      	mov	r7, r3
 800ec2a:	b303      	cbz	r3, 800ec6e <rclc_subscription_init_default+0x56>
 800ec2c:	4604      	mov	r4, r0
 800ec2e:	f005 fd57 	bl	80146e0 <rcl_get_zero_initialized_subscription>
 800ec32:	f10d 0810 	add.w	r8, sp, #16
 800ec36:	6020      	str	r0, [r4, #0]
 800ec38:	4640      	mov	r0, r8
 800ec3a:	f005 fdff 	bl	801483c <rcl_subscription_get_default_options>
 800ec3e:	490f      	ldr	r1, [pc, #60]	@ (800ec7c <rclc_subscription_init_default+0x64>)
 800ec40:	2250      	movs	r2, #80	@ 0x50
 800ec42:	4640      	mov	r0, r8
 800ec44:	f00d fd4d 	bl	801c6e2 <memcpy>
 800ec48:	f8cd 8000 	str.w	r8, [sp]
 800ec4c:	463b      	mov	r3, r7
 800ec4e:	4632      	mov	r2, r6
 800ec50:	4629      	mov	r1, r5
 800ec52:	4620      	mov	r0, r4
 800ec54:	f005 fd4a 	bl	80146ec <rcl_subscription_init>
 800ec58:	b910      	cbnz	r0, 800ec60 <rclc_subscription_init_default+0x48>
 800ec5a:	b022      	add	sp, #136	@ 0x88
 800ec5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec60:	9003      	str	r0, [sp, #12]
 800ec62:	f000 f8ad 	bl	800edc0 <rcutils_reset_error>
 800ec66:	9803      	ldr	r0, [sp, #12]
 800ec68:	b022      	add	sp, #136	@ 0x88
 800ec6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec6e:	200b      	movs	r0, #11
 800ec70:	b022      	add	sp, #136	@ 0x88
 800ec72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec76:	200b      	movs	r0, #11
 800ec78:	4770      	bx	lr
 800ec7a:	bf00      	nop
 800ec7c:	0801f950 	.word	0x0801f950

0800ec80 <rclc_timer_init_default>:
 800ec80:	b370      	cbz	r0, 800ece0 <rclc_timer_init_default+0x60>
 800ec82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec86:	460e      	mov	r6, r1
 800ec88:	b08c      	sub	sp, #48	@ 0x30
 800ec8a:	b329      	cbz	r1, 800ecd8 <rclc_timer_init_default+0x58>
 800ec8c:	4690      	mov	r8, r2
 800ec8e:	461f      	mov	r7, r3
 800ec90:	4605      	mov	r5, r0
 800ec92:	f006 f851 	bl	8014d38 <rcl_get_zero_initialized_timer>
 800ec96:	2301      	movs	r3, #1
 800ec98:	6028      	str	r0, [r5, #0]
 800ec9a:	9308      	str	r3, [sp, #32]
 800ec9c:	68b4      	ldr	r4, [r6, #8]
 800ec9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800eca0:	f10d 0c0c 	add.w	ip, sp, #12
 800eca4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800eca8:	6823      	ldr	r3, [r4, #0]
 800ecaa:	f8cc 3000 	str.w	r3, [ip]
 800ecae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ecb0:	9302      	str	r3, [sp, #8]
 800ecb2:	e9cd 8700 	strd	r8, r7, [sp]
 800ecb6:	4628      	mov	r0, r5
 800ecb8:	4632      	mov	r2, r6
 800ecba:	f106 010c 	add.w	r1, r6, #12
 800ecbe:	f006 f843 	bl	8014d48 <rcl_timer_init2>
 800ecc2:	b910      	cbnz	r0, 800ecca <rclc_timer_init_default+0x4a>
 800ecc4:	b00c      	add	sp, #48	@ 0x30
 800ecc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ecca:	900b      	str	r0, [sp, #44]	@ 0x2c
 800eccc:	f000 f878 	bl	800edc0 <rcutils_reset_error>
 800ecd0:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ecd2:	b00c      	add	sp, #48	@ 0x30
 800ecd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ecd8:	200b      	movs	r0, #11
 800ecda:	b00c      	add	sp, #48	@ 0x30
 800ecdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ece0:	200b      	movs	r0, #11
 800ece2:	4770      	bx	lr

0800ece4 <__default_zero_allocate>:
 800ece4:	f00c be76 	b.w	801b9d4 <calloc>

0800ece8 <__default_reallocate>:
 800ece8:	f00d b814 	b.w	801bd14 <realloc>

0800ecec <__default_deallocate>:
 800ecec:	f00c bef0 	b.w	801bad0 <free>

0800ecf0 <__default_allocate>:
 800ecf0:	f00c bee6 	b.w	801bac0 <malloc>

0800ecf4 <rcutils_get_zero_initialized_allocator>:
 800ecf4:	b510      	push	{r4, lr}
 800ecf6:	4c05      	ldr	r4, [pc, #20]	@ (800ed0c <rcutils_get_zero_initialized_allocator+0x18>)
 800ecf8:	4686      	mov	lr, r0
 800ecfa:	4684      	mov	ip, r0
 800ecfc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ecfe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ed02:	6823      	ldr	r3, [r4, #0]
 800ed04:	f8cc 3000 	str.w	r3, [ip]
 800ed08:	4670      	mov	r0, lr
 800ed0a:	bd10      	pop	{r4, pc}
 800ed0c:	0801f9a0 	.word	0x0801f9a0

0800ed10 <rcutils_get_default_allocator>:
 800ed10:	b510      	push	{r4, lr}
 800ed12:	4c05      	ldr	r4, [pc, #20]	@ (800ed28 <rcutils_get_default_allocator+0x18>)
 800ed14:	4686      	mov	lr, r0
 800ed16:	4684      	mov	ip, r0
 800ed18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ed1a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ed1e:	6823      	ldr	r3, [r4, #0]
 800ed20:	f8cc 3000 	str.w	r3, [ip]
 800ed24:	4670      	mov	r0, lr
 800ed26:	bd10      	pop	{r4, pc}
 800ed28:	20000364 	.word	0x20000364

0800ed2c <rcutils_set_default_allocator>:
 800ed2c:	b1a8      	cbz	r0, 800ed5a <rcutils_set_default_allocator+0x2e>
 800ed2e:	6802      	ldr	r2, [r0, #0]
 800ed30:	b1a2      	cbz	r2, 800ed5c <rcutils_set_default_allocator+0x30>
 800ed32:	6841      	ldr	r1, [r0, #4]
 800ed34:	b1a1      	cbz	r1, 800ed60 <rcutils_set_default_allocator+0x34>
 800ed36:	b410      	push	{r4}
 800ed38:	68c4      	ldr	r4, [r0, #12]
 800ed3a:	b164      	cbz	r4, 800ed56 <rcutils_set_default_allocator+0x2a>
 800ed3c:	6880      	ldr	r0, [r0, #8]
 800ed3e:	b138      	cbz	r0, 800ed50 <rcutils_set_default_allocator+0x24>
 800ed40:	4b08      	ldr	r3, [pc, #32]	@ (800ed64 <rcutils_set_default_allocator+0x38>)
 800ed42:	601a      	str	r2, [r3, #0]
 800ed44:	2200      	movs	r2, #0
 800ed46:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800ed4a:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800ed4e:	2001      	movs	r0, #1
 800ed50:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed54:	4770      	bx	lr
 800ed56:	4620      	mov	r0, r4
 800ed58:	e7fa      	b.n	800ed50 <rcutils_set_default_allocator+0x24>
 800ed5a:	4770      	bx	lr
 800ed5c:	4610      	mov	r0, r2
 800ed5e:	4770      	bx	lr
 800ed60:	4608      	mov	r0, r1
 800ed62:	4770      	bx	lr
 800ed64:	20000364 	.word	0x20000364

0800ed68 <rcutils_allocator_is_valid>:
 800ed68:	b158      	cbz	r0, 800ed82 <rcutils_allocator_is_valid+0x1a>
 800ed6a:	6803      	ldr	r3, [r0, #0]
 800ed6c:	b143      	cbz	r3, 800ed80 <rcutils_allocator_is_valid+0x18>
 800ed6e:	6843      	ldr	r3, [r0, #4]
 800ed70:	b133      	cbz	r3, 800ed80 <rcutils_allocator_is_valid+0x18>
 800ed72:	68c3      	ldr	r3, [r0, #12]
 800ed74:	b123      	cbz	r3, 800ed80 <rcutils_allocator_is_valid+0x18>
 800ed76:	6880      	ldr	r0, [r0, #8]
 800ed78:	3800      	subs	r0, #0
 800ed7a:	bf18      	it	ne
 800ed7c:	2001      	movne	r0, #1
 800ed7e:	4770      	bx	lr
 800ed80:	4618      	mov	r0, r3
 800ed82:	4770      	bx	lr

0800ed84 <rcutils_error_is_set>:
 800ed84:	4b01      	ldr	r3, [pc, #4]	@ (800ed8c <rcutils_error_is_set+0x8>)
 800ed86:	7818      	ldrb	r0, [r3, #0]
 800ed88:	4770      	bx	lr
 800ed8a:	bf00      	nop
 800ed8c:	2000c5a4 	.word	0x2000c5a4

0800ed90 <rcutils_get_error_string>:
 800ed90:	4b06      	ldr	r3, [pc, #24]	@ (800edac <rcutils_get_error_string+0x1c>)
 800ed92:	781b      	ldrb	r3, [r3, #0]
 800ed94:	b13b      	cbz	r3, 800eda6 <rcutils_get_error_string+0x16>
 800ed96:	4b06      	ldr	r3, [pc, #24]	@ (800edb0 <rcutils_get_error_string+0x20>)
 800ed98:	781a      	ldrb	r2, [r3, #0]
 800ed9a:	b90a      	cbnz	r2, 800eda0 <rcutils_get_error_string+0x10>
 800ed9c:	2201      	movs	r2, #1
 800ed9e:	701a      	strb	r2, [r3, #0]
 800eda0:	4b04      	ldr	r3, [pc, #16]	@ (800edb4 <rcutils_get_error_string+0x24>)
 800eda2:	7818      	ldrb	r0, [r3, #0]
 800eda4:	4770      	bx	lr
 800eda6:	4b04      	ldr	r3, [pc, #16]	@ (800edb8 <rcutils_get_error_string+0x28>)
 800eda8:	7818      	ldrb	r0, [r3, #0]
 800edaa:	4770      	bx	lr
 800edac:	2000c5a4 	.word	0x2000c5a4
 800edb0:	2000c5a9 	.word	0x2000c5a9
 800edb4:	2000c5a8 	.word	0x2000c5a8
 800edb8:	0801f040 	.word	0x0801f040
 800edbc:	00000000 	.word	0x00000000

0800edc0 <rcutils_reset_error>:
 800edc0:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800ede0 <rcutils_reset_error+0x20>
 800edc4:	4a08      	ldr	r2, [pc, #32]	@ (800ede8 <rcutils_reset_error+0x28>)
 800edc6:	4809      	ldr	r0, [pc, #36]	@ (800edec <rcutils_reset_error+0x2c>)
 800edc8:	4909      	ldr	r1, [pc, #36]	@ (800edf0 <rcutils_reset_error+0x30>)
 800edca:	2300      	movs	r3, #0
 800edcc:	8013      	strh	r3, [r2, #0]
 800edce:	ed82 7b02 	vstr	d7, [r2, #8]
 800edd2:	4a08      	ldr	r2, [pc, #32]	@ (800edf4 <rcutils_reset_error+0x34>)
 800edd4:	7003      	strb	r3, [r0, #0]
 800edd6:	700b      	strb	r3, [r1, #0]
 800edd8:	7013      	strb	r3, [r2, #0]
 800edda:	4770      	bx	lr
 800eddc:	f3af 8000 	nop.w
	...
 800ede8:	2000c5b0 	.word	0x2000c5b0
 800edec:	2000c5a9 	.word	0x2000c5a9
 800edf0:	2000c5a8 	.word	0x2000c5a8
 800edf4:	2000c5a4 	.word	0x2000c5a4

0800edf8 <rcutils_system_time_now>:
 800edf8:	b318      	cbz	r0, 800ee42 <rcutils_system_time_now+0x4a>
 800edfa:	b570      	push	{r4, r5, r6, lr}
 800edfc:	b084      	sub	sp, #16
 800edfe:	4604      	mov	r4, r0
 800ee00:	4669      	mov	r1, sp
 800ee02:	2001      	movs	r0, #1
 800ee04:	f7f3 feb4 	bl	8002b70 <clock_gettime>
 800ee08:	2800      	cmp	r0, #0
 800ee0a:	db17      	blt.n	800ee3c <rcutils_system_time_now+0x44>
 800ee0c:	e9dd 3100 	ldrd	r3, r1, [sp]
 800ee10:	2900      	cmp	r1, #0
 800ee12:	db13      	blt.n	800ee3c <rcutils_system_time_now+0x44>
 800ee14:	9d02      	ldr	r5, [sp, #8]
 800ee16:	2d00      	cmp	r5, #0
 800ee18:	db0d      	blt.n	800ee36 <rcutils_system_time_now+0x3e>
 800ee1a:	4e0b      	ldr	r6, [pc, #44]	@ (800ee48 <rcutils_system_time_now+0x50>)
 800ee1c:	fba3 3206 	umull	r3, r2, r3, r6
 800ee20:	195b      	adds	r3, r3, r5
 800ee22:	fb06 2201 	mla	r2, r6, r1, r2
 800ee26:	f04f 0000 	mov.w	r0, #0
 800ee2a:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800ee2e:	e9c4 3200 	strd	r3, r2, [r4]
 800ee32:	b004      	add	sp, #16
 800ee34:	bd70      	pop	{r4, r5, r6, pc}
 800ee36:	ea53 0201 	orrs.w	r2, r3, r1
 800ee3a:	d1ee      	bne.n	800ee1a <rcutils_system_time_now+0x22>
 800ee3c:	2002      	movs	r0, #2
 800ee3e:	b004      	add	sp, #16
 800ee40:	bd70      	pop	{r4, r5, r6, pc}
 800ee42:	200b      	movs	r0, #11
 800ee44:	4770      	bx	lr
 800ee46:	bf00      	nop
 800ee48:	3b9aca00 	.word	0x3b9aca00

0800ee4c <rcutils_steady_time_now>:
 800ee4c:	b318      	cbz	r0, 800ee96 <rcutils_steady_time_now+0x4a>
 800ee4e:	b570      	push	{r4, r5, r6, lr}
 800ee50:	b084      	sub	sp, #16
 800ee52:	4604      	mov	r4, r0
 800ee54:	4669      	mov	r1, sp
 800ee56:	2000      	movs	r0, #0
 800ee58:	f7f3 fe8a 	bl	8002b70 <clock_gettime>
 800ee5c:	2800      	cmp	r0, #0
 800ee5e:	db17      	blt.n	800ee90 <rcutils_steady_time_now+0x44>
 800ee60:	e9dd 3100 	ldrd	r3, r1, [sp]
 800ee64:	2900      	cmp	r1, #0
 800ee66:	db13      	blt.n	800ee90 <rcutils_steady_time_now+0x44>
 800ee68:	9d02      	ldr	r5, [sp, #8]
 800ee6a:	2d00      	cmp	r5, #0
 800ee6c:	db0d      	blt.n	800ee8a <rcutils_steady_time_now+0x3e>
 800ee6e:	4e0b      	ldr	r6, [pc, #44]	@ (800ee9c <rcutils_steady_time_now+0x50>)
 800ee70:	fba3 3206 	umull	r3, r2, r3, r6
 800ee74:	195b      	adds	r3, r3, r5
 800ee76:	fb06 2201 	mla	r2, r6, r1, r2
 800ee7a:	f04f 0000 	mov.w	r0, #0
 800ee7e:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800ee82:	e9c4 3200 	strd	r3, r2, [r4]
 800ee86:	b004      	add	sp, #16
 800ee88:	bd70      	pop	{r4, r5, r6, pc}
 800ee8a:	ea53 0201 	orrs.w	r2, r3, r1
 800ee8e:	d1ee      	bne.n	800ee6e <rcutils_steady_time_now+0x22>
 800ee90:	2002      	movs	r0, #2
 800ee92:	b004      	add	sp, #16
 800ee94:	bd70      	pop	{r4, r5, r6, pc}
 800ee96:	200b      	movs	r0, #11
 800ee98:	4770      	bx	lr
 800ee9a:	bf00      	nop
 800ee9c:	3b9aca00 	.word	0x3b9aca00

0800eea0 <rmw_get_default_publisher_options>:
 800eea0:	2200      	movs	r2, #0
 800eea2:	6002      	str	r2, [r0, #0]
 800eea4:	7102      	strb	r2, [r0, #4]
 800eea6:	4770      	bx	lr

0800eea8 <rmw_uros_set_custom_transport>:
 800eea8:	b470      	push	{r4, r5, r6}
 800eeaa:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800eeae:	b162      	cbz	r2, 800eeca <rmw_uros_set_custom_transport+0x22>
 800eeb0:	b15b      	cbz	r3, 800eeca <rmw_uros_set_custom_transport+0x22>
 800eeb2:	b155      	cbz	r5, 800eeca <rmw_uros_set_custom_transport+0x22>
 800eeb4:	b14e      	cbz	r6, 800eeca <rmw_uros_set_custom_transport+0x22>
 800eeb6:	4c06      	ldr	r4, [pc, #24]	@ (800eed0 <rmw_uros_set_custom_transport+0x28>)
 800eeb8:	7020      	strb	r0, [r4, #0]
 800eeba:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800eebe:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800eec2:	6166      	str	r6, [r4, #20]
 800eec4:	2000      	movs	r0, #0
 800eec6:	bc70      	pop	{r4, r5, r6}
 800eec8:	4770      	bx	lr
 800eeca:	200b      	movs	r0, #11
 800eecc:	bc70      	pop	{r4, r5, r6}
 800eece:	4770      	bx	lr
 800eed0:	2000c5c0 	.word	0x2000c5c0

0800eed4 <flush_session>:
 800eed4:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800eed6:	f002 bc17 	b.w	8011708 <uxr_run_session_until_confirm_delivery>
 800eeda:	bf00      	nop

0800eedc <rmw_publish>:
 800eedc:	2800      	cmp	r0, #0
 800eede:	d053      	beq.n	800ef88 <rmw_publish+0xac>
 800eee0:	b570      	push	{r4, r5, r6, lr}
 800eee2:	460d      	mov	r5, r1
 800eee4:	b08e      	sub	sp, #56	@ 0x38
 800eee6:	2900      	cmp	r1, #0
 800eee8:	d04b      	beq.n	800ef82 <rmw_publish+0xa6>
 800eeea:	4604      	mov	r4, r0
 800eeec:	6800      	ldr	r0, [r0, #0]
 800eeee:	f000 fd17 	bl	800f920 <is_uxrce_rmw_identifier_valid>
 800eef2:	2800      	cmp	r0, #0
 800eef4:	d045      	beq.n	800ef82 <rmw_publish+0xa6>
 800eef6:	6866      	ldr	r6, [r4, #4]
 800eef8:	2e00      	cmp	r6, #0
 800eefa:	d042      	beq.n	800ef82 <rmw_publish+0xa6>
 800eefc:	69b4      	ldr	r4, [r6, #24]
 800eefe:	4628      	mov	r0, r5
 800ef00:	6923      	ldr	r3, [r4, #16]
 800ef02:	4798      	blx	r3
 800ef04:	69f3      	ldr	r3, [r6, #28]
 800ef06:	9005      	str	r0, [sp, #20]
 800ef08:	b113      	cbz	r3, 800ef10 <rmw_publish+0x34>
 800ef0a:	a805      	add	r0, sp, #20
 800ef0c:	4798      	blx	r3
 800ef0e:	9805      	ldr	r0, [sp, #20]
 800ef10:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800ef14:	691b      	ldr	r3, [r3, #16]
 800ef16:	9000      	str	r0, [sp, #0]
 800ef18:	6972      	ldr	r2, [r6, #20]
 800ef1a:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800ef1c:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800ef20:	ab06      	add	r3, sp, #24
 800ef22:	f003 fa21 	bl	8012368 <uxr_prepare_output_stream>
 800ef26:	b1d8      	cbz	r0, 800ef60 <rmw_publish+0x84>
 800ef28:	68a3      	ldr	r3, [r4, #8]
 800ef2a:	a906      	add	r1, sp, #24
 800ef2c:	4628      	mov	r0, r5
 800ef2e:	4798      	blx	r3
 800ef30:	6a33      	ldr	r3, [r6, #32]
 800ef32:	4604      	mov	r4, r0
 800ef34:	b10b      	cbz	r3, 800ef3a <rmw_publish+0x5e>
 800ef36:	a806      	add	r0, sp, #24
 800ef38:	4798      	blx	r3
 800ef3a:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800ef3e:	f8d6 2080 	ldr.w	r2, [r6, #128]	@ 0x80
 800ef42:	2b01      	cmp	r3, #1
 800ef44:	6910      	ldr	r0, [r2, #16]
 800ef46:	d021      	beq.n	800ef8c <rmw_publish+0xb0>
 800ef48:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800ef4a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ef4e:	f002 fbdb 	bl	8011708 <uxr_run_session_until_confirm_delivery>
 800ef52:	4004      	ands	r4, r0
 800ef54:	b2e4      	uxtb	r4, r4
 800ef56:	f084 0001 	eor.w	r0, r4, #1
 800ef5a:	b2c0      	uxtb	r0, r0
 800ef5c:	b00e      	add	sp, #56	@ 0x38
 800ef5e:	bd70      	pop	{r4, r5, r6, pc}
 800ef60:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800ef64:	6918      	ldr	r0, [r3, #16]
 800ef66:	4b0c      	ldr	r3, [pc, #48]	@ (800ef98 <rmw_publish+0xbc>)
 800ef68:	9301      	str	r3, [sp, #4]
 800ef6a:	9b05      	ldr	r3, [sp, #20]
 800ef6c:	9300      	str	r3, [sp, #0]
 800ef6e:	9602      	str	r6, [sp, #8]
 800ef70:	6972      	ldr	r2, [r6, #20]
 800ef72:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800ef74:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ef78:	ab06      	add	r3, sp, #24
 800ef7a:	f003 fa25 	bl	80123c8 <uxr_prepare_output_stream_fragmented>
 800ef7e:	2800      	cmp	r0, #0
 800ef80:	d1d2      	bne.n	800ef28 <rmw_publish+0x4c>
 800ef82:	2001      	movs	r0, #1
 800ef84:	b00e      	add	sp, #56	@ 0x38
 800ef86:	bd70      	pop	{r4, r5, r6, pc}
 800ef88:	2001      	movs	r0, #1
 800ef8a:	4770      	bx	lr
 800ef8c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ef90:	f002 f822 	bl	8010fd8 <uxr_flash_output_streams>
 800ef94:	e7df      	b.n	800ef56 <rmw_publish+0x7a>
 800ef96:	bf00      	nop
 800ef98:	0800eed5 	.word	0x0800eed5

0800ef9c <rmw_create_publisher>:
 800ef9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efa0:	b087      	sub	sp, #28
 800efa2:	2800      	cmp	r0, #0
 800efa4:	f000 80c9 	beq.w	800f13a <rmw_create_publisher+0x19e>
 800efa8:	460f      	mov	r7, r1
 800efaa:	2900      	cmp	r1, #0
 800efac:	f000 80c5 	beq.w	800f13a <rmw_create_publisher+0x19e>
 800efb0:	4604      	mov	r4, r0
 800efb2:	6800      	ldr	r0, [r0, #0]
 800efb4:	4615      	mov	r5, r2
 800efb6:	461e      	mov	r6, r3
 800efb8:	f000 fcb2 	bl	800f920 <is_uxrce_rmw_identifier_valid>
 800efbc:	2800      	cmp	r0, #0
 800efbe:	f000 80bc 	beq.w	800f13a <rmw_create_publisher+0x19e>
 800efc2:	2d00      	cmp	r5, #0
 800efc4:	f000 80b9 	beq.w	800f13a <rmw_create_publisher+0x19e>
 800efc8:	782b      	ldrb	r3, [r5, #0]
 800efca:	2b00      	cmp	r3, #0
 800efcc:	f000 80b5 	beq.w	800f13a <rmw_create_publisher+0x19e>
 800efd0:	2e00      	cmp	r6, #0
 800efd2:	f000 80b2 	beq.w	800f13a <rmw_create_publisher+0x19e>
 800efd6:	485c      	ldr	r0, [pc, #368]	@ (800f148 <rmw_create_publisher+0x1ac>)
 800efd8:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800efdc:	f008 f98e 	bl	80172fc <get_memory>
 800efe0:	2800      	cmp	r0, #0
 800efe2:	f000 80aa 	beq.w	800f13a <rmw_create_publisher+0x19e>
 800efe6:	6884      	ldr	r4, [r0, #8]
 800efe8:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800efec:	f008 fa0c 	bl	8017408 <rmw_get_implementation_identifier>
 800eff0:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800eff4:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800eff8:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800effc:	4628      	mov	r0, r5
 800effe:	f7f1 f94f 	bl	80002a0 <strlen>
 800f002:	3001      	adds	r0, #1
 800f004:	283c      	cmp	r0, #60	@ 0x3c
 800f006:	f104 0884 	add.w	r8, r4, #132	@ 0x84
 800f00a:	f200 808f 	bhi.w	800f12c <rmw_create_publisher+0x190>
 800f00e:	4a4f      	ldr	r2, [pc, #316]	@ (800f14c <rmw_create_publisher+0x1b0>)
 800f010:	462b      	mov	r3, r5
 800f012:	213c      	movs	r1, #60	@ 0x3c
 800f014:	4650      	mov	r0, sl
 800f016:	f00d f8b7 	bl	801c188 <sniprintf>
 800f01a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f01e:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800f020:	4631      	mov	r1, r6
 800f022:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800f026:	2250      	movs	r2, #80	@ 0x50
 800f028:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800f02c:	f00d fb59 	bl	801c6e2 <memcpy>
 800f030:	7a33      	ldrb	r3, [r6, #8]
 800f032:	4947      	ldr	r1, [pc, #284]	@ (800f150 <rmw_create_publisher+0x1b4>)
 800f034:	2b02      	cmp	r3, #2
 800f036:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f03a:	bf0c      	ite	eq
 800f03c:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800f040:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800f044:	67a3      	str	r3, [r4, #120]	@ 0x78
 800f046:	2300      	movs	r3, #0
 800f048:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800f04c:	4638      	mov	r0, r7
 800f04e:	f000 fc75 	bl	800f93c <get_message_typesupport_handle>
 800f052:	2800      	cmp	r0, #0
 800f054:	d06a      	beq.n	800f12c <rmw_create_publisher+0x190>
 800f056:	6842      	ldr	r2, [r0, #4]
 800f058:	61a2      	str	r2, [r4, #24]
 800f05a:	2a00      	cmp	r2, #0
 800f05c:	d066      	beq.n	800f12c <rmw_create_publisher+0x190>
 800f05e:	4629      	mov	r1, r5
 800f060:	4633      	mov	r3, r6
 800f062:	4648      	mov	r0, r9
 800f064:	f008 fc2c 	bl	80178c0 <create_topic>
 800f068:	6260      	str	r0, [r4, #36]	@ 0x24
 800f06a:	2800      	cmp	r0, #0
 800f06c:	d062      	beq.n	800f134 <rmw_create_publisher+0x198>
 800f06e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f072:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f076:	2103      	movs	r1, #3
 800f078:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800f07c:	1c42      	adds	r2, r0, #1
 800f07e:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800f082:	f001 fe7b 	bl	8010d7c <uxr_object_id>
 800f086:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800f08a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f08e:	6120      	str	r0, [r4, #16]
 800f090:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800f094:	6910      	ldr	r0, [r2, #16]
 800f096:	2506      	movs	r5, #6
 800f098:	9500      	str	r5, [sp, #0]
 800f09a:	6819      	ldr	r1, [r3, #0]
 800f09c:	6922      	ldr	r2, [r4, #16]
 800f09e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f0a2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f0a6:	f001 fd41 	bl	8010b2c <uxr_buffer_create_publisher_bin>
 800f0aa:	4602      	mov	r2, r0
 800f0ac:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f0b0:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f0b4:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f0b8:	f000 fbac 	bl	800f814 <run_xrce_session>
 800f0bc:	b3b0      	cbz	r0, 800f12c <rmw_create_publisher+0x190>
 800f0be:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f0c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f0c6:	2105      	movs	r1, #5
 800f0c8:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800f0cc:	1c42      	adds	r2, r0, #1
 800f0ce:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800f0d2:	f001 fe53 	bl	8010d7c <uxr_object_id>
 800f0d6:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f0da:	6160      	str	r0, [r4, #20]
 800f0dc:	4631      	mov	r1, r6
 800f0de:	af04      	add	r7, sp, #16
 800f0e0:	691e      	ldr	r6, [r3, #16]
 800f0e2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f0e6:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800f0ea:	f8d3 a384 	ldr.w	sl, [r3, #900]	@ 0x384
 800f0ee:	4638      	mov	r0, r7
 800f0f0:	f000 fbb0 	bl	800f854 <convert_qos_profile>
 800f0f4:	9503      	str	r5, [sp, #12]
 800f0f6:	e897 0003 	ldmia.w	r7, {r0, r1}
 800f0fa:	9001      	str	r0, [sp, #4]
 800f0fc:	f8ad 1008 	strh.w	r1, [sp, #8]
 800f100:	f8db 3010 	ldr.w	r3, [fp, #16]
 800f104:	9300      	str	r3, [sp, #0]
 800f106:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800f10a:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800f10e:	f8da 1000 	ldr.w	r1, [sl]
 800f112:	4630      	mov	r0, r6
 800f114:	f001 fd68 	bl	8010be8 <uxr_buffer_create_datawriter_bin>
 800f118:	4602      	mov	r2, r0
 800f11a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f11e:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f122:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f126:	f000 fb75 	bl	800f814 <run_xrce_session>
 800f12a:	b940      	cbnz	r0, 800f13e <rmw_create_publisher+0x1a2>
 800f12c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f12e:	b108      	cbz	r0, 800f134 <rmw_create_publisher+0x198>
 800f130:	f000 fa66 	bl	800f600 <rmw_uxrce_fini_topic_memory>
 800f134:	4640      	mov	r0, r8
 800f136:	f000 fa0b 	bl	800f550 <rmw_uxrce_fini_publisher_memory>
 800f13a:	f04f 0800 	mov.w	r8, #0
 800f13e:	4640      	mov	r0, r8
 800f140:	b007      	add	sp, #28
 800f142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f146:	bf00      	nop
 800f148:	2000f8b0 	.word	0x2000f8b0
 800f14c:	0801ef70 	.word	0x0801ef70
 800f150:	0801ede0 	.word	0x0801ede0

0800f154 <rmw_publisher_get_actual_qos>:
 800f154:	b508      	push	{r3, lr}
 800f156:	4603      	mov	r3, r0
 800f158:	b140      	cbz	r0, 800f16c <rmw_publisher_get_actual_qos+0x18>
 800f15a:	4608      	mov	r0, r1
 800f15c:	b131      	cbz	r1, 800f16c <rmw_publisher_get_actual_qos+0x18>
 800f15e:	6859      	ldr	r1, [r3, #4]
 800f160:	2250      	movs	r2, #80	@ 0x50
 800f162:	3128      	adds	r1, #40	@ 0x28
 800f164:	f00d fabd 	bl	801c6e2 <memcpy>
 800f168:	2000      	movs	r0, #0
 800f16a:	bd08      	pop	{r3, pc}
 800f16c:	200b      	movs	r0, #11
 800f16e:	bd08      	pop	{r3, pc}

0800f170 <rmw_destroy_publisher>:
 800f170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f174:	b128      	cbz	r0, 800f182 <rmw_destroy_publisher+0x12>
 800f176:	4604      	mov	r4, r0
 800f178:	6800      	ldr	r0, [r0, #0]
 800f17a:	460d      	mov	r5, r1
 800f17c:	f000 fbd0 	bl	800f920 <is_uxrce_rmw_identifier_valid>
 800f180:	b918      	cbnz	r0, 800f18a <rmw_destroy_publisher+0x1a>
 800f182:	2401      	movs	r4, #1
 800f184:	4620      	mov	r0, r4
 800f186:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f18a:	6863      	ldr	r3, [r4, #4]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d0f8      	beq.n	800f182 <rmw_destroy_publisher+0x12>
 800f190:	2d00      	cmp	r5, #0
 800f192:	d0f6      	beq.n	800f182 <rmw_destroy_publisher+0x12>
 800f194:	6828      	ldr	r0, [r5, #0]
 800f196:	f000 fbc3 	bl	800f920 <is_uxrce_rmw_identifier_valid>
 800f19a:	2800      	cmp	r0, #0
 800f19c:	d0f1      	beq.n	800f182 <rmw_destroy_publisher+0x12>
 800f19e:	686c      	ldr	r4, [r5, #4]
 800f1a0:	2c00      	cmp	r4, #0
 800f1a2:	d0ee      	beq.n	800f182 <rmw_destroy_publisher+0x12>
 800f1a4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f1a6:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800f1aa:	f008 fbdd 	bl	8017968 <destroy_topic>
 800f1ae:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f1b2:	6962      	ldr	r2, [r4, #20]
 800f1b4:	6918      	ldr	r0, [r3, #16]
 800f1b6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f1ba:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f1be:	6819      	ldr	r1, [r3, #0]
 800f1c0:	f001 fc04 	bl	80109cc <uxr_buffer_delete_entity>
 800f1c4:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f1c8:	6922      	ldr	r2, [r4, #16]
 800f1ca:	4680      	mov	r8, r0
 800f1cc:	6918      	ldr	r0, [r3, #16]
 800f1ce:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f1d2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f1d6:	6819      	ldr	r1, [r3, #0]
 800f1d8:	f001 fbf8 	bl	80109cc <uxr_buffer_delete_entity>
 800f1dc:	4606      	mov	r6, r0
 800f1de:	6938      	ldr	r0, [r7, #16]
 800f1e0:	4642      	mov	r2, r8
 800f1e2:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f1e6:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f1ea:	f000 fb13 	bl	800f814 <run_xrce_session>
 800f1ee:	4604      	mov	r4, r0
 800f1f0:	6938      	ldr	r0, [r7, #16]
 800f1f2:	4632      	mov	r2, r6
 800f1f4:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f1f8:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f1fc:	f000 fb0a 	bl	800f814 <run_xrce_session>
 800f200:	4004      	ands	r4, r0
 800f202:	f084 0401 	eor.w	r4, r4, #1
 800f206:	b2e4      	uxtb	r4, r4
 800f208:	4628      	mov	r0, r5
 800f20a:	0064      	lsls	r4, r4, #1
 800f20c:	f000 f9a0 	bl	800f550 <rmw_uxrce_fini_publisher_memory>
 800f210:	e7b8      	b.n	800f184 <rmw_destroy_publisher+0x14>
 800f212:	bf00      	nop

0800f214 <rmw_uros_epoch_nanos>:
 800f214:	4b05      	ldr	r3, [pc, #20]	@ (800f22c <rmw_uros_epoch_nanos+0x18>)
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	b123      	cbz	r3, 800f224 <rmw_uros_epoch_nanos+0x10>
 800f21a:	6898      	ldr	r0, [r3, #8]
 800f21c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f220:	f001 bed0 	b.w	8010fc4 <uxr_epoch_nanos>
 800f224:	2000      	movs	r0, #0
 800f226:	2100      	movs	r1, #0
 800f228:	4770      	bx	lr
 800f22a:	bf00      	nop
 800f22c:	20010f20 	.word	0x20010f20

0800f230 <rmw_uros_sync_session>:
 800f230:	b508      	push	{r3, lr}
 800f232:	4b07      	ldr	r3, [pc, #28]	@ (800f250 <rmw_uros_sync_session+0x20>)
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	b14b      	cbz	r3, 800f24c <rmw_uros_sync_session+0x1c>
 800f238:	4601      	mov	r1, r0
 800f23a:	6898      	ldr	r0, [r3, #8]
 800f23c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f240:	f002 fade 	bl	8011800 <uxr_sync_session>
 800f244:	f080 0001 	eor.w	r0, r0, #1
 800f248:	b2c0      	uxtb	r0, r0
 800f24a:	bd08      	pop	{r3, pc}
 800f24c:	2001      	movs	r0, #1
 800f24e:	bd08      	pop	{r3, pc}
 800f250:	20010f20 	.word	0x20010f20

0800f254 <rmw_uxrce_init_service_memory>:
 800f254:	b1e2      	cbz	r2, 800f290 <rmw_uxrce_init_service_memory+0x3c>
 800f256:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f25a:	7b05      	ldrb	r5, [r0, #12]
 800f25c:	4606      	mov	r6, r0
 800f25e:	b9ad      	cbnz	r5, 800f28c <rmw_uxrce_init_service_memory+0x38>
 800f260:	23c8      	movs	r3, #200	@ 0xc8
 800f262:	e9c0 5500 	strd	r5, r5, [r0]
 800f266:	6083      	str	r3, [r0, #8]
 800f268:	f240 1301 	movw	r3, #257	@ 0x101
 800f26c:	4617      	mov	r7, r2
 800f26e:	8183      	strh	r3, [r0, #12]
 800f270:	460c      	mov	r4, r1
 800f272:	46a8      	mov	r8, r5
 800f274:	4621      	mov	r1, r4
 800f276:	4630      	mov	r0, r6
 800f278:	3501      	adds	r5, #1
 800f27a:	f008 f84f 	bl	801731c <put_memory>
 800f27e:	42af      	cmp	r7, r5
 800f280:	60a4      	str	r4, [r4, #8]
 800f282:	f884 800c 	strb.w	r8, [r4, #12]
 800f286:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800f28a:	d1f3      	bne.n	800f274 <rmw_uxrce_init_service_memory+0x20>
 800f28c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f290:	4770      	bx	lr
 800f292:	bf00      	nop

0800f294 <rmw_uxrce_init_client_memory>:
 800f294:	b1e2      	cbz	r2, 800f2d0 <rmw_uxrce_init_client_memory+0x3c>
 800f296:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f29a:	7b05      	ldrb	r5, [r0, #12]
 800f29c:	4606      	mov	r6, r0
 800f29e:	b9ad      	cbnz	r5, 800f2cc <rmw_uxrce_init_client_memory+0x38>
 800f2a0:	23c8      	movs	r3, #200	@ 0xc8
 800f2a2:	e9c0 5500 	strd	r5, r5, [r0]
 800f2a6:	6083      	str	r3, [r0, #8]
 800f2a8:	f240 1301 	movw	r3, #257	@ 0x101
 800f2ac:	4617      	mov	r7, r2
 800f2ae:	8183      	strh	r3, [r0, #12]
 800f2b0:	460c      	mov	r4, r1
 800f2b2:	46a8      	mov	r8, r5
 800f2b4:	4621      	mov	r1, r4
 800f2b6:	4630      	mov	r0, r6
 800f2b8:	3501      	adds	r5, #1
 800f2ba:	f008 f82f 	bl	801731c <put_memory>
 800f2be:	42af      	cmp	r7, r5
 800f2c0:	60a4      	str	r4, [r4, #8]
 800f2c2:	f884 800c 	strb.w	r8, [r4, #12]
 800f2c6:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800f2ca:	d1f3      	bne.n	800f2b4 <rmw_uxrce_init_client_memory+0x20>
 800f2cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2d0:	4770      	bx	lr
 800f2d2:	bf00      	nop

0800f2d4 <rmw_uxrce_init_publisher_memory>:
 800f2d4:	b1e2      	cbz	r2, 800f310 <rmw_uxrce_init_publisher_memory+0x3c>
 800f2d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2da:	7b05      	ldrb	r5, [r0, #12]
 800f2dc:	4606      	mov	r6, r0
 800f2de:	b9ad      	cbnz	r5, 800f30c <rmw_uxrce_init_publisher_memory+0x38>
 800f2e0:	23d8      	movs	r3, #216	@ 0xd8
 800f2e2:	e9c0 5500 	strd	r5, r5, [r0]
 800f2e6:	6083      	str	r3, [r0, #8]
 800f2e8:	f240 1301 	movw	r3, #257	@ 0x101
 800f2ec:	4617      	mov	r7, r2
 800f2ee:	8183      	strh	r3, [r0, #12]
 800f2f0:	460c      	mov	r4, r1
 800f2f2:	46a8      	mov	r8, r5
 800f2f4:	4621      	mov	r1, r4
 800f2f6:	4630      	mov	r0, r6
 800f2f8:	3501      	adds	r5, #1
 800f2fa:	f008 f80f 	bl	801731c <put_memory>
 800f2fe:	42af      	cmp	r7, r5
 800f300:	60a4      	str	r4, [r4, #8]
 800f302:	f884 800c 	strb.w	r8, [r4, #12]
 800f306:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800f30a:	d1f3      	bne.n	800f2f4 <rmw_uxrce_init_publisher_memory+0x20>
 800f30c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f310:	4770      	bx	lr
 800f312:	bf00      	nop

0800f314 <rmw_uxrce_init_subscription_memory>:
 800f314:	b1e2      	cbz	r2, 800f350 <rmw_uxrce_init_subscription_memory+0x3c>
 800f316:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f31a:	7b05      	ldrb	r5, [r0, #12]
 800f31c:	4606      	mov	r6, r0
 800f31e:	b9ad      	cbnz	r5, 800f34c <rmw_uxrce_init_subscription_memory+0x38>
 800f320:	23d8      	movs	r3, #216	@ 0xd8
 800f322:	e9c0 5500 	strd	r5, r5, [r0]
 800f326:	6083      	str	r3, [r0, #8]
 800f328:	f240 1301 	movw	r3, #257	@ 0x101
 800f32c:	4617      	mov	r7, r2
 800f32e:	8183      	strh	r3, [r0, #12]
 800f330:	460c      	mov	r4, r1
 800f332:	46a8      	mov	r8, r5
 800f334:	4621      	mov	r1, r4
 800f336:	4630      	mov	r0, r6
 800f338:	3501      	adds	r5, #1
 800f33a:	f007 ffef 	bl	801731c <put_memory>
 800f33e:	42af      	cmp	r7, r5
 800f340:	60a4      	str	r4, [r4, #8]
 800f342:	f884 800c 	strb.w	r8, [r4, #12]
 800f346:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800f34a:	d1f3      	bne.n	800f334 <rmw_uxrce_init_subscription_memory+0x20>
 800f34c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f350:	4770      	bx	lr
 800f352:	bf00      	nop

0800f354 <rmw_uxrce_init_node_memory>:
 800f354:	b1e2      	cbz	r2, 800f390 <rmw_uxrce_init_node_memory+0x3c>
 800f356:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f35a:	7b05      	ldrb	r5, [r0, #12]
 800f35c:	4606      	mov	r6, r0
 800f35e:	b9ad      	cbnz	r5, 800f38c <rmw_uxrce_init_node_memory+0x38>
 800f360:	23a4      	movs	r3, #164	@ 0xa4
 800f362:	e9c0 5500 	strd	r5, r5, [r0]
 800f366:	6083      	str	r3, [r0, #8]
 800f368:	f240 1301 	movw	r3, #257	@ 0x101
 800f36c:	4617      	mov	r7, r2
 800f36e:	8183      	strh	r3, [r0, #12]
 800f370:	460c      	mov	r4, r1
 800f372:	46a8      	mov	r8, r5
 800f374:	4621      	mov	r1, r4
 800f376:	4630      	mov	r0, r6
 800f378:	3501      	adds	r5, #1
 800f37a:	f007 ffcf 	bl	801731c <put_memory>
 800f37e:	42af      	cmp	r7, r5
 800f380:	60a4      	str	r4, [r4, #8]
 800f382:	f884 800c 	strb.w	r8, [r4, #12]
 800f386:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800f38a:	d1f3      	bne.n	800f374 <rmw_uxrce_init_node_memory+0x20>
 800f38c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f390:	4770      	bx	lr
 800f392:	bf00      	nop

0800f394 <rmw_uxrce_init_session_memory>:
 800f394:	b1ea      	cbz	r2, 800f3d2 <rmw_uxrce_init_session_memory+0x3e>
 800f396:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f39a:	7b05      	ldrb	r5, [r0, #12]
 800f39c:	4606      	mov	r6, r0
 800f39e:	b9b5      	cbnz	r5, 800f3ce <rmw_uxrce_init_session_memory+0x3a>
 800f3a0:	e9c0 5500 	strd	r5, r5, [r0]
 800f3a4:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800f3a8:	f240 1301 	movw	r3, #257	@ 0x101
 800f3ac:	4617      	mov	r7, r2
 800f3ae:	f8c0 8008 	str.w	r8, [r0, #8]
 800f3b2:	460c      	mov	r4, r1
 800f3b4:	8183      	strh	r3, [r0, #12]
 800f3b6:	46a9      	mov	r9, r5
 800f3b8:	4621      	mov	r1, r4
 800f3ba:	4630      	mov	r0, r6
 800f3bc:	3501      	adds	r5, #1
 800f3be:	f007 ffad 	bl	801731c <put_memory>
 800f3c2:	42af      	cmp	r7, r5
 800f3c4:	60a4      	str	r4, [r4, #8]
 800f3c6:	f884 900c 	strb.w	r9, [r4, #12]
 800f3ca:	4444      	add	r4, r8
 800f3cc:	d1f4      	bne.n	800f3b8 <rmw_uxrce_init_session_memory+0x24>
 800f3ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f3d2:	4770      	bx	lr

0800f3d4 <rmw_uxrce_init_topic_memory>:
 800f3d4:	b1e2      	cbz	r2, 800f410 <rmw_uxrce_init_topic_memory+0x3c>
 800f3d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3da:	7b05      	ldrb	r5, [r0, #12]
 800f3dc:	4606      	mov	r6, r0
 800f3de:	b9ad      	cbnz	r5, 800f40c <rmw_uxrce_init_topic_memory+0x38>
 800f3e0:	231c      	movs	r3, #28
 800f3e2:	e9c0 5500 	strd	r5, r5, [r0]
 800f3e6:	6083      	str	r3, [r0, #8]
 800f3e8:	f240 1301 	movw	r3, #257	@ 0x101
 800f3ec:	4617      	mov	r7, r2
 800f3ee:	8183      	strh	r3, [r0, #12]
 800f3f0:	460c      	mov	r4, r1
 800f3f2:	46a8      	mov	r8, r5
 800f3f4:	4621      	mov	r1, r4
 800f3f6:	4630      	mov	r0, r6
 800f3f8:	3501      	adds	r5, #1
 800f3fa:	f007 ff8f 	bl	801731c <put_memory>
 800f3fe:	42af      	cmp	r7, r5
 800f400:	60a4      	str	r4, [r4, #8]
 800f402:	f884 800c 	strb.w	r8, [r4, #12]
 800f406:	f104 041c 	add.w	r4, r4, #28
 800f40a:	d1f3      	bne.n	800f3f4 <rmw_uxrce_init_topic_memory+0x20>
 800f40c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f410:	4770      	bx	lr
 800f412:	bf00      	nop

0800f414 <rmw_uxrce_init_static_input_buffer_memory>:
 800f414:	b1ea      	cbz	r2, 800f452 <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800f416:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f41a:	7b05      	ldrb	r5, [r0, #12]
 800f41c:	4606      	mov	r6, r0
 800f41e:	b9b5      	cbnz	r5, 800f44e <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800f420:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800f424:	e9c0 5500 	strd	r5, r5, [r0]
 800f428:	6083      	str	r3, [r0, #8]
 800f42a:	f240 1301 	movw	r3, #257	@ 0x101
 800f42e:	4617      	mov	r7, r2
 800f430:	8183      	strh	r3, [r0, #12]
 800f432:	460c      	mov	r4, r1
 800f434:	46a8      	mov	r8, r5
 800f436:	4621      	mov	r1, r4
 800f438:	4630      	mov	r0, r6
 800f43a:	3501      	adds	r5, #1
 800f43c:	f007 ff6e 	bl	801731c <put_memory>
 800f440:	42af      	cmp	r7, r5
 800f442:	60a4      	str	r4, [r4, #8]
 800f444:	f884 800c 	strb.w	r8, [r4, #12]
 800f448:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800f44c:	d1f3      	bne.n	800f436 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800f44e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f452:	4770      	bx	lr

0800f454 <rmw_uxrce_init_init_options_impl_memory>:
 800f454:	b1e2      	cbz	r2, 800f490 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800f456:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f45a:	7b05      	ldrb	r5, [r0, #12]
 800f45c:	4606      	mov	r6, r0
 800f45e:	b9ad      	cbnz	r5, 800f48c <rmw_uxrce_init_init_options_impl_memory+0x38>
 800f460:	232c      	movs	r3, #44	@ 0x2c
 800f462:	e9c0 5500 	strd	r5, r5, [r0]
 800f466:	6083      	str	r3, [r0, #8]
 800f468:	f240 1301 	movw	r3, #257	@ 0x101
 800f46c:	4617      	mov	r7, r2
 800f46e:	8183      	strh	r3, [r0, #12]
 800f470:	460c      	mov	r4, r1
 800f472:	46a8      	mov	r8, r5
 800f474:	4621      	mov	r1, r4
 800f476:	4630      	mov	r0, r6
 800f478:	3501      	adds	r5, #1
 800f47a:	f007 ff4f 	bl	801731c <put_memory>
 800f47e:	42af      	cmp	r7, r5
 800f480:	60a4      	str	r4, [r4, #8]
 800f482:	f884 800c 	strb.w	r8, [r4, #12]
 800f486:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800f48a:	d1f3      	bne.n	800f474 <rmw_uxrce_init_init_options_impl_memory+0x20>
 800f48c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f490:	4770      	bx	lr
 800f492:	bf00      	nop

0800f494 <rmw_uxrce_init_wait_set_memory>:
 800f494:	b1e2      	cbz	r2, 800f4d0 <rmw_uxrce_init_wait_set_memory+0x3c>
 800f496:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f49a:	7b05      	ldrb	r5, [r0, #12]
 800f49c:	4606      	mov	r6, r0
 800f49e:	b9ad      	cbnz	r5, 800f4cc <rmw_uxrce_init_wait_set_memory+0x38>
 800f4a0:	231c      	movs	r3, #28
 800f4a2:	e9c0 5500 	strd	r5, r5, [r0]
 800f4a6:	6083      	str	r3, [r0, #8]
 800f4a8:	f240 1301 	movw	r3, #257	@ 0x101
 800f4ac:	4617      	mov	r7, r2
 800f4ae:	8183      	strh	r3, [r0, #12]
 800f4b0:	460c      	mov	r4, r1
 800f4b2:	46a8      	mov	r8, r5
 800f4b4:	4621      	mov	r1, r4
 800f4b6:	4630      	mov	r0, r6
 800f4b8:	3501      	adds	r5, #1
 800f4ba:	f007 ff2f 	bl	801731c <put_memory>
 800f4be:	42af      	cmp	r7, r5
 800f4c0:	60a4      	str	r4, [r4, #8]
 800f4c2:	f884 800c 	strb.w	r8, [r4, #12]
 800f4c6:	f104 041c 	add.w	r4, r4, #28
 800f4ca:	d1f3      	bne.n	800f4b4 <rmw_uxrce_init_wait_set_memory+0x20>
 800f4cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4d0:	4770      	bx	lr
 800f4d2:	bf00      	nop

0800f4d4 <rmw_uxrce_init_guard_condition_memory>:
 800f4d4:	b1e2      	cbz	r2, 800f510 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800f4d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4da:	7b05      	ldrb	r5, [r0, #12]
 800f4dc:	4606      	mov	r6, r0
 800f4de:	b9ad      	cbnz	r5, 800f50c <rmw_uxrce_init_guard_condition_memory+0x38>
 800f4e0:	2320      	movs	r3, #32
 800f4e2:	e9c0 5500 	strd	r5, r5, [r0]
 800f4e6:	6083      	str	r3, [r0, #8]
 800f4e8:	f240 1301 	movw	r3, #257	@ 0x101
 800f4ec:	4617      	mov	r7, r2
 800f4ee:	8183      	strh	r3, [r0, #12]
 800f4f0:	460c      	mov	r4, r1
 800f4f2:	46a8      	mov	r8, r5
 800f4f4:	4621      	mov	r1, r4
 800f4f6:	4630      	mov	r0, r6
 800f4f8:	3501      	adds	r5, #1
 800f4fa:	f007 ff0f 	bl	801731c <put_memory>
 800f4fe:	42af      	cmp	r7, r5
 800f500:	60a4      	str	r4, [r4, #8]
 800f502:	f884 800c 	strb.w	r8, [r4, #12]
 800f506:	f104 0420 	add.w	r4, r4, #32
 800f50a:	d1f3      	bne.n	800f4f4 <rmw_uxrce_init_guard_condition_memory+0x20>
 800f50c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f510:	4770      	bx	lr
 800f512:	bf00      	nop

0800f514 <rmw_uxrce_fini_session_memory>:
 800f514:	4601      	mov	r1, r0
 800f516:	4801      	ldr	r0, [pc, #4]	@ (800f51c <rmw_uxrce_fini_session_memory+0x8>)
 800f518:	f007 bf00 	b.w	801731c <put_memory>
 800f51c:	20010f20 	.word	0x20010f20

0800f520 <rmw_uxrce_fini_node_memory>:
 800f520:	b538      	push	{r3, r4, r5, lr}
 800f522:	4604      	mov	r4, r0
 800f524:	6800      	ldr	r0, [r0, #0]
 800f526:	b128      	cbz	r0, 800f534 <rmw_uxrce_fini_node_memory+0x14>
 800f528:	4b07      	ldr	r3, [pc, #28]	@ (800f548 <rmw_uxrce_fini_node_memory+0x28>)
 800f52a:	6819      	ldr	r1, [r3, #0]
 800f52c:	f7f0 fe58 	bl	80001e0 <strcmp>
 800f530:	b940      	cbnz	r0, 800f544 <rmw_uxrce_fini_node_memory+0x24>
 800f532:	6020      	str	r0, [r4, #0]
 800f534:	6861      	ldr	r1, [r4, #4]
 800f536:	b129      	cbz	r1, 800f544 <rmw_uxrce_fini_node_memory+0x24>
 800f538:	2500      	movs	r5, #0
 800f53a:	4804      	ldr	r0, [pc, #16]	@ (800f54c <rmw_uxrce_fini_node_memory+0x2c>)
 800f53c:	610d      	str	r5, [r1, #16]
 800f53e:	f007 feed 	bl	801731c <put_memory>
 800f542:	6065      	str	r5, [r4, #4]
 800f544:	bd38      	pop	{r3, r4, r5, pc}
 800f546:	bf00      	nop
 800f548:	0801fe1c 	.word	0x0801fe1c
 800f54c:	2000f964 	.word	0x2000f964

0800f550 <rmw_uxrce_fini_publisher_memory>:
 800f550:	b510      	push	{r4, lr}
 800f552:	4604      	mov	r4, r0
 800f554:	6800      	ldr	r0, [r0, #0]
 800f556:	b128      	cbz	r0, 800f564 <rmw_uxrce_fini_publisher_memory+0x14>
 800f558:	4b06      	ldr	r3, [pc, #24]	@ (800f574 <rmw_uxrce_fini_publisher_memory+0x24>)
 800f55a:	6819      	ldr	r1, [r3, #0]
 800f55c:	f7f0 fe40 	bl	80001e0 <strcmp>
 800f560:	b938      	cbnz	r0, 800f572 <rmw_uxrce_fini_publisher_memory+0x22>
 800f562:	6020      	str	r0, [r4, #0]
 800f564:	6861      	ldr	r1, [r4, #4]
 800f566:	b121      	cbz	r1, 800f572 <rmw_uxrce_fini_publisher_memory+0x22>
 800f568:	4803      	ldr	r0, [pc, #12]	@ (800f578 <rmw_uxrce_fini_publisher_memory+0x28>)
 800f56a:	f007 fed7 	bl	801731c <put_memory>
 800f56e:	2300      	movs	r3, #0
 800f570:	6063      	str	r3, [r4, #4]
 800f572:	bd10      	pop	{r4, pc}
 800f574:	0801fe1c 	.word	0x0801fe1c
 800f578:	2000f8b0 	.word	0x2000f8b0

0800f57c <rmw_uxrce_fini_subscription_memory>:
 800f57c:	b510      	push	{r4, lr}
 800f57e:	4604      	mov	r4, r0
 800f580:	6800      	ldr	r0, [r0, #0]
 800f582:	b128      	cbz	r0, 800f590 <rmw_uxrce_fini_subscription_memory+0x14>
 800f584:	4b06      	ldr	r3, [pc, #24]	@ (800f5a0 <rmw_uxrce_fini_subscription_memory+0x24>)
 800f586:	6819      	ldr	r1, [r3, #0]
 800f588:	f7f0 fe2a 	bl	80001e0 <strcmp>
 800f58c:	b938      	cbnz	r0, 800f59e <rmw_uxrce_fini_subscription_memory+0x22>
 800f58e:	6020      	str	r0, [r4, #0]
 800f590:	6861      	ldr	r1, [r4, #4]
 800f592:	b121      	cbz	r1, 800f59e <rmw_uxrce_fini_subscription_memory+0x22>
 800f594:	4803      	ldr	r0, [pc, #12]	@ (800f5a4 <rmw_uxrce_fini_subscription_memory+0x28>)
 800f596:	f007 fec1 	bl	801731c <put_memory>
 800f59a:	2300      	movs	r3, #0
 800f59c:	6063      	str	r3, [r4, #4]
 800f59e:	bd10      	pop	{r4, pc}
 800f5a0:	0801fe1c 	.word	0x0801fe1c
 800f5a4:	2000f030 	.word	0x2000f030

0800f5a8 <rmw_uxrce_fini_service_memory>:
 800f5a8:	b510      	push	{r4, lr}
 800f5aa:	4604      	mov	r4, r0
 800f5ac:	6800      	ldr	r0, [r0, #0]
 800f5ae:	b128      	cbz	r0, 800f5bc <rmw_uxrce_fini_service_memory+0x14>
 800f5b0:	4b06      	ldr	r3, [pc, #24]	@ (800f5cc <rmw_uxrce_fini_service_memory+0x24>)
 800f5b2:	6819      	ldr	r1, [r3, #0]
 800f5b4:	f7f0 fe14 	bl	80001e0 <strcmp>
 800f5b8:	b938      	cbnz	r0, 800f5ca <rmw_uxrce_fini_service_memory+0x22>
 800f5ba:	6020      	str	r0, [r4, #0]
 800f5bc:	6861      	ldr	r1, [r4, #4]
 800f5be:	b121      	cbz	r1, 800f5ca <rmw_uxrce_fini_service_memory+0x22>
 800f5c0:	4803      	ldr	r0, [pc, #12]	@ (800f5d0 <rmw_uxrce_fini_service_memory+0x28>)
 800f5c2:	f007 feab 	bl	801731c <put_memory>
 800f5c6:	2300      	movs	r3, #0
 800f5c8:	6063      	str	r3, [r4, #4]
 800f5ca:	bd10      	pop	{r4, pc}
 800f5cc:	0801fe1c 	.word	0x0801fe1c
 800f5d0:	2000ebe8 	.word	0x2000ebe8

0800f5d4 <rmw_uxrce_fini_client_memory>:
 800f5d4:	b510      	push	{r4, lr}
 800f5d6:	4604      	mov	r4, r0
 800f5d8:	6800      	ldr	r0, [r0, #0]
 800f5da:	b128      	cbz	r0, 800f5e8 <rmw_uxrce_fini_client_memory+0x14>
 800f5dc:	4b06      	ldr	r3, [pc, #24]	@ (800f5f8 <rmw_uxrce_fini_client_memory+0x24>)
 800f5de:	6819      	ldr	r1, [r3, #0]
 800f5e0:	f7f0 fdfe 	bl	80001e0 <strcmp>
 800f5e4:	b938      	cbnz	r0, 800f5f6 <rmw_uxrce_fini_client_memory+0x22>
 800f5e6:	6020      	str	r0, [r4, #0]
 800f5e8:	6861      	ldr	r1, [r4, #4]
 800f5ea:	b121      	cbz	r1, 800f5f6 <rmw_uxrce_fini_client_memory+0x22>
 800f5ec:	4803      	ldr	r0, [pc, #12]	@ (800f5fc <rmw_uxrce_fini_client_memory+0x28>)
 800f5ee:	f007 fe95 	bl	801731c <put_memory>
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	6063      	str	r3, [r4, #4]
 800f5f6:	bd10      	pop	{r4, pc}
 800f5f8:	0801fe1c 	.word	0x0801fe1c
 800f5fc:	2000eb10 	.word	0x2000eb10

0800f600 <rmw_uxrce_fini_topic_memory>:
 800f600:	b510      	push	{r4, lr}
 800f602:	4604      	mov	r4, r0
 800f604:	4621      	mov	r1, r4
 800f606:	4803      	ldr	r0, [pc, #12]	@ (800f614 <rmw_uxrce_fini_topic_memory+0x14>)
 800f608:	f007 fe88 	bl	801731c <put_memory>
 800f60c:	2300      	movs	r3, #0
 800f60e:	61a3      	str	r3, [r4, #24]
 800f610:	bd10      	pop	{r4, pc}
 800f612:	bf00      	nop
 800f614:	2000ea34 	.word	0x2000ea34

0800f618 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800f618:	b082      	sub	sp, #8
 800f61a:	b530      	push	{r4, r5, lr}
 800f61c:	4929      	ldr	r1, [pc, #164]	@ (800f6c4 <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800f61e:	ac03      	add	r4, sp, #12
 800f620:	e884 000c 	stmia.w	r4, {r2, r3}
 800f624:	680c      	ldr	r4, [r1, #0]
 800f626:	461d      	mov	r5, r3
 800f628:	4602      	mov	r2, r0
 800f62a:	2c00      	cmp	r4, #0
 800f62c:	d043      	beq.n	800f6b6 <rmw_uxrce_get_static_input_buffer_for_entity+0x9e>
 800f62e:	4620      	mov	r0, r4
 800f630:	2100      	movs	r1, #0
 800f632:	6883      	ldr	r3, [r0, #8]
 800f634:	6840      	ldr	r0, [r0, #4]
 800f636:	f8d3 3814 	ldr.w	r3, [r3, #2068]	@ 0x814
 800f63a:	429a      	cmp	r2, r3
 800f63c:	bf08      	it	eq
 800f63e:	3101      	addeq	r1, #1
 800f640:	2800      	cmp	r0, #0
 800f642:	d1f6      	bne.n	800f632 <rmw_uxrce_get_static_input_buffer_for_entity+0x1a>
 800f644:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800f648:	2b02      	cmp	r3, #2
 800f64a:	d027      	beq.n	800f69c <rmw_uxrce_get_static_input_buffer_for_entity+0x84>
 800f64c:	d906      	bls.n	800f65c <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800f64e:	2b03      	cmp	r3, #3
 800f650:	d004      	beq.n	800f65c <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800f652:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f656:	2000      	movs	r0, #0
 800f658:	b002      	add	sp, #8
 800f65a:	4770      	bx	lr
 800f65c:	b1fd      	cbz	r5, 800f69e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800f65e:	428d      	cmp	r5, r1
 800f660:	d81d      	bhi.n	800f69e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800f662:	2c00      	cmp	r4, #0
 800f664:	d0f5      	beq.n	800f652 <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800f666:	2000      	movs	r0, #0
 800f668:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800f66c:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 800f670:	e001      	b.n	800f676 <rmw_uxrce_get_static_input_buffer_for_entity+0x5e>
 800f672:	6864      	ldr	r4, [r4, #4]
 800f674:	b1dc      	cbz	r4, 800f6ae <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 800f676:	68a3      	ldr	r3, [r4, #8]
 800f678:	f8d3 1814 	ldr.w	r1, [r3, #2068]	@ 0x814
 800f67c:	428a      	cmp	r2, r1
 800f67e:	d1f8      	bne.n	800f672 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800f680:	f8d3 1818 	ldr.w	r1, [r3, #2072]	@ 0x818
 800f684:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800f688:	4561      	cmp	r1, ip
 800f68a:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800f68e:	eb73 0e05 	sbcs.w	lr, r3, r5
 800f692:	daee      	bge.n	800f672 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800f694:	468c      	mov	ip, r1
 800f696:	461d      	mov	r5, r3
 800f698:	4620      	mov	r0, r4
 800f69a:	e7ea      	b.n	800f672 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800f69c:	b92d      	cbnz	r5, 800f6aa <rmw_uxrce_get_static_input_buffer_for_entity+0x92>
 800f69e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f6a2:	4808      	ldr	r0, [pc, #32]	@ (800f6c4 <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800f6a4:	b002      	add	sp, #8
 800f6a6:	f007 be29 	b.w	80172fc <get_memory>
 800f6aa:	428d      	cmp	r5, r1
 800f6ac:	d8f7      	bhi.n	800f69e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800f6ae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f6b2:	b002      	add	sp, #8
 800f6b4:	4770      	bx	lr
 800f6b6:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800f6ba:	2b02      	cmp	r3, #2
 800f6bc:	d0ef      	beq.n	800f69e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800f6be:	d9ee      	bls.n	800f69e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800f6c0:	4621      	mov	r1, r4
 800f6c2:	e7c4      	b.n	800f64e <rmw_uxrce_get_static_input_buffer_for_entity+0x36>
 800f6c4:	2000e880 	.word	0x2000e880

0800f6c8 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800f6c8:	4b11      	ldr	r3, [pc, #68]	@ (800f710 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	b1eb      	cbz	r3, 800f70a <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800f6ce:	b530      	push	{r4, r5, lr}
 800f6d0:	4684      	mov	ip, r0
 800f6d2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800f6d6:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 800f6da:	2000      	movs	r0, #0
 800f6dc:	e001      	b.n	800f6e2 <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800f6de:	685b      	ldr	r3, [r3, #4]
 800f6e0:	b193      	cbz	r3, 800f708 <rmw_uxrce_find_static_input_buffer_by_owner+0x40>
 800f6e2:	689a      	ldr	r2, [r3, #8]
 800f6e4:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800f6e8:	458c      	cmp	ip, r1
 800f6ea:	d1f8      	bne.n	800f6de <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800f6ec:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800f6f0:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800f6f4:	42a1      	cmp	r1, r4
 800f6f6:	eb72 050e 	sbcs.w	r5, r2, lr
 800f6fa:	daf0      	bge.n	800f6de <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800f6fc:	4618      	mov	r0, r3
 800f6fe:	685b      	ldr	r3, [r3, #4]
 800f700:	460c      	mov	r4, r1
 800f702:	4696      	mov	lr, r2
 800f704:	2b00      	cmp	r3, #0
 800f706:	d1ec      	bne.n	800f6e2 <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800f708:	bd30      	pop	{r4, r5, pc}
 800f70a:	4618      	mov	r0, r3
 800f70c:	4770      	bx	lr
 800f70e:	bf00      	nop
 800f710:	2000e880 	.word	0x2000e880
 800f714:	00000000 	.word	0x00000000

0800f718 <rmw_uxrce_clean_expired_static_input_buffer>:
 800f718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f71c:	4b3c      	ldr	r3, [pc, #240]	@ (800f810 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800f71e:	ed2d 8b06 	vpush	{d8-d10}
 800f722:	f8d3 8000 	ldr.w	r8, [r3]
 800f726:	b08d      	sub	sp, #52	@ 0x34
 800f728:	f7ff fd74 	bl	800f214 <rmw_uros_epoch_nanos>
 800f72c:	f1b8 0f00 	cmp.w	r8, #0
 800f730:	d05c      	beq.n	800f7ec <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800f732:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800f736:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800f73a:	2b04      	cmp	r3, #4
 800f73c:	ed9f 8b2e 	vldr	d8, [pc, #184]	@ 800f7f8 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800f740:	ed9f ab2f 	vldr	d10, [pc, #188]	@ 800f800 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800f744:	ed9f 9b30 	vldr	d9, [pc, #192]	@ 800f808 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800f748:	4683      	mov	fp, r0
 800f74a:	ac04      	add	r4, sp, #16
 800f74c:	468a      	mov	sl, r1
 800f74e:	d03f      	beq.n	800f7d0 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800f750:	2b05      	cmp	r3, #5
 800f752:	d044      	beq.n	800f7de <rmw_uxrce_clean_expired_static_input_buffer+0xc6>
 800f754:	2b03      	cmp	r3, #3
 800f756:	d03b      	beq.n	800f7d0 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800f758:	ed8d 8b04 	vstr	d8, [sp, #16]
 800f75c:	ed8d ab06 	vstr	d10, [sp, #24]
 800f760:	ed8d 8b08 	vstr	d8, [sp, #32]
 800f764:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800f768:	ab08      	add	r3, sp, #32
 800f76a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f76c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800f770:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800f774:	f007 fbf8 	bl	8016f68 <rmw_time_equal>
 800f778:	b118      	cbz	r0, 800f782 <rmw_uxrce_clean_expired_static_input_buffer+0x6a>
 800f77a:	ed8d 9b04 	vstr	d9, [sp, #16]
 800f77e:	ed8d 8b06 	vstr	d8, [sp, #24]
 800f782:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800f786:	f8d5 7818 	ldr.w	r7, [r5, #2072]	@ 0x818
 800f78a:	f8d5 681c 	ldr.w	r6, [r5, #2076]	@ 0x81c
 800f78e:	f8d8 9004 	ldr.w	r9, [r8, #4]
 800f792:	f007 fc3d 	bl	8017010 <rmw_time_total_nsec>
 800f796:	183f      	adds	r7, r7, r0
 800f798:	eb46 0601 	adc.w	r6, r6, r1
 800f79c:	455f      	cmp	r7, fp
 800f79e:	eb76 060a 	sbcs.w	r6, r6, sl
 800f7a2:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800f7a6:	db05      	blt.n	800f7b4 <rmw_uxrce_clean_expired_static_input_buffer+0x9c>
 800f7a8:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800f7ac:	4593      	cmp	fp, r2
 800f7ae:	eb7a 0303 	sbcs.w	r3, sl, r3
 800f7b2:	da03      	bge.n	800f7bc <rmw_uxrce_clean_expired_static_input_buffer+0xa4>
 800f7b4:	4816      	ldr	r0, [pc, #88]	@ (800f810 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800f7b6:	4641      	mov	r1, r8
 800f7b8:	f007 fdb0 	bl	801731c <put_memory>
 800f7bc:	f1b9 0f00 	cmp.w	r9, #0
 800f7c0:	d014      	beq.n	800f7ec <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800f7c2:	46c8      	mov	r8, r9
 800f7c4:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800f7c8:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800f7cc:	2b04      	cmp	r3, #4
 800f7ce:	d1bf      	bne.n	800f750 <rmw_uxrce_clean_expired_static_input_buffer+0x38>
 800f7d0:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800f7d4:	3340      	adds	r3, #64	@ 0x40
 800f7d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f7d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800f7dc:	e7c0      	b.n	800f760 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800f7de:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800f7e2:	3348      	adds	r3, #72	@ 0x48
 800f7e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f7e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800f7ea:	e7b9      	b.n	800f760 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800f7ec:	b00d      	add	sp, #52	@ 0x34
 800f7ee:	ecbd 8b06 	vpop	{d8-d10}
 800f7f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7f6:	bf00      	nop
	...
 800f800:	00000001 	.word	0x00000001
 800f804:	00000000 	.word	0x00000000
 800f808:	0000001e 	.word	0x0000001e
 800f80c:	00000000 	.word	0x00000000
 800f810:	2000e880 	.word	0x2000e880

0800f814 <run_xrce_session>:
 800f814:	b500      	push	{lr}
 800f816:	f891 c002 	ldrb.w	ip, [r1, #2]
 800f81a:	b087      	sub	sp, #28
 800f81c:	f1bc 0f01 	cmp.w	ip, #1
 800f820:	f8ad 200e 	strh.w	r2, [sp, #14]
 800f824:	d00f      	beq.n	800f846 <run_xrce_session+0x32>
 800f826:	4619      	mov	r1, r3
 800f828:	2301      	movs	r3, #1
 800f82a:	9300      	str	r3, [sp, #0]
 800f82c:	f10d 020e 	add.w	r2, sp, #14
 800f830:	f10d 0317 	add.w	r3, sp, #23
 800f834:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f838:	f001 ff8c 	bl	8011754 <uxr_run_session_until_all_status>
 800f83c:	b100      	cbz	r0, 800f840 <run_xrce_session+0x2c>
 800f83e:	2001      	movs	r0, #1
 800f840:	b007      	add	sp, #28
 800f842:	f85d fb04 	ldr.w	pc, [sp], #4
 800f846:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f84a:	f001 fbc5 	bl	8010fd8 <uxr_flash_output_streams>
 800f84e:	2001      	movs	r0, #1
 800f850:	e7f6      	b.n	800f840 <run_xrce_session+0x2c>
 800f852:	bf00      	nop

0800f854 <convert_qos_profile>:
 800f854:	780a      	ldrb	r2, [r1, #0]
 800f856:	f891 c008 	ldrb.w	ip, [r1, #8]
 800f85a:	f1a2 0202 	sub.w	r2, r2, #2
 800f85e:	fab2 f282 	clz	r2, r2
 800f862:	0952      	lsrs	r2, r2, #5
 800f864:	7082      	strb	r2, [r0, #2]
 800f866:	7a4a      	ldrb	r2, [r1, #9]
 800f868:	8889      	ldrh	r1, [r1, #4]
 800f86a:	8081      	strh	r1, [r0, #4]
 800f86c:	f1a2 0202 	sub.w	r2, r2, #2
 800f870:	f1ac 0c02 	sub.w	ip, ip, #2
 800f874:	fab2 f282 	clz	r2, r2
 800f878:	fabc fc8c 	clz	ip, ip
 800f87c:	0952      	lsrs	r2, r2, #5
 800f87e:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800f882:	0052      	lsls	r2, r2, #1
 800f884:	f880 c001 	strb.w	ip, [r0, #1]
 800f888:	7002      	strb	r2, [r0, #0]
 800f88a:	4770      	bx	lr

0800f88c <generate_type_name>:
 800f88c:	b530      	push	{r4, r5, lr}
 800f88e:	2300      	movs	r3, #0
 800f890:	700b      	strb	r3, [r1, #0]
 800f892:	6803      	ldr	r3, [r0, #0]
 800f894:	b087      	sub	sp, #28
 800f896:	4614      	mov	r4, r2
 800f898:	b1d3      	cbz	r3, 800f8d0 <generate_type_name+0x44>
 800f89a:	4a0f      	ldr	r2, [pc, #60]	@ (800f8d8 <generate_type_name+0x4c>)
 800f89c:	4615      	mov	r5, r2
 800f89e:	9203      	str	r2, [sp, #12]
 800f8a0:	9500      	str	r5, [sp, #0]
 800f8a2:	6842      	ldr	r2, [r0, #4]
 800f8a4:	480d      	ldr	r0, [pc, #52]	@ (800f8dc <generate_type_name+0x50>)
 800f8a6:	9001      	str	r0, [sp, #4]
 800f8a8:	4608      	mov	r0, r1
 800f8aa:	490d      	ldr	r1, [pc, #52]	@ (800f8e0 <generate_type_name+0x54>)
 800f8ac:	9204      	str	r2, [sp, #16]
 800f8ae:	9105      	str	r1, [sp, #20]
 800f8b0:	9102      	str	r1, [sp, #8]
 800f8b2:	4a0c      	ldr	r2, [pc, #48]	@ (800f8e4 <generate_type_name+0x58>)
 800f8b4:	4621      	mov	r1, r4
 800f8b6:	f00c fc67 	bl	801c188 <sniprintf>
 800f8ba:	2800      	cmp	r0, #0
 800f8bc:	db05      	blt.n	800f8ca <generate_type_name+0x3e>
 800f8be:	4284      	cmp	r4, r0
 800f8c0:	bfd4      	ite	le
 800f8c2:	2000      	movle	r0, #0
 800f8c4:	2001      	movgt	r0, #1
 800f8c6:	b007      	add	sp, #28
 800f8c8:	bd30      	pop	{r4, r5, pc}
 800f8ca:	2000      	movs	r0, #0
 800f8cc:	b007      	add	sp, #28
 800f8ce:	bd30      	pop	{r4, r5, pc}
 800f8d0:	4b05      	ldr	r3, [pc, #20]	@ (800f8e8 <generate_type_name+0x5c>)
 800f8d2:	4a01      	ldr	r2, [pc, #4]	@ (800f8d8 <generate_type_name+0x4c>)
 800f8d4:	461d      	mov	r5, r3
 800f8d6:	e7e2      	b.n	800f89e <generate_type_name+0x12>
 800f8d8:	0801ef60 	.word	0x0801ef60
 800f8dc:	0801ef78 	.word	0x0801ef78
 800f8e0:	0801ef74 	.word	0x0801ef74
 800f8e4:	0801ef64 	.word	0x0801ef64
 800f8e8:	0801f514 	.word	0x0801f514

0800f8ec <generate_topic_name>:
 800f8ec:	b510      	push	{r4, lr}
 800f8ee:	b082      	sub	sp, #8
 800f8f0:	4614      	mov	r4, r2
 800f8f2:	9000      	str	r0, [sp, #0]
 800f8f4:	4b08      	ldr	r3, [pc, #32]	@ (800f918 <generate_topic_name+0x2c>)
 800f8f6:	4a09      	ldr	r2, [pc, #36]	@ (800f91c <generate_topic_name+0x30>)
 800f8f8:	4608      	mov	r0, r1
 800f8fa:	4621      	mov	r1, r4
 800f8fc:	f00c fc44 	bl	801c188 <sniprintf>
 800f900:	2800      	cmp	r0, #0
 800f902:	db05      	blt.n	800f910 <generate_topic_name+0x24>
 800f904:	4284      	cmp	r4, r0
 800f906:	bfd4      	ite	le
 800f908:	2000      	movle	r0, #0
 800f90a:	2001      	movgt	r0, #1
 800f90c:	b002      	add	sp, #8
 800f90e:	bd10      	pop	{r4, pc}
 800f910:	2000      	movs	r0, #0
 800f912:	b002      	add	sp, #8
 800f914:	bd10      	pop	{r4, pc}
 800f916:	bf00      	nop
 800f918:	0801f9b4 	.word	0x0801f9b4
 800f91c:	0801ef7c 	.word	0x0801ef7c

0800f920 <is_uxrce_rmw_identifier_valid>:
 800f920:	b510      	push	{r4, lr}
 800f922:	4604      	mov	r4, r0
 800f924:	b140      	cbz	r0, 800f938 <is_uxrce_rmw_identifier_valid+0x18>
 800f926:	f007 fd6f 	bl	8017408 <rmw_get_implementation_identifier>
 800f92a:	4601      	mov	r1, r0
 800f92c:	4620      	mov	r0, r4
 800f92e:	f7f0 fc57 	bl	80001e0 <strcmp>
 800f932:	fab0 f080 	clz	r0, r0
 800f936:	0940      	lsrs	r0, r0, #5
 800f938:	bd10      	pop	{r4, pc}
 800f93a:	bf00      	nop

0800f93c <get_message_typesupport_handle>:
 800f93c:	6883      	ldr	r3, [r0, #8]
 800f93e:	4718      	bx	r3

0800f940 <get_message_typesupport_handle_function>:
 800f940:	b510      	push	{r4, lr}
 800f942:	4604      	mov	r4, r0
 800f944:	6800      	ldr	r0, [r0, #0]
 800f946:	f7f0 fc4b 	bl	80001e0 <strcmp>
 800f94a:	2800      	cmp	r0, #0
 800f94c:	bf0c      	ite	eq
 800f94e:	4620      	moveq	r0, r4
 800f950:	2000      	movne	r0, #0
 800f952:	bd10      	pop	{r4, pc}

0800f954 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 800f954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f958:	6805      	ldr	r5, [r0, #0]
 800f95a:	4604      	mov	r4, r0
 800f95c:	4628      	mov	r0, r5
 800f95e:	460e      	mov	r6, r1
 800f960:	f7f0 fc3e 	bl	80001e0 <strcmp>
 800f964:	b308      	cbz	r0, 800f9aa <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 800f966:	4b12      	ldr	r3, [pc, #72]	@ (800f9b0 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x5c>)
 800f968:	4628      	mov	r0, r5
 800f96a:	6819      	ldr	r1, [r3, #0]
 800f96c:	f7f0 fc38 	bl	80001e0 <strcmp>
 800f970:	4605      	mov	r5, r0
 800f972:	b980      	cbnz	r0, 800f996 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x42>
 800f974:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800f978:	f8d8 4000 	ldr.w	r4, [r8]
 800f97c:	b1ac      	cbz	r4, 800f9aa <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 800f97e:	f8d8 7008 	ldr.w	r7, [r8, #8]
 800f982:	3f04      	subs	r7, #4
 800f984:	f857 0f04 	ldr.w	r0, [r7, #4]!
 800f988:	4631      	mov	r1, r6
 800f98a:	f7f0 fc29 	bl	80001e0 <strcmp>
 800f98e:	b128      	cbz	r0, 800f99c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x48>
 800f990:	3501      	adds	r5, #1
 800f992:	42a5      	cmp	r5, r4
 800f994:	d1f6      	bne.n	800f984 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x30>
 800f996:	2000      	movs	r0, #0
 800f998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f99c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800f9a0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800f9a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f9a8:	4718      	bx	r3
 800f9aa:	4620      	mov	r0, r4
 800f9ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9b0:	20000378 	.word	0x20000378

0800f9b4 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 800f9b4:	f008 be9e 	b.w	80186f4 <std_msgs__msg__Header__init>

0800f9b8 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 800f9b8:	f008 bebc 	b.w	8018734 <std_msgs__msg__Header__fini>

0800f9bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 800f9bc:	b508      	push	{r3, lr}
 800f9be:	f000 f9bb 	bl	800fd38 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800f9c2:	4b06      	ldr	r3, [pc, #24]	@ (800f9dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 800f9c4:	4906      	ldr	r1, [pc, #24]	@ (800f9e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 800f9c6:	681a      	ldr	r2, [r3, #0]
 800f9c8:	60c8      	str	r0, [r1, #12]
 800f9ca:	b10a      	cbz	r2, 800f9d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 800f9cc:	4803      	ldr	r0, [pc, #12]	@ (800f9dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 800f9ce:	bd08      	pop	{r3, pc}
 800f9d0:	4a04      	ldr	r2, [pc, #16]	@ (800f9e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 800f9d2:	4802      	ldr	r0, [pc, #8]	@ (800f9dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 800f9d4:	6812      	ldr	r2, [r2, #0]
 800f9d6:	601a      	str	r2, [r3, #0]
 800f9d8:	bd08      	pop	{r3, pc}
 800f9da:	bf00      	nop
 800f9dc:	20000380 	.word	0x20000380
 800f9e0:	20000398 	.word	0x20000398
 800f9e4:	2000037c 	.word	0x2000037c

0800f9e8 <_Header__max_serialized_size>:
 800f9e8:	b500      	push	{lr}
 800f9ea:	b083      	sub	sp, #12
 800f9ec:	2301      	movs	r3, #1
 800f9ee:	2100      	movs	r1, #0
 800f9f0:	f10d 0007 	add.w	r0, sp, #7
 800f9f4:	f88d 3007 	strb.w	r3, [sp, #7]
 800f9f8:	f000 f9fc 	bl	800fdf4 <max_serialized_size_builtin_interfaces__msg__Time>
 800f9fc:	b003      	add	sp, #12
 800f9fe:	f85d fb04 	ldr.w	pc, [sp], #4
 800fa02:	bf00      	nop

0800fa04 <get_serialized_size_std_msgs__msg__Header>:
 800fa04:	b570      	push	{r4, r5, r6, lr}
 800fa06:	4605      	mov	r5, r0
 800fa08:	b168      	cbz	r0, 800fa26 <get_serialized_size_std_msgs__msg__Header+0x22>
 800fa0a:	460c      	mov	r4, r1
 800fa0c:	f000 f9a2 	bl	800fd54 <get_serialized_size_builtin_interfaces__msg__Time>
 800fa10:	1826      	adds	r6, r4, r0
 800fa12:	2104      	movs	r1, #4
 800fa14:	4630      	mov	r0, r6
 800fa16:	f7fd ffe1 	bl	800d9dc <ucdr_alignment>
 800fa1a:	68eb      	ldr	r3, [r5, #12]
 800fa1c:	f1c4 0405 	rsb	r4, r4, #5
 800fa20:	441c      	add	r4, r3
 800fa22:	4404      	add	r4, r0
 800fa24:	19a0      	adds	r0, r4, r6
 800fa26:	bd70      	pop	{r4, r5, r6, pc}

0800fa28 <_Header__cdr_deserialize>:
 800fa28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fa2a:	460c      	mov	r4, r1
 800fa2c:	b083      	sub	sp, #12
 800fa2e:	b1e1      	cbz	r1, 800fa6a <_Header__cdr_deserialize+0x42>
 800fa30:	4606      	mov	r6, r0
 800fa32:	f000 f9f3 	bl	800fe1c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800fa36:	6843      	ldr	r3, [r0, #4]
 800fa38:	4621      	mov	r1, r4
 800fa3a:	68db      	ldr	r3, [r3, #12]
 800fa3c:	4630      	mov	r0, r6
 800fa3e:	4798      	blx	r3
 800fa40:	6927      	ldr	r7, [r4, #16]
 800fa42:	68a1      	ldr	r1, [r4, #8]
 800fa44:	ab01      	add	r3, sp, #4
 800fa46:	463a      	mov	r2, r7
 800fa48:	4630      	mov	r0, r6
 800fa4a:	f000 ff75 	bl	8010938 <ucdr_deserialize_sequence_char>
 800fa4e:	9b01      	ldr	r3, [sp, #4]
 800fa50:	4605      	mov	r5, r0
 800fa52:	b920      	cbnz	r0, 800fa5e <_Header__cdr_deserialize+0x36>
 800fa54:	429f      	cmp	r7, r3
 800fa56:	d30c      	bcc.n	800fa72 <_Header__cdr_deserialize+0x4a>
 800fa58:	4628      	mov	r0, r5
 800fa5a:	b003      	add	sp, #12
 800fa5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa5e:	b103      	cbz	r3, 800fa62 <_Header__cdr_deserialize+0x3a>
 800fa60:	3b01      	subs	r3, #1
 800fa62:	4628      	mov	r0, r5
 800fa64:	60e3      	str	r3, [r4, #12]
 800fa66:	b003      	add	sp, #12
 800fa68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa6a:	460d      	mov	r5, r1
 800fa6c:	4628      	mov	r0, r5
 800fa6e:	b003      	add	sp, #12
 800fa70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa72:	2101      	movs	r1, #1
 800fa74:	75b0      	strb	r0, [r6, #22]
 800fa76:	7571      	strb	r1, [r6, #21]
 800fa78:	60e0      	str	r0, [r4, #12]
 800fa7a:	4630      	mov	r0, r6
 800fa7c:	f7fd ffc4 	bl	800da08 <ucdr_align_to>
 800fa80:	4630      	mov	r0, r6
 800fa82:	9901      	ldr	r1, [sp, #4]
 800fa84:	f7fd fff6 	bl	800da74 <ucdr_advance_buffer>
 800fa88:	4628      	mov	r0, r5
 800fa8a:	b003      	add	sp, #12
 800fa8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa8e:	bf00      	nop

0800fa90 <_Header__cdr_serialize>:
 800fa90:	b1f8      	cbz	r0, 800fad2 <_Header__cdr_serialize+0x42>
 800fa92:	b570      	push	{r4, r5, r6, lr}
 800fa94:	4604      	mov	r4, r0
 800fa96:	460d      	mov	r5, r1
 800fa98:	f000 f9c0 	bl	800fe1c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800fa9c:	6843      	ldr	r3, [r0, #4]
 800fa9e:	4629      	mov	r1, r5
 800faa0:	689b      	ldr	r3, [r3, #8]
 800faa2:	4620      	mov	r0, r4
 800faa4:	4798      	blx	r3
 800faa6:	68a6      	ldr	r6, [r4, #8]
 800faa8:	b156      	cbz	r6, 800fac0 <_Header__cdr_serialize+0x30>
 800faaa:	4630      	mov	r0, r6
 800faac:	f7f0 fbf8 	bl	80002a0 <strlen>
 800fab0:	4631      	mov	r1, r6
 800fab2:	60e0      	str	r0, [r4, #12]
 800fab4:	1c42      	adds	r2, r0, #1
 800fab6:	4628      	mov	r0, r5
 800fab8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fabc:	f000 bf2a 	b.w	8010914 <ucdr_serialize_sequence_char>
 800fac0:	4630      	mov	r0, r6
 800fac2:	60e0      	str	r0, [r4, #12]
 800fac4:	4632      	mov	r2, r6
 800fac6:	4631      	mov	r1, r6
 800fac8:	4628      	mov	r0, r5
 800faca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800face:	f000 bf21 	b.w	8010914 <ucdr_serialize_sequence_char>
 800fad2:	4770      	bx	lr

0800fad4 <_Header__get_serialized_size>:
 800fad4:	b538      	push	{r3, r4, r5, lr}
 800fad6:	4604      	mov	r4, r0
 800fad8:	b150      	cbz	r0, 800faf0 <_Header__get_serialized_size+0x1c>
 800fada:	2100      	movs	r1, #0
 800fadc:	f000 f93a 	bl	800fd54 <get_serialized_size_builtin_interfaces__msg__Time>
 800fae0:	2104      	movs	r1, #4
 800fae2:	4605      	mov	r5, r0
 800fae4:	f7fd ff7a 	bl	800d9dc <ucdr_alignment>
 800fae8:	68e4      	ldr	r4, [r4, #12]
 800faea:	3405      	adds	r4, #5
 800faec:	442c      	add	r4, r5
 800faee:	4420      	add	r0, r4
 800faf0:	bd38      	pop	{r3, r4, r5, pc}
 800faf2:	bf00      	nop

0800faf4 <max_serialized_size_std_msgs__msg__Header>:
 800faf4:	b510      	push	{r4, lr}
 800faf6:	2301      	movs	r3, #1
 800faf8:	4604      	mov	r4, r0
 800fafa:	7003      	strb	r3, [r0, #0]
 800fafc:	f000 f97a 	bl	800fdf4 <max_serialized_size_builtin_interfaces__msg__Time>
 800fb00:	2300      	movs	r3, #0
 800fb02:	7023      	strb	r3, [r4, #0]
 800fb04:	bd10      	pop	{r4, pc}
 800fb06:	bf00      	nop

0800fb08 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 800fb08:	4800      	ldr	r0, [pc, #0]	@ (800fb0c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 800fb0a:	4770      	bx	lr
 800fb0c:	20000410 	.word	0x20000410

0800fb10 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800fb10:	4b04      	ldr	r3, [pc, #16]	@ (800fb24 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 800fb12:	681a      	ldr	r2, [r3, #0]
 800fb14:	b10a      	cbz	r2, 800fb1a <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0xa>
 800fb16:	4803      	ldr	r0, [pc, #12]	@ (800fb24 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 800fb18:	4770      	bx	lr
 800fb1a:	4a03      	ldr	r2, [pc, #12]	@ (800fb28 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x18>)
 800fb1c:	4801      	ldr	r0, [pc, #4]	@ (800fb24 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 800fb1e:	6812      	ldr	r2, [r2, #0]
 800fb20:	601a      	str	r2, [r3, #0]
 800fb22:	4770      	bx	lr
 800fb24:	20000444 	.word	0x20000444
 800fb28:	20000378 	.word	0x20000378

0800fb2c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800fb2c:	4a02      	ldr	r2, [pc, #8]	@ (800fb38 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0xc>)
 800fb2e:	4b03      	ldr	r3, [pc, #12]	@ (800fb3c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x10>)
 800fb30:	6812      	ldr	r2, [r2, #0]
 800fb32:	601a      	str	r2, [r3, #0]
 800fb34:	4770      	bx	lr
 800fb36:	bf00      	nop
 800fb38:	20000378 	.word	0x20000378
 800fb3c:	20000444 	.word	0x20000444

0800fb40 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__size_function__TFMessage__transforms>:
 800fb40:	6840      	ldr	r0, [r0, #4]
 800fb42:	4770      	bx	lr

0800fb44 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__get_const_function__TFMessage__transforms>:
 800fb44:	6803      	ldr	r3, [r0, #0]
 800fb46:	2058      	movs	r0, #88	@ 0x58
 800fb48:	fb00 3001 	mla	r0, r0, r1, r3
 800fb4c:	4770      	bx	lr
 800fb4e:	bf00      	nop

0800fb50 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__fetch_function__TFMessage__transforms>:
 800fb50:	b508      	push	{r3, lr}
 800fb52:	6800      	ldr	r0, [r0, #0]
 800fb54:	4613      	mov	r3, r2
 800fb56:	2258      	movs	r2, #88	@ 0x58
 800fb58:	fb02 0101 	mla	r1, r2, r1, r0
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	f00c fdc0 	bl	801c6e2 <memcpy>
 800fb62:	bd08      	pop	{r3, pc}

0800fb64 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__assign_function__TFMessage__transforms>:
 800fb64:	b508      	push	{r3, lr}
 800fb66:	6800      	ldr	r0, [r0, #0]
 800fb68:	468c      	mov	ip, r1
 800fb6a:	4611      	mov	r1, r2
 800fb6c:	2258      	movs	r2, #88	@ 0x58
 800fb6e:	fb02 000c 	mla	r0, r2, ip, r0
 800fb72:	f00c fdb6 	bl	801c6e2 <memcpy>
 800fb76:	bd08      	pop	{r3, pc}

0800fb78 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__TFMessage_init_function>:
 800fb78:	f008 bea4 	b.w	80188c4 <tf2_msgs__msg__TFMessage__init>

0800fb7c <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__TFMessage_fini_function>:
 800fb7c:	f008 beb2 	b.w	80188e4 <tf2_msgs__msg__TFMessage__fini>

0800fb80 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__resize_function__TFMessage__transforms>:
 800fb80:	b538      	push	{r3, r4, r5, lr}
 800fb82:	4604      	mov	r4, r0
 800fb84:	460d      	mov	r5, r1
 800fb86:	f000 fa0d 	bl	800ffa4 <geometry_msgs__msg__TransformStamped__Sequence__fini>
 800fb8a:	4629      	mov	r1, r5
 800fb8c:	4620      	mov	r0, r4
 800fb8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fb92:	f000 b98f 	b.w	800feb4 <geometry_msgs__msg__TransformStamped__Sequence__init>
 800fb96:	bf00      	nop

0800fb98 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__get_function__TFMessage__transforms>:
 800fb98:	6803      	ldr	r3, [r0, #0]
 800fb9a:	2058      	movs	r0, #88	@ 0x58
 800fb9c:	fb00 3001 	mla	r0, r0, r1, r3
 800fba0:	4770      	bx	lr
 800fba2:	bf00      	nop

0800fba4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800fba4:	b508      	push	{r3, lr}
 800fba6:	f000 fb0f 	bl	80101c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800fbaa:	4b06      	ldr	r3, [pc, #24]	@ (800fbc4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 800fbac:	4906      	ldr	r1, [pc, #24]	@ (800fbc8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x24>)
 800fbae:	681a      	ldr	r2, [r3, #0]
 800fbb0:	60c8      	str	r0, [r1, #12]
 800fbb2:	b10a      	cbz	r2, 800fbb8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>
 800fbb4:	4803      	ldr	r0, [pc, #12]	@ (800fbc4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 800fbb6:	bd08      	pop	{r3, pc}
 800fbb8:	4a04      	ldr	r2, [pc, #16]	@ (800fbcc <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x28>)
 800fbba:	4802      	ldr	r0, [pc, #8]	@ (800fbc4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 800fbbc:	6812      	ldr	r2, [r2, #0]
 800fbbe:	601a      	str	r2, [r3, #0]
 800fbc0:	bd08      	pop	{r3, pc}
 800fbc2:	bf00      	nop
 800fbc4:	20000464 	.word	0x20000464
 800fbc8:	2000047c 	.word	0x2000047c
 800fbcc:	2000037c 	.word	0x2000037c

0800fbd0 <_TFMessage__max_serialized_size>:
 800fbd0:	2000      	movs	r0, #0
 800fbd2:	4770      	bx	lr

0800fbd4 <_TFMessage__cdr_deserialize>:
 800fbd4:	b319      	cbz	r1, 800fc1e <_TFMessage__cdr_deserialize+0x4a>
 800fbd6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fbd8:	460e      	mov	r6, r1
 800fbda:	b083      	sub	sp, #12
 800fbdc:	a901      	add	r1, sp, #4
 800fbde:	4607      	mov	r7, r0
 800fbe0:	f7fc ff7e 	bl	800cae0 <ucdr_deserialize_uint32_t>
 800fbe4:	9b01      	ldr	r3, [sp, #4]
 800fbe6:	68b2      	ldr	r2, [r6, #8]
 800fbe8:	429a      	cmp	r2, r3
 800fbea:	d315      	bcc.n	800fc18 <_TFMessage__cdr_deserialize+0x44>
 800fbec:	6073      	str	r3, [r6, #4]
 800fbee:	b18b      	cbz	r3, 800fc14 <_TFMessage__cdr_deserialize+0x40>
 800fbf0:	2400      	movs	r4, #0
 800fbf2:	4625      	mov	r5, r4
 800fbf4:	e002      	b.n	800fbfc <_TFMessage__cdr_deserialize+0x28>
 800fbf6:	9b01      	ldr	r3, [sp, #4]
 800fbf8:	42ab      	cmp	r3, r5
 800fbfa:	d90b      	bls.n	800fc14 <_TFMessage__cdr_deserialize+0x40>
 800fbfc:	f000 fc40 	bl	8010480 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800fc00:	6831      	ldr	r1, [r6, #0]
 800fc02:	6843      	ldr	r3, [r0, #4]
 800fc04:	4421      	add	r1, r4
 800fc06:	68db      	ldr	r3, [r3, #12]
 800fc08:	4638      	mov	r0, r7
 800fc0a:	4798      	blx	r3
 800fc0c:	3501      	adds	r5, #1
 800fc0e:	3458      	adds	r4, #88	@ 0x58
 800fc10:	2800      	cmp	r0, #0
 800fc12:	d1f0      	bne.n	800fbf6 <_TFMessage__cdr_deserialize+0x22>
 800fc14:	b003      	add	sp, #12
 800fc16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc18:	2000      	movs	r0, #0
 800fc1a:	b003      	add	sp, #12
 800fc1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc1e:	2000      	movs	r0, #0
 800fc20:	4770      	bx	lr
 800fc22:	bf00      	nop

0800fc24 <_TFMessage__cdr_serialize>:
 800fc24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc28:	b1d8      	cbz	r0, 800fc62 <_TFMessage__cdr_serialize+0x3e>
 800fc2a:	6847      	ldr	r7, [r0, #4]
 800fc2c:	460e      	mov	r6, r1
 800fc2e:	4605      	mov	r5, r0
 800fc30:	4608      	mov	r0, r1
 800fc32:	4639      	mov	r1, r7
 800fc34:	f7fc fe2a 	bl	800c88c <ucdr_serialize_uint32_t>
 800fc38:	4680      	mov	r8, r0
 800fc3a:	b190      	cbz	r0, 800fc62 <_TFMessage__cdr_serialize+0x3e>
 800fc3c:	b19f      	cbz	r7, 800fc66 <_TFMessage__cdr_serialize+0x42>
 800fc3e:	2400      	movs	r4, #0
 800fc40:	f04f 0958 	mov.w	r9, #88	@ 0x58
 800fc44:	e002      	b.n	800fc4c <_TFMessage__cdr_serialize+0x28>
 800fc46:	3401      	adds	r4, #1
 800fc48:	42a7      	cmp	r7, r4
 800fc4a:	d00c      	beq.n	800fc66 <_TFMessage__cdr_serialize+0x42>
 800fc4c:	f000 fc18 	bl	8010480 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800fc50:	682a      	ldr	r2, [r5, #0]
 800fc52:	6843      	ldr	r3, [r0, #4]
 800fc54:	4631      	mov	r1, r6
 800fc56:	689b      	ldr	r3, [r3, #8]
 800fc58:	fb09 2004 	mla	r0, r9, r4, r2
 800fc5c:	4798      	blx	r3
 800fc5e:	2800      	cmp	r0, #0
 800fc60:	d1f1      	bne.n	800fc46 <_TFMessage__cdr_serialize+0x22>
 800fc62:	f04f 0800 	mov.w	r8, #0
 800fc66:	4640      	mov	r0, r8
 800fc68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800fc6c <get_serialized_size_tf2_msgs__msg__TFMessage>:
 800fc6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc70:	4606      	mov	r6, r0
 800fc72:	b338      	cbz	r0, 800fcc4 <get_serialized_size_tf2_msgs__msg__TFMessage+0x58>
 800fc74:	4689      	mov	r9, r1
 800fc76:	4648      	mov	r0, r9
 800fc78:	2104      	movs	r1, #4
 800fc7a:	6877      	ldr	r7, [r6, #4]
 800fc7c:	f7fd feae 	bl	800d9dc <ucdr_alignment>
 800fc80:	f109 0504 	add.w	r5, r9, #4
 800fc84:	4405      	add	r5, r0
 800fc86:	b1df      	cbz	r7, 800fcc0 <get_serialized_size_tf2_msgs__msg__TFMessage+0x54>
 800fc88:	f04f 0a00 	mov.w	sl, #0
 800fc8c:	f04f 0858 	mov.w	r8, #88	@ 0x58
 800fc90:	f000 fbf6 	bl	8010480 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800fc94:	6832      	ldr	r2, [r6, #0]
 800fc96:	6843      	ldr	r3, [r0, #4]
 800fc98:	4629      	mov	r1, r5
 800fc9a:	fb08 200a 	mla	r0, r8, sl, r2
 800fc9e:	695b      	ldr	r3, [r3, #20]
 800fca0:	4798      	blx	r3
 800fca2:	2804      	cmp	r0, #4
 800fca4:	4601      	mov	r1, r0
 800fca6:	4604      	mov	r4, r0
 800fca8:	bf28      	it	cs
 800fcaa:	2104      	movcs	r1, #4
 800fcac:	4628      	mov	r0, r5
 800fcae:	f7fd fe95 	bl	800d9dc <ucdr_alignment>
 800fcb2:	f10a 0a01 	add.w	sl, sl, #1
 800fcb6:	442c      	add	r4, r5
 800fcb8:	4557      	cmp	r7, sl
 800fcba:	eb00 0504 	add.w	r5, r0, r4
 800fcbe:	d1e7      	bne.n	800fc90 <get_serialized_size_tf2_msgs__msg__TFMessage+0x24>
 800fcc0:	eba5 0009 	sub.w	r0, r5, r9
 800fcc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800fcc8 <_TFMessage__get_serialized_size>:
 800fcc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fccc:	4607      	mov	r7, r0
 800fcce:	b330      	cbz	r0, 800fd1e <_TFMessage__get_serialized_size+0x56>
 800fcd0:	2104      	movs	r1, #4
 800fcd2:	2000      	movs	r0, #0
 800fcd4:	f8d7 8004 	ldr.w	r8, [r7, #4]
 800fcd8:	f7fd fe80 	bl	800d9dc <ucdr_alignment>
 800fcdc:	1d05      	adds	r5, r0, #4
 800fcde:	f1b8 0f00 	cmp.w	r8, #0
 800fce2:	d019      	beq.n	800fd18 <_TFMessage__get_serialized_size+0x50>
 800fce4:	2600      	movs	r6, #0
 800fce6:	f04f 0958 	mov.w	r9, #88	@ 0x58
 800fcea:	f000 fbc9 	bl	8010480 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800fcee:	683a      	ldr	r2, [r7, #0]
 800fcf0:	6843      	ldr	r3, [r0, #4]
 800fcf2:	4629      	mov	r1, r5
 800fcf4:	fb09 2006 	mla	r0, r9, r6, r2
 800fcf8:	695b      	ldr	r3, [r3, #20]
 800fcfa:	4798      	blx	r3
 800fcfc:	2804      	cmp	r0, #4
 800fcfe:	4601      	mov	r1, r0
 800fd00:	4604      	mov	r4, r0
 800fd02:	bf28      	it	cs
 800fd04:	2104      	movcs	r1, #4
 800fd06:	4628      	mov	r0, r5
 800fd08:	f7fd fe68 	bl	800d9dc <ucdr_alignment>
 800fd0c:	3601      	adds	r6, #1
 800fd0e:	442c      	add	r4, r5
 800fd10:	45b0      	cmp	r8, r6
 800fd12:	eb00 0504 	add.w	r5, r0, r4
 800fd16:	d1e8      	bne.n	800fcea <_TFMessage__get_serialized_size+0x22>
 800fd18:	4628      	mov	r0, r5
 800fd1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd1e:	4605      	mov	r5, r0
 800fd20:	4628      	mov	r0, r5
 800fd22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd26:	bf00      	nop

0800fd28 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800fd28:	4800      	ldr	r0, [pc, #0]	@ (800fd2c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x4>)
 800fd2a:	4770      	bx	lr
 800fd2c:	200004b8 	.word	0x200004b8

0800fd30 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 800fd30:	f008 be0c 	b.w	801894c <builtin_interfaces__msg__Time__init>

0800fd34 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 800fd34:	f008 be0e 	b.w	8018954 <builtin_interfaces__msg__Time__fini>

0800fd38 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 800fd38:	4b04      	ldr	r3, [pc, #16]	@ (800fd4c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800fd3a:	681a      	ldr	r2, [r3, #0]
 800fd3c:	b10a      	cbz	r2, 800fd42 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 800fd3e:	4803      	ldr	r0, [pc, #12]	@ (800fd4c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800fd40:	4770      	bx	lr
 800fd42:	4a03      	ldr	r2, [pc, #12]	@ (800fd50 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 800fd44:	4801      	ldr	r0, [pc, #4]	@ (800fd4c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800fd46:	6812      	ldr	r2, [r2, #0]
 800fd48:	601a      	str	r2, [r3, #0]
 800fd4a:	4770      	bx	lr
 800fd4c:	200004ec 	.word	0x200004ec
 800fd50:	2000037c 	.word	0x2000037c

0800fd54 <get_serialized_size_builtin_interfaces__msg__Time>:
 800fd54:	b180      	cbz	r0, 800fd78 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 800fd56:	b538      	push	{r3, r4, r5, lr}
 800fd58:	460d      	mov	r5, r1
 800fd5a:	4628      	mov	r0, r5
 800fd5c:	2104      	movs	r1, #4
 800fd5e:	f7fd fe3d 	bl	800d9dc <ucdr_alignment>
 800fd62:	2104      	movs	r1, #4
 800fd64:	186c      	adds	r4, r5, r1
 800fd66:	4404      	add	r4, r0
 800fd68:	4620      	mov	r0, r4
 800fd6a:	f7fd fe37 	bl	800d9dc <ucdr_alignment>
 800fd6e:	f1c5 0504 	rsb	r5, r5, #4
 800fd72:	4405      	add	r5, r0
 800fd74:	1928      	adds	r0, r5, r4
 800fd76:	bd38      	pop	{r3, r4, r5, pc}
 800fd78:	4770      	bx	lr
 800fd7a:	bf00      	nop

0800fd7c <_Time__cdr_deserialize>:
 800fd7c:	b538      	push	{r3, r4, r5, lr}
 800fd7e:	460c      	mov	r4, r1
 800fd80:	b141      	cbz	r1, 800fd94 <_Time__cdr_deserialize+0x18>
 800fd82:	4605      	mov	r5, r0
 800fd84:	f7fd fa2e 	bl	800d1e4 <ucdr_deserialize_int32_t>
 800fd88:	1d21      	adds	r1, r4, #4
 800fd8a:	4628      	mov	r0, r5
 800fd8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fd90:	f7fc bea6 	b.w	800cae0 <ucdr_deserialize_uint32_t>
 800fd94:	4608      	mov	r0, r1
 800fd96:	bd38      	pop	{r3, r4, r5, pc}

0800fd98 <_Time__cdr_serialize>:
 800fd98:	b160      	cbz	r0, 800fdb4 <_Time__cdr_serialize+0x1c>
 800fd9a:	b538      	push	{r3, r4, r5, lr}
 800fd9c:	460d      	mov	r5, r1
 800fd9e:	4604      	mov	r4, r0
 800fda0:	6801      	ldr	r1, [r0, #0]
 800fda2:	4628      	mov	r0, r5
 800fda4:	f7fd f984 	bl	800d0b0 <ucdr_serialize_int32_t>
 800fda8:	6861      	ldr	r1, [r4, #4]
 800fdaa:	4628      	mov	r0, r5
 800fdac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fdb0:	f7fc bd6c 	b.w	800c88c <ucdr_serialize_uint32_t>
 800fdb4:	4770      	bx	lr
 800fdb6:	bf00      	nop

0800fdb8 <_Time__get_serialized_size>:
 800fdb8:	b160      	cbz	r0, 800fdd4 <_Time__get_serialized_size+0x1c>
 800fdba:	b510      	push	{r4, lr}
 800fdbc:	2104      	movs	r1, #4
 800fdbe:	2000      	movs	r0, #0
 800fdc0:	f7fd fe0c 	bl	800d9dc <ucdr_alignment>
 800fdc4:	1d04      	adds	r4, r0, #4
 800fdc6:	2104      	movs	r1, #4
 800fdc8:	4620      	mov	r0, r4
 800fdca:	f7fd fe07 	bl	800d9dc <ucdr_alignment>
 800fdce:	3004      	adds	r0, #4
 800fdd0:	4420      	add	r0, r4
 800fdd2:	bd10      	pop	{r4, pc}
 800fdd4:	4770      	bx	lr
 800fdd6:	bf00      	nop

0800fdd8 <_Time__max_serialized_size>:
 800fdd8:	b510      	push	{r4, lr}
 800fdda:	2104      	movs	r1, #4
 800fddc:	2000      	movs	r0, #0
 800fdde:	f7fd fdfd 	bl	800d9dc <ucdr_alignment>
 800fde2:	1d04      	adds	r4, r0, #4
 800fde4:	2104      	movs	r1, #4
 800fde6:	4620      	mov	r0, r4
 800fde8:	f7fd fdf8 	bl	800d9dc <ucdr_alignment>
 800fdec:	3004      	adds	r0, #4
 800fdee:	4420      	add	r0, r4
 800fdf0:	bd10      	pop	{r4, pc}
 800fdf2:	bf00      	nop

0800fdf4 <max_serialized_size_builtin_interfaces__msg__Time>:
 800fdf4:	b538      	push	{r3, r4, r5, lr}
 800fdf6:	460c      	mov	r4, r1
 800fdf8:	2301      	movs	r3, #1
 800fdfa:	7003      	strb	r3, [r0, #0]
 800fdfc:	2104      	movs	r1, #4
 800fdfe:	4620      	mov	r0, r4
 800fe00:	f7fd fdec 	bl	800d9dc <ucdr_alignment>
 800fe04:	2104      	movs	r1, #4
 800fe06:	1863      	adds	r3, r4, r1
 800fe08:	18c5      	adds	r5, r0, r3
 800fe0a:	4628      	mov	r0, r5
 800fe0c:	f7fd fde6 	bl	800d9dc <ucdr_alignment>
 800fe10:	f1c4 0404 	rsb	r4, r4, #4
 800fe14:	4420      	add	r0, r4
 800fe16:	4428      	add	r0, r5
 800fe18:	bd38      	pop	{r3, r4, r5, pc}
 800fe1a:	bf00      	nop

0800fe1c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 800fe1c:	4800      	ldr	r0, [pc, #0]	@ (800fe20 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 800fe1e:	4770      	bx	lr
 800fe20:	2000057c 	.word	0x2000057c

0800fe24 <geometry_msgs__msg__TransformStamped__init>:
 800fe24:	b398      	cbz	r0, 800fe8e <geometry_msgs__msg__TransformStamped__init+0x6a>
 800fe26:	b570      	push	{r4, r5, r6, lr}
 800fe28:	4604      	mov	r4, r0
 800fe2a:	f008 fc63 	bl	80186f4 <std_msgs__msg__Header__init>
 800fe2e:	b160      	cbz	r0, 800fe4a <geometry_msgs__msg__TransformStamped__init+0x26>
 800fe30:	f104 0514 	add.w	r5, r4, #20
 800fe34:	4628      	mov	r0, r5
 800fe36:	f008 fbb3 	bl	80185a0 <rosidl_runtime_c__String__init>
 800fe3a:	b1e8      	cbz	r0, 800fe78 <geometry_msgs__msg__TransformStamped__init+0x54>
 800fe3c:	f104 0620 	add.w	r6, r4, #32
 800fe40:	4630      	mov	r0, r6
 800fe42:	f008 ff33 	bl	8018cac <geometry_msgs__msg__Transform__init>
 800fe46:	b168      	cbz	r0, 800fe64 <geometry_msgs__msg__TransformStamped__init+0x40>
 800fe48:	bd70      	pop	{r4, r5, r6, pc}
 800fe4a:	4620      	mov	r0, r4
 800fe4c:	f008 fc72 	bl	8018734 <std_msgs__msg__Header__fini>
 800fe50:	f104 0014 	add.w	r0, r4, #20
 800fe54:	f008 fbbe 	bl	80185d4 <rosidl_runtime_c__String__fini>
 800fe58:	f104 0020 	add.w	r0, r4, #32
 800fe5c:	f008 ff46 	bl	8018cec <geometry_msgs__msg__Transform__fini>
 800fe60:	2000      	movs	r0, #0
 800fe62:	bd70      	pop	{r4, r5, r6, pc}
 800fe64:	4620      	mov	r0, r4
 800fe66:	f008 fc65 	bl	8018734 <std_msgs__msg__Header__fini>
 800fe6a:	4628      	mov	r0, r5
 800fe6c:	f008 fbb2 	bl	80185d4 <rosidl_runtime_c__String__fini>
 800fe70:	4630      	mov	r0, r6
 800fe72:	f008 ff3b 	bl	8018cec <geometry_msgs__msg__Transform__fini>
 800fe76:	e7f3      	b.n	800fe60 <geometry_msgs__msg__TransformStamped__init+0x3c>
 800fe78:	4620      	mov	r0, r4
 800fe7a:	f008 fc5b 	bl	8018734 <std_msgs__msg__Header__fini>
 800fe7e:	4628      	mov	r0, r5
 800fe80:	f008 fba8 	bl	80185d4 <rosidl_runtime_c__String__fini>
 800fe84:	f104 0020 	add.w	r0, r4, #32
 800fe88:	f008 ff30 	bl	8018cec <geometry_msgs__msg__Transform__fini>
 800fe8c:	e7e8      	b.n	800fe60 <geometry_msgs__msg__TransformStamped__init+0x3c>
 800fe8e:	2000      	movs	r0, #0
 800fe90:	4770      	bx	lr
 800fe92:	bf00      	nop

0800fe94 <geometry_msgs__msg__TransformStamped__fini>:
 800fe94:	b168      	cbz	r0, 800feb2 <geometry_msgs__msg__TransformStamped__fini+0x1e>
 800fe96:	b510      	push	{r4, lr}
 800fe98:	4604      	mov	r4, r0
 800fe9a:	f008 fc4b 	bl	8018734 <std_msgs__msg__Header__fini>
 800fe9e:	f104 0014 	add.w	r0, r4, #20
 800fea2:	f008 fb97 	bl	80185d4 <rosidl_runtime_c__String__fini>
 800fea6:	f104 0020 	add.w	r0, r4, #32
 800feaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800feae:	f008 bf1d 	b.w	8018cec <geometry_msgs__msg__Transform__fini>
 800feb2:	4770      	bx	lr

0800feb4 <geometry_msgs__msg__TransformStamped__Sequence__init>:
 800feb4:	2800      	cmp	r0, #0
 800feb6:	d072      	beq.n	800ff9e <geometry_msgs__msg__TransformStamped__Sequence__init+0xea>
 800feb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800febc:	b087      	sub	sp, #28
 800febe:	460e      	mov	r6, r1
 800fec0:	4607      	mov	r7, r0
 800fec2:	a801      	add	r0, sp, #4
 800fec4:	f7fe ff24 	bl	800ed10 <rcutils_get_default_allocator>
 800fec8:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800fecc:	2e00      	cmp	r6, #0
 800fece:	d049      	beq.n	800ff64 <geometry_msgs__msg__TransformStamped__Sequence__init+0xb0>
 800fed0:	9b04      	ldr	r3, [sp, #16]
 800fed2:	464a      	mov	r2, r9
 800fed4:	2158      	movs	r1, #88	@ 0x58
 800fed6:	4630      	mov	r0, r6
 800fed8:	4798      	blx	r3
 800feda:	4680      	mov	r8, r0
 800fedc:	2800      	cmp	r0, #0
 800fede:	d03f      	beq.n	800ff60 <geometry_msgs__msg__TransformStamped__Sequence__init+0xac>
 800fee0:	4605      	mov	r5, r0
 800fee2:	2400      	movs	r4, #0
 800fee4:	e012      	b.n	800ff0c <geometry_msgs__msg__TransformStamped__Sequence__init+0x58>
 800fee6:	f105 0a14 	add.w	sl, r5, #20
 800feea:	4650      	mov	r0, sl
 800feec:	f008 fb58 	bl	80185a0 <rosidl_runtime_c__String__init>
 800fef0:	2800      	cmp	r0, #0
 800fef2:	d03f      	beq.n	800ff74 <geometry_msgs__msg__TransformStamped__Sequence__init+0xc0>
 800fef4:	f105 0b20 	add.w	fp, r5, #32
 800fef8:	4658      	mov	r0, fp
 800fefa:	f008 fed7 	bl	8018cac <geometry_msgs__msg__Transform__init>
 800fefe:	2800      	cmp	r0, #0
 800ff00:	d043      	beq.n	800ff8a <geometry_msgs__msg__TransformStamped__Sequence__init+0xd6>
 800ff02:	3401      	adds	r4, #1
 800ff04:	42a6      	cmp	r6, r4
 800ff06:	f105 0558 	add.w	r5, r5, #88	@ 0x58
 800ff0a:	d02c      	beq.n	800ff66 <geometry_msgs__msg__TransformStamped__Sequence__init+0xb2>
 800ff0c:	4628      	mov	r0, r5
 800ff0e:	f008 fbf1 	bl	80186f4 <std_msgs__msg__Header__init>
 800ff12:	2800      	cmp	r0, #0
 800ff14:	d1e7      	bne.n	800fee6 <geometry_msgs__msg__TransformStamped__Sequence__init+0x32>
 800ff16:	4628      	mov	r0, r5
 800ff18:	f008 fc0c 	bl	8018734 <std_msgs__msg__Header__fini>
 800ff1c:	f105 0014 	add.w	r0, r5, #20
 800ff20:	f008 fb58 	bl	80185d4 <rosidl_runtime_c__String__fini>
 800ff24:	f105 0020 	add.w	r0, r5, #32
 800ff28:	f008 fee0 	bl	8018cec <geometry_msgs__msg__Transform__fini>
 800ff2c:	42a6      	cmp	r6, r4
 800ff2e:	d91a      	bls.n	800ff66 <geometry_msgs__msg__TransformStamped__Sequence__init+0xb2>
 800ff30:	b194      	cbz	r4, 800ff58 <geometry_msgs__msg__TransformStamped__Sequence__init+0xa4>
 800ff32:	2358      	movs	r3, #88	@ 0x58
 800ff34:	fb03 8404 	mla	r4, r3, r4, r8
 800ff38:	3c58      	subs	r4, #88	@ 0x58
 800ff3a:	4620      	mov	r0, r4
 800ff3c:	f008 fbfa 	bl	8018734 <std_msgs__msg__Header__fini>
 800ff40:	f104 0014 	add.w	r0, r4, #20
 800ff44:	f008 fb46 	bl	80185d4 <rosidl_runtime_c__String__fini>
 800ff48:	f104 0020 	add.w	r0, r4, #32
 800ff4c:	f008 fece 	bl	8018cec <geometry_msgs__msg__Transform__fini>
 800ff50:	4544      	cmp	r4, r8
 800ff52:	f1a4 0458 	sub.w	r4, r4, #88	@ 0x58
 800ff56:	d1f0      	bne.n	800ff3a <geometry_msgs__msg__TransformStamped__Sequence__init+0x86>
 800ff58:	9b02      	ldr	r3, [sp, #8]
 800ff5a:	4649      	mov	r1, r9
 800ff5c:	4640      	mov	r0, r8
 800ff5e:	4798      	blx	r3
 800ff60:	2000      	movs	r0, #0
 800ff62:	e004      	b.n	800ff6e <geometry_msgs__msg__TransformStamped__Sequence__init+0xba>
 800ff64:	46b0      	mov	r8, r6
 800ff66:	e9c7 8600 	strd	r8, r6, [r7]
 800ff6a:	60be      	str	r6, [r7, #8]
 800ff6c:	2001      	movs	r0, #1
 800ff6e:	b007      	add	sp, #28
 800ff70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff74:	4628      	mov	r0, r5
 800ff76:	f008 fbdd 	bl	8018734 <std_msgs__msg__Header__fini>
 800ff7a:	4650      	mov	r0, sl
 800ff7c:	f008 fb2a 	bl	80185d4 <rosidl_runtime_c__String__fini>
 800ff80:	f105 0020 	add.w	r0, r5, #32
 800ff84:	f008 feb2 	bl	8018cec <geometry_msgs__msg__Transform__fini>
 800ff88:	e7d0      	b.n	800ff2c <geometry_msgs__msg__TransformStamped__Sequence__init+0x78>
 800ff8a:	4628      	mov	r0, r5
 800ff8c:	f008 fbd2 	bl	8018734 <std_msgs__msg__Header__fini>
 800ff90:	4650      	mov	r0, sl
 800ff92:	f008 fb1f 	bl	80185d4 <rosidl_runtime_c__String__fini>
 800ff96:	4658      	mov	r0, fp
 800ff98:	f008 fea8 	bl	8018cec <geometry_msgs__msg__Transform__fini>
 800ff9c:	e7c6      	b.n	800ff2c <geometry_msgs__msg__TransformStamped__Sequence__init+0x78>
 800ff9e:	2000      	movs	r0, #0
 800ffa0:	4770      	bx	lr
 800ffa2:	bf00      	nop

0800ffa4 <geometry_msgs__msg__TransformStamped__Sequence__fini>:
 800ffa4:	b360      	cbz	r0, 8010000 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x5c>
 800ffa6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ffa8:	4606      	mov	r6, r0
 800ffaa:	b087      	sub	sp, #28
 800ffac:	a801      	add	r0, sp, #4
 800ffae:	f7fe feaf 	bl	800ed10 <rcutils_get_default_allocator>
 800ffb2:	6833      	ldr	r3, [r6, #0]
 800ffb4:	b1f3      	cbz	r3, 800fff4 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x50>
 800ffb6:	68b2      	ldr	r2, [r6, #8]
 800ffb8:	b1a2      	cbz	r2, 800ffe4 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x40>
 800ffba:	2500      	movs	r5, #0
 800ffbc:	2758      	movs	r7, #88	@ 0x58
 800ffbe:	fb07 3405 	mla	r4, r7, r5, r3
 800ffc2:	4620      	mov	r0, r4
 800ffc4:	b1c4      	cbz	r4, 800fff8 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x54>
 800ffc6:	f008 fbb5 	bl	8018734 <std_msgs__msg__Header__fini>
 800ffca:	f104 0014 	add.w	r0, r4, #20
 800ffce:	f008 fb01 	bl	80185d4 <rosidl_runtime_c__String__fini>
 800ffd2:	f104 0020 	add.w	r0, r4, #32
 800ffd6:	f008 fe89 	bl	8018cec <geometry_msgs__msg__Transform__fini>
 800ffda:	68b2      	ldr	r2, [r6, #8]
 800ffdc:	6833      	ldr	r3, [r6, #0]
 800ffde:	3501      	adds	r5, #1
 800ffe0:	4295      	cmp	r5, r2
 800ffe2:	d3ec      	bcc.n	800ffbe <geometry_msgs__msg__TransformStamped__Sequence__fini+0x1a>
 800ffe4:	4618      	mov	r0, r3
 800ffe6:	9a02      	ldr	r2, [sp, #8]
 800ffe8:	9905      	ldr	r1, [sp, #20]
 800ffea:	4790      	blx	r2
 800ffec:	2300      	movs	r3, #0
 800ffee:	e9c6 3300 	strd	r3, r3, [r6]
 800fff2:	60b3      	str	r3, [r6, #8]
 800fff4:	b007      	add	sp, #28
 800fff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fff8:	3501      	adds	r5, #1
 800fffa:	4295      	cmp	r5, r2
 800fffc:	d3df      	bcc.n	800ffbe <geometry_msgs__msg__TransformStamped__Sequence__fini+0x1a>
 800fffe:	e7f1      	b.n	800ffe4 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x40>
 8010000:	4770      	bx	lr
 8010002:	bf00      	nop

08010004 <geometry_msgs__msg__Twist__get_type_hash>:
 8010004:	4800      	ldr	r0, [pc, #0]	@ (8010008 <geometry_msgs__msg__Twist__get_type_hash+0x4>)
 8010006:	4770      	bx	lr
 8010008:	200005b0 	.word	0x200005b0

0801000c <geometry_msgs__msg__Twist__get_type_description>:
 801000c:	b510      	push	{r4, lr}
 801000e:	4c08      	ldr	r4, [pc, #32]	@ (8010030 <geometry_msgs__msg__Twist__get_type_description+0x24>)
 8010010:	7820      	ldrb	r0, [r4, #0]
 8010012:	b108      	cbz	r0, 8010018 <geometry_msgs__msg__Twist__get_type_description+0xc>
 8010014:	4807      	ldr	r0, [pc, #28]	@ (8010034 <geometry_msgs__msg__Twist__get_type_description+0x28>)
 8010016:	bd10      	pop	{r4, pc}
 8010018:	f000 f86c 	bl	80100f4 <geometry_msgs__msg__Vector3__get_type_description>
 801001c:	300c      	adds	r0, #12
 801001e:	c807      	ldmia	r0, {r0, r1, r2}
 8010020:	4b05      	ldr	r3, [pc, #20]	@ (8010038 <geometry_msgs__msg__Twist__get_type_description+0x2c>)
 8010022:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010026:	2301      	movs	r3, #1
 8010028:	4802      	ldr	r0, [pc, #8]	@ (8010034 <geometry_msgs__msg__Twist__get_type_description+0x28>)
 801002a:	7023      	strb	r3, [r4, #0]
 801002c:	bd10      	pop	{r4, pc}
 801002e:	bf00      	nop
 8010030:	20010f79 	.word	0x20010f79
 8010034:	0801fa6c 	.word	0x0801fa6c
 8010038:	20000658 	.word	0x20000658

0801003c <geometry_msgs__msg__Twist__get_individual_type_description_source>:
 801003c:	4800      	ldr	r0, [pc, #0]	@ (8010040 <geometry_msgs__msg__Twist__get_individual_type_description_source+0x4>)
 801003e:	4770      	bx	lr
 8010040:	0801fa48 	.word	0x0801fa48

08010044 <geometry_msgs__msg__Twist__get_type_description_sources>:
 8010044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010046:	4e0f      	ldr	r6, [pc, #60]	@ (8010084 <geometry_msgs__msg__Twist__get_type_description_sources+0x40>)
 8010048:	7837      	ldrb	r7, [r6, #0]
 801004a:	b10f      	cbz	r7, 8010050 <geometry_msgs__msg__Twist__get_type_description_sources+0xc>
 801004c:	480e      	ldr	r0, [pc, #56]	@ (8010088 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 801004e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010050:	4d0e      	ldr	r5, [pc, #56]	@ (801008c <geometry_msgs__msg__Twist__get_type_description_sources+0x48>)
 8010052:	4c0f      	ldr	r4, [pc, #60]	@ (8010090 <geometry_msgs__msg__Twist__get_type_description_sources+0x4c>)
 8010054:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010056:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010058:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801005a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801005c:	682b      	ldr	r3, [r5, #0]
 801005e:	f844 3b04 	str.w	r3, [r4], #4
 8010062:	4638      	mov	r0, r7
 8010064:	f000 f852 	bl	801010c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8010068:	2301      	movs	r3, #1
 801006a:	4684      	mov	ip, r0
 801006c:	7033      	strb	r3, [r6, #0]
 801006e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010072:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010074:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010078:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801007a:	f8dc 3000 	ldr.w	r3, [ip]
 801007e:	4802      	ldr	r0, [pc, #8]	@ (8010088 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 8010080:	6023      	str	r3, [r4, #0]
 8010082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010084:	20010f78 	.word	0x20010f78
 8010088:	0801fa3c 	.word	0x0801fa3c
 801008c:	0801fa48 	.word	0x0801fa48
 8010090:	20010f30 	.word	0x20010f30

08010094 <geometry_msgs__msg__Twist__init>:
 8010094:	b1d8      	cbz	r0, 80100ce <geometry_msgs__msg__Twist__init+0x3a>
 8010096:	b538      	push	{r3, r4, r5, lr}
 8010098:	4604      	mov	r4, r0
 801009a:	f000 f857 	bl	801014c <geometry_msgs__msg__Vector3__init>
 801009e:	b130      	cbz	r0, 80100ae <geometry_msgs__msg__Twist__init+0x1a>
 80100a0:	f104 0518 	add.w	r5, r4, #24
 80100a4:	4628      	mov	r0, r5
 80100a6:	f000 f851 	bl	801014c <geometry_msgs__msg__Vector3__init>
 80100aa:	b148      	cbz	r0, 80100c0 <geometry_msgs__msg__Twist__init+0x2c>
 80100ac:	bd38      	pop	{r3, r4, r5, pc}
 80100ae:	4620      	mov	r0, r4
 80100b0:	f000 f850 	bl	8010154 <geometry_msgs__msg__Vector3__fini>
 80100b4:	f104 0018 	add.w	r0, r4, #24
 80100b8:	f000 f84c 	bl	8010154 <geometry_msgs__msg__Vector3__fini>
 80100bc:	2000      	movs	r0, #0
 80100be:	bd38      	pop	{r3, r4, r5, pc}
 80100c0:	4620      	mov	r0, r4
 80100c2:	f000 f847 	bl	8010154 <geometry_msgs__msg__Vector3__fini>
 80100c6:	4628      	mov	r0, r5
 80100c8:	f000 f844 	bl	8010154 <geometry_msgs__msg__Vector3__fini>
 80100cc:	e7f6      	b.n	80100bc <geometry_msgs__msg__Twist__init+0x28>
 80100ce:	2000      	movs	r0, #0
 80100d0:	4770      	bx	lr
 80100d2:	bf00      	nop

080100d4 <geometry_msgs__msg__Twist__fini>:
 80100d4:	b148      	cbz	r0, 80100ea <geometry_msgs__msg__Twist__fini+0x16>
 80100d6:	b510      	push	{r4, lr}
 80100d8:	4604      	mov	r4, r0
 80100da:	f000 f83b 	bl	8010154 <geometry_msgs__msg__Vector3__fini>
 80100de:	f104 0018 	add.w	r0, r4, #24
 80100e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80100e6:	f000 b835 	b.w	8010154 <geometry_msgs__msg__Vector3__fini>
 80100ea:	4770      	bx	lr

080100ec <geometry_msgs__msg__Vector3__get_type_hash>:
 80100ec:	4800      	ldr	r0, [pc, #0]	@ (80100f0 <geometry_msgs__msg__Vector3__get_type_hash+0x4>)
 80100ee:	4770      	bx	lr
 80100f0:	2000073c 	.word	0x2000073c

080100f4 <geometry_msgs__msg__Vector3__get_type_description>:
 80100f4:	4b03      	ldr	r3, [pc, #12]	@ (8010104 <geometry_msgs__msg__Vector3__get_type_description+0x10>)
 80100f6:	781a      	ldrb	r2, [r3, #0]
 80100f8:	b90a      	cbnz	r2, 80100fe <geometry_msgs__msg__Vector3__get_type_description+0xa>
 80100fa:	2201      	movs	r2, #1
 80100fc:	701a      	strb	r2, [r3, #0]
 80100fe:	4802      	ldr	r0, [pc, #8]	@ (8010108 <geometry_msgs__msg__Vector3__get_type_description+0x14>)
 8010100:	4770      	bx	lr
 8010102:	bf00      	nop
 8010104:	20010fa1 	.word	0x20010fa1
 8010108:	0801fac0 	.word	0x0801fac0

0801010c <geometry_msgs__msg__Vector3__get_individual_type_description_source>:
 801010c:	4800      	ldr	r0, [pc, #0]	@ (8010110 <geometry_msgs__msg__Vector3__get_individual_type_description_source+0x4>)
 801010e:	4770      	bx	lr
 8010110:	0801fa9c 	.word	0x0801fa9c

08010114 <geometry_msgs__msg__Vector3__get_type_description_sources>:
 8010114:	4b09      	ldr	r3, [pc, #36]	@ (801013c <geometry_msgs__msg__Vector3__get_type_description_sources+0x28>)
 8010116:	781a      	ldrb	r2, [r3, #0]
 8010118:	b96a      	cbnz	r2, 8010136 <geometry_msgs__msg__Vector3__get_type_description_sources+0x22>
 801011a:	b430      	push	{r4, r5}
 801011c:	4d08      	ldr	r5, [pc, #32]	@ (8010140 <geometry_msgs__msg__Vector3__get_type_description_sources+0x2c>)
 801011e:	4c09      	ldr	r4, [pc, #36]	@ (8010144 <geometry_msgs__msg__Vector3__get_type_description_sources+0x30>)
 8010120:	2201      	movs	r2, #1
 8010122:	701a      	strb	r2, [r3, #0]
 8010124:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010126:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010128:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801012a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801012c:	682b      	ldr	r3, [r5, #0]
 801012e:	4806      	ldr	r0, [pc, #24]	@ (8010148 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 8010130:	6023      	str	r3, [r4, #0]
 8010132:	bc30      	pop	{r4, r5}
 8010134:	4770      	bx	lr
 8010136:	4804      	ldr	r0, [pc, #16]	@ (8010148 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 8010138:	4770      	bx	lr
 801013a:	bf00      	nop
 801013c:	20010fa0 	.word	0x20010fa0
 8010140:	0801fa9c 	.word	0x0801fa9c
 8010144:	20010f7c 	.word	0x20010f7c
 8010148:	0801fa90 	.word	0x0801fa90

0801014c <geometry_msgs__msg__Vector3__init>:
 801014c:	3800      	subs	r0, #0
 801014e:	bf18      	it	ne
 8010150:	2001      	movne	r0, #1
 8010152:	4770      	bx	lr

08010154 <geometry_msgs__msg__Vector3__fini>:
 8010154:	4770      	bx	lr
 8010156:	bf00      	nop

08010158 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__size_function__PoseWithCovariance__covariance>:
 8010158:	2024      	movs	r0, #36	@ 0x24
 801015a:	4770      	bx	lr

0801015c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_const_function__PoseWithCovariance__covariance>:
 801015c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010160:	4770      	bx	lr
 8010162:	bf00      	nop

08010164 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__fetch_function__PoseWithCovariance__covariance>:
 8010164:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010168:	e9d0 0100 	ldrd	r0, r1, [r0]
 801016c:	e9c2 0100 	strd	r0, r1, [r2]
 8010170:	4770      	bx	lr
 8010172:	bf00      	nop

08010174 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__assign_function__PoseWithCovariance__covariance>:
 8010174:	e9d2 2300 	ldrd	r2, r3, [r2]
 8010178:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 801017c:	e9c0 2300 	strd	r2, r3, [r0]
 8010180:	4770      	bx	lr
 8010182:	bf00      	nop

08010184 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_init_function>:
 8010184:	f008 bcf0 	b.w	8018b68 <geometry_msgs__msg__PoseWithCovariance__init>

08010188 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_fini_function>:
 8010188:	f008 bcfc 	b.w	8018b84 <geometry_msgs__msg__PoseWithCovariance__fini>

0801018c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_function__PoseWithCovariance__covariance>:
 801018c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010190:	4770      	bx	lr
 8010192:	bf00      	nop

08010194 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 8010194:	b508      	push	{r3, lr}
 8010196:	f008 fed3 	bl	8018f40 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 801019a:	4b06      	ldr	r3, [pc, #24]	@ (80101b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 801019c:	4906      	ldr	r1, [pc, #24]	@ (80101b8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x24>)
 801019e:	681a      	ldr	r2, [r3, #0]
 80101a0:	60c8      	str	r0, [r1, #12]
 80101a2:	b10a      	cbz	r2, 80101a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x14>
 80101a4:	4803      	ldr	r0, [pc, #12]	@ (80101b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 80101a6:	bd08      	pop	{r3, pc}
 80101a8:	4a04      	ldr	r2, [pc, #16]	@ (80101bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x28>)
 80101aa:	4802      	ldr	r0, [pc, #8]	@ (80101b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 80101ac:	6812      	ldr	r2, [r2, #0]
 80101ae:	601a      	str	r2, [r3, #0]
 80101b0:	bd08      	pop	{r3, pc}
 80101b2:	bf00      	nop
 80101b4:	20000960 	.word	0x20000960
 80101b8:	20000978 	.word	0x20000978
 80101bc:	2000037c 	.word	0x2000037c

080101c0 <geometry_msgs__msg__TransformStamped__rosidl_typesupport_introspection_c__TransformStamped_init_function>:
 80101c0:	f7ff be30 	b.w	800fe24 <geometry_msgs__msg__TransformStamped__init>

080101c4 <geometry_msgs__msg__TransformStamped__rosidl_typesupport_introspection_c__TransformStamped_fini_function>:
 80101c4:	f7ff be66 	b.w	800fe94 <geometry_msgs__msg__TransformStamped__fini>

080101c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>:
 80101c8:	b510      	push	{r4, lr}
 80101ca:	f7ff fbf7 	bl	800f9bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 80101ce:	4c08      	ldr	r4, [pc, #32]	@ (80101f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x28>)
 80101d0:	60e0      	str	r0, [r4, #12]
 80101d2:	f008 fee3 	bl	8018f9c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 80101d6:	4b07      	ldr	r3, [pc, #28]	@ (80101f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 80101d8:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 80101dc:	681a      	ldr	r2, [r3, #0]
 80101de:	b10a      	cbz	r2, 80101e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x1c>
 80101e0:	4804      	ldr	r0, [pc, #16]	@ (80101f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 80101e2:	bd10      	pop	{r4, pc}
 80101e4:	4a04      	ldr	r2, [pc, #16]	@ (80101f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x30>)
 80101e6:	4803      	ldr	r0, [pc, #12]	@ (80101f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 80101e8:	6812      	ldr	r2, [r2, #0]
 80101ea:	601a      	str	r2, [r3, #0]
 80101ec:	bd10      	pop	{r4, pc}
 80101ee:	bf00      	nop
 80101f0:	20000a08 	.word	0x20000a08
 80101f4:	200009f0 	.word	0x200009f0
 80101f8:	2000037c 	.word	0x2000037c

080101fc <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__size_function__TwistWithCovariance__covariance>:
 80101fc:	2024      	movs	r0, #36	@ 0x24
 80101fe:	4770      	bx	lr

08010200 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_const_function__TwistWithCovariance__covariance>:
 8010200:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010204:	4770      	bx	lr
 8010206:	bf00      	nop

08010208 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__fetch_function__TwistWithCovariance__covariance>:
 8010208:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 801020c:	e9d0 0100 	ldrd	r0, r1, [r0]
 8010210:	e9c2 0100 	strd	r0, r1, [r2]
 8010214:	4770      	bx	lr
 8010216:	bf00      	nop

08010218 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__assign_function__TwistWithCovariance__covariance>:
 8010218:	e9d2 2300 	ldrd	r2, r3, [r2]
 801021c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010220:	e9c0 2300 	strd	r2, r3, [r0]
 8010224:	4770      	bx	lr
 8010226:	bf00      	nop

08010228 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_init_function>:
 8010228:	f008 be74 	b.w	8018f14 <geometry_msgs__msg__TwistWithCovariance__init>

0801022c <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_fini_function>:
 801022c:	f008 be80 	b.w	8018f30 <geometry_msgs__msg__TwistWithCovariance__fini>

08010230 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_function__TwistWithCovariance__covariance>:
 8010230:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010234:	4770      	bx	lr
 8010236:	bf00      	nop

08010238 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 8010238:	b508      	push	{r3, lr}
 801023a:	f7fb ffb3 	bl	800c1a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 801023e:	4b06      	ldr	r3, [pc, #24]	@ (8010258 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 8010240:	4906      	ldr	r1, [pc, #24]	@ (801025c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x24>)
 8010242:	681a      	ldr	r2, [r3, #0]
 8010244:	60c8      	str	r0, [r1, #12]
 8010246:	b10a      	cbz	r2, 801024c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x14>
 8010248:	4803      	ldr	r0, [pc, #12]	@ (8010258 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 801024a:	bd08      	pop	{r3, pc}
 801024c:	4a04      	ldr	r2, [pc, #16]	@ (8010260 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x28>)
 801024e:	4802      	ldr	r0, [pc, #8]	@ (8010258 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 8010250:	6812      	ldr	r2, [r2, #0]
 8010252:	601a      	str	r2, [r3, #0]
 8010254:	bd08      	pop	{r3, pc}
 8010256:	bf00      	nop
 8010258:	20000abc 	.word	0x20000abc
 801025c:	20000ad4 	.word	0x20000ad4
 8010260:	2000037c 	.word	0x2000037c

08010264 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 8010264:	b538      	push	{r3, r4, r5, lr}
 8010266:	b158      	cbz	r0, 8010280 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance+0x1c>
 8010268:	460d      	mov	r5, r1
 801026a:	f008 feaf 	bl	8018fcc <get_serialized_size_geometry_msgs__msg__Pose>
 801026e:	182c      	adds	r4, r5, r0
 8010270:	2108      	movs	r1, #8
 8010272:	4620      	mov	r0, r4
 8010274:	f7fd fbb2 	bl	800d9dc <ucdr_alignment>
 8010278:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 801027c:	4405      	add	r5, r0
 801027e:	1928      	adds	r0, r5, r4
 8010280:	bd38      	pop	{r3, r4, r5, pc}
 8010282:	bf00      	nop

08010284 <_PoseWithCovariance__cdr_deserialize>:
 8010284:	b538      	push	{r3, r4, r5, lr}
 8010286:	460c      	mov	r4, r1
 8010288:	b179      	cbz	r1, 80102aa <_PoseWithCovariance__cdr_deserialize+0x26>
 801028a:	4605      	mov	r5, r0
 801028c:	f008 ff0a 	bl	80190a4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8010290:	6843      	ldr	r3, [r0, #4]
 8010292:	4621      	mov	r1, r4
 8010294:	68db      	ldr	r3, [r3, #12]
 8010296:	4628      	mov	r0, r5
 8010298:	4798      	blx	r3
 801029a:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 801029e:	4628      	mov	r0, r5
 80102a0:	2224      	movs	r2, #36	@ 0x24
 80102a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80102a6:	f000 badf 	b.w	8010868 <ucdr_deserialize_array_double>
 80102aa:	4608      	mov	r0, r1
 80102ac:	bd38      	pop	{r3, r4, r5, pc}
 80102ae:	bf00      	nop

080102b0 <_PoseWithCovariance__cdr_serialize>:
 80102b0:	b188      	cbz	r0, 80102d6 <_PoseWithCovariance__cdr_serialize+0x26>
 80102b2:	b538      	push	{r3, r4, r5, lr}
 80102b4:	460d      	mov	r5, r1
 80102b6:	4604      	mov	r4, r0
 80102b8:	f008 fef4 	bl	80190a4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 80102bc:	6843      	ldr	r3, [r0, #4]
 80102be:	4629      	mov	r1, r5
 80102c0:	689b      	ldr	r3, [r3, #8]
 80102c2:	4620      	mov	r0, r4
 80102c4:	4798      	blx	r3
 80102c6:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 80102ca:	4628      	mov	r0, r5
 80102cc:	2224      	movs	r2, #36	@ 0x24
 80102ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80102d2:	f000 ba75 	b.w	80107c0 <ucdr_serialize_array_double>
 80102d6:	4770      	bx	lr

080102d8 <_PoseWithCovariance__get_serialized_size>:
 80102d8:	b158      	cbz	r0, 80102f2 <_PoseWithCovariance__get_serialized_size+0x1a>
 80102da:	b510      	push	{r4, lr}
 80102dc:	2100      	movs	r1, #0
 80102de:	f008 fe75 	bl	8018fcc <get_serialized_size_geometry_msgs__msg__Pose>
 80102e2:	2108      	movs	r1, #8
 80102e4:	4604      	mov	r4, r0
 80102e6:	f7fd fb79 	bl	800d9dc <ucdr_alignment>
 80102ea:	4420      	add	r0, r4
 80102ec:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 80102f0:	bd10      	pop	{r4, pc}
 80102f2:	4770      	bx	lr

080102f4 <_PoseWithCovariance__max_serialized_size>:
 80102f4:	b510      	push	{r4, lr}
 80102f6:	b082      	sub	sp, #8
 80102f8:	2301      	movs	r3, #1
 80102fa:	2100      	movs	r1, #0
 80102fc:	f10d 0007 	add.w	r0, sp, #7
 8010300:	f88d 3007 	strb.w	r3, [sp, #7]
 8010304:	f008 fec0 	bl	8019088 <max_serialized_size_geometry_msgs__msg__Pose>
 8010308:	2108      	movs	r1, #8
 801030a:	4604      	mov	r4, r0
 801030c:	f7fd fb66 	bl	800d9dc <ucdr_alignment>
 8010310:	4420      	add	r0, r4
 8010312:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8010316:	b002      	add	sp, #8
 8010318:	bd10      	pop	{r4, pc}
 801031a:	bf00      	nop

0801031c <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 801031c:	b538      	push	{r3, r4, r5, lr}
 801031e:	2301      	movs	r3, #1
 8010320:	7003      	strb	r3, [r0, #0]
 8010322:	460c      	mov	r4, r1
 8010324:	f008 feb0 	bl	8019088 <max_serialized_size_geometry_msgs__msg__Pose>
 8010328:	1825      	adds	r5, r4, r0
 801032a:	2108      	movs	r1, #8
 801032c:	4628      	mov	r0, r5
 801032e:	f7fd fb55 	bl	800d9dc <ucdr_alignment>
 8010332:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 8010336:	4420      	add	r0, r4
 8010338:	4428      	add	r0, r5
 801033a:	bd38      	pop	{r3, r4, r5, pc}

0801033c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 801033c:	4800      	ldr	r0, [pc, #0]	@ (8010340 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x4>)
 801033e:	4770      	bx	lr
 8010340:	20000b4c 	.word	0x20000b4c

08010344 <get_serialized_size_geometry_msgs__msg__TransformStamped>:
 8010344:	b570      	push	{r4, r5, r6, lr}
 8010346:	4604      	mov	r4, r0
 8010348:	b198      	cbz	r0, 8010372 <get_serialized_size_geometry_msgs__msg__TransformStamped+0x2e>
 801034a:	460d      	mov	r5, r1
 801034c:	f7ff fb5a 	bl	800fa04 <get_serialized_size_std_msgs__msg__Header>
 8010350:	182e      	adds	r6, r5, r0
 8010352:	2104      	movs	r1, #4
 8010354:	4630      	mov	r0, r6
 8010356:	f7fd fb41 	bl	800d9dc <ucdr_alignment>
 801035a:	69a3      	ldr	r3, [r4, #24]
 801035c:	4602      	mov	r2, r0
 801035e:	f104 0020 	add.w	r0, r4, #32
 8010362:	1d5c      	adds	r4, r3, #5
 8010364:	4414      	add	r4, r2
 8010366:	4434      	add	r4, r6
 8010368:	4621      	mov	r1, r4
 801036a:	f008 ff57 	bl	801921c <get_serialized_size_geometry_msgs__msg__Transform>
 801036e:	1b40      	subs	r0, r0, r5
 8010370:	4420      	add	r0, r4
 8010372:	bd70      	pop	{r4, r5, r6, pc}

08010374 <_TransformStamped__cdr_deserialize>:
 8010374:	b570      	push	{r4, r5, r6, lr}
 8010376:	460c      	mov	r4, r1
 8010378:	b082      	sub	sp, #8
 801037a:	b309      	cbz	r1, 80103c0 <_TransformStamped__cdr_deserialize+0x4c>
 801037c:	4605      	mov	r5, r0
 801037e:	f7ff fbc3 	bl	800fb08 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8010382:	6843      	ldr	r3, [r0, #4]
 8010384:	4621      	mov	r1, r4
 8010386:	68db      	ldr	r3, [r3, #12]
 8010388:	4628      	mov	r0, r5
 801038a:	4798      	blx	r3
 801038c:	69e6      	ldr	r6, [r4, #28]
 801038e:	6961      	ldr	r1, [r4, #20]
 8010390:	ab01      	add	r3, sp, #4
 8010392:	4632      	mov	r2, r6
 8010394:	4628      	mov	r0, r5
 8010396:	f000 facf 	bl	8010938 <ucdr_deserialize_sequence_char>
 801039a:	9b01      	ldr	r3, [sp, #4]
 801039c:	b960      	cbnz	r0, 80103b8 <_TransformStamped__cdr_deserialize+0x44>
 801039e:	429e      	cmp	r6, r3
 80103a0:	d311      	bcc.n	80103c6 <_TransformStamped__cdr_deserialize+0x52>
 80103a2:	f008 ffa7 	bl	80192f4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 80103a6:	6843      	ldr	r3, [r0, #4]
 80103a8:	68db      	ldr	r3, [r3, #12]
 80103aa:	f104 0120 	add.w	r1, r4, #32
 80103ae:	4628      	mov	r0, r5
 80103b0:	b002      	add	sp, #8
 80103b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80103b6:	4718      	bx	r3
 80103b8:	b103      	cbz	r3, 80103bc <_TransformStamped__cdr_deserialize+0x48>
 80103ba:	3b01      	subs	r3, #1
 80103bc:	61a3      	str	r3, [r4, #24]
 80103be:	e7f0      	b.n	80103a2 <_TransformStamped__cdr_deserialize+0x2e>
 80103c0:	4608      	mov	r0, r1
 80103c2:	b002      	add	sp, #8
 80103c4:	bd70      	pop	{r4, r5, r6, pc}
 80103c6:	2101      	movs	r1, #1
 80103c8:	75a8      	strb	r0, [r5, #22]
 80103ca:	7569      	strb	r1, [r5, #21]
 80103cc:	61a0      	str	r0, [r4, #24]
 80103ce:	4628      	mov	r0, r5
 80103d0:	f7fd fb1a 	bl	800da08 <ucdr_align_to>
 80103d4:	9901      	ldr	r1, [sp, #4]
 80103d6:	4628      	mov	r0, r5
 80103d8:	f7fd fb4c 	bl	800da74 <ucdr_advance_buffer>
 80103dc:	e7e1      	b.n	80103a2 <_TransformStamped__cdr_deserialize+0x2e>
 80103de:	bf00      	nop

080103e0 <_TransformStamped__cdr_serialize>:
 80103e0:	b308      	cbz	r0, 8010426 <_TransformStamped__cdr_serialize+0x46>
 80103e2:	b570      	push	{r4, r5, r6, lr}
 80103e4:	4604      	mov	r4, r0
 80103e6:	460e      	mov	r6, r1
 80103e8:	f7ff fb8e 	bl	800fb08 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 80103ec:	6843      	ldr	r3, [r0, #4]
 80103ee:	4631      	mov	r1, r6
 80103f0:	689b      	ldr	r3, [r3, #8]
 80103f2:	4620      	mov	r0, r4
 80103f4:	4798      	blx	r3
 80103f6:	6965      	ldr	r5, [r4, #20]
 80103f8:	b195      	cbz	r5, 8010420 <_TransformStamped__cdr_serialize+0x40>
 80103fa:	4628      	mov	r0, r5
 80103fc:	f7ef ff50 	bl	80002a0 <strlen>
 8010400:	1c42      	adds	r2, r0, #1
 8010402:	4629      	mov	r1, r5
 8010404:	61a0      	str	r0, [r4, #24]
 8010406:	4630      	mov	r0, r6
 8010408:	f000 fa84 	bl	8010914 <ucdr_serialize_sequence_char>
 801040c:	f008 ff72 	bl	80192f4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 8010410:	6843      	ldr	r3, [r0, #4]
 8010412:	4631      	mov	r1, r6
 8010414:	f104 0020 	add.w	r0, r4, #32
 8010418:	689b      	ldr	r3, [r3, #8]
 801041a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801041e:	4718      	bx	r3
 8010420:	462a      	mov	r2, r5
 8010422:	4628      	mov	r0, r5
 8010424:	e7ed      	b.n	8010402 <_TransformStamped__cdr_serialize+0x22>
 8010426:	4770      	bx	lr

08010428 <_TransformStamped__max_serialized_size>:
 8010428:	b510      	push	{r4, lr}
 801042a:	b082      	sub	sp, #8
 801042c:	2301      	movs	r3, #1
 801042e:	2100      	movs	r1, #0
 8010430:	f10d 0007 	add.w	r0, sp, #7
 8010434:	f88d 3007 	strb.w	r3, [sp, #7]
 8010438:	f7ff fb5c 	bl	800faf4 <max_serialized_size_std_msgs__msg__Header>
 801043c:	2300      	movs	r3, #0
 801043e:	4604      	mov	r4, r0
 8010440:	4601      	mov	r1, r0
 8010442:	f10d 0007 	add.w	r0, sp, #7
 8010446:	f88d 3007 	strb.w	r3, [sp, #7]
 801044a:	f008 ff45 	bl	80192d8 <max_serialized_size_geometry_msgs__msg__Transform>
 801044e:	4420      	add	r0, r4
 8010450:	b002      	add	sp, #8
 8010452:	bd10      	pop	{r4, pc}

08010454 <_TransformStamped__get_serialized_size>:
 8010454:	b538      	push	{r3, r4, r5, lr}
 8010456:	4604      	mov	r4, r0
 8010458:	b188      	cbz	r0, 801047e <_TransformStamped__get_serialized_size+0x2a>
 801045a:	2100      	movs	r1, #0
 801045c:	f7ff fad2 	bl	800fa04 <get_serialized_size_std_msgs__msg__Header>
 8010460:	2104      	movs	r1, #4
 8010462:	4605      	mov	r5, r0
 8010464:	f7fd faba 	bl	800d9dc <ucdr_alignment>
 8010468:	69a1      	ldr	r1, [r4, #24]
 801046a:	4603      	mov	r3, r0
 801046c:	f104 0020 	add.w	r0, r4, #32
 8010470:	1d4c      	adds	r4, r1, #5
 8010472:	442c      	add	r4, r5
 8010474:	441c      	add	r4, r3
 8010476:	4621      	mov	r1, r4
 8010478:	f008 fed0 	bl	801921c <get_serialized_size_geometry_msgs__msg__Transform>
 801047c:	4420      	add	r0, r4
 801047e:	bd38      	pop	{r3, r4, r5, pc}

08010480 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>:
 8010480:	4800      	ldr	r0, [pc, #0]	@ (8010484 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x4>)
 8010482:	4770      	bx	lr
 8010484:	20000b80 	.word	0x20000b80

08010488 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 8010488:	b538      	push	{r3, r4, r5, lr}
 801048a:	b158      	cbz	r0, 80104a4 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance+0x1c>
 801048c:	460d      	mov	r5, r1
 801048e:	f7fb feb3 	bl	800c1f8 <get_serialized_size_geometry_msgs__msg__Twist>
 8010492:	182c      	adds	r4, r5, r0
 8010494:	2108      	movs	r1, #8
 8010496:	4620      	mov	r0, r4
 8010498:	f7fd faa0 	bl	800d9dc <ucdr_alignment>
 801049c:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 80104a0:	4405      	add	r5, r0
 80104a2:	1928      	adds	r0, r5, r4
 80104a4:	bd38      	pop	{r3, r4, r5, pc}
 80104a6:	bf00      	nop

080104a8 <_TwistWithCovariance__cdr_deserialize>:
 80104a8:	b538      	push	{r3, r4, r5, lr}
 80104aa:	460c      	mov	r4, r1
 80104ac:	b179      	cbz	r1, 80104ce <_TwistWithCovariance__cdr_deserialize+0x26>
 80104ae:	4605      	mov	r5, r0
 80104b0:	f7fb ff0e 	bl	800c2d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 80104b4:	6843      	ldr	r3, [r0, #4]
 80104b6:	4621      	mov	r1, r4
 80104b8:	68db      	ldr	r3, [r3, #12]
 80104ba:	4628      	mov	r0, r5
 80104bc:	4798      	blx	r3
 80104be:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 80104c2:	4628      	mov	r0, r5
 80104c4:	2224      	movs	r2, #36	@ 0x24
 80104c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80104ca:	f000 b9cd 	b.w	8010868 <ucdr_deserialize_array_double>
 80104ce:	4608      	mov	r0, r1
 80104d0:	bd38      	pop	{r3, r4, r5, pc}
 80104d2:	bf00      	nop

080104d4 <_TwistWithCovariance__cdr_serialize>:
 80104d4:	b188      	cbz	r0, 80104fa <_TwistWithCovariance__cdr_serialize+0x26>
 80104d6:	b538      	push	{r3, r4, r5, lr}
 80104d8:	460d      	mov	r5, r1
 80104da:	4604      	mov	r4, r0
 80104dc:	f7fb fef8 	bl	800c2d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 80104e0:	6843      	ldr	r3, [r0, #4]
 80104e2:	4629      	mov	r1, r5
 80104e4:	689b      	ldr	r3, [r3, #8]
 80104e6:	4620      	mov	r0, r4
 80104e8:	4798      	blx	r3
 80104ea:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 80104ee:	4628      	mov	r0, r5
 80104f0:	2224      	movs	r2, #36	@ 0x24
 80104f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80104f6:	f000 b963 	b.w	80107c0 <ucdr_serialize_array_double>
 80104fa:	4770      	bx	lr

080104fc <_TwistWithCovariance__get_serialized_size>:
 80104fc:	b158      	cbz	r0, 8010516 <_TwistWithCovariance__get_serialized_size+0x1a>
 80104fe:	b510      	push	{r4, lr}
 8010500:	2100      	movs	r1, #0
 8010502:	f7fb fe79 	bl	800c1f8 <get_serialized_size_geometry_msgs__msg__Twist>
 8010506:	2108      	movs	r1, #8
 8010508:	4604      	mov	r4, r0
 801050a:	f7fd fa67 	bl	800d9dc <ucdr_alignment>
 801050e:	4420      	add	r0, r4
 8010510:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8010514:	bd10      	pop	{r4, pc}
 8010516:	4770      	bx	lr

08010518 <_TwistWithCovariance__max_serialized_size>:
 8010518:	b510      	push	{r4, lr}
 801051a:	b082      	sub	sp, #8
 801051c:	2301      	movs	r3, #1
 801051e:	2100      	movs	r1, #0
 8010520:	f10d 0007 	add.w	r0, sp, #7
 8010524:	f88d 3007 	strb.w	r3, [sp, #7]
 8010528:	f7fb fec4 	bl	800c2b4 <max_serialized_size_geometry_msgs__msg__Twist>
 801052c:	2108      	movs	r1, #8
 801052e:	4604      	mov	r4, r0
 8010530:	f7fd fa54 	bl	800d9dc <ucdr_alignment>
 8010534:	4420      	add	r0, r4
 8010536:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 801053a:	b002      	add	sp, #8
 801053c:	bd10      	pop	{r4, pc}
 801053e:	bf00      	nop

08010540 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 8010540:	b538      	push	{r3, r4, r5, lr}
 8010542:	2301      	movs	r3, #1
 8010544:	7003      	strb	r3, [r0, #0]
 8010546:	460c      	mov	r4, r1
 8010548:	f7fb feb4 	bl	800c2b4 <max_serialized_size_geometry_msgs__msg__Twist>
 801054c:	1825      	adds	r5, r4, r0
 801054e:	2108      	movs	r1, #8
 8010550:	4628      	mov	r0, r5
 8010552:	f7fd fa43 	bl	800d9dc <ucdr_alignment>
 8010556:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 801055a:	4420      	add	r0, r4
 801055c:	4428      	add	r0, r5
 801055e:	bd38      	pop	{r3, r4, r5, pc}

08010560 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 8010560:	4800      	ldr	r0, [pc, #0]	@ (8010564 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x4>)
 8010562:	4770      	bx	lr
 8010564:	20000bb4 	.word	0x20000bb4

08010568 <ucdr_serialize_endian_array_char>:
 8010568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801056c:	4619      	mov	r1, r3
 801056e:	461f      	mov	r7, r3
 8010570:	4605      	mov	r5, r0
 8010572:	4690      	mov	r8, r2
 8010574:	f7fd f9da 	bl	800d92c <ucdr_check_buffer_available_for>
 8010578:	b9e0      	cbnz	r0, 80105b4 <ucdr_serialize_endian_array_char+0x4c>
 801057a:	463e      	mov	r6, r7
 801057c:	e009      	b.n	8010592 <ucdr_serialize_endian_array_char+0x2a>
 801057e:	68a8      	ldr	r0, [r5, #8]
 8010580:	f00c f8af 	bl	801c6e2 <memcpy>
 8010584:	68ab      	ldr	r3, [r5, #8]
 8010586:	6928      	ldr	r0, [r5, #16]
 8010588:	4423      	add	r3, r4
 801058a:	4420      	add	r0, r4
 801058c:	1b36      	subs	r6, r6, r4
 801058e:	60ab      	str	r3, [r5, #8]
 8010590:	6128      	str	r0, [r5, #16]
 8010592:	2201      	movs	r2, #1
 8010594:	4631      	mov	r1, r6
 8010596:	4628      	mov	r0, r5
 8010598:	f7fd fa50 	bl	800da3c <ucdr_check_final_buffer_behavior_array>
 801059c:	1bb9      	subs	r1, r7, r6
 801059e:	4604      	mov	r4, r0
 80105a0:	4602      	mov	r2, r0
 80105a2:	4441      	add	r1, r8
 80105a4:	2800      	cmp	r0, #0
 80105a6:	d1ea      	bne.n	801057e <ucdr_serialize_endian_array_char+0x16>
 80105a8:	2301      	movs	r3, #1
 80105aa:	7da8      	ldrb	r0, [r5, #22]
 80105ac:	756b      	strb	r3, [r5, #21]
 80105ae:	4058      	eors	r0, r3
 80105b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80105b4:	463a      	mov	r2, r7
 80105b6:	68a8      	ldr	r0, [r5, #8]
 80105b8:	4641      	mov	r1, r8
 80105ba:	f00c f892 	bl	801c6e2 <memcpy>
 80105be:	68aa      	ldr	r2, [r5, #8]
 80105c0:	692b      	ldr	r3, [r5, #16]
 80105c2:	443a      	add	r2, r7
 80105c4:	443b      	add	r3, r7
 80105c6:	60aa      	str	r2, [r5, #8]
 80105c8:	612b      	str	r3, [r5, #16]
 80105ca:	e7ed      	b.n	80105a8 <ucdr_serialize_endian_array_char+0x40>

080105cc <ucdr_deserialize_endian_array_char>:
 80105cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80105d0:	4619      	mov	r1, r3
 80105d2:	461f      	mov	r7, r3
 80105d4:	4605      	mov	r5, r0
 80105d6:	4690      	mov	r8, r2
 80105d8:	f7fd f9a8 	bl	800d92c <ucdr_check_buffer_available_for>
 80105dc:	b9e0      	cbnz	r0, 8010618 <ucdr_deserialize_endian_array_char+0x4c>
 80105de:	463e      	mov	r6, r7
 80105e0:	e009      	b.n	80105f6 <ucdr_deserialize_endian_array_char+0x2a>
 80105e2:	68a9      	ldr	r1, [r5, #8]
 80105e4:	f00c f87d 	bl	801c6e2 <memcpy>
 80105e8:	68aa      	ldr	r2, [r5, #8]
 80105ea:	692b      	ldr	r3, [r5, #16]
 80105ec:	4422      	add	r2, r4
 80105ee:	4423      	add	r3, r4
 80105f0:	1b36      	subs	r6, r6, r4
 80105f2:	60aa      	str	r2, [r5, #8]
 80105f4:	612b      	str	r3, [r5, #16]
 80105f6:	2201      	movs	r2, #1
 80105f8:	4631      	mov	r1, r6
 80105fa:	4628      	mov	r0, r5
 80105fc:	f7fd fa1e 	bl	800da3c <ucdr_check_final_buffer_behavior_array>
 8010600:	4604      	mov	r4, r0
 8010602:	1bb8      	subs	r0, r7, r6
 8010604:	4622      	mov	r2, r4
 8010606:	4440      	add	r0, r8
 8010608:	2c00      	cmp	r4, #0
 801060a:	d1ea      	bne.n	80105e2 <ucdr_deserialize_endian_array_char+0x16>
 801060c:	2301      	movs	r3, #1
 801060e:	7da8      	ldrb	r0, [r5, #22]
 8010610:	756b      	strb	r3, [r5, #21]
 8010612:	4058      	eors	r0, r3
 8010614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010618:	463a      	mov	r2, r7
 801061a:	68a9      	ldr	r1, [r5, #8]
 801061c:	4640      	mov	r0, r8
 801061e:	f00c f860 	bl	801c6e2 <memcpy>
 8010622:	68aa      	ldr	r2, [r5, #8]
 8010624:	692b      	ldr	r3, [r5, #16]
 8010626:	443a      	add	r2, r7
 8010628:	443b      	add	r3, r7
 801062a:	60aa      	str	r2, [r5, #8]
 801062c:	612b      	str	r3, [r5, #16]
 801062e:	e7ed      	b.n	801060c <ucdr_deserialize_endian_array_char+0x40>

08010630 <ucdr_serialize_array_uint8_t>:
 8010630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010634:	4688      	mov	r8, r1
 8010636:	4611      	mov	r1, r2
 8010638:	4617      	mov	r7, r2
 801063a:	4605      	mov	r5, r0
 801063c:	f7fd f976 	bl	800d92c <ucdr_check_buffer_available_for>
 8010640:	b9e0      	cbnz	r0, 801067c <ucdr_serialize_array_uint8_t+0x4c>
 8010642:	463e      	mov	r6, r7
 8010644:	e009      	b.n	801065a <ucdr_serialize_array_uint8_t+0x2a>
 8010646:	68a8      	ldr	r0, [r5, #8]
 8010648:	f00c f84b 	bl	801c6e2 <memcpy>
 801064c:	68aa      	ldr	r2, [r5, #8]
 801064e:	692b      	ldr	r3, [r5, #16]
 8010650:	4422      	add	r2, r4
 8010652:	4423      	add	r3, r4
 8010654:	1b36      	subs	r6, r6, r4
 8010656:	60aa      	str	r2, [r5, #8]
 8010658:	612b      	str	r3, [r5, #16]
 801065a:	2201      	movs	r2, #1
 801065c:	4631      	mov	r1, r6
 801065e:	4628      	mov	r0, r5
 8010660:	f7fd f9ec 	bl	800da3c <ucdr_check_final_buffer_behavior_array>
 8010664:	1bb9      	subs	r1, r7, r6
 8010666:	4604      	mov	r4, r0
 8010668:	4602      	mov	r2, r0
 801066a:	4441      	add	r1, r8
 801066c:	2800      	cmp	r0, #0
 801066e:	d1ea      	bne.n	8010646 <ucdr_serialize_array_uint8_t+0x16>
 8010670:	2301      	movs	r3, #1
 8010672:	7da8      	ldrb	r0, [r5, #22]
 8010674:	756b      	strb	r3, [r5, #21]
 8010676:	4058      	eors	r0, r3
 8010678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801067c:	463a      	mov	r2, r7
 801067e:	68a8      	ldr	r0, [r5, #8]
 8010680:	4641      	mov	r1, r8
 8010682:	f00c f82e 	bl	801c6e2 <memcpy>
 8010686:	68aa      	ldr	r2, [r5, #8]
 8010688:	692b      	ldr	r3, [r5, #16]
 801068a:	443a      	add	r2, r7
 801068c:	443b      	add	r3, r7
 801068e:	60aa      	str	r2, [r5, #8]
 8010690:	612b      	str	r3, [r5, #16]
 8010692:	e7ed      	b.n	8010670 <ucdr_serialize_array_uint8_t+0x40>

08010694 <ucdr_serialize_endian_array_uint8_t>:
 8010694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010698:	4619      	mov	r1, r3
 801069a:	461f      	mov	r7, r3
 801069c:	4605      	mov	r5, r0
 801069e:	4690      	mov	r8, r2
 80106a0:	f7fd f944 	bl	800d92c <ucdr_check_buffer_available_for>
 80106a4:	b9e0      	cbnz	r0, 80106e0 <ucdr_serialize_endian_array_uint8_t+0x4c>
 80106a6:	463e      	mov	r6, r7
 80106a8:	e009      	b.n	80106be <ucdr_serialize_endian_array_uint8_t+0x2a>
 80106aa:	68a8      	ldr	r0, [r5, #8]
 80106ac:	f00c f819 	bl	801c6e2 <memcpy>
 80106b0:	68ab      	ldr	r3, [r5, #8]
 80106b2:	6928      	ldr	r0, [r5, #16]
 80106b4:	4423      	add	r3, r4
 80106b6:	4420      	add	r0, r4
 80106b8:	1b36      	subs	r6, r6, r4
 80106ba:	60ab      	str	r3, [r5, #8]
 80106bc:	6128      	str	r0, [r5, #16]
 80106be:	2201      	movs	r2, #1
 80106c0:	4631      	mov	r1, r6
 80106c2:	4628      	mov	r0, r5
 80106c4:	f7fd f9ba 	bl	800da3c <ucdr_check_final_buffer_behavior_array>
 80106c8:	1bb9      	subs	r1, r7, r6
 80106ca:	4604      	mov	r4, r0
 80106cc:	4602      	mov	r2, r0
 80106ce:	4441      	add	r1, r8
 80106d0:	2800      	cmp	r0, #0
 80106d2:	d1ea      	bne.n	80106aa <ucdr_serialize_endian_array_uint8_t+0x16>
 80106d4:	2301      	movs	r3, #1
 80106d6:	7da8      	ldrb	r0, [r5, #22]
 80106d8:	756b      	strb	r3, [r5, #21]
 80106da:	4058      	eors	r0, r3
 80106dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106e0:	463a      	mov	r2, r7
 80106e2:	68a8      	ldr	r0, [r5, #8]
 80106e4:	4641      	mov	r1, r8
 80106e6:	f00b fffc 	bl	801c6e2 <memcpy>
 80106ea:	68aa      	ldr	r2, [r5, #8]
 80106ec:	692b      	ldr	r3, [r5, #16]
 80106ee:	443a      	add	r2, r7
 80106f0:	443b      	add	r3, r7
 80106f2:	60aa      	str	r2, [r5, #8]
 80106f4:	612b      	str	r3, [r5, #16]
 80106f6:	e7ed      	b.n	80106d4 <ucdr_serialize_endian_array_uint8_t+0x40>

080106f8 <ucdr_deserialize_array_uint8_t>:
 80106f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106fc:	4688      	mov	r8, r1
 80106fe:	4611      	mov	r1, r2
 8010700:	4617      	mov	r7, r2
 8010702:	4605      	mov	r5, r0
 8010704:	f7fd f912 	bl	800d92c <ucdr_check_buffer_available_for>
 8010708:	b9e0      	cbnz	r0, 8010744 <ucdr_deserialize_array_uint8_t+0x4c>
 801070a:	463e      	mov	r6, r7
 801070c:	e009      	b.n	8010722 <ucdr_deserialize_array_uint8_t+0x2a>
 801070e:	68a9      	ldr	r1, [r5, #8]
 8010710:	f00b ffe7 	bl	801c6e2 <memcpy>
 8010714:	68aa      	ldr	r2, [r5, #8]
 8010716:	692b      	ldr	r3, [r5, #16]
 8010718:	4422      	add	r2, r4
 801071a:	4423      	add	r3, r4
 801071c:	1b36      	subs	r6, r6, r4
 801071e:	60aa      	str	r2, [r5, #8]
 8010720:	612b      	str	r3, [r5, #16]
 8010722:	2201      	movs	r2, #1
 8010724:	4631      	mov	r1, r6
 8010726:	4628      	mov	r0, r5
 8010728:	f7fd f988 	bl	800da3c <ucdr_check_final_buffer_behavior_array>
 801072c:	4604      	mov	r4, r0
 801072e:	1bb8      	subs	r0, r7, r6
 8010730:	4622      	mov	r2, r4
 8010732:	4440      	add	r0, r8
 8010734:	2c00      	cmp	r4, #0
 8010736:	d1ea      	bne.n	801070e <ucdr_deserialize_array_uint8_t+0x16>
 8010738:	2301      	movs	r3, #1
 801073a:	7da8      	ldrb	r0, [r5, #22]
 801073c:	756b      	strb	r3, [r5, #21]
 801073e:	4058      	eors	r0, r3
 8010740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010744:	463a      	mov	r2, r7
 8010746:	68a9      	ldr	r1, [r5, #8]
 8010748:	4640      	mov	r0, r8
 801074a:	f00b ffca 	bl	801c6e2 <memcpy>
 801074e:	68aa      	ldr	r2, [r5, #8]
 8010750:	692b      	ldr	r3, [r5, #16]
 8010752:	443a      	add	r2, r7
 8010754:	443b      	add	r3, r7
 8010756:	60aa      	str	r2, [r5, #8]
 8010758:	612b      	str	r3, [r5, #16]
 801075a:	e7ed      	b.n	8010738 <ucdr_deserialize_array_uint8_t+0x40>

0801075c <ucdr_deserialize_endian_array_uint8_t>:
 801075c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010760:	4619      	mov	r1, r3
 8010762:	461f      	mov	r7, r3
 8010764:	4605      	mov	r5, r0
 8010766:	4690      	mov	r8, r2
 8010768:	f7fd f8e0 	bl	800d92c <ucdr_check_buffer_available_for>
 801076c:	b9e0      	cbnz	r0, 80107a8 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 801076e:	463e      	mov	r6, r7
 8010770:	e009      	b.n	8010786 <ucdr_deserialize_endian_array_uint8_t+0x2a>
 8010772:	68a9      	ldr	r1, [r5, #8]
 8010774:	f00b ffb5 	bl	801c6e2 <memcpy>
 8010778:	68aa      	ldr	r2, [r5, #8]
 801077a:	692b      	ldr	r3, [r5, #16]
 801077c:	4422      	add	r2, r4
 801077e:	4423      	add	r3, r4
 8010780:	1b36      	subs	r6, r6, r4
 8010782:	60aa      	str	r2, [r5, #8]
 8010784:	612b      	str	r3, [r5, #16]
 8010786:	2201      	movs	r2, #1
 8010788:	4631      	mov	r1, r6
 801078a:	4628      	mov	r0, r5
 801078c:	f7fd f956 	bl	800da3c <ucdr_check_final_buffer_behavior_array>
 8010790:	4604      	mov	r4, r0
 8010792:	1bb8      	subs	r0, r7, r6
 8010794:	4622      	mov	r2, r4
 8010796:	4440      	add	r0, r8
 8010798:	2c00      	cmp	r4, #0
 801079a:	d1ea      	bne.n	8010772 <ucdr_deserialize_endian_array_uint8_t+0x16>
 801079c:	2301      	movs	r3, #1
 801079e:	7da8      	ldrb	r0, [r5, #22]
 80107a0:	756b      	strb	r3, [r5, #21]
 80107a2:	4058      	eors	r0, r3
 80107a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107a8:	463a      	mov	r2, r7
 80107aa:	68a9      	ldr	r1, [r5, #8]
 80107ac:	4640      	mov	r0, r8
 80107ae:	f00b ff98 	bl	801c6e2 <memcpy>
 80107b2:	68aa      	ldr	r2, [r5, #8]
 80107b4:	692b      	ldr	r3, [r5, #16]
 80107b6:	443a      	add	r2, r7
 80107b8:	443b      	add	r3, r7
 80107ba:	60aa      	str	r2, [r5, #8]
 80107bc:	612b      	str	r3, [r5, #16]
 80107be:	e7ed      	b.n	801079c <ucdr_deserialize_endian_array_uint8_t+0x40>

080107c0 <ucdr_serialize_array_double>:
 80107c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107c4:	460e      	mov	r6, r1
 80107c6:	2108      	movs	r1, #8
 80107c8:	4604      	mov	r4, r0
 80107ca:	4617      	mov	r7, r2
 80107cc:	f7fd f90e 	bl	800d9ec <ucdr_buffer_alignment>
 80107d0:	4601      	mov	r1, r0
 80107d2:	4620      	mov	r0, r4
 80107d4:	7d65      	ldrb	r5, [r4, #21]
 80107d6:	f7fd f94d 	bl	800da74 <ucdr_advance_buffer>
 80107da:	7d21      	ldrb	r1, [r4, #20]
 80107dc:	7565      	strb	r5, [r4, #21]
 80107de:	2901      	cmp	r1, #1
 80107e0:	d010      	beq.n	8010804 <ucdr_serialize_array_double+0x44>
 80107e2:	b157      	cbz	r7, 80107fa <ucdr_serialize_array_double+0x3a>
 80107e4:	2500      	movs	r5, #0
 80107e6:	e000      	b.n	80107ea <ucdr_serialize_array_double+0x2a>
 80107e8:	7d21      	ldrb	r1, [r4, #20]
 80107ea:	ecb6 0b02 	vldmia	r6!, {d0}
 80107ee:	4620      	mov	r0, r4
 80107f0:	3501      	adds	r5, #1
 80107f2:	f7fc fe4d 	bl	800d490 <ucdr_serialize_endian_double>
 80107f6:	42af      	cmp	r7, r5
 80107f8:	d1f6      	bne.n	80107e8 <ucdr_serialize_array_double+0x28>
 80107fa:	7da0      	ldrb	r0, [r4, #22]
 80107fc:	f080 0001 	eor.w	r0, r0, #1
 8010800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010804:	00ff      	lsls	r7, r7, #3
 8010806:	4639      	mov	r1, r7
 8010808:	4620      	mov	r0, r4
 801080a:	f7fd f88f 	bl	800d92c <ucdr_check_buffer_available_for>
 801080e:	b9f8      	cbnz	r0, 8010850 <ucdr_serialize_array_double+0x90>
 8010810:	46b8      	mov	r8, r7
 8010812:	e00a      	b.n	801082a <ucdr_serialize_array_double+0x6a>
 8010814:	68a0      	ldr	r0, [r4, #8]
 8010816:	f00b ff64 	bl	801c6e2 <memcpy>
 801081a:	68a2      	ldr	r2, [r4, #8]
 801081c:	6923      	ldr	r3, [r4, #16]
 801081e:	442a      	add	r2, r5
 8010820:	442b      	add	r3, r5
 8010822:	eba8 0805 	sub.w	r8, r8, r5
 8010826:	60a2      	str	r2, [r4, #8]
 8010828:	6123      	str	r3, [r4, #16]
 801082a:	2208      	movs	r2, #8
 801082c:	4641      	mov	r1, r8
 801082e:	4620      	mov	r0, r4
 8010830:	f7fd f904 	bl	800da3c <ucdr_check_final_buffer_behavior_array>
 8010834:	eba7 0108 	sub.w	r1, r7, r8
 8010838:	4605      	mov	r5, r0
 801083a:	4602      	mov	r2, r0
 801083c:	4431      	add	r1, r6
 801083e:	2800      	cmp	r0, #0
 8010840:	d1e8      	bne.n	8010814 <ucdr_serialize_array_double+0x54>
 8010842:	7da0      	ldrb	r0, [r4, #22]
 8010844:	2308      	movs	r3, #8
 8010846:	7563      	strb	r3, [r4, #21]
 8010848:	f080 0001 	eor.w	r0, r0, #1
 801084c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010850:	463a      	mov	r2, r7
 8010852:	68a0      	ldr	r0, [r4, #8]
 8010854:	4631      	mov	r1, r6
 8010856:	f00b ff44 	bl	801c6e2 <memcpy>
 801085a:	68a2      	ldr	r2, [r4, #8]
 801085c:	6923      	ldr	r3, [r4, #16]
 801085e:	443a      	add	r2, r7
 8010860:	443b      	add	r3, r7
 8010862:	60a2      	str	r2, [r4, #8]
 8010864:	6123      	str	r3, [r4, #16]
 8010866:	e7ec      	b.n	8010842 <ucdr_serialize_array_double+0x82>

08010868 <ucdr_deserialize_array_double>:
 8010868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801086c:	460e      	mov	r6, r1
 801086e:	2108      	movs	r1, #8
 8010870:	4604      	mov	r4, r0
 8010872:	4617      	mov	r7, r2
 8010874:	f7fd f8ba 	bl	800d9ec <ucdr_buffer_alignment>
 8010878:	4601      	mov	r1, r0
 801087a:	4620      	mov	r0, r4
 801087c:	7d65      	ldrb	r5, [r4, #21]
 801087e:	f7fd f8f9 	bl	800da74 <ucdr_advance_buffer>
 8010882:	7d21      	ldrb	r1, [r4, #20]
 8010884:	7565      	strb	r5, [r4, #21]
 8010886:	2901      	cmp	r1, #1
 8010888:	d011      	beq.n	80108ae <ucdr_deserialize_array_double+0x46>
 801088a:	b15f      	cbz	r7, 80108a4 <ucdr_deserialize_array_double+0x3c>
 801088c:	2500      	movs	r5, #0
 801088e:	e000      	b.n	8010892 <ucdr_deserialize_array_double+0x2a>
 8010890:	7d21      	ldrb	r1, [r4, #20]
 8010892:	4632      	mov	r2, r6
 8010894:	4620      	mov	r0, r4
 8010896:	3501      	adds	r5, #1
 8010898:	f7fc ff80 	bl	800d79c <ucdr_deserialize_endian_double>
 801089c:	42af      	cmp	r7, r5
 801089e:	f106 0608 	add.w	r6, r6, #8
 80108a2:	d1f5      	bne.n	8010890 <ucdr_deserialize_array_double+0x28>
 80108a4:	7da0      	ldrb	r0, [r4, #22]
 80108a6:	f080 0001 	eor.w	r0, r0, #1
 80108aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108ae:	00ff      	lsls	r7, r7, #3
 80108b0:	4639      	mov	r1, r7
 80108b2:	4620      	mov	r0, r4
 80108b4:	f7fd f83a 	bl	800d92c <ucdr_check_buffer_available_for>
 80108b8:	b9f8      	cbnz	r0, 80108fa <ucdr_deserialize_array_double+0x92>
 80108ba:	46b8      	mov	r8, r7
 80108bc:	e00a      	b.n	80108d4 <ucdr_deserialize_array_double+0x6c>
 80108be:	68a1      	ldr	r1, [r4, #8]
 80108c0:	f00b ff0f 	bl	801c6e2 <memcpy>
 80108c4:	68a2      	ldr	r2, [r4, #8]
 80108c6:	6923      	ldr	r3, [r4, #16]
 80108c8:	442a      	add	r2, r5
 80108ca:	442b      	add	r3, r5
 80108cc:	eba8 0805 	sub.w	r8, r8, r5
 80108d0:	60a2      	str	r2, [r4, #8]
 80108d2:	6123      	str	r3, [r4, #16]
 80108d4:	2208      	movs	r2, #8
 80108d6:	4641      	mov	r1, r8
 80108d8:	4620      	mov	r0, r4
 80108da:	f7fd f8af 	bl	800da3c <ucdr_check_final_buffer_behavior_array>
 80108de:	4605      	mov	r5, r0
 80108e0:	eba7 0008 	sub.w	r0, r7, r8
 80108e4:	462a      	mov	r2, r5
 80108e6:	4430      	add	r0, r6
 80108e8:	2d00      	cmp	r5, #0
 80108ea:	d1e8      	bne.n	80108be <ucdr_deserialize_array_double+0x56>
 80108ec:	7da0      	ldrb	r0, [r4, #22]
 80108ee:	2308      	movs	r3, #8
 80108f0:	7563      	strb	r3, [r4, #21]
 80108f2:	f080 0001 	eor.w	r0, r0, #1
 80108f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108fa:	463a      	mov	r2, r7
 80108fc:	68a1      	ldr	r1, [r4, #8]
 80108fe:	4630      	mov	r0, r6
 8010900:	f00b feef 	bl	801c6e2 <memcpy>
 8010904:	68a2      	ldr	r2, [r4, #8]
 8010906:	6923      	ldr	r3, [r4, #16]
 8010908:	443a      	add	r2, r7
 801090a:	443b      	add	r3, r7
 801090c:	60a2      	str	r2, [r4, #8]
 801090e:	6123      	str	r3, [r4, #16]
 8010910:	e7ec      	b.n	80108ec <ucdr_deserialize_array_double+0x84>
 8010912:	bf00      	nop

08010914 <ucdr_serialize_sequence_char>:
 8010914:	b570      	push	{r4, r5, r6, lr}
 8010916:	460e      	mov	r6, r1
 8010918:	4615      	mov	r5, r2
 801091a:	7d01      	ldrb	r1, [r0, #20]
 801091c:	4604      	mov	r4, r0
 801091e:	f7fc f84f 	bl	800c9c0 <ucdr_serialize_endian_uint32_t>
 8010922:	b90d      	cbnz	r5, 8010928 <ucdr_serialize_sequence_char+0x14>
 8010924:	2001      	movs	r0, #1
 8010926:	bd70      	pop	{r4, r5, r6, pc}
 8010928:	7d21      	ldrb	r1, [r4, #20]
 801092a:	462b      	mov	r3, r5
 801092c:	4632      	mov	r2, r6
 801092e:	4620      	mov	r0, r4
 8010930:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010934:	f7ff be18 	b.w	8010568 <ucdr_serialize_endian_array_char>

08010938 <ucdr_deserialize_sequence_char>:
 8010938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801093c:	461d      	mov	r5, r3
 801093e:	4616      	mov	r6, r2
 8010940:	460f      	mov	r7, r1
 8010942:	461a      	mov	r2, r3
 8010944:	7d01      	ldrb	r1, [r0, #20]
 8010946:	4604      	mov	r4, r0
 8010948:	f7fc f958 	bl	800cbfc <ucdr_deserialize_endian_uint32_t>
 801094c:	682b      	ldr	r3, [r5, #0]
 801094e:	429e      	cmp	r6, r3
 8010950:	d208      	bcs.n	8010964 <ucdr_deserialize_sequence_char+0x2c>
 8010952:	2201      	movs	r2, #1
 8010954:	75a2      	strb	r2, [r4, #22]
 8010956:	7d21      	ldrb	r1, [r4, #20]
 8010958:	463a      	mov	r2, r7
 801095a:	4620      	mov	r0, r4
 801095c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010960:	f7ff be34 	b.w	80105cc <ucdr_deserialize_endian_array_char>
 8010964:	2b00      	cmp	r3, #0
 8010966:	d1f6      	bne.n	8010956 <ucdr_deserialize_sequence_char+0x1e>
 8010968:	2001      	movs	r0, #1
 801096a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801096e:	bf00      	nop

08010970 <ucdr_serialize_sequence_uint8_t>:
 8010970:	b570      	push	{r4, r5, r6, lr}
 8010972:	460e      	mov	r6, r1
 8010974:	4615      	mov	r5, r2
 8010976:	7d01      	ldrb	r1, [r0, #20]
 8010978:	4604      	mov	r4, r0
 801097a:	f7fc f821 	bl	800c9c0 <ucdr_serialize_endian_uint32_t>
 801097e:	b90d      	cbnz	r5, 8010984 <ucdr_serialize_sequence_uint8_t+0x14>
 8010980:	2001      	movs	r0, #1
 8010982:	bd70      	pop	{r4, r5, r6, pc}
 8010984:	7d21      	ldrb	r1, [r4, #20]
 8010986:	462b      	mov	r3, r5
 8010988:	4632      	mov	r2, r6
 801098a:	4620      	mov	r0, r4
 801098c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010990:	f7ff be80 	b.w	8010694 <ucdr_serialize_endian_array_uint8_t>

08010994 <ucdr_deserialize_sequence_uint8_t>:
 8010994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010998:	461d      	mov	r5, r3
 801099a:	4616      	mov	r6, r2
 801099c:	460f      	mov	r7, r1
 801099e:	461a      	mov	r2, r3
 80109a0:	7d01      	ldrb	r1, [r0, #20]
 80109a2:	4604      	mov	r4, r0
 80109a4:	f7fc f92a 	bl	800cbfc <ucdr_deserialize_endian_uint32_t>
 80109a8:	682b      	ldr	r3, [r5, #0]
 80109aa:	429e      	cmp	r6, r3
 80109ac:	d208      	bcs.n	80109c0 <ucdr_deserialize_sequence_uint8_t+0x2c>
 80109ae:	2201      	movs	r2, #1
 80109b0:	75a2      	strb	r2, [r4, #22]
 80109b2:	7d21      	ldrb	r1, [r4, #20]
 80109b4:	463a      	mov	r2, r7
 80109b6:	4620      	mov	r0, r4
 80109b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80109bc:	f7ff bece 	b.w	801075c <ucdr_deserialize_endian_array_uint8_t>
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d1f6      	bne.n	80109b2 <ucdr_deserialize_sequence_uint8_t+0x1e>
 80109c4:	2001      	movs	r0, #1
 80109c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80109ca:	bf00      	nop

080109cc <uxr_buffer_delete_entity>:
 80109cc:	b510      	push	{r4, lr}
 80109ce:	2300      	movs	r3, #0
 80109d0:	b08e      	sub	sp, #56	@ 0x38
 80109d2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80109d6:	2303      	movs	r3, #3
 80109d8:	9300      	str	r3, [sp, #0]
 80109da:	2204      	movs	r2, #4
 80109dc:	ab06      	add	r3, sp, #24
 80109de:	4604      	mov	r4, r0
 80109e0:	f001 f93c 	bl	8011c5c <uxr_prepare_stream_to_write_submessage>
 80109e4:	b918      	cbnz	r0, 80109ee <uxr_buffer_delete_entity+0x22>
 80109e6:	4604      	mov	r4, r0
 80109e8:	4620      	mov	r0, r4
 80109ea:	b00e      	add	sp, #56	@ 0x38
 80109ec:	bd10      	pop	{r4, pc}
 80109ee:	9902      	ldr	r1, [sp, #8]
 80109f0:	aa05      	add	r2, sp, #20
 80109f2:	4620      	mov	r0, r4
 80109f4:	f001 fa6c 	bl	8011ed0 <uxr_init_base_object_request>
 80109f8:	a905      	add	r1, sp, #20
 80109fa:	4604      	mov	r4, r0
 80109fc:	a806      	add	r0, sp, #24
 80109fe:	f002 fc79 	bl	80132f4 <uxr_serialize_DELETE_Payload>
 8010a02:	4620      	mov	r0, r4
 8010a04:	b00e      	add	sp, #56	@ 0x38
 8010a06:	bd10      	pop	{r4, pc}

08010a08 <uxr_common_create_entity>:
 8010a08:	b510      	push	{r4, lr}
 8010a0a:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8010a0e:	b08c      	sub	sp, #48	@ 0x30
 8010a10:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8010a14:	f1bc 0f01 	cmp.w	ip, #1
 8010a18:	bf08      	it	eq
 8010a1a:	f003 0201 	andeq.w	r2, r3, #1
 8010a1e:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 8010a22:	bf18      	it	ne
 8010a24:	2200      	movne	r2, #0
 8010a26:	330e      	adds	r3, #14
 8010a28:	441a      	add	r2, r3
 8010a2a:	2301      	movs	r3, #1
 8010a2c:	e9cd 3100 	strd	r3, r1, [sp]
 8010a30:	b292      	uxth	r2, r2
 8010a32:	9903      	ldr	r1, [sp, #12]
 8010a34:	ab04      	add	r3, sp, #16
 8010a36:	4604      	mov	r4, r0
 8010a38:	f001 f910 	bl	8011c5c <uxr_prepare_stream_to_write_submessage>
 8010a3c:	b918      	cbnz	r0, 8010a46 <uxr_common_create_entity+0x3e>
 8010a3e:	4604      	mov	r4, r0
 8010a40:	4620      	mov	r0, r4
 8010a42:	b00c      	add	sp, #48	@ 0x30
 8010a44:	bd10      	pop	{r4, pc}
 8010a46:	9902      	ldr	r1, [sp, #8]
 8010a48:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010a4a:	4620      	mov	r0, r4
 8010a4c:	f001 fa40 	bl	8011ed0 <uxr_init_base_object_request>
 8010a50:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010a52:	4604      	mov	r4, r0
 8010a54:	a804      	add	r0, sp, #16
 8010a56:	f002 fbab 	bl	80131b0 <uxr_serialize_CREATE_Payload>
 8010a5a:	4620      	mov	r0, r4
 8010a5c:	b00c      	add	sp, #48	@ 0x30
 8010a5e:	bd10      	pop	{r4, pc}

08010a60 <uxr_buffer_create_participant_bin>:
 8010a60:	b570      	push	{r4, r5, r6, lr}
 8010a62:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 8010a66:	ac11      	add	r4, sp, #68	@ 0x44
 8010a68:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 8010a6c:	2303      	movs	r3, #3
 8010a6e:	7223      	strb	r3, [r4, #8]
 8010a70:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 8010a72:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 8010a76:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8010a7a:	2201      	movs	r2, #1
 8010a7c:	2100      	movs	r1, #0
 8010a7e:	4605      	mov	r5, r0
 8010a80:	7122      	strb	r2, [r4, #4]
 8010a82:	f88d 1014 	strb.w	r1, [sp, #20]
 8010a86:	b1cb      	cbz	r3, 8010abc <uxr_buffer_create_participant_bin+0x5c>
 8010a88:	f88d 201c 	strb.w	r2, [sp, #28]
 8010a8c:	9308      	str	r3, [sp, #32]
 8010a8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010a92:	a915      	add	r1, sp, #84	@ 0x54
 8010a94:	a809      	add	r0, sp, #36	@ 0x24
 8010a96:	f7fc ff9d 	bl	800d9d4 <ucdr_init_buffer>
 8010a9a:	a905      	add	r1, sp, #20
 8010a9c:	a809      	add	r0, sp, #36	@ 0x24
 8010a9e:	f001 ff8f 	bl	80129c0 <uxr_serialize_OBJK_DomainParticipant_Binary>
 8010aa2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010aa4:	9600      	str	r6, [sp, #0]
 8010aa6:	9401      	str	r4, [sp, #4]
 8010aa8:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8010aac:	60e3      	str	r3, [r4, #12]
 8010aae:	4628      	mov	r0, r5
 8010ab0:	b29b      	uxth	r3, r3
 8010ab2:	f7ff ffa9 	bl	8010a08 <uxr_common_create_entity>
 8010ab6:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 8010aba:	bd70      	pop	{r4, r5, r6, pc}
 8010abc:	f88d 301c 	strb.w	r3, [sp, #28]
 8010ac0:	e7e5      	b.n	8010a8e <uxr_buffer_create_participant_bin+0x2e>
 8010ac2:	bf00      	nop

08010ac4 <uxr_buffer_create_topic_bin>:
 8010ac4:	b570      	push	{r4, r5, r6, lr}
 8010ac6:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 8010aca:	4605      	mov	r5, r0
 8010acc:	9105      	str	r1, [sp, #20]
 8010ace:	4618      	mov	r0, r3
 8010ad0:	a997      	add	r1, sp, #604	@ 0x25c
 8010ad2:	2302      	movs	r3, #2
 8010ad4:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 8010ad8:	9204      	str	r2, [sp, #16]
 8010ada:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 8010ade:	f000 f96f 	bl	8010dc0 <uxr_object_id_to_raw>
 8010ae2:	2303      	movs	r3, #3
 8010ae4:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8010ae8:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 8010aea:	9306      	str	r3, [sp, #24]
 8010aec:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 8010aee:	930a      	str	r3, [sp, #40]	@ 0x28
 8010af0:	2301      	movs	r3, #1
 8010af2:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 8010af6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010afa:	2300      	movs	r3, #0
 8010afc:	a917      	add	r1, sp, #92	@ 0x5c
 8010afe:	a80b      	add	r0, sp, #44	@ 0x2c
 8010b00:	f88d 301c 	strb.w	r3, [sp, #28]
 8010b04:	f7fc ff66 	bl	800d9d4 <ucdr_init_buffer>
 8010b08:	a906      	add	r1, sp, #24
 8010b0a:	a80b      	add	r0, sp, #44	@ 0x2c
 8010b0c:	f001 ff7a 	bl	8012a04 <uxr_serialize_OBJK_Topic_Binary>
 8010b10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010b12:	9316      	str	r3, [sp, #88]	@ 0x58
 8010b14:	ac13      	add	r4, sp, #76	@ 0x4c
 8010b16:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010b1a:	9600      	str	r6, [sp, #0]
 8010b1c:	9401      	str	r4, [sp, #4]
 8010b1e:	b29b      	uxth	r3, r3
 8010b20:	4628      	mov	r0, r5
 8010b22:	f7ff ff71 	bl	8010a08 <uxr_common_create_entity>
 8010b26:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 8010b2a:	bd70      	pop	{r4, r5, r6, pc}

08010b2c <uxr_buffer_create_publisher_bin>:
 8010b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010b2e:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 8010b32:	4605      	mov	r5, r0
 8010b34:	9105      	str	r1, [sp, #20]
 8010b36:	4618      	mov	r0, r3
 8010b38:	2603      	movs	r6, #3
 8010b3a:	a992      	add	r1, sp, #584	@ 0x248
 8010b3c:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 8010b40:	9204      	str	r2, [sp, #16]
 8010b42:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 8010b46:	f000 f93b 	bl	8010dc0 <uxr_object_id_to_raw>
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010b50:	a912      	add	r1, sp, #72	@ 0x48
 8010b52:	a806      	add	r0, sp, #24
 8010b54:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8010b58:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8010b5c:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 8010b60:	f7fc ff38 	bl	800d9d4 <ucdr_init_buffer>
 8010b64:	a993      	add	r1, sp, #588	@ 0x24c
 8010b66:	a806      	add	r0, sp, #24
 8010b68:	f002 f802 	bl	8012b70 <uxr_serialize_OBJK_Publisher_Binary>
 8010b6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b6e:	9311      	str	r3, [sp, #68]	@ 0x44
 8010b70:	ac0e      	add	r4, sp, #56	@ 0x38
 8010b72:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010b76:	9700      	str	r7, [sp, #0]
 8010b78:	9401      	str	r4, [sp, #4]
 8010b7a:	b29b      	uxth	r3, r3
 8010b7c:	4628      	mov	r0, r5
 8010b7e:	f7ff ff43 	bl	8010a08 <uxr_common_create_entity>
 8010b82:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 8010b86:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010b88 <uxr_buffer_create_subscriber_bin>:
 8010b88:	b570      	push	{r4, r5, r6, lr}
 8010b8a:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 8010b8e:	4605      	mov	r5, r0
 8010b90:	9105      	str	r1, [sp, #20]
 8010b92:	4618      	mov	r0, r3
 8010b94:	a992      	add	r1, sp, #584	@ 0x248
 8010b96:	2304      	movs	r3, #4
 8010b98:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 8010b9c:	9204      	str	r2, [sp, #16]
 8010b9e:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 8010ba2:	f000 f90d 	bl	8010dc0 <uxr_object_id_to_raw>
 8010ba6:	2203      	movs	r2, #3
 8010ba8:	2300      	movs	r3, #0
 8010baa:	f88d 2040 	strb.w	r2, [sp, #64]	@ 0x40
 8010bae:	a912      	add	r1, sp, #72	@ 0x48
 8010bb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010bb4:	a806      	add	r0, sp, #24
 8010bb6:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8010bba:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8010bbe:	f7fc ff09 	bl	800d9d4 <ucdr_init_buffer>
 8010bc2:	a993      	add	r1, sp, #588	@ 0x24c
 8010bc4:	a806      	add	r0, sp, #24
 8010bc6:	f002 f885 	bl	8012cd4 <uxr_serialize_OBJK_Subscriber_Binary>
 8010bca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010bcc:	9311      	str	r3, [sp, #68]	@ 0x44
 8010bce:	ac0e      	add	r4, sp, #56	@ 0x38
 8010bd0:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010bd4:	9600      	str	r6, [sp, #0]
 8010bd6:	9401      	str	r4, [sp, #4]
 8010bd8:	b29b      	uxth	r3, r3
 8010bda:	4628      	mov	r0, r5
 8010bdc:	f7ff ff14 	bl	8010a08 <uxr_common_create_entity>
 8010be0:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 8010be4:	bd70      	pop	{r4, r5, r6, pc}
 8010be6:	bf00      	nop

08010be8 <uxr_buffer_create_datawriter_bin>:
 8010be8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010bea:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8010bee:	ac1d      	add	r4, sp, #116	@ 0x74
 8010bf0:	9105      	str	r1, [sp, #20]
 8010bf2:	4605      	mov	r5, r0
 8010bf4:	a9a1      	add	r1, sp, #644	@ 0x284
 8010bf6:	4618      	mov	r0, r3
 8010bf8:	2305      	movs	r3, #5
 8010bfa:	f8bd 72a8 	ldrh.w	r7, [sp, #680]	@ 0x2a8
 8010bfe:	9204      	str	r2, [sp, #16]
 8010c00:	7123      	strb	r3, [r4, #4]
 8010c02:	f89d 62ac 	ldrb.w	r6, [sp, #684]	@ 0x2ac
 8010c06:	f000 f8db 	bl	8010dc0 <uxr_object_id_to_raw>
 8010c0a:	2303      	movs	r3, #3
 8010c0c:	a90e      	add	r1, sp, #56	@ 0x38
 8010c0e:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 8010c10:	7223      	strb	r3, [r4, #8]
 8010c12:	f000 f8d5 	bl	8010dc0 <uxr_object_id_to_raw>
 8010c16:	f89d 32a5 	ldrb.w	r3, [sp, #677]	@ 0x2a5
 8010c1a:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 8010c1e:	2200      	movs	r2, #0
 8010c20:	3f00      	subs	r7, #0
 8010c22:	fab3 f383 	clz	r3, r3
 8010c26:	f89d 12a6 	ldrb.w	r1, [sp, #678]	@ 0x2a6
 8010c2a:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 8010c2e:	bf18      	it	ne
 8010c30:	2701      	movne	r7, #1
 8010c32:	095b      	lsrs	r3, r3, #5
 8010c34:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 8010c38:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 8010c3c:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 8010c40:	2201      	movs	r2, #1
 8010c42:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 8010c46:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010c4a:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 8010c4e:	b919      	cbnz	r1, 8010c58 <uxr_buffer_create_datawriter_bin+0x70>
 8010c50:	f043 0302 	orr.w	r3, r3, #2
 8010c54:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010c58:	f89d 22a4 	ldrb.w	r2, [sp, #676]	@ 0x2a4
 8010c5c:	2a01      	cmp	r2, #1
 8010c5e:	d022      	beq.n	8010ca6 <uxr_buffer_create_datawriter_bin+0xbe>
 8010c60:	2a03      	cmp	r2, #3
 8010c62:	d01b      	beq.n	8010c9c <uxr_buffer_create_datawriter_bin+0xb4>
 8010c64:	b91a      	cbnz	r2, 8010c6e <uxr_buffer_create_datawriter_bin+0x86>
 8010c66:	f043 0308 	orr.w	r3, r3, #8
 8010c6a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010c6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010c72:	a921      	add	r1, sp, #132	@ 0x84
 8010c74:	a806      	add	r0, sp, #24
 8010c76:	f7fc fead 	bl	800d9d4 <ucdr_init_buffer>
 8010c7a:	a90e      	add	r1, sp, #56	@ 0x38
 8010c7c:	a806      	add	r0, sp, #24
 8010c7e:	f002 f8cb 	bl	8012e18 <uxr_serialize_OBJK_DataWriter_Binary>
 8010c82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010c84:	9600      	str	r6, [sp, #0]
 8010c86:	9401      	str	r4, [sp, #4]
 8010c88:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010c8c:	60e3      	str	r3, [r4, #12]
 8010c8e:	4628      	mov	r0, r5
 8010c90:	b29b      	uxth	r3, r3
 8010c92:	f7ff feb9 	bl	8010a08 <uxr_common_create_entity>
 8010c96:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8010c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c9c:	f043 0320 	orr.w	r3, r3, #32
 8010ca0:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010ca4:	e7e3      	b.n	8010c6e <uxr_buffer_create_datawriter_bin+0x86>
 8010ca6:	f043 0310 	orr.w	r3, r3, #16
 8010caa:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010cae:	e7de      	b.n	8010c6e <uxr_buffer_create_datawriter_bin+0x86>

08010cb0 <uxr_buffer_create_datareader_bin>:
 8010cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010cb2:	f5ad 7d25 	sub.w	sp, sp, #660	@ 0x294
 8010cb6:	ac1f      	add	r4, sp, #124	@ 0x7c
 8010cb8:	9105      	str	r1, [sp, #20]
 8010cba:	4605      	mov	r5, r0
 8010cbc:	a9a3      	add	r1, sp, #652	@ 0x28c
 8010cbe:	4618      	mov	r0, r3
 8010cc0:	2306      	movs	r3, #6
 8010cc2:	f8bd 72b0 	ldrh.w	r7, [sp, #688]	@ 0x2b0
 8010cc6:	9204      	str	r2, [sp, #16]
 8010cc8:	7123      	strb	r3, [r4, #4]
 8010cca:	f89d 62b4 	ldrb.w	r6, [sp, #692]	@ 0x2b4
 8010cce:	f000 f877 	bl	8010dc0 <uxr_object_id_to_raw>
 8010cd2:	2303      	movs	r3, #3
 8010cd4:	a90e      	add	r1, sp, #56	@ 0x38
 8010cd6:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 8010cd8:	7223      	strb	r3, [r4, #8]
 8010cda:	f000 f871 	bl	8010dc0 <uxr_object_id_to_raw>
 8010cde:	f89d 32ad 	ldrb.w	r3, [sp, #685]	@ 0x2ad
 8010ce2:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 8010ce6:	2200      	movs	r2, #0
 8010ce8:	3f00      	subs	r7, #0
 8010cea:	fab3 f383 	clz	r3, r3
 8010cee:	f89d 12ae 	ldrb.w	r1, [sp, #686]	@ 0x2ae
 8010cf2:	f88d 2070 	strb.w	r2, [sp, #112]	@ 0x70
 8010cf6:	bf18      	it	ne
 8010cf8:	2701      	movne	r7, #1
 8010cfa:	095b      	lsrs	r3, r3, #5
 8010cfc:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 8010d00:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 8010d04:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 8010d08:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 8010d0c:	2201      	movs	r2, #1
 8010d0e:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 8010d12:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010d16:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 8010d1a:	b919      	cbnz	r1, 8010d24 <uxr_buffer_create_datareader_bin+0x74>
 8010d1c:	f043 0302 	orr.w	r3, r3, #2
 8010d20:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010d24:	f89d 22ac 	ldrb.w	r2, [sp, #684]	@ 0x2ac
 8010d28:	2a01      	cmp	r2, #1
 8010d2a:	d022      	beq.n	8010d72 <uxr_buffer_create_datareader_bin+0xc2>
 8010d2c:	2a03      	cmp	r2, #3
 8010d2e:	d01b      	beq.n	8010d68 <uxr_buffer_create_datareader_bin+0xb8>
 8010d30:	b91a      	cbnz	r2, 8010d3a <uxr_buffer_create_datareader_bin+0x8a>
 8010d32:	f043 0308 	orr.w	r3, r3, #8
 8010d36:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010d3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010d3e:	a923      	add	r1, sp, #140	@ 0x8c
 8010d40:	a806      	add	r0, sp, #24
 8010d42:	f7fc fe47 	bl	800d9d4 <ucdr_init_buffer>
 8010d46:	a90e      	add	r1, sp, #56	@ 0x38
 8010d48:	a806      	add	r0, sp, #24
 8010d4a:	f002 f829 	bl	8012da0 <uxr_serialize_OBJK_DataReader_Binary>
 8010d4e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010d50:	9600      	str	r6, [sp, #0]
 8010d52:	9401      	str	r4, [sp, #4]
 8010d54:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010d58:	60e3      	str	r3, [r4, #12]
 8010d5a:	4628      	mov	r0, r5
 8010d5c:	b29b      	uxth	r3, r3
 8010d5e:	f7ff fe53 	bl	8010a08 <uxr_common_create_entity>
 8010d62:	f50d 7d25 	add.w	sp, sp, #660	@ 0x294
 8010d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d68:	f043 0320 	orr.w	r3, r3, #32
 8010d6c:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010d70:	e7e3      	b.n	8010d3a <uxr_buffer_create_datareader_bin+0x8a>
 8010d72:	f043 0310 	orr.w	r3, r3, #16
 8010d76:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010d7a:	e7de      	b.n	8010d3a <uxr_buffer_create_datareader_bin+0x8a>

08010d7c <uxr_object_id>:
 8010d7c:	b082      	sub	sp, #8
 8010d7e:	2300      	movs	r3, #0
 8010d80:	f88d 1006 	strb.w	r1, [sp, #6]
 8010d84:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8010d88:	f360 030f 	bfi	r3, r0, #0, #16
 8010d8c:	f362 431f 	bfi	r3, r2, #16, #16
 8010d90:	4618      	mov	r0, r3
 8010d92:	b002      	add	sp, #8
 8010d94:	4770      	bx	lr
 8010d96:	bf00      	nop

08010d98 <uxr_object_id_from_raw>:
 8010d98:	7843      	ldrb	r3, [r0, #1]
 8010d9a:	7801      	ldrb	r1, [r0, #0]
 8010d9c:	b082      	sub	sp, #8
 8010d9e:	f003 020f 	and.w	r2, r3, #15
 8010da2:	f88d 2006 	strb.w	r2, [sp, #6]
 8010da6:	091b      	lsrs	r3, r3, #4
 8010da8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8010dac:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8010db0:	2000      	movs	r0, #0
 8010db2:	f363 000f 	bfi	r0, r3, #0, #16
 8010db6:	f362 401f 	bfi	r0, r2, #16, #16
 8010dba:	b002      	add	sp, #8
 8010dbc:	4770      	bx	lr
 8010dbe:	bf00      	nop

08010dc0 <uxr_object_id_to_raw>:
 8010dc0:	f3c0 4303 	ubfx	r3, r0, #16, #4
 8010dc4:	b082      	sub	sp, #8
 8010dc6:	f3c0 120b 	ubfx	r2, r0, #4, #12
 8010dca:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8010dce:	700a      	strb	r2, [r1, #0]
 8010dd0:	704b      	strb	r3, [r1, #1]
 8010dd2:	b002      	add	sp, #8
 8010dd4:	4770      	bx	lr
 8010dd6:	bf00      	nop

08010dd8 <on_get_fragmentation_info>:
 8010dd8:	b500      	push	{lr}
 8010dda:	b08b      	sub	sp, #44	@ 0x2c
 8010ddc:	4601      	mov	r1, r0
 8010dde:	2204      	movs	r2, #4
 8010de0:	a802      	add	r0, sp, #8
 8010de2:	f7fc fdf7 	bl	800d9d4 <ucdr_init_buffer>
 8010de6:	f10d 0305 	add.w	r3, sp, #5
 8010dea:	f10d 0206 	add.w	r2, sp, #6
 8010dee:	a901      	add	r1, sp, #4
 8010df0:	a802      	add	r0, sp, #8
 8010df2:	f001 f9d1 	bl	8012198 <uxr_read_submessage_header>
 8010df6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8010dfa:	2b0d      	cmp	r3, #13
 8010dfc:	d003      	beq.n	8010e06 <on_get_fragmentation_info+0x2e>
 8010dfe:	2000      	movs	r0, #0
 8010e00:	b00b      	add	sp, #44	@ 0x2c
 8010e02:	f85d fb04 	ldr.w	pc, [sp], #4
 8010e06:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8010e0a:	f013 0f02 	tst.w	r3, #2
 8010e0e:	bf0c      	ite	eq
 8010e10:	2001      	moveq	r0, #1
 8010e12:	2002      	movne	r0, #2
 8010e14:	b00b      	add	sp, #44	@ 0x2c
 8010e16:	f85d fb04 	ldr.w	pc, [sp], #4
 8010e1a:	bf00      	nop

08010e1c <read_submessage_get_info>:
 8010e1c:	b570      	push	{r4, r5, r6, lr}
 8010e1e:	2500      	movs	r5, #0
 8010e20:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 8010e24:	4604      	mov	r4, r0
 8010e26:	f44f 7224 	mov.w	r2, #656	@ 0x290
 8010e2a:	460e      	mov	r6, r1
 8010e2c:	a810      	add	r0, sp, #64	@ 0x40
 8010e2e:	4629      	mov	r1, r5
 8010e30:	e9cd 5503 	strd	r5, r5, [sp, #12]
 8010e34:	f00b fb1c 	bl	801c470 <memset>
 8010e38:	a903      	add	r1, sp, #12
 8010e3a:	4630      	mov	r0, r6
 8010e3c:	f002 fa46 	bl	80132cc <uxr_deserialize_GET_INFO_Payload>
 8010e40:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8010e44:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010e48:	4620      	mov	r0, r4
 8010e4a:	f001 f839 	bl	8011ec0 <uxr_session_header_offset>
 8010e4e:	462b      	mov	r3, r5
 8010e50:	9000      	str	r0, [sp, #0]
 8010e52:	220c      	movs	r2, #12
 8010e54:	a905      	add	r1, sp, #20
 8010e56:	a808      	add	r0, sp, #32
 8010e58:	f7fc fdaa 	bl	800d9b0 <ucdr_init_buffer_origin_offset>
 8010e5c:	a910      	add	r1, sp, #64	@ 0x40
 8010e5e:	a808      	add	r0, sp, #32
 8010e60:	f002 faa6 	bl	80133b0 <uxr_serialize_INFO_Payload>
 8010e64:	9b08      	ldr	r3, [sp, #32]
 8010e66:	462a      	mov	r2, r5
 8010e68:	4629      	mov	r1, r5
 8010e6a:	4620      	mov	r0, r4
 8010e6c:	f000 ffd4 	bl	8011e18 <uxr_stamp_session_header>
 8010e70:	a808      	add	r0, sp, #32
 8010e72:	f7fc fddb 	bl	800da2c <ucdr_buffer_length>
 8010e76:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010e78:	4602      	mov	r2, r0
 8010e7a:	a905      	add	r1, sp, #20
 8010e7c:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010e80:	47a0      	blx	r4
 8010e82:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 8010e86:	bd70      	pop	{r4, r5, r6, pc}

08010e88 <write_submessage_acknack.isra.0>:
 8010e88:	b570      	push	{r4, r5, r6, lr}
 8010e8a:	b092      	sub	sp, #72	@ 0x48
 8010e8c:	4605      	mov	r5, r0
 8010e8e:	460e      	mov	r6, r1
 8010e90:	4614      	mov	r4, r2
 8010e92:	f001 f815 	bl	8011ec0 <uxr_session_header_offset>
 8010e96:	a905      	add	r1, sp, #20
 8010e98:	9000      	str	r0, [sp, #0]
 8010e9a:	2300      	movs	r3, #0
 8010e9c:	a80a      	add	r0, sp, #40	@ 0x28
 8010e9e:	2211      	movs	r2, #17
 8010ea0:	f7fc fd86 	bl	800d9b0 <ucdr_init_buffer_origin_offset>
 8010ea4:	2318      	movs	r3, #24
 8010ea6:	fb03 5404 	mla	r4, r3, r4, r5
 8010eaa:	2205      	movs	r2, #5
 8010eac:	2300      	movs	r3, #0
 8010eae:	3450      	adds	r4, #80	@ 0x50
 8010eb0:	210a      	movs	r1, #10
 8010eb2:	a80a      	add	r0, sp, #40	@ 0x28
 8010eb4:	f001 f956 	bl	8012164 <uxr_buffer_submessage_header>
 8010eb8:	a903      	add	r1, sp, #12
 8010eba:	4620      	mov	r0, r4
 8010ebc:	f008 fc8c 	bl	80197d8 <uxr_compute_acknack>
 8010ec0:	ba40      	rev16	r0, r0
 8010ec2:	f8ad 000e 	strh.w	r0, [sp, #14]
 8010ec6:	a903      	add	r1, sp, #12
 8010ec8:	a80a      	add	r0, sp, #40	@ 0x28
 8010eca:	f88d 6010 	strb.w	r6, [sp, #16]
 8010ece:	f002 fadf 	bl	8013490 <uxr_serialize_ACKNACK_Payload>
 8010ed2:	2200      	movs	r2, #0
 8010ed4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010ed6:	4611      	mov	r1, r2
 8010ed8:	4628      	mov	r0, r5
 8010eda:	f000 ff9d 	bl	8011e18 <uxr_stamp_session_header>
 8010ede:	a80a      	add	r0, sp, #40	@ 0x28
 8010ee0:	f7fc fda4 	bl	800da2c <ucdr_buffer_length>
 8010ee4:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8010ee6:	4602      	mov	r2, r0
 8010ee8:	a905      	add	r1, sp, #20
 8010eea:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010eee:	47a0      	blx	r4
 8010ef0:	b012      	add	sp, #72	@ 0x48
 8010ef2:	bd70      	pop	{r4, r5, r6, pc}
 8010ef4:	0000      	movs	r0, r0
	...

08010ef8 <uxr_init_session>:
 8010ef8:	b510      	push	{r4, lr}
 8010efa:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8010f30 <uxr_init_session+0x38>
 8010efe:	2300      	movs	r3, #0
 8010f00:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 8010f04:	4604      	mov	r4, r0
 8010f06:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 8010f0a:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 8010f0e:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 8010f12:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 8010f16:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 8010f1a:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 8010f1e:	2181      	movs	r1, #129	@ 0x81
 8010f20:	f000 fede 	bl	8011ce0 <uxr_init_session_info>
 8010f24:	f104 0008 	add.w	r0, r4, #8
 8010f28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010f2c:	f001 b836 	b.w	8011f9c <uxr_init_stream_storage>
	...

08010f38 <uxr_set_status_callback>:
 8010f38:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 8010f3c:	4770      	bx	lr
 8010f3e:	bf00      	nop

08010f40 <uxr_set_topic_callback>:
 8010f40:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 8010f44:	4770      	bx	lr
 8010f46:	bf00      	nop

08010f48 <uxr_set_request_callback>:
 8010f48:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 8010f4c:	4770      	bx	lr
 8010f4e:	bf00      	nop

08010f50 <uxr_set_reply_callback>:
 8010f50:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 8010f54:	4770      	bx	lr
 8010f56:	bf00      	nop

08010f58 <uxr_create_output_best_effort_stream>:
 8010f58:	b570      	push	{r4, r5, r6, lr}
 8010f5a:	b082      	sub	sp, #8
 8010f5c:	4604      	mov	r4, r0
 8010f5e:	460d      	mov	r5, r1
 8010f60:	4616      	mov	r6, r2
 8010f62:	f000 ffad 	bl	8011ec0 <uxr_session_header_offset>
 8010f66:	4632      	mov	r2, r6
 8010f68:	4603      	mov	r3, r0
 8010f6a:	4629      	mov	r1, r5
 8010f6c:	f104 0008 	add.w	r0, r4, #8
 8010f70:	b002      	add	sp, #8
 8010f72:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010f76:	f001 b85b 	b.w	8012030 <uxr_add_output_best_effort_buffer>
 8010f7a:	bf00      	nop

08010f7c <uxr_create_output_reliable_stream>:
 8010f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010f7e:	b085      	sub	sp, #20
 8010f80:	4604      	mov	r4, r0
 8010f82:	460d      	mov	r5, r1
 8010f84:	4616      	mov	r6, r2
 8010f86:	461f      	mov	r7, r3
 8010f88:	f000 ff9a 	bl	8011ec0 <uxr_session_header_offset>
 8010f8c:	463b      	mov	r3, r7
 8010f8e:	9000      	str	r0, [sp, #0]
 8010f90:	4632      	mov	r2, r6
 8010f92:	4629      	mov	r1, r5
 8010f94:	f104 0008 	add.w	r0, r4, #8
 8010f98:	f001 f85e 	bl	8012058 <uxr_add_output_reliable_buffer>
 8010f9c:	b005      	add	sp, #20
 8010f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010fa0 <uxr_create_input_best_effort_stream>:
 8010fa0:	b082      	sub	sp, #8
 8010fa2:	3008      	adds	r0, #8
 8010fa4:	b002      	add	sp, #8
 8010fa6:	f001 b871 	b.w	801208c <uxr_add_input_best_effort_buffer>
 8010faa:	bf00      	nop

08010fac <uxr_create_input_reliable_stream>:
 8010fac:	b510      	push	{r4, lr}
 8010fae:	b084      	sub	sp, #16
 8010fb0:	4c03      	ldr	r4, [pc, #12]	@ (8010fc0 <uxr_create_input_reliable_stream+0x14>)
 8010fb2:	9400      	str	r4, [sp, #0]
 8010fb4:	3008      	adds	r0, #8
 8010fb6:	f001 f87f 	bl	80120b8 <uxr_add_input_reliable_buffer>
 8010fba:	b004      	add	sp, #16
 8010fbc:	bd10      	pop	{r4, pc}
 8010fbe:	bf00      	nop
 8010fc0:	08010dd9 	.word	0x08010dd9

08010fc4 <uxr_epoch_nanos>:
 8010fc4:	b510      	push	{r4, lr}
 8010fc6:	4604      	mov	r4, r0
 8010fc8:	f001 f92c 	bl	8012224 <uxr_nanos>
 8010fcc:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 8010fd0:	1ac0      	subs	r0, r0, r3
 8010fd2:	eb61 0102 	sbc.w	r1, r1, r2
 8010fd6:	bd10      	pop	{r4, pc}

08010fd8 <uxr_flash_output_streams>:
 8010fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010fdc:	7e03      	ldrb	r3, [r0, #24]
 8010fde:	b084      	sub	sp, #16
 8010fe0:	4604      	mov	r4, r0
 8010fe2:	b373      	cbz	r3, 8011042 <uxr_flash_output_streams+0x6a>
 8010fe4:	2500      	movs	r5, #0
 8010fe6:	f100 0908 	add.w	r9, r0, #8
 8010fea:	f10d 0802 	add.w	r8, sp, #2
 8010fee:	4628      	mov	r0, r5
 8010ff0:	af03      	add	r7, sp, #12
 8010ff2:	ae02      	add	r6, sp, #8
 8010ff4:	e006      	b.n	8011004 <uxr_flash_output_streams+0x2c>
 8010ff6:	7e23      	ldrb	r3, [r4, #24]
 8010ff8:	3501      	adds	r5, #1
 8010ffa:	b2e8      	uxtb	r0, r5
 8010ffc:	4283      	cmp	r3, r0
 8010ffe:	f109 0910 	add.w	r9, r9, #16
 8011002:	d91e      	bls.n	8011042 <uxr_flash_output_streams+0x6a>
 8011004:	2201      	movs	r2, #1
 8011006:	4611      	mov	r1, r2
 8011008:	f000 ff90 	bl	8011f2c <uxr_stream_id>
 801100c:	4643      	mov	r3, r8
 801100e:	4684      	mov	ip, r0
 8011010:	463a      	mov	r2, r7
 8011012:	4631      	mov	r1, r6
 8011014:	4648      	mov	r0, r9
 8011016:	f8cd c004 	str.w	ip, [sp, #4]
 801101a:	f008 fc61 	bl	80198e0 <uxr_prepare_best_effort_buffer_to_send>
 801101e:	2800      	cmp	r0, #0
 8011020:	d0e9      	beq.n	8010ff6 <uxr_flash_output_streams+0x1e>
 8011022:	9b02      	ldr	r3, [sp, #8]
 8011024:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8011028:	f89d 1004 	ldrb.w	r1, [sp, #4]
 801102c:	4620      	mov	r0, r4
 801102e:	f000 fef3 	bl	8011e18 <uxr_stamp_session_header>
 8011032:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011034:	9a03      	ldr	r2, [sp, #12]
 8011036:	f8d3 a004 	ldr.w	sl, [r3, #4]
 801103a:	9902      	ldr	r1, [sp, #8]
 801103c:	6818      	ldr	r0, [r3, #0]
 801103e:	47d0      	blx	sl
 8011040:	e7d9      	b.n	8010ff6 <uxr_flash_output_streams+0x1e>
 8011042:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8011046:	b37b      	cbz	r3, 80110a8 <uxr_flash_output_streams+0xd0>
 8011048:	f04f 0900 	mov.w	r9, #0
 801104c:	f104 0520 	add.w	r5, r4, #32
 8011050:	f10d 0802 	add.w	r8, sp, #2
 8011054:	af03      	add	r7, sp, #12
 8011056:	ae02      	add	r6, sp, #8
 8011058:	4648      	mov	r0, r9
 801105a:	2201      	movs	r2, #1
 801105c:	2102      	movs	r1, #2
 801105e:	f000 ff65 	bl	8011f2c <uxr_stream_id>
 8011062:	9001      	str	r0, [sp, #4]
 8011064:	e00e      	b.n	8011084 <uxr_flash_output_streams+0xac>
 8011066:	9b02      	ldr	r3, [sp, #8]
 8011068:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 801106c:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8011070:	4620      	mov	r0, r4
 8011072:	f000 fed1 	bl	8011e18 <uxr_stamp_session_header>
 8011076:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011078:	9a03      	ldr	r2, [sp, #12]
 801107a:	f8d3 a004 	ldr.w	sl, [r3, #4]
 801107e:	9902      	ldr	r1, [sp, #8]
 8011080:	6818      	ldr	r0, [r3, #0]
 8011082:	47d0      	blx	sl
 8011084:	4643      	mov	r3, r8
 8011086:	463a      	mov	r2, r7
 8011088:	4631      	mov	r1, r6
 801108a:	4628      	mov	r0, r5
 801108c:	f008 fe3c 	bl	8019d08 <uxr_prepare_next_reliable_buffer_to_send>
 8011090:	2800      	cmp	r0, #0
 8011092:	d1e8      	bne.n	8011066 <uxr_flash_output_streams+0x8e>
 8011094:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8011098:	f109 0901 	add.w	r9, r9, #1
 801109c:	fa5f f089 	uxtb.w	r0, r9
 80110a0:	4283      	cmp	r3, r0
 80110a2:	f105 0528 	add.w	r5, r5, #40	@ 0x28
 80110a6:	d8d8      	bhi.n	801105a <uxr_flash_output_streams+0x82>
 80110a8:	b004      	add	sp, #16
 80110aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110ae:	bf00      	nop

080110b0 <read_submessage_info>:
 80110b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80110b4:	460d      	mov	r5, r1
 80110b6:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 80110ba:	4669      	mov	r1, sp
 80110bc:	4607      	mov	r7, r0
 80110be:	4628      	mov	r0, r5
 80110c0:	f002 f814 	bl	80130ec <uxr_deserialize_BaseObjectReply>
 80110c4:	a902      	add	r1, sp, #8
 80110c6:	4604      	mov	r4, r0
 80110c8:	4628      	mov	r0, r5
 80110ca:	f89d 8005 	ldrb.w	r8, [sp, #5]
 80110ce:	f7fb f9a9 	bl	800c424 <ucdr_deserialize_bool>
 80110d2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80110d6:	4004      	ands	r4, r0
 80110d8:	b2e4      	uxtb	r4, r4
 80110da:	b95b      	cbnz	r3, 80110f4 <read_submessage_info+0x44>
 80110dc:	a987      	add	r1, sp, #540	@ 0x21c
 80110de:	4628      	mov	r0, r5
 80110e0:	f7fb f9a0 	bl	800c424 <ucdr_deserialize_bool>
 80110e4:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 80110e8:	4606      	mov	r6, r0
 80110ea:	b94b      	cbnz	r3, 8011100 <read_submessage_info+0x50>
 80110ec:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 80110f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80110f4:	a903      	add	r1, sp, #12
 80110f6:	4628      	mov	r0, r5
 80110f8:	f001 feba 	bl	8012e70 <uxr_deserialize_ObjectVariant>
 80110fc:	4004      	ands	r4, r0
 80110fe:	e7ed      	b.n	80110dc <read_submessage_info+0x2c>
 8011100:	a988      	add	r1, sp, #544	@ 0x220
 8011102:	4628      	mov	r0, r5
 8011104:	f7fb f9bc 	bl	800c480 <ucdr_deserialize_uint8_t>
 8011108:	4234      	tst	r4, r6
 801110a:	d0ef      	beq.n	80110ec <read_submessage_info+0x3c>
 801110c:	2800      	cmp	r0, #0
 801110e:	d0ed      	beq.n	80110ec <read_submessage_info+0x3c>
 8011110:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 8011114:	2b0d      	cmp	r3, #13
 8011116:	d1e9      	bne.n	80110ec <read_submessage_info+0x3c>
 8011118:	a98a      	add	r1, sp, #552	@ 0x228
 801111a:	4628      	mov	r0, r5
 801111c:	f7fb ff4c 	bl	800cfb8 <ucdr_deserialize_int16_t>
 8011120:	b140      	cbz	r0, 8011134 <read_submessage_info+0x84>
 8011122:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 8011126:	2b00      	cmp	r3, #0
 8011128:	dd07      	ble.n	801113a <read_submessage_info+0x8a>
 801112a:	f1b8 0f00 	cmp.w	r8, #0
 801112e:	bf0c      	ite	eq
 8011130:	2002      	moveq	r0, #2
 8011132:	2001      	movne	r0, #1
 8011134:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 8011138:	e7d8      	b.n	80110ec <read_submessage_info+0x3c>
 801113a:	2000      	movs	r0, #0
 801113c:	e7fa      	b.n	8011134 <read_submessage_info+0x84>
 801113e:	bf00      	nop

08011140 <read_submessage_list>:
 8011140:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011144:	b097      	sub	sp, #92	@ 0x5c
 8011146:	4604      	mov	r4, r0
 8011148:	460d      	mov	r5, r1
 801114a:	9209      	str	r2, [sp, #36]	@ 0x24
 801114c:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 8011150:	aa0c      	add	r2, sp, #48	@ 0x30
 8011152:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 8011156:	4628      	mov	r0, r5
 8011158:	f001 f81e 	bl	8012198 <uxr_read_submessage_header>
 801115c:	2800      	cmp	r0, #0
 801115e:	f000 812c 	beq.w	80113ba <read_submessage_list+0x27a>
 8011162:	f89d 102e 	ldrb.w	r1, [sp, #46]	@ 0x2e
 8011166:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011168:	f8bd 6030 	ldrh.w	r6, [sp, #48]	@ 0x30
 801116c:	f89d 702f 	ldrb.w	r7, [sp, #47]	@ 0x2f
 8011170:	3902      	subs	r1, #2
 8011172:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8011176:	290d      	cmp	r1, #13
 8011178:	d8e8      	bhi.n	801114c <read_submessage_list+0xc>
 801117a:	a201      	add	r2, pc, #4	@ (adr r2, 8011180 <read_submessage_list+0x40>)
 801117c:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 8011180:	080113b1 	.word	0x080113b1
 8011184:	0801114d 	.word	0x0801114d
 8011188:	080113a1 	.word	0x080113a1
 801118c:	08011343 	.word	0x08011343
 8011190:	08011339 	.word	0x08011339
 8011194:	0801114d 	.word	0x0801114d
 8011198:	0801114d 	.word	0x0801114d
 801119c:	080112bd 	.word	0x080112bd
 80111a0:	08011255 	.word	0x08011255
 80111a4:	08011215 	.word	0x08011215
 80111a8:	0801114d 	.word	0x0801114d
 80111ac:	0801114d 	.word	0x0801114d
 80111b0:	0801114d 	.word	0x0801114d
 80111b4:	080111b9 	.word	0x080111b9
 80111b8:	a910      	add	r1, sp, #64	@ 0x40
 80111ba:	4628      	mov	r0, r5
 80111bc:	f002 f9c6 	bl	801354c <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 80111c0:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 80111c4:	2e00      	cmp	r6, #0
 80111c6:	f000 8100 	beq.w	80113ca <read_submessage_list+0x28a>
 80111ca:	f001 f82b 	bl	8012224 <uxr_nanos>
 80111ce:	f04f 0800 	mov.w	r8, #0
 80111d2:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 80111d4:	4602      	mov	r2, r0
 80111d6:	460b      	mov	r3, r1
 80111d8:	9814      	ldr	r0, [sp, #80]	@ 0x50
 80111da:	4990      	ldr	r1, [pc, #576]	@ (801141c <read_submessage_list+0x2dc>)
 80111dc:	46c4      	mov	ip, r8
 80111de:	fbc0 7c01 	smlal	r7, ip, r0, r1
 80111e2:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 80111e6:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80111e8:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 80111ea:	46c6      	mov	lr, r8
 80111ec:	fbc0 7e01 	smlal	r7, lr, r0, r1
 80111f0:	46bc      	mov	ip, r7
 80111f2:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 80111f6:	fbc0 7801 	smlal	r7, r8, r0, r1
 80111fa:	e9cd ce02 	strd	ip, lr, [sp, #8]
 80111fe:	e9cd 7800 	strd	r7, r8, [sp]
 8011202:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8011206:	9106      	str	r1, [sp, #24]
 8011208:	4620      	mov	r0, r4
 801120a:	47b0      	blx	r6
 801120c:	2301      	movs	r3, #1
 801120e:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 8011212:	e79b      	b.n	801114c <read_submessage_list+0xc>
 8011214:	a910      	add	r1, sp, #64	@ 0x40
 8011216:	4628      	mov	r0, r5
 8011218:	f002 f978 	bl	801350c <uxr_deserialize_HEARTBEAT_Payload>
 801121c:	2100      	movs	r1, #0
 801121e:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8011222:	f000 fe9f 	bl	8011f64 <uxr_stream_id_from_raw>
 8011226:	f3c0 2607 	ubfx	r6, r0, #8, #8
 801122a:	900f      	str	r0, [sp, #60]	@ 0x3c
 801122c:	4631      	mov	r1, r6
 801122e:	f104 0008 	add.w	r0, r4, #8
 8011232:	f000 ff77 	bl	8012124 <uxr_get_input_reliable_stream>
 8011236:	2800      	cmp	r0, #0
 8011238:	d088      	beq.n	801114c <read_submessage_list+0xc>
 801123a:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 801123e:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 8011242:	f008 fabd 	bl	80197c0 <uxr_process_heartbeat>
 8011246:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 801124a:	4632      	mov	r2, r6
 801124c:	4620      	mov	r0, r4
 801124e:	f7ff fe1b 	bl	8010e88 <write_submessage_acknack.isra.0>
 8011252:	e77b      	b.n	801114c <read_submessage_list+0xc>
 8011254:	a910      	add	r1, sp, #64	@ 0x40
 8011256:	4628      	mov	r0, r5
 8011258:	f002 f930 	bl	80134bc <uxr_deserialize_ACKNACK_Payload>
 801125c:	2100      	movs	r1, #0
 801125e:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8011262:	f000 fe7f 	bl	8011f64 <uxr_stream_id_from_raw>
 8011266:	900d      	str	r0, [sp, #52]	@ 0x34
 8011268:	f3c0 2107 	ubfx	r1, r0, #8, #8
 801126c:	f104 0008 	add.w	r0, r4, #8
 8011270:	f000 ff44 	bl	80120fc <uxr_get_output_reliable_stream>
 8011274:	4606      	mov	r6, r0
 8011276:	2800      	cmp	r0, #0
 8011278:	f43f af68 	beq.w	801114c <read_submessage_list+0xc>
 801127c:	f8bd 1042 	ldrh.w	r1, [sp, #66]	@ 0x42
 8011280:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 8011284:	ba49      	rev16	r1, r1
 8011286:	b289      	uxth	r1, r1
 8011288:	f008 fde8 	bl	8019e5c <uxr_process_acknack>
 801128c:	4630      	mov	r0, r6
 801128e:	f008 fda9 	bl	8019de4 <uxr_begin_output_nack_buffer_it>
 8011292:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 8011296:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 801129a:	e005      	b.n	80112a8 <read_submessage_list+0x168>
 801129c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801129e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80112a0:	685f      	ldr	r7, [r3, #4]
 80112a2:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80112a4:	6818      	ldr	r0, [r3, #0]
 80112a6:	47b8      	blx	r7
 80112a8:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 80112ac:	aa0f      	add	r2, sp, #60	@ 0x3c
 80112ae:	4641      	mov	r1, r8
 80112b0:	4630      	mov	r0, r6
 80112b2:	f008 fd99 	bl	8019de8 <uxr_next_reliable_nack_buffer_to_send>
 80112b6:	2800      	cmp	r0, #0
 80112b8:	d1f0      	bne.n	801129c <read_submessage_list+0x15c>
 80112ba:	e747      	b.n	801114c <read_submessage_list+0xc>
 80112bc:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 80112c0:	4641      	mov	r1, r8
 80112c2:	900d      	str	r0, [sp, #52]	@ 0x34
 80112c4:	4628      	mov	r0, r5
 80112c6:	f001 fe73 	bl	8012fb0 <uxr_deserialize_BaseObjectRequest>
 80112ca:	3e04      	subs	r6, #4
 80112cc:	4640      	mov	r0, r8
 80112ce:	a90f      	add	r1, sp, #60	@ 0x3c
 80112d0:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 80112d4:	f000 fe1a 	bl	8011f0c <uxr_parse_base_object_request>
 80112d8:	fa1f f886 	uxth.w	r8, r6
 80112dc:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 80112e0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80112e2:	f8bd 9032 	ldrh.w	r9, [sp, #50]	@ 0x32
 80112e6:	9110      	str	r1, [sp, #64]	@ 0x40
 80112e8:	f007 070e 	and.w	r7, r7, #14
 80112ec:	b136      	cbz	r6, 80112fc <read_submessage_list+0x1bc>
 80112ee:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80112f2:	9300      	str	r3, [sp, #0]
 80112f4:	464a      	mov	r2, r9
 80112f6:	2300      	movs	r3, #0
 80112f8:	4620      	mov	r0, r4
 80112fa:	47b0      	blx	r6
 80112fc:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 80112fe:	b16b      	cbz	r3, 801131c <read_submessage_list+0x1dc>
 8011300:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8011302:	2100      	movs	r1, #0
 8011304:	3802      	subs	r0, #2
 8011306:	e002      	b.n	801130e <read_submessage_list+0x1ce>
 8011308:	3101      	adds	r1, #1
 801130a:	428b      	cmp	r3, r1
 801130c:	d006      	beq.n	801131c <read_submessage_list+0x1dc>
 801130e:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 8011312:	454e      	cmp	r6, r9
 8011314:	d1f8      	bne.n	8011308 <read_submessage_list+0x1c8>
 8011316:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8011318:	2200      	movs	r2, #0
 801131a:	545a      	strb	r2, [r3, r1]
 801131c:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 8011320:	9102      	str	r1, [sp, #8]
 8011322:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011324:	9101      	str	r1, [sp, #4]
 8011326:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8011328:	9100      	str	r1, [sp, #0]
 801132a:	463b      	mov	r3, r7
 801132c:	4642      	mov	r2, r8
 801132e:	4629      	mov	r1, r5
 8011330:	4620      	mov	r0, r4
 8011332:	f008 fe4b 	bl	8019fcc <read_submessage_format>
 8011336:	e709      	b.n	801114c <read_submessage_list+0xc>
 8011338:	4629      	mov	r1, r5
 801133a:	4620      	mov	r0, r4
 801133c:	f7ff feb8 	bl	80110b0 <read_submessage_info>
 8011340:	e704      	b.n	801114c <read_submessage_list+0xc>
 8011342:	2b00      	cmp	r3, #0
 8011344:	d03c      	beq.n	80113c0 <read_submessage_list+0x280>
 8011346:	a910      	add	r1, sp, #64	@ 0x40
 8011348:	4628      	mov	r0, r5
 801134a:	f002 f813 	bl	8013374 <uxr_deserialize_STATUS_Payload>
 801134e:	a90e      	add	r1, sp, #56	@ 0x38
 8011350:	a810      	add	r0, sp, #64	@ 0x40
 8011352:	aa0d      	add	r2, sp, #52	@ 0x34
 8011354:	f000 fdda 	bl	8011f0c <uxr_parse_base_object_request>
 8011358:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 801135c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801135e:	f89d 8044 	ldrb.w	r8, [sp, #68]	@ 0x44
 8011362:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 8011366:	910f      	str	r1, [sp, #60]	@ 0x3c
 8011368:	b136      	cbz	r6, 8011378 <read_submessage_list+0x238>
 801136a:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 801136e:	9300      	str	r3, [sp, #0]
 8011370:	463a      	mov	r2, r7
 8011372:	4643      	mov	r3, r8
 8011374:	4620      	mov	r0, r4
 8011376:	47b0      	blx	r6
 8011378:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 801137a:	2a00      	cmp	r2, #0
 801137c:	f43f aee6 	beq.w	801114c <read_submessage_list+0xc>
 8011380:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8011382:	2100      	movs	r1, #0
 8011384:	3802      	subs	r0, #2
 8011386:	e003      	b.n	8011390 <read_submessage_list+0x250>
 8011388:	3101      	adds	r1, #1
 801138a:	4291      	cmp	r1, r2
 801138c:	f43f aede 	beq.w	801114c <read_submessage_list+0xc>
 8011390:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 8011394:	42be      	cmp	r6, r7
 8011396:	d1f7      	bne.n	8011388 <read_submessage_list+0x248>
 8011398:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 801139a:	f803 8001 	strb.w	r8, [r3, r1]
 801139e:	e6d5      	b.n	801114c <read_submessage_list+0xc>
 80113a0:	2b00      	cmp	r3, #0
 80113a2:	f47f aed3 	bne.w	801114c <read_submessage_list+0xc>
 80113a6:	4629      	mov	r1, r5
 80113a8:	4620      	mov	r0, r4
 80113aa:	f000 fcf7 	bl	8011d9c <uxr_read_create_session_status>
 80113ae:	e6cd      	b.n	801114c <read_submessage_list+0xc>
 80113b0:	4629      	mov	r1, r5
 80113b2:	4620      	mov	r0, r4
 80113b4:	f7ff fd32 	bl	8010e1c <read_submessage_get_info>
 80113b8:	e6c8      	b.n	801114c <read_submessage_list+0xc>
 80113ba:	b017      	add	sp, #92	@ 0x5c
 80113bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80113c0:	4629      	mov	r1, r5
 80113c2:	4620      	mov	r0, r4
 80113c4:	f000 fcf8 	bl	8011db8 <uxr_read_delete_session_status>
 80113c8:	e6c0      	b.n	801114c <read_submessage_list+0xc>
 80113ca:	f000 ff2b 	bl	8012224 <uxr_nanos>
 80113ce:	e9dd 7214 	ldrd	r7, r2, [sp, #80]	@ 0x50
 80113d2:	f8df c048 	ldr.w	ip, [pc, #72]	@ 801141c <read_submessage_list+0x2dc>
 80113d6:	4633      	mov	r3, r6
 80113d8:	fbc7 230c 	smlal	r2, r3, r7, ip
 80113dc:	1810      	adds	r0, r2, r0
 80113de:	eb43 0301 	adc.w	r3, r3, r1
 80113e2:	e9dd 1212 	ldrd	r1, r2, [sp, #72]	@ 0x48
 80113e6:	46b6      	mov	lr, r6
 80113e8:	fbc1 2e0c 	smlal	r2, lr, r1, ip
 80113ec:	e9dd 1710 	ldrd	r1, r7, [sp, #64]	@ 0x40
 80113f0:	fbc1 760c 	smlal	r7, r6, r1, ip
 80113f4:	19d2      	adds	r2, r2, r7
 80113f6:	eb4e 0106 	adc.w	r1, lr, r6
 80113fa:	1a80      	subs	r0, r0, r2
 80113fc:	eb63 0301 	sbc.w	r3, r3, r1
 8011400:	0fda      	lsrs	r2, r3, #31
 8011402:	1812      	adds	r2, r2, r0
 8011404:	f143 0300 	adc.w	r3, r3, #0
 8011408:	0852      	lsrs	r2, r2, #1
 801140a:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 801140e:	105b      	asrs	r3, r3, #1
 8011410:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 8011414:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 8011418:	e6f8      	b.n	801120c <read_submessage_list+0xcc>
 801141a:	bf00      	nop
 801141c:	3b9aca00 	.word	0x3b9aca00

08011420 <listen_message_reliably>:
 8011420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011424:	f1b1 0b00 	subs.w	fp, r1, #0
 8011428:	b09f      	sub	sp, #124	@ 0x7c
 801142a:	4606      	mov	r6, r0
 801142c:	bfb8      	it	lt
 801142e:	f06f 4b00 	mvnlt.w	fp, #2147483648	@ 0x80000000
 8011432:	f000 fedd 	bl	80121f0 <uxr_millis>
 8011436:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 801143a:	9003      	str	r0, [sp, #12]
 801143c:	9104      	str	r1, [sp, #16]
 801143e:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8011442:	f10d 0a24 	add.w	sl, sp, #36	@ 0x24
 8011446:	2b00      	cmp	r3, #0
 8011448:	f000 80a4 	beq.w	8011594 <listen_message_reliably+0x174>
 801144c:	2500      	movs	r5, #0
 801144e:	e9cd b806 	strd	fp, r8, [sp, #24]
 8011452:	f106 0420 	add.w	r4, r6, #32
 8011456:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801145a:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
 801145e:	4628      	mov	r0, r5
 8011460:	e011      	b.n	8011486 <listen_message_reliably+0x66>
 8011462:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8011466:	42ba      	cmp	r2, r7
 8011468:	eb73 0109 	sbcs.w	r1, r3, r9
 801146c:	bfb8      	it	lt
 801146e:	4699      	movlt	r9, r3
 8011470:	f105 0501 	add.w	r5, r5, #1
 8011474:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8011478:	b2e8      	uxtb	r0, r5
 801147a:	bfb8      	it	lt
 801147c:	4617      	movlt	r7, r2
 801147e:	4283      	cmp	r3, r0
 8011480:	f104 0428 	add.w	r4, r4, #40	@ 0x28
 8011484:	d94a      	bls.n	801151c <listen_message_reliably+0xfc>
 8011486:	2201      	movs	r2, #1
 8011488:	2102      	movs	r1, #2
 801148a:	f000 fd4f 	bl	8011f2c <uxr_stream_id>
 801148e:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 8011492:	4601      	mov	r1, r0
 8011494:	4620      	mov	r0, r4
 8011496:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011498:	f008 fc74 	bl	8019d84 <uxr_update_output_stream_heartbeat_timestamp>
 801149c:	2800      	cmp	r0, #0
 801149e:	d0e0      	beq.n	8011462 <listen_message_reliably+0x42>
 80114a0:	f89d 302c 	ldrb.w	r3, [sp, #44]	@ 0x2c
 80114a4:	f89d b02d 	ldrb.w	fp, [sp, #45]	@ 0x2d
 80114a8:	9305      	str	r3, [sp, #20]
 80114aa:	4630      	mov	r0, r6
 80114ac:	f000 fd08 	bl	8011ec0 <uxr_session_header_offset>
 80114b0:	f10d 0858 	add.w	r8, sp, #88	@ 0x58
 80114b4:	eb0b 0b8b 	add.w	fp, fp, fp, lsl #2
 80114b8:	9000      	str	r0, [sp, #0]
 80114ba:	a90e      	add	r1, sp, #56	@ 0x38
 80114bc:	4640      	mov	r0, r8
 80114be:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
 80114c2:	2300      	movs	r3, #0
 80114c4:	2211      	movs	r2, #17
 80114c6:	f7fc fa73 	bl	800d9b0 <ucdr_init_buffer_origin_offset>
 80114ca:	2300      	movs	r3, #0
 80114cc:	2205      	movs	r2, #5
 80114ce:	210b      	movs	r1, #11
 80114d0:	4640      	mov	r0, r8
 80114d2:	f000 fe47 	bl	8012164 <uxr_buffer_submessage_header>
 80114d6:	f8bb 0032 	ldrh.w	r0, [fp, #50]	@ 0x32
 80114da:	2101      	movs	r1, #1
 80114dc:	f008 fe4a 	bl	801a174 <uxr_seq_num_add>
 80114e0:	f8bb 3030 	ldrh.w	r3, [fp, #48]	@ 0x30
 80114e4:	f8ad 3032 	strh.w	r3, [sp, #50]	@ 0x32
 80114e8:	4602      	mov	r2, r0
 80114ea:	9b05      	ldr	r3, [sp, #20]
 80114ec:	f8ad 2030 	strh.w	r2, [sp, #48]	@ 0x30
 80114f0:	a90c      	add	r1, sp, #48	@ 0x30
 80114f2:	4640      	mov	r0, r8
 80114f4:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 80114f8:	f001 fff4 	bl	80134e4 <uxr_serialize_HEARTBEAT_Payload>
 80114fc:	2200      	movs	r2, #0
 80114fe:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011500:	4611      	mov	r1, r2
 8011502:	4630      	mov	r0, r6
 8011504:	f000 fc88 	bl	8011e18 <uxr_stamp_session_header>
 8011508:	4640      	mov	r0, r8
 801150a:	f7fc fa8f 	bl	800da2c <ucdr_buffer_length>
 801150e:	4602      	mov	r2, r0
 8011510:	6f30      	ldr	r0, [r6, #112]	@ 0x70
 8011512:	a90e      	add	r1, sp, #56	@ 0x38
 8011514:	e9d0 0300 	ldrd	r0, r3, [r0]
 8011518:	4798      	blx	r3
 801151a:	e7a2      	b.n	8011462 <listen_message_reliably+0x42>
 801151c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8011520:	4599      	cmp	r9, r3
 8011522:	bf08      	it	eq
 8011524:	f1b7 3fff 	cmpeq.w	r7, #4294967295	@ 0xffffffff
 8011528:	e9dd b806 	ldrd	fp, r8, [sp, #24]
 801152c:	d032      	beq.n	8011594 <listen_message_reliably+0x174>
 801152e:	9b03      	ldr	r3, [sp, #12]
 8011530:	1aff      	subs	r7, r7, r3
 8011532:	2f00      	cmp	r7, #0
 8011534:	bf08      	it	eq
 8011536:	2701      	moveq	r7, #1
 8011538:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 801153a:	455f      	cmp	r7, fp
 801153c:	bfa8      	it	ge
 801153e:	465f      	movge	r7, fp
 8011540:	689c      	ldr	r4, [r3, #8]
 8011542:	6818      	ldr	r0, [r3, #0]
 8011544:	4642      	mov	r2, r8
 8011546:	463b      	mov	r3, r7
 8011548:	4651      	mov	r1, sl
 801154a:	47a0      	blx	r4
 801154c:	ebab 0b07 	sub.w	fp, fp, r7
 8011550:	b958      	cbnz	r0, 801156a <listen_message_reliably+0x14a>
 8011552:	f1bb 0f00 	cmp.w	fp, #0
 8011556:	dd44      	ble.n	80115e2 <listen_message_reliably+0x1c2>
 8011558:	f000 fe4a 	bl	80121f0 <uxr_millis>
 801155c:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8011560:	2b00      	cmp	r3, #0
 8011562:	d03c      	beq.n	80115de <listen_message_reliably+0x1be>
 8011564:	e9cd 0103 	strd	r0, r1, [sp, #12]
 8011568:	e770      	b.n	801144c <listen_message_reliably+0x2c>
 801156a:	e9dd 1209 	ldrd	r1, r2, [sp, #36]	@ 0x24
 801156e:	4604      	mov	r4, r0
 8011570:	a80e      	add	r0, sp, #56	@ 0x38
 8011572:	f7fc fa2f 	bl	800d9d4 <ucdr_init_buffer>
 8011576:	2500      	movs	r5, #0
 8011578:	f10d 0322 	add.w	r3, sp, #34	@ 0x22
 801157c:	aa08      	add	r2, sp, #32
 801157e:	a90e      	add	r1, sp, #56	@ 0x38
 8011580:	4630      	mov	r0, r6
 8011582:	f88d 5020 	strb.w	r5, [sp, #32]
 8011586:	f000 fc5d 	bl	8011e44 <uxr_read_session_header>
 801158a:	b928      	cbnz	r0, 8011598 <listen_message_reliably+0x178>
 801158c:	4620      	mov	r0, r4
 801158e:	b01f      	add	sp, #124	@ 0x7c
 8011590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011594:	465f      	mov	r7, fp
 8011596:	e7cc      	b.n	8011532 <listen_message_reliably+0x112>
 8011598:	4629      	mov	r1, r5
 801159a:	f89d 0020 	ldrb.w	r0, [sp, #32]
 801159e:	f000 fce1 	bl	8011f64 <uxr_stream_id_from_raw>
 80115a2:	f3c0 4707 	ubfx	r7, r0, #16, #8
 80115a6:	2f01      	cmp	r7, #1
 80115a8:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
 80115ac:	f8bd a022 	ldrh.w	sl, [sp, #34]	@ 0x22
 80115b0:	fa5f f880 	uxtb.w	r8, r0
 80115b4:	f3c0 2507 	ubfx	r5, r0, #8, #8
 80115b8:	d050      	beq.n	801165c <listen_message_reliably+0x23c>
 80115ba:	2f02      	cmp	r7, #2
 80115bc:	d016      	beq.n	80115ec <listen_message_reliably+0x1cc>
 80115be:	2f00      	cmp	r7, #0
 80115c0:	d1e4      	bne.n	801158c <listen_message_reliably+0x16c>
 80115c2:	4639      	mov	r1, r7
 80115c4:	4638      	mov	r0, r7
 80115c6:	f000 fccd 	bl	8011f64 <uxr_stream_id_from_raw>
 80115ca:	a90e      	add	r1, sp, #56	@ 0x38
 80115cc:	4602      	mov	r2, r0
 80115ce:	4630      	mov	r0, r6
 80115d0:	920c      	str	r2, [sp, #48]	@ 0x30
 80115d2:	f7ff fdb5 	bl	8011140 <read_submessage_list>
 80115d6:	4620      	mov	r0, r4
 80115d8:	b01f      	add	sp, #124	@ 0x7c
 80115da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115de:	465f      	mov	r7, fp
 80115e0:	e7aa      	b.n	8011538 <listen_message_reliably+0x118>
 80115e2:	4604      	mov	r4, r0
 80115e4:	4620      	mov	r0, r4
 80115e6:	b01f      	add	sp, #124	@ 0x7c
 80115e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115ec:	4629      	mov	r1, r5
 80115ee:	f106 0008 	add.w	r0, r6, #8
 80115f2:	f000 fd97 	bl	8012124 <uxr_get_input_reliable_stream>
 80115f6:	4681      	mov	r9, r0
 80115f8:	b338      	cbz	r0, 801164a <listen_message_reliably+0x22a>
 80115fa:	a80e      	add	r0, sp, #56	@ 0x38
 80115fc:	f8dd b040 	ldr.w	fp, [sp, #64]	@ 0x40
 8011600:	f7fc fa18 	bl	800da34 <ucdr_buffer_remaining>
 8011604:	4603      	mov	r3, r0
 8011606:	f10d 0021 	add.w	r0, sp, #33	@ 0x21
 801160a:	9000      	str	r0, [sp, #0]
 801160c:	465a      	mov	r2, fp
 801160e:	4651      	mov	r1, sl
 8011610:	4648      	mov	r0, r9
 8011612:	f007 ffe3 	bl	80195dc <uxr_receive_reliable_message>
 8011616:	b1c0      	cbz	r0, 801164a <listen_message_reliably+0x22a>
 8011618:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 801161c:	b393      	cbz	r3, 8011684 <listen_message_reliably+0x264>
 801161e:	af16      	add	r7, sp, #88	@ 0x58
 8011620:	f04f 0a02 	mov.w	sl, #2
 8011624:	e00a      	b.n	801163c <listen_message_reliably+0x21c>
 8011626:	f88d 8030 	strb.w	r8, [sp, #48]	@ 0x30
 801162a:	f88d 5031 	strb.w	r5, [sp, #49]	@ 0x31
 801162e:	f88d a032 	strb.w	sl, [sp, #50]	@ 0x32
 8011632:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011634:	4639      	mov	r1, r7
 8011636:	4630      	mov	r0, r6
 8011638:	f7ff fd82 	bl	8011140 <read_submessage_list>
 801163c:	2204      	movs	r2, #4
 801163e:	4639      	mov	r1, r7
 8011640:	4648      	mov	r0, r9
 8011642:	f008 f845 	bl	80196d0 <uxr_next_input_reliable_buffer_available>
 8011646:	2800      	cmp	r0, #0
 8011648:	d1ed      	bne.n	8011626 <listen_message_reliably+0x206>
 801164a:	4630      	mov	r0, r6
 801164c:	462a      	mov	r2, r5
 801164e:	4641      	mov	r1, r8
 8011650:	f7ff fc1a 	bl	8010e88 <write_submessage_acknack.isra.0>
 8011654:	4620      	mov	r0, r4
 8011656:	b01f      	add	sp, #124	@ 0x7c
 8011658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801165c:	4629      	mov	r1, r5
 801165e:	f106 0008 	add.w	r0, r6, #8
 8011662:	f000 fd55 	bl	8012110 <uxr_get_input_best_effort_stream>
 8011666:	2800      	cmp	r0, #0
 8011668:	d090      	beq.n	801158c <listen_message_reliably+0x16c>
 801166a:	4651      	mov	r1, sl
 801166c:	f007 ff26 	bl	80194bc <uxr_receive_best_effort_message>
 8011670:	2800      	cmp	r0, #0
 8011672:	d08b      	beq.n	801158c <listen_message_reliably+0x16c>
 8011674:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 8011678:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801167a:	a90e      	add	r1, sp, #56	@ 0x38
 801167c:	4630      	mov	r0, r6
 801167e:	f7ff fd5f 	bl	8011140 <read_submessage_list>
 8011682:	e783      	b.n	801158c <listen_message_reliably+0x16c>
 8011684:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 8011688:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801168a:	a90e      	add	r1, sp, #56	@ 0x38
 801168c:	4630      	mov	r0, r6
 801168e:	f7ff fd57 	bl	8011140 <read_submessage_list>
 8011692:	e7c4      	b.n	801161e <listen_message_reliably+0x1fe>

08011694 <uxr_run_session_timeout>:
 8011694:	b570      	push	{r4, r5, r6, lr}
 8011696:	4604      	mov	r4, r0
 8011698:	460d      	mov	r5, r1
 801169a:	f000 fda9 	bl	80121f0 <uxr_millis>
 801169e:	4606      	mov	r6, r0
 80116a0:	4620      	mov	r0, r4
 80116a2:	f7ff fc99 	bl	8010fd8 <uxr_flash_output_streams>
 80116a6:	4629      	mov	r1, r5
 80116a8:	4620      	mov	r0, r4
 80116aa:	f7ff feb9 	bl	8011420 <listen_message_reliably>
 80116ae:	f000 fd9f 	bl	80121f0 <uxr_millis>
 80116b2:	1b81      	subs	r1, r0, r6
 80116b4:	1a69      	subs	r1, r5, r1
 80116b6:	2900      	cmp	r1, #0
 80116b8:	dcf6      	bgt.n	80116a8 <uxr_run_session_timeout+0x14>
 80116ba:	f104 0008 	add.w	r0, r4, #8
 80116be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80116c2:	f000 bd39 	b.w	8012138 <uxr_output_streams_confirmed>
 80116c6:	bf00      	nop

080116c8 <uxr_run_session_until_data>:
 80116c8:	b570      	push	{r4, r5, r6, lr}
 80116ca:	4604      	mov	r4, r0
 80116cc:	460d      	mov	r5, r1
 80116ce:	f000 fd8f 	bl	80121f0 <uxr_millis>
 80116d2:	4606      	mov	r6, r0
 80116d4:	4620      	mov	r0, r4
 80116d6:	f7ff fc7f 	bl	8010fd8 <uxr_flash_output_streams>
 80116da:	2300      	movs	r3, #0
 80116dc:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 80116e0:	4629      	mov	r1, r5
 80116e2:	e005      	b.n	80116f0 <uxr_run_session_until_data+0x28>
 80116e4:	f000 fd84 	bl	80121f0 <uxr_millis>
 80116e8:	1b81      	subs	r1, r0, r6
 80116ea:	1a69      	subs	r1, r5, r1
 80116ec:	2900      	cmp	r1, #0
 80116ee:	dd07      	ble.n	8011700 <uxr_run_session_until_data+0x38>
 80116f0:	4620      	mov	r0, r4
 80116f2:	f7ff fe95 	bl	8011420 <listen_message_reliably>
 80116f6:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 80116fa:	2800      	cmp	r0, #0
 80116fc:	d0f2      	beq.n	80116e4 <uxr_run_session_until_data+0x1c>
 80116fe:	bd70      	pop	{r4, r5, r6, pc}
 8011700:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8011704:	bd70      	pop	{r4, r5, r6, pc}
 8011706:	bf00      	nop

08011708 <uxr_run_session_until_confirm_delivery>:
 8011708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801170c:	4606      	mov	r6, r0
 801170e:	460d      	mov	r5, r1
 8011710:	f000 fd6e 	bl	80121f0 <uxr_millis>
 8011714:	4607      	mov	r7, r0
 8011716:	4630      	mov	r0, r6
 8011718:	f7ff fc5e 	bl	8010fd8 <uxr_flash_output_streams>
 801171c:	2d00      	cmp	r5, #0
 801171e:	db16      	blt.n	801174e <uxr_run_session_until_confirm_delivery+0x46>
 8011720:	462c      	mov	r4, r5
 8011722:	f106 0808 	add.w	r8, r6, #8
 8011726:	e008      	b.n	801173a <uxr_run_session_until_confirm_delivery+0x32>
 8011728:	4621      	mov	r1, r4
 801172a:	4630      	mov	r0, r6
 801172c:	f7ff fe78 	bl	8011420 <listen_message_reliably>
 8011730:	f000 fd5e 	bl	80121f0 <uxr_millis>
 8011734:	1bc1      	subs	r1, r0, r7
 8011736:	1a6c      	subs	r4, r5, r1
 8011738:	d404      	bmi.n	8011744 <uxr_run_session_until_confirm_delivery+0x3c>
 801173a:	4640      	mov	r0, r8
 801173c:	f000 fcfc 	bl	8012138 <uxr_output_streams_confirmed>
 8011740:	2800      	cmp	r0, #0
 8011742:	d0f1      	beq.n	8011728 <uxr_run_session_until_confirm_delivery+0x20>
 8011744:	4640      	mov	r0, r8
 8011746:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801174a:	f000 bcf5 	b.w	8012138 <uxr_output_streams_confirmed>
 801174e:	f106 0808 	add.w	r8, r6, #8
 8011752:	e7f7      	b.n	8011744 <uxr_run_session_until_confirm_delivery+0x3c>

08011754 <uxr_run_session_until_all_status>:
 8011754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011758:	9c08      	ldr	r4, [sp, #32]
 801175a:	4605      	mov	r5, r0
 801175c:	460f      	mov	r7, r1
 801175e:	4690      	mov	r8, r2
 8011760:	461e      	mov	r6, r3
 8011762:	f7ff fc39 	bl	8010fd8 <uxr_flash_output_streams>
 8011766:	b124      	cbz	r4, 8011772 <uxr_run_session_until_all_status+0x1e>
 8011768:	4622      	mov	r2, r4
 801176a:	21ff      	movs	r1, #255	@ 0xff
 801176c:	4630      	mov	r0, r6
 801176e:	f00a fe7f 	bl	801c470 <memset>
 8011772:	e9c5 861d 	strd	r8, r6, [r5, #116]	@ 0x74
 8011776:	67ec      	str	r4, [r5, #124]	@ 0x7c
 8011778:	f000 fd3a 	bl	80121f0 <uxr_millis>
 801177c:	4639      	mov	r1, r7
 801177e:	4681      	mov	r9, r0
 8011780:	4628      	mov	r0, r5
 8011782:	f7ff fe4d 	bl	8011420 <listen_message_reliably>
 8011786:	f000 fd33 	bl	80121f0 <uxr_millis>
 801178a:	eba0 0109 	sub.w	r1, r0, r9
 801178e:	1a79      	subs	r1, r7, r1
 8011790:	b36c      	cbz	r4, 80117ee <uxr_run_session_until_all_status+0x9a>
 8011792:	1e70      	subs	r0, r6, #1
 8011794:	46c6      	mov	lr, r8
 8011796:	1902      	adds	r2, r0, r4
 8011798:	4684      	mov	ip, r0
 801179a:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 801179e:	2bff      	cmp	r3, #255	@ 0xff
 80117a0:	d007      	beq.n	80117b2 <uxr_run_session_until_all_status+0x5e>
 80117a2:	4594      	cmp	ip, r2
 80117a4:	d00f      	beq.n	80117c6 <uxr_run_session_until_all_status+0x72>
 80117a6:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 80117aa:	2bff      	cmp	r3, #255	@ 0xff
 80117ac:	f10e 0e02 	add.w	lr, lr, #2
 80117b0:	d1f7      	bne.n	80117a2 <uxr_run_session_until_all_status+0x4e>
 80117b2:	4594      	cmp	ip, r2
 80117b4:	f8be 3000 	ldrh.w	r3, [lr]
 80117b8:	d014      	beq.n	80117e4 <uxr_run_session_until_all_status+0x90>
 80117ba:	f10e 0e02 	add.w	lr, lr, #2
 80117be:	2b00      	cmp	r3, #0
 80117c0:	d0eb      	beq.n	801179a <uxr_run_session_until_all_status+0x46>
 80117c2:	2900      	cmp	r1, #0
 80117c4:	dcdc      	bgt.n	8011780 <uxr_run_session_until_all_status+0x2c>
 80117c6:	2300      	movs	r3, #0
 80117c8:	67eb      	str	r3, [r5, #124]	@ 0x7c
 80117ca:	e001      	b.n	80117d0 <uxr_run_session_until_all_status+0x7c>
 80117cc:	2b01      	cmp	r3, #1
 80117ce:	d812      	bhi.n	80117f6 <uxr_run_session_until_all_status+0xa2>
 80117d0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80117d4:	4290      	cmp	r0, r2
 80117d6:	d1f9      	bne.n	80117cc <uxr_run_session_until_all_status+0x78>
 80117d8:	2b01      	cmp	r3, #1
 80117da:	bf8c      	ite	hi
 80117dc:	2000      	movhi	r0, #0
 80117de:	2001      	movls	r0, #1
 80117e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80117e4:	2900      	cmp	r1, #0
 80117e6:	ddee      	ble.n	80117c6 <uxr_run_session_until_all_status+0x72>
 80117e8:	2b00      	cmp	r3, #0
 80117ea:	d1c9      	bne.n	8011780 <uxr_run_session_until_all_status+0x2c>
 80117ec:	e7eb      	b.n	80117c6 <uxr_run_session_until_all_status+0x72>
 80117ee:	67ec      	str	r4, [r5, #124]	@ 0x7c
 80117f0:	2001      	movs	r0, #1
 80117f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80117f6:	2000      	movs	r0, #0
 80117f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80117fc:	0000      	movs	r0, r0
	...

08011800 <uxr_sync_session>:
 8011800:	b570      	push	{r4, r5, r6, lr}
 8011802:	b092      	sub	sp, #72	@ 0x48
 8011804:	4604      	mov	r4, r0
 8011806:	460d      	mov	r5, r1
 8011808:	f000 fb5a 	bl	8011ec0 <uxr_session_header_offset>
 801180c:	2214      	movs	r2, #20
 801180e:	eb0d 0102 	add.w	r1, sp, r2
 8011812:	9000      	str	r0, [sp, #0]
 8011814:	2300      	movs	r3, #0
 8011816:	a80a      	add	r0, sp, #40	@ 0x28
 8011818:	f7fc f8ca 	bl	800d9b0 <ucdr_init_buffer_origin_offset>
 801181c:	2300      	movs	r3, #0
 801181e:	2208      	movs	r2, #8
 8011820:	210e      	movs	r1, #14
 8011822:	a80a      	add	r0, sp, #40	@ 0x28
 8011824:	f000 fc9e 	bl	8012164 <uxr_buffer_submessage_header>
 8011828:	f000 fcfc 	bl	8012224 <uxr_nanos>
 801182c:	a318      	add	r3, pc, #96	@ (adr r3, 8011890 <uxr_sync_session+0x90>)
 801182e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011832:	f7ef fa41 	bl	8000cb8 <__aeabi_ldivmod>
 8011836:	a903      	add	r1, sp, #12
 8011838:	e9cd 0203 	strd	r0, r2, [sp, #12]
 801183c:	a80a      	add	r0, sp, #40	@ 0x28
 801183e:	f001 fe77 	bl	8013530 <uxr_serialize_TIMESTAMP_Payload>
 8011842:	2200      	movs	r2, #0
 8011844:	4611      	mov	r1, r2
 8011846:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011848:	4620      	mov	r0, r4
 801184a:	f000 fae5 	bl	8011e18 <uxr_stamp_session_header>
 801184e:	a80a      	add	r0, sp, #40	@ 0x28
 8011850:	f7fc f8ec 	bl	800da2c <ucdr_buffer_length>
 8011854:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011856:	4602      	mov	r2, r0
 8011858:	a905      	add	r1, sp, #20
 801185a:	e9d3 0600 	ldrd	r0, r6, [r3]
 801185e:	47b0      	blx	r6
 8011860:	f000 fcc6 	bl	80121f0 <uxr_millis>
 8011864:	2300      	movs	r3, #0
 8011866:	4606      	mov	r6, r0
 8011868:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 801186c:	4629      	mov	r1, r5
 801186e:	e000      	b.n	8011872 <uxr_sync_session+0x72>
 8011870:	b950      	cbnz	r0, 8011888 <uxr_sync_session+0x88>
 8011872:	4620      	mov	r0, r4
 8011874:	f7ff fdd4 	bl	8011420 <listen_message_reliably>
 8011878:	f000 fcba 	bl	80121f0 <uxr_millis>
 801187c:	1b81      	subs	r1, r0, r6
 801187e:	1a69      	subs	r1, r5, r1
 8011880:	2900      	cmp	r1, #0
 8011882:	f894 00a0 	ldrb.w	r0, [r4, #160]	@ 0xa0
 8011886:	dcf3      	bgt.n	8011870 <uxr_sync_session+0x70>
 8011888:	b012      	add	sp, #72	@ 0x48
 801188a:	bd70      	pop	{r4, r5, r6, pc}
 801188c:	f3af 8000 	nop.w
 8011890:	3b9aca00 	.word	0x3b9aca00
 8011894:	00000000 	.word	0x00000000

08011898 <wait_session_status>:
 8011898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801189c:	4604      	mov	r4, r0
 801189e:	20ff      	movs	r0, #255	@ 0xff
 80118a0:	b09f      	sub	sp, #124	@ 0x7c
 80118a2:	7160      	strb	r0, [r4, #5]
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	f000 80bb 	beq.w	8011a20 <wait_session_status+0x188>
 80118aa:	4692      	mov	sl, r2
 80118ac:	469b      	mov	fp, r3
 80118ae:	f04f 0800 	mov.w	r8, #0
 80118b2:	9105      	str	r1, [sp, #20]
 80118b4:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80118b6:	9905      	ldr	r1, [sp, #20]
 80118b8:	e9d3 0500 	ldrd	r0, r5, [r3]
 80118bc:	4652      	mov	r2, sl
 80118be:	47a8      	blx	r5
 80118c0:	f000 fc96 	bl	80121f0 <uxr_millis>
 80118c4:	2700      	movs	r7, #0
 80118c6:	4605      	mov	r5, r0
 80118c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80118cc:	e009      	b.n	80118e2 <wait_session_status+0x4a>
 80118ce:	f000 fc8f 	bl	80121f0 <uxr_millis>
 80118d2:	1b43      	subs	r3, r0, r5
 80118d4:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 80118d8:	2b00      	cmp	r3, #0
 80118da:	7962      	ldrb	r2, [r4, #5]
 80118dc:	dd3d      	ble.n	801195a <wait_session_status+0xc2>
 80118de:	2aff      	cmp	r2, #255	@ 0xff
 80118e0:	d13b      	bne.n	801195a <wait_session_status+0xc2>
 80118e2:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 80118e4:	a90a      	add	r1, sp, #40	@ 0x28
 80118e6:	6896      	ldr	r6, [r2, #8]
 80118e8:	6810      	ldr	r0, [r2, #0]
 80118ea:	aa0b      	add	r2, sp, #44	@ 0x2c
 80118ec:	47b0      	blx	r6
 80118ee:	2800      	cmp	r0, #0
 80118f0:	d0ed      	beq.n	80118ce <wait_session_status+0x36>
 80118f2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	@ 0x28
 80118f6:	a80e      	add	r0, sp, #56	@ 0x38
 80118f8:	f7fc f86c 	bl	800d9d4 <ucdr_init_buffer>
 80118fc:	f10d 0326 	add.w	r3, sp, #38	@ 0x26
 8011900:	aa09      	add	r2, sp, #36	@ 0x24
 8011902:	a90e      	add	r1, sp, #56	@ 0x38
 8011904:	4620      	mov	r0, r4
 8011906:	f88d 7024 	strb.w	r7, [sp, #36]	@ 0x24
 801190a:	f000 fa9b 	bl	8011e44 <uxr_read_session_header>
 801190e:	2800      	cmp	r0, #0
 8011910:	d0dd      	beq.n	80118ce <wait_session_status+0x36>
 8011912:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 8011916:	2100      	movs	r1, #0
 8011918:	f000 fb24 	bl	8011f64 <uxr_stream_id_from_raw>
 801191c:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 8011920:	9304      	str	r3, [sp, #16]
 8011922:	f3c0 4907 	ubfx	r9, r0, #16, #8
 8011926:	b2c3      	uxtb	r3, r0
 8011928:	f1b9 0f01 	cmp.w	r9, #1
 801192c:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
 8011930:	9303      	str	r3, [sp, #12]
 8011932:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8011936:	d05d      	beq.n	80119f4 <wait_session_status+0x15c>
 8011938:	f1b9 0f02 	cmp.w	r9, #2
 801193c:	d01a      	beq.n	8011974 <wait_session_status+0xdc>
 801193e:	f1b9 0f00 	cmp.w	r9, #0
 8011942:	d1c4      	bne.n	80118ce <wait_session_status+0x36>
 8011944:	4649      	mov	r1, r9
 8011946:	4648      	mov	r0, r9
 8011948:	f000 fb0c 	bl	8011f64 <uxr_stream_id_from_raw>
 801194c:	a90e      	add	r1, sp, #56	@ 0x38
 801194e:	4602      	mov	r2, r0
 8011950:	900d      	str	r0, [sp, #52]	@ 0x34
 8011952:	4620      	mov	r0, r4
 8011954:	f7ff fbf4 	bl	8011140 <read_submessage_list>
 8011958:	e7b9      	b.n	80118ce <wait_session_status+0x36>
 801195a:	f108 0801 	add.w	r8, r8, #1
 801195e:	45c3      	cmp	fp, r8
 8011960:	d001      	beq.n	8011966 <wait_session_status+0xce>
 8011962:	2aff      	cmp	r2, #255	@ 0xff
 8011964:	d0a6      	beq.n	80118b4 <wait_session_status+0x1c>
 8011966:	f1b2 00ff 	subs.w	r0, r2, #255	@ 0xff
 801196a:	bf18      	it	ne
 801196c:	2001      	movne	r0, #1
 801196e:	b01f      	add	sp, #124	@ 0x7c
 8011970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011974:	4631      	mov	r1, r6
 8011976:	f104 0008 	add.w	r0, r4, #8
 801197a:	f000 fbd3 	bl	8012124 <uxr_get_input_reliable_stream>
 801197e:	9006      	str	r0, [sp, #24]
 8011980:	2800      	cmp	r0, #0
 8011982:	d031      	beq.n	80119e8 <wait_session_status+0x150>
 8011984:	aa0e      	add	r2, sp, #56	@ 0x38
 8011986:	4610      	mov	r0, r2
 8011988:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 801198a:	9207      	str	r2, [sp, #28]
 801198c:	f7fc f852 	bl	800da34 <ucdr_buffer_remaining>
 8011990:	4603      	mov	r3, r0
 8011992:	f10d 0025 	add.w	r0, sp, #37	@ 0x25
 8011996:	9000      	str	r0, [sp, #0]
 8011998:	9a07      	ldr	r2, [sp, #28]
 801199a:	9904      	ldr	r1, [sp, #16]
 801199c:	9806      	ldr	r0, [sp, #24]
 801199e:	f007 fe1d 	bl	80195dc <uxr_receive_reliable_message>
 80119a2:	b308      	cbz	r0, 80119e8 <wait_session_status+0x150>
 80119a4:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	d041      	beq.n	8011a30 <wait_session_status+0x198>
 80119ac:	f8cd 8010 	str.w	r8, [sp, #16]
 80119b0:	9507      	str	r5, [sp, #28]
 80119b2:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80119b6:	9d06      	ldr	r5, [sp, #24]
 80119b8:	f04f 0902 	mov.w	r9, #2
 80119bc:	e00a      	b.n	80119d4 <wait_session_status+0x13c>
 80119be:	f88d 8034 	strb.w	r8, [sp, #52]	@ 0x34
 80119c2:	f88d 6035 	strb.w	r6, [sp, #53]	@ 0x35
 80119c6:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 80119ca:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80119cc:	a916      	add	r1, sp, #88	@ 0x58
 80119ce:	4620      	mov	r0, r4
 80119d0:	f7ff fbb6 	bl	8011140 <read_submessage_list>
 80119d4:	2204      	movs	r2, #4
 80119d6:	a916      	add	r1, sp, #88	@ 0x58
 80119d8:	4628      	mov	r0, r5
 80119da:	f007 fe79 	bl	80196d0 <uxr_next_input_reliable_buffer_available>
 80119de:	2800      	cmp	r0, #0
 80119e0:	d1ed      	bne.n	80119be <wait_session_status+0x126>
 80119e2:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80119e6:	9d07      	ldr	r5, [sp, #28]
 80119e8:	9903      	ldr	r1, [sp, #12]
 80119ea:	4632      	mov	r2, r6
 80119ec:	4620      	mov	r0, r4
 80119ee:	f7ff fa4b 	bl	8010e88 <write_submessage_acknack.isra.0>
 80119f2:	e76c      	b.n	80118ce <wait_session_status+0x36>
 80119f4:	4631      	mov	r1, r6
 80119f6:	f104 0008 	add.w	r0, r4, #8
 80119fa:	f000 fb89 	bl	8012110 <uxr_get_input_best_effort_stream>
 80119fe:	2800      	cmp	r0, #0
 8011a00:	f43f af65 	beq.w	80118ce <wait_session_status+0x36>
 8011a04:	9904      	ldr	r1, [sp, #16]
 8011a06:	f007 fd59 	bl	80194bc <uxr_receive_best_effort_message>
 8011a0a:	2800      	cmp	r0, #0
 8011a0c:	f43f af5f 	beq.w	80118ce <wait_session_status+0x36>
 8011a10:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 8011a14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011a16:	a90e      	add	r1, sp, #56	@ 0x38
 8011a18:	4620      	mov	r0, r4
 8011a1a:	f7ff fb91 	bl	8011140 <read_submessage_list>
 8011a1e:	e756      	b.n	80118ce <wait_session_status+0x36>
 8011a20:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011a22:	e9d3 0400 	ldrd	r0, r4, [r3]
 8011a26:	47a0      	blx	r4
 8011a28:	2001      	movs	r0, #1
 8011a2a:	b01f      	add	sp, #124	@ 0x7c
 8011a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a30:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 8011a34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011a36:	a90e      	add	r1, sp, #56	@ 0x38
 8011a38:	4620      	mov	r0, r4
 8011a3a:	f7ff fb81 	bl	8011140 <read_submessage_list>
 8011a3e:	e7b5      	b.n	80119ac <wait_session_status+0x114>

08011a40 <uxr_delete_session_retries>:
 8011a40:	b530      	push	{r4, r5, lr}
 8011a42:	b08f      	sub	sp, #60	@ 0x3c
 8011a44:	4604      	mov	r4, r0
 8011a46:	460d      	mov	r5, r1
 8011a48:	f000 fa3a 	bl	8011ec0 <uxr_session_header_offset>
 8011a4c:	2300      	movs	r3, #0
 8011a4e:	2210      	movs	r2, #16
 8011a50:	9000      	str	r0, [sp, #0]
 8011a52:	a902      	add	r1, sp, #8
 8011a54:	a806      	add	r0, sp, #24
 8011a56:	f7fb ffab 	bl	800d9b0 <ucdr_init_buffer_origin_offset>
 8011a5a:	a906      	add	r1, sp, #24
 8011a5c:	4620      	mov	r0, r4
 8011a5e:	f000 f981 	bl	8011d64 <uxr_buffer_delete_session>
 8011a62:	2200      	movs	r2, #0
 8011a64:	4611      	mov	r1, r2
 8011a66:	9b06      	ldr	r3, [sp, #24]
 8011a68:	4620      	mov	r0, r4
 8011a6a:	f000 f9d5 	bl	8011e18 <uxr_stamp_session_header>
 8011a6e:	a806      	add	r0, sp, #24
 8011a70:	f7fb ffdc 	bl	800da2c <ucdr_buffer_length>
 8011a74:	462b      	mov	r3, r5
 8011a76:	4602      	mov	r2, r0
 8011a78:	a902      	add	r1, sp, #8
 8011a7a:	4620      	mov	r0, r4
 8011a7c:	f7ff ff0c 	bl	8011898 <wait_session_status>
 8011a80:	b118      	cbz	r0, 8011a8a <uxr_delete_session_retries+0x4a>
 8011a82:	7960      	ldrb	r0, [r4, #5]
 8011a84:	fab0 f080 	clz	r0, r0
 8011a88:	0940      	lsrs	r0, r0, #5
 8011a8a:	b00f      	add	sp, #60	@ 0x3c
 8011a8c:	bd30      	pop	{r4, r5, pc}
 8011a8e:	bf00      	nop

08011a90 <uxr_create_session>:
 8011a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a94:	f100 0308 	add.w	r3, r0, #8
 8011a98:	b0ab      	sub	sp, #172	@ 0xac
 8011a9a:	4604      	mov	r4, r0
 8011a9c:	4618      	mov	r0, r3
 8011a9e:	9303      	str	r3, [sp, #12]
 8011aa0:	f000 fa86 	bl	8011fb0 <uxr_reset_stream_storage>
 8011aa4:	4620      	mov	r0, r4
 8011aa6:	f000 fa0b 	bl	8011ec0 <uxr_session_header_offset>
 8011aaa:	2300      	movs	r3, #0
 8011aac:	9000      	str	r0, [sp, #0]
 8011aae:	221c      	movs	r2, #28
 8011ab0:	a90b      	add	r1, sp, #44	@ 0x2c
 8011ab2:	a812      	add	r0, sp, #72	@ 0x48
 8011ab4:	f7fb ff7c 	bl	800d9b0 <ucdr_init_buffer_origin_offset>
 8011ab8:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011aba:	8a1a      	ldrh	r2, [r3, #16]
 8011abc:	3a04      	subs	r2, #4
 8011abe:	b292      	uxth	r2, r2
 8011ac0:	a912      	add	r1, sp, #72	@ 0x48
 8011ac2:	4620      	mov	r0, r4
 8011ac4:	f000 f924 	bl	8011d10 <uxr_buffer_create_session>
 8011ac8:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8011aca:	4620      	mov	r0, r4
 8011acc:	f000 f990 	bl	8011df0 <uxr_stamp_create_session_header>
 8011ad0:	a812      	add	r0, sp, #72	@ 0x48
 8011ad2:	f7fb ffab 	bl	800da2c <ucdr_buffer_length>
 8011ad6:	23ff      	movs	r3, #255	@ 0xff
 8011ad8:	4683      	mov	fp, r0
 8011ada:	7163      	strb	r3, [r4, #5]
 8011adc:	f04f 080a 	mov.w	r8, #10
 8011ae0:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011ae2:	465a      	mov	r2, fp
 8011ae4:	e9d3 0500 	ldrd	r0, r5, [r3]
 8011ae8:	a90b      	add	r1, sp, #44	@ 0x2c
 8011aea:	47a8      	blx	r5
 8011aec:	f000 fb80 	bl	80121f0 <uxr_millis>
 8011af0:	2700      	movs	r7, #0
 8011af2:	4605      	mov	r5, r0
 8011af4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8011af8:	e009      	b.n	8011b0e <uxr_create_session+0x7e>
 8011afa:	f000 fb79 	bl	80121f0 <uxr_millis>
 8011afe:	1b43      	subs	r3, r0, r5
 8011b00:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 8011b04:	2b00      	cmp	r3, #0
 8011b06:	7962      	ldrb	r2, [r4, #5]
 8011b08:	dd3d      	ble.n	8011b86 <uxr_create_session+0xf6>
 8011b0a:	2aff      	cmp	r2, #255	@ 0xff
 8011b0c:	d13b      	bne.n	8011b86 <uxr_create_session+0xf6>
 8011b0e:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8011b10:	a907      	add	r1, sp, #28
 8011b12:	6896      	ldr	r6, [r2, #8]
 8011b14:	6810      	ldr	r0, [r2, #0]
 8011b16:	aa08      	add	r2, sp, #32
 8011b18:	47b0      	blx	r6
 8011b1a:	2800      	cmp	r0, #0
 8011b1c:	d0ed      	beq.n	8011afa <uxr_create_session+0x6a>
 8011b1e:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8011b22:	a81a      	add	r0, sp, #104	@ 0x68
 8011b24:	f7fb ff56 	bl	800d9d4 <ucdr_init_buffer>
 8011b28:	f10d 031a 	add.w	r3, sp, #26
 8011b2c:	aa06      	add	r2, sp, #24
 8011b2e:	a91a      	add	r1, sp, #104	@ 0x68
 8011b30:	4620      	mov	r0, r4
 8011b32:	f88d 7018 	strb.w	r7, [sp, #24]
 8011b36:	f000 f985 	bl	8011e44 <uxr_read_session_header>
 8011b3a:	2800      	cmp	r0, #0
 8011b3c:	d0dd      	beq.n	8011afa <uxr_create_session+0x6a>
 8011b3e:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8011b42:	2100      	movs	r1, #0
 8011b44:	f000 fa0e 	bl	8011f64 <uxr_stream_id_from_raw>
 8011b48:	f3c0 4907 	ubfx	r9, r0, #16, #8
 8011b4c:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 8011b50:	9302      	str	r3, [sp, #8]
 8011b52:	f1b9 0f01 	cmp.w	r9, #1
 8011b56:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8011b5a:	fa5f fa80 	uxtb.w	sl, r0
 8011b5e:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8011b62:	d056      	beq.n	8011c12 <uxr_create_session+0x182>
 8011b64:	f1b9 0f02 	cmp.w	r9, #2
 8011b68:	d018      	beq.n	8011b9c <uxr_create_session+0x10c>
 8011b6a:	f1b9 0f00 	cmp.w	r9, #0
 8011b6e:	d1c4      	bne.n	8011afa <uxr_create_session+0x6a>
 8011b70:	4649      	mov	r1, r9
 8011b72:	4648      	mov	r0, r9
 8011b74:	f000 f9f6 	bl	8011f64 <uxr_stream_id_from_raw>
 8011b78:	a91a      	add	r1, sp, #104	@ 0x68
 8011b7a:	4602      	mov	r2, r0
 8011b7c:	900a      	str	r0, [sp, #40]	@ 0x28
 8011b7e:	4620      	mov	r0, r4
 8011b80:	f7ff fade 	bl	8011140 <read_submessage_list>
 8011b84:	e7b9      	b.n	8011afa <uxr_create_session+0x6a>
 8011b86:	f1b8 0801 	subs.w	r8, r8, #1
 8011b8a:	d001      	beq.n	8011b90 <uxr_create_session+0x100>
 8011b8c:	2aff      	cmp	r2, #255	@ 0xff
 8011b8e:	d0a7      	beq.n	8011ae0 <uxr_create_session+0x50>
 8011b90:	2a00      	cmp	r2, #0
 8011b92:	d05b      	beq.n	8011c4c <uxr_create_session+0x1bc>
 8011b94:	2000      	movs	r0, #0
 8011b96:	b02b      	add	sp, #172	@ 0xac
 8011b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b9c:	9803      	ldr	r0, [sp, #12]
 8011b9e:	4631      	mov	r1, r6
 8011ba0:	f000 fac0 	bl	8012124 <uxr_get_input_reliable_stream>
 8011ba4:	9004      	str	r0, [sp, #16]
 8011ba6:	b370      	cbz	r0, 8011c06 <uxr_create_session+0x176>
 8011ba8:	aa1a      	add	r2, sp, #104	@ 0x68
 8011baa:	4610      	mov	r0, r2
 8011bac:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8011bae:	9205      	str	r2, [sp, #20]
 8011bb0:	f7fb ff40 	bl	800da34 <ucdr_buffer_remaining>
 8011bb4:	4603      	mov	r3, r0
 8011bb6:	f10d 0019 	add.w	r0, sp, #25
 8011bba:	9000      	str	r0, [sp, #0]
 8011bbc:	9a05      	ldr	r2, [sp, #20]
 8011bbe:	9902      	ldr	r1, [sp, #8]
 8011bc0:	9804      	ldr	r0, [sp, #16]
 8011bc2:	f007 fd0b 	bl	80195dc <uxr_receive_reliable_message>
 8011bc6:	b1f0      	cbz	r0, 8011c06 <uxr_create_session+0x176>
 8011bc8:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d035      	beq.n	8011c3c <uxr_create_session+0x1ac>
 8011bd0:	f8cd b008 	str.w	fp, [sp, #8]
 8011bd4:	f04f 0902 	mov.w	r9, #2
 8011bd8:	f8dd b010 	ldr.w	fp, [sp, #16]
 8011bdc:	e00a      	b.n	8011bf4 <uxr_create_session+0x164>
 8011bde:	f88d a028 	strb.w	sl, [sp, #40]	@ 0x28
 8011be2:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 8011be6:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 8011bea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011bec:	a922      	add	r1, sp, #136	@ 0x88
 8011bee:	4620      	mov	r0, r4
 8011bf0:	f7ff faa6 	bl	8011140 <read_submessage_list>
 8011bf4:	2204      	movs	r2, #4
 8011bf6:	a922      	add	r1, sp, #136	@ 0x88
 8011bf8:	4658      	mov	r0, fp
 8011bfa:	f007 fd69 	bl	80196d0 <uxr_next_input_reliable_buffer_available>
 8011bfe:	2800      	cmp	r0, #0
 8011c00:	d1ed      	bne.n	8011bde <uxr_create_session+0x14e>
 8011c02:	f8dd b008 	ldr.w	fp, [sp, #8]
 8011c06:	4632      	mov	r2, r6
 8011c08:	4651      	mov	r1, sl
 8011c0a:	4620      	mov	r0, r4
 8011c0c:	f7ff f93c 	bl	8010e88 <write_submessage_acknack.isra.0>
 8011c10:	e773      	b.n	8011afa <uxr_create_session+0x6a>
 8011c12:	9803      	ldr	r0, [sp, #12]
 8011c14:	4631      	mov	r1, r6
 8011c16:	f000 fa7b 	bl	8012110 <uxr_get_input_best_effort_stream>
 8011c1a:	2800      	cmp	r0, #0
 8011c1c:	f43f af6d 	beq.w	8011afa <uxr_create_session+0x6a>
 8011c20:	9902      	ldr	r1, [sp, #8]
 8011c22:	f007 fc4b 	bl	80194bc <uxr_receive_best_effort_message>
 8011c26:	2800      	cmp	r0, #0
 8011c28:	f43f af67 	beq.w	8011afa <uxr_create_session+0x6a>
 8011c2c:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 8011c30:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011c32:	a91a      	add	r1, sp, #104	@ 0x68
 8011c34:	4620      	mov	r0, r4
 8011c36:	f7ff fa83 	bl	8011140 <read_submessage_list>
 8011c3a:	e75e      	b.n	8011afa <uxr_create_session+0x6a>
 8011c3c:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 8011c40:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011c42:	a91a      	add	r1, sp, #104	@ 0x68
 8011c44:	4620      	mov	r0, r4
 8011c46:	f7ff fa7b 	bl	8011140 <read_submessage_list>
 8011c4a:	e7c1      	b.n	8011bd0 <uxr_create_session+0x140>
 8011c4c:	9803      	ldr	r0, [sp, #12]
 8011c4e:	f000 f9af 	bl	8011fb0 <uxr_reset_stream_storage>
 8011c52:	2001      	movs	r0, #1
 8011c54:	b02b      	add	sp, #172	@ 0xac
 8011c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c5a:	bf00      	nop

08011c5c <uxr_prepare_stream_to_write_submessage>:
 8011c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c60:	b082      	sub	sp, #8
 8011c62:	4606      	mov	r6, r0
 8011c64:	4610      	mov	r0, r2
 8011c66:	4614      	mov	r4, r2
 8011c68:	9101      	str	r1, [sp, #4]
 8011c6a:	461f      	mov	r7, r3
 8011c6c:	f3c1 2507 	ubfx	r5, r1, #8, #8
 8011c70:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 8011c74:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 8011c78:	f000 fab4 	bl	80121e4 <uxr_submessage_padding>
 8011c7c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8011c80:	1d21      	adds	r1, r4, #4
 8011c82:	2b01      	cmp	r3, #1
 8011c84:	eb01 0a00 	add.w	sl, r1, r0
 8011c88:	d012      	beq.n	8011cb0 <uxr_prepare_stream_to_write_submessage+0x54>
 8011c8a:	2b02      	cmp	r3, #2
 8011c8c:	d003      	beq.n	8011c96 <uxr_prepare_stream_to_write_submessage+0x3a>
 8011c8e:	2000      	movs	r0, #0
 8011c90:	b002      	add	sp, #8
 8011c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c96:	4629      	mov	r1, r5
 8011c98:	f106 0008 	add.w	r0, r6, #8
 8011c9c:	f000 fa2e 	bl	80120fc <uxr_get_output_reliable_stream>
 8011ca0:	2800      	cmp	r0, #0
 8011ca2:	d0f4      	beq.n	8011c8e <uxr_prepare_stream_to_write_submessage+0x32>
 8011ca4:	4651      	mov	r1, sl
 8011ca6:	463a      	mov	r2, r7
 8011ca8:	f007 fec8 	bl	8019a3c <uxr_prepare_reliable_buffer_to_write>
 8011cac:	b968      	cbnz	r0, 8011cca <uxr_prepare_stream_to_write_submessage+0x6e>
 8011cae:	e7ee      	b.n	8011c8e <uxr_prepare_stream_to_write_submessage+0x32>
 8011cb0:	4629      	mov	r1, r5
 8011cb2:	f106 0008 	add.w	r0, r6, #8
 8011cb6:	f000 fa19 	bl	80120ec <uxr_get_output_best_effort_stream>
 8011cba:	2800      	cmp	r0, #0
 8011cbc:	d0e7      	beq.n	8011c8e <uxr_prepare_stream_to_write_submessage+0x32>
 8011cbe:	4651      	mov	r1, sl
 8011cc0:	463a      	mov	r2, r7
 8011cc2:	f007 fded 	bl	80198a0 <uxr_prepare_best_effort_buffer_to_write>
 8011cc6:	2800      	cmp	r0, #0
 8011cc8:	d0e1      	beq.n	8011c8e <uxr_prepare_stream_to_write_submessage+0x32>
 8011cca:	464b      	mov	r3, r9
 8011ccc:	b2a2      	uxth	r2, r4
 8011cce:	4641      	mov	r1, r8
 8011cd0:	4638      	mov	r0, r7
 8011cd2:	f000 fa47 	bl	8012164 <uxr_buffer_submessage_header>
 8011cd6:	2001      	movs	r0, #1
 8011cd8:	b002      	add	sp, #8
 8011cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011cde:	bf00      	nop

08011ce0 <uxr_init_session_info>:
 8011ce0:	2300      	movs	r3, #0
 8011ce2:	f361 0307 	bfi	r3, r1, #0, #8
 8011ce6:	0e11      	lsrs	r1, r2, #24
 8011ce8:	f361 230f 	bfi	r3, r1, #8, #8
 8011cec:	f3c2 4107 	ubfx	r1, r2, #16, #8
 8011cf0:	f361 4317 	bfi	r3, r1, #16, #8
 8011cf4:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8011cf8:	f361 631f 	bfi	r3, r1, #24, #8
 8011cfc:	f04f 0c09 	mov.w	ip, #9
 8011d00:	21ff      	movs	r1, #255	@ 0xff
 8011d02:	6003      	str	r3, [r0, #0]
 8011d04:	7102      	strb	r2, [r0, #4]
 8011d06:	f8a0 c006 	strh.w	ip, [r0, #6]
 8011d0a:	7141      	strb	r1, [r0, #5]
 8011d0c:	4770      	bx	lr
 8011d0e:	bf00      	nop

08011d10 <uxr_buffer_create_session>:
 8011d10:	b530      	push	{r4, r5, lr}
 8011d12:	4d13      	ldr	r5, [pc, #76]	@ (8011d60 <uxr_buffer_create_session+0x50>)
 8011d14:	b089      	sub	sp, #36	@ 0x24
 8011d16:	2300      	movs	r3, #0
 8011d18:	9307      	str	r3, [sp, #28]
 8011d1a:	f8ad 201c 	strh.w	r2, [sp, #28]
 8011d1e:	682a      	ldr	r2, [r5, #0]
 8011d20:	9200      	str	r2, [sp, #0]
 8011d22:	460c      	mov	r4, r1
 8011d24:	2201      	movs	r2, #1
 8011d26:	88a9      	ldrh	r1, [r5, #4]
 8011d28:	9301      	str	r3, [sp, #4]
 8011d2a:	80c2      	strh	r2, [r0, #6]
 8011d2c:	f8ad 1006 	strh.w	r1, [sp, #6]
 8011d30:	f8d0 1001 	ldr.w	r1, [r0, #1]
 8011d34:	7800      	ldrb	r0, [r0, #0]
 8011d36:	9303      	str	r3, [sp, #12]
 8011d38:	f88d 2004 	strb.w	r2, [sp, #4]
 8011d3c:	9102      	str	r1, [sp, #8]
 8011d3e:	2210      	movs	r2, #16
 8011d40:	4619      	mov	r1, r3
 8011d42:	f88d 000c 	strb.w	r0, [sp, #12]
 8011d46:	4620      	mov	r0, r4
 8011d48:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8011d4c:	9306      	str	r3, [sp, #24]
 8011d4e:	f000 fa09 	bl	8012164 <uxr_buffer_submessage_header>
 8011d52:	4669      	mov	r1, sp
 8011d54:	4620      	mov	r0, r4
 8011d56:	f001 fa29 	bl	80131ac <uxr_serialize_CREATE_CLIENT_Payload>
 8011d5a:	b009      	add	sp, #36	@ 0x24
 8011d5c:	bd30      	pop	{r4, r5, pc}
 8011d5e:	bf00      	nop
 8011d60:	0801ec44 	.word	0x0801ec44

08011d64 <uxr_buffer_delete_session>:
 8011d64:	b510      	push	{r4, lr}
 8011d66:	4a0c      	ldr	r2, [pc, #48]	@ (8011d98 <uxr_buffer_delete_session+0x34>)
 8011d68:	b082      	sub	sp, #8
 8011d6a:	460c      	mov	r4, r1
 8011d6c:	2302      	movs	r3, #2
 8011d6e:	8911      	ldrh	r1, [r2, #8]
 8011d70:	80c3      	strh	r3, [r0, #6]
 8011d72:	f44f 7c00 	mov.w	ip, #512	@ 0x200
 8011d76:	2300      	movs	r3, #0
 8011d78:	2204      	movs	r2, #4
 8011d7a:	f8ad 1006 	strh.w	r1, [sp, #6]
 8011d7e:	4620      	mov	r0, r4
 8011d80:	2103      	movs	r1, #3
 8011d82:	f8ad c004 	strh.w	ip, [sp, #4]
 8011d86:	f000 f9ed 	bl	8012164 <uxr_buffer_submessage_header>
 8011d8a:	a901      	add	r1, sp, #4
 8011d8c:	4620      	mov	r0, r4
 8011d8e:	f001 fab1 	bl	80132f4 <uxr_serialize_DELETE_Payload>
 8011d92:	b002      	add	sp, #8
 8011d94:	bd10      	pop	{r4, pc}
 8011d96:	bf00      	nop
 8011d98:	0801ec44 	.word	0x0801ec44

08011d9c <uxr_read_create_session_status>:
 8011d9c:	b510      	push	{r4, lr}
 8011d9e:	460b      	mov	r3, r1
 8011da0:	b088      	sub	sp, #32
 8011da2:	4604      	mov	r4, r0
 8011da4:	a901      	add	r1, sp, #4
 8011da6:	4618      	mov	r0, r3
 8011da8:	f001 fab4 	bl	8013314 <uxr_deserialize_STATUS_AGENT_Payload>
 8011dac:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8011db0:	7163      	strb	r3, [r4, #5]
 8011db2:	b008      	add	sp, #32
 8011db4:	bd10      	pop	{r4, pc}
 8011db6:	bf00      	nop

08011db8 <uxr_read_delete_session_status>:
 8011db8:	b510      	push	{r4, lr}
 8011dba:	460b      	mov	r3, r1
 8011dbc:	b082      	sub	sp, #8
 8011dbe:	4604      	mov	r4, r0
 8011dc0:	4669      	mov	r1, sp
 8011dc2:	4618      	mov	r0, r3
 8011dc4:	f001 fad6 	bl	8013374 <uxr_deserialize_STATUS_Payload>
 8011dc8:	88e3      	ldrh	r3, [r4, #6]
 8011dca:	2b02      	cmp	r3, #2
 8011dcc:	d001      	beq.n	8011dd2 <uxr_read_delete_session_status+0x1a>
 8011dce:	b002      	add	sp, #8
 8011dd0:	bd10      	pop	{r4, pc}
 8011dd2:	f10d 0002 	add.w	r0, sp, #2
 8011dd6:	f7fe ffdf 	bl	8010d98 <uxr_object_id_from_raw>
 8011dda:	f8bd 3000 	ldrh.w	r3, [sp]
 8011dde:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011de2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011de6:	bf08      	it	eq
 8011de8:	7162      	strbeq	r2, [r4, #5]
 8011dea:	b002      	add	sp, #8
 8011dec:	bd10      	pop	{r4, pc}
 8011dee:	bf00      	nop

08011df0 <uxr_stamp_create_session_header>:
 8011df0:	b510      	push	{r4, lr}
 8011df2:	2208      	movs	r2, #8
 8011df4:	b08a      	sub	sp, #40	@ 0x28
 8011df6:	4604      	mov	r4, r0
 8011df8:	eb0d 0002 	add.w	r0, sp, r2
 8011dfc:	f7fb fdea 	bl	800d9d4 <ucdr_init_buffer>
 8011e00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011e04:	9400      	str	r4, [sp, #0]
 8011e06:	2300      	movs	r3, #0
 8011e08:	461a      	mov	r2, r3
 8011e0a:	a802      	add	r0, sp, #8
 8011e0c:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8011e10:	f000 fba6 	bl	8012560 <uxr_serialize_message_header>
 8011e14:	b00a      	add	sp, #40	@ 0x28
 8011e16:	bd10      	pop	{r4, pc}

08011e18 <uxr_stamp_session_header>:
 8011e18:	b570      	push	{r4, r5, r6, lr}
 8011e1a:	4604      	mov	r4, r0
 8011e1c:	b08a      	sub	sp, #40	@ 0x28
 8011e1e:	4616      	mov	r6, r2
 8011e20:	2208      	movs	r2, #8
 8011e22:	eb0d 0002 	add.w	r0, sp, r2
 8011e26:	460d      	mov	r5, r1
 8011e28:	4619      	mov	r1, r3
 8011e2a:	f7fb fdd3 	bl	800d9d4 <ucdr_init_buffer>
 8011e2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011e32:	9400      	str	r4, [sp, #0]
 8011e34:	4633      	mov	r3, r6
 8011e36:	462a      	mov	r2, r5
 8011e38:	a802      	add	r0, sp, #8
 8011e3a:	f000 fb91 	bl	8012560 <uxr_serialize_message_header>
 8011e3e:	b00a      	add	sp, #40	@ 0x28
 8011e40:	bd70      	pop	{r4, r5, r6, pc}
 8011e42:	bf00      	nop

08011e44 <uxr_read_session_header>:
 8011e44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e46:	4607      	mov	r7, r0
 8011e48:	b085      	sub	sp, #20
 8011e4a:	4608      	mov	r0, r1
 8011e4c:	460c      	mov	r4, r1
 8011e4e:	4615      	mov	r5, r2
 8011e50:	461e      	mov	r6, r3
 8011e52:	f7fb fdef 	bl	800da34 <ucdr_buffer_remaining>
 8011e56:	2808      	cmp	r0, #8
 8011e58:	d802      	bhi.n	8011e60 <uxr_read_session_header+0x1c>
 8011e5a:	2000      	movs	r0, #0
 8011e5c:	b005      	add	sp, #20
 8011e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e60:	ab03      	add	r3, sp, #12
 8011e62:	9300      	str	r3, [sp, #0]
 8011e64:	462a      	mov	r2, r5
 8011e66:	4633      	mov	r3, r6
 8011e68:	f10d 010b 	add.w	r1, sp, #11
 8011e6c:	4620      	mov	r0, r4
 8011e6e:	f000 fb95 	bl	801259c <uxr_deserialize_message_header>
 8011e72:	783a      	ldrb	r2, [r7, #0]
 8011e74:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8011e78:	4293      	cmp	r3, r2
 8011e7a:	d1ee      	bne.n	8011e5a <uxr_read_session_header+0x16>
 8011e7c:	061b      	lsls	r3, r3, #24
 8011e7e:	d41c      	bmi.n	8011eba <uxr_read_session_header+0x76>
 8011e80:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8011e84:	787b      	ldrb	r3, [r7, #1]
 8011e86:	429a      	cmp	r2, r3
 8011e88:	d003      	beq.n	8011e92 <uxr_read_session_header+0x4e>
 8011e8a:	2001      	movs	r0, #1
 8011e8c:	f080 0001 	eor.w	r0, r0, #1
 8011e90:	e7e4      	b.n	8011e5c <uxr_read_session_header+0x18>
 8011e92:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8011e96:	78bb      	ldrb	r3, [r7, #2]
 8011e98:	429a      	cmp	r2, r3
 8011e9a:	f107 0102 	add.w	r1, r7, #2
 8011e9e:	d1f4      	bne.n	8011e8a <uxr_read_session_header+0x46>
 8011ea0:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8011ea4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011ea8:	429a      	cmp	r2, r3
 8011eaa:	d1ee      	bne.n	8011e8a <uxr_read_session_header+0x46>
 8011eac:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8011eb0:	784b      	ldrb	r3, [r1, #1]
 8011eb2:	429a      	cmp	r2, r3
 8011eb4:	d1e9      	bne.n	8011e8a <uxr_read_session_header+0x46>
 8011eb6:	2000      	movs	r0, #0
 8011eb8:	e7e8      	b.n	8011e8c <uxr_read_session_header+0x48>
 8011eba:	2001      	movs	r0, #1
 8011ebc:	e7ce      	b.n	8011e5c <uxr_read_session_header+0x18>
 8011ebe:	bf00      	nop

08011ec0 <uxr_session_header_offset>:
 8011ec0:	f990 3000 	ldrsb.w	r3, [r0]
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	bfb4      	ite	lt
 8011ec8:	2004      	movlt	r0, #4
 8011eca:	2008      	movge	r0, #8
 8011ecc:	4770      	bx	lr
 8011ece:	bf00      	nop

08011ed0 <uxr_init_base_object_request>:
 8011ed0:	b510      	push	{r4, lr}
 8011ed2:	88c3      	ldrh	r3, [r0, #6]
 8011ed4:	b082      	sub	sp, #8
 8011ed6:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 8011eda:	9101      	str	r1, [sp, #4]
 8011edc:	f1a3 010a 	sub.w	r1, r3, #10
 8011ee0:	b289      	uxth	r1, r1
 8011ee2:	42a1      	cmp	r1, r4
 8011ee4:	d80e      	bhi.n	8011f04 <uxr_init_base_object_request+0x34>
 8011ee6:	3301      	adds	r3, #1
 8011ee8:	b29c      	uxth	r4, r3
 8011eea:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8011eee:	b2db      	uxtb	r3, r3
 8011ef0:	80c4      	strh	r4, [r0, #6]
 8011ef2:	9801      	ldr	r0, [sp, #4]
 8011ef4:	7011      	strb	r1, [r2, #0]
 8011ef6:	7053      	strb	r3, [r2, #1]
 8011ef8:	1c91      	adds	r1, r2, #2
 8011efa:	f7fe ff61 	bl	8010dc0 <uxr_object_id_to_raw>
 8011efe:	4620      	mov	r0, r4
 8011f00:	b002      	add	sp, #8
 8011f02:	bd10      	pop	{r4, pc}
 8011f04:	230a      	movs	r3, #10
 8011f06:	2100      	movs	r1, #0
 8011f08:	461c      	mov	r4, r3
 8011f0a:	e7f1      	b.n	8011ef0 <uxr_init_base_object_request+0x20>

08011f0c <uxr_parse_base_object_request>:
 8011f0c:	b570      	push	{r4, r5, r6, lr}
 8011f0e:	4604      	mov	r4, r0
 8011f10:	3002      	adds	r0, #2
 8011f12:	460d      	mov	r5, r1
 8011f14:	4616      	mov	r6, r2
 8011f16:	f7fe ff3f 	bl	8010d98 <uxr_object_id_from_raw>
 8011f1a:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8011f1e:	8028      	strh	r0, [r5, #0]
 8011f20:	806b      	strh	r3, [r5, #2]
 8011f22:	8823      	ldrh	r3, [r4, #0]
 8011f24:	ba5b      	rev16	r3, r3
 8011f26:	8033      	strh	r3, [r6, #0]
 8011f28:	bd70      	pop	{r4, r5, r6, pc}
 8011f2a:	bf00      	nop

08011f2c <uxr_stream_id>:
 8011f2c:	2901      	cmp	r1, #1
 8011f2e:	b082      	sub	sp, #8
 8011f30:	4603      	mov	r3, r0
 8011f32:	d011      	beq.n	8011f58 <uxr_stream_id+0x2c>
 8011f34:	2902      	cmp	r1, #2
 8011f36:	f04f 0c00 	mov.w	ip, #0
 8011f3a:	d00a      	beq.n	8011f52 <uxr_stream_id+0x26>
 8011f3c:	2000      	movs	r0, #0
 8011f3e:	f36c 0007 	bfi	r0, ip, #0, #8
 8011f42:	f363 200f 	bfi	r0, r3, #8, #8
 8011f46:	f361 4017 	bfi	r0, r1, #16, #8
 8011f4a:	f362 601f 	bfi	r0, r2, #24, #8
 8011f4e:	b002      	add	sp, #8
 8011f50:	4770      	bx	lr
 8011f52:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 8011f56:	e7f1      	b.n	8011f3c <uxr_stream_id+0x10>
 8011f58:	f100 0c01 	add.w	ip, r0, #1
 8011f5c:	fa5f fc8c 	uxtb.w	ip, ip
 8011f60:	e7ec      	b.n	8011f3c <uxr_stream_id+0x10>
 8011f62:	bf00      	nop

08011f64 <uxr_stream_id_from_raw>:
 8011f64:	b082      	sub	sp, #8
 8011f66:	4603      	mov	r3, r0
 8011f68:	b130      	cbz	r0, 8011f78 <uxr_stream_id_from_raw+0x14>
 8011f6a:	0602      	lsls	r2, r0, #24
 8011f6c:	d411      	bmi.n	8011f92 <uxr_stream_id_from_raw+0x2e>
 8011f6e:	1e42      	subs	r2, r0, #1
 8011f70:	b2d2      	uxtb	r2, r2
 8011f72:	f04f 0c01 	mov.w	ip, #1
 8011f76:	e001      	b.n	8011f7c <uxr_stream_id_from_raw+0x18>
 8011f78:	4684      	mov	ip, r0
 8011f7a:	4602      	mov	r2, r0
 8011f7c:	2000      	movs	r0, #0
 8011f7e:	f363 0007 	bfi	r0, r3, #0, #8
 8011f82:	f362 200f 	bfi	r0, r2, #8, #8
 8011f86:	f36c 4017 	bfi	r0, ip, #16, #8
 8011f8a:	f361 601f 	bfi	r0, r1, #24, #8
 8011f8e:	b002      	add	sp, #8
 8011f90:	4770      	bx	lr
 8011f92:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 8011f96:	f04f 0c02 	mov.w	ip, #2
 8011f9a:	e7ef      	b.n	8011f7c <uxr_stream_id_from_raw+0x18>

08011f9c <uxr_init_stream_storage>:
 8011f9c:	2300      	movs	r3, #0
 8011f9e:	7403      	strb	r3, [r0, #16]
 8011fa0:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8011fa4:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 8011fa8:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 8011fac:	4770      	bx	lr
 8011fae:	bf00      	nop

08011fb0 <uxr_reset_stream_storage>:
 8011fb0:	b570      	push	{r4, r5, r6, lr}
 8011fb2:	7c03      	ldrb	r3, [r0, #16]
 8011fb4:	4604      	mov	r4, r0
 8011fb6:	b153      	cbz	r3, 8011fce <uxr_reset_stream_storage+0x1e>
 8011fb8:	4606      	mov	r6, r0
 8011fba:	2500      	movs	r5, #0
 8011fbc:	4630      	mov	r0, r6
 8011fbe:	f007 fc69 	bl	8019894 <uxr_reset_output_best_effort_stream>
 8011fc2:	7c23      	ldrb	r3, [r4, #16]
 8011fc4:	3501      	adds	r5, #1
 8011fc6:	42ab      	cmp	r3, r5
 8011fc8:	f106 0610 	add.w	r6, r6, #16
 8011fcc:	d8f6      	bhi.n	8011fbc <uxr_reset_stream_storage+0xc>
 8011fce:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8011fd2:	b163      	cbz	r3, 8011fee <uxr_reset_stream_storage+0x3e>
 8011fd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011fd8:	2500      	movs	r5, #0
 8011fda:	4630      	mov	r0, r6
 8011fdc:	f007 fa6a 	bl	80194b4 <uxr_reset_input_best_effort_stream>
 8011fe0:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8011fe4:	3501      	adds	r5, #1
 8011fe6:	42ab      	cmp	r3, r5
 8011fe8:	f106 0602 	add.w	r6, r6, #2
 8011fec:	d8f5      	bhi.n	8011fda <uxr_reset_stream_storage+0x2a>
 8011fee:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8011ff2:	b163      	cbz	r3, 801200e <uxr_reset_stream_storage+0x5e>
 8011ff4:	f104 0618 	add.w	r6, r4, #24
 8011ff8:	2500      	movs	r5, #0
 8011ffa:	4630      	mov	r0, r6
 8011ffc:	f007 fcf4 	bl	80199e8 <uxr_reset_output_reliable_stream>
 8012000:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8012004:	3501      	adds	r5, #1
 8012006:	42ab      	cmp	r3, r5
 8012008:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 801200c:	d8f5      	bhi.n	8011ffa <uxr_reset_stream_storage+0x4a>
 801200e:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8012012:	b163      	cbz	r3, 801202e <uxr_reset_stream_storage+0x7e>
 8012014:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 8012018:	2500      	movs	r5, #0
 801201a:	4630      	mov	r0, r6
 801201c:	f007 faba 	bl	8019594 <uxr_reset_input_reliable_stream>
 8012020:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8012024:	3501      	adds	r5, #1
 8012026:	42ab      	cmp	r3, r5
 8012028:	f106 0618 	add.w	r6, r6, #24
 801202c:	d8f5      	bhi.n	801201a <uxr_reset_stream_storage+0x6a>
 801202e:	bd70      	pop	{r4, r5, r6, pc}

08012030 <uxr_add_output_best_effort_buffer>:
 8012030:	b510      	push	{r4, lr}
 8012032:	7c04      	ldrb	r4, [r0, #16]
 8012034:	f104 0c01 	add.w	ip, r4, #1
 8012038:	b082      	sub	sp, #8
 801203a:	f880 c010 	strb.w	ip, [r0, #16]
 801203e:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8012042:	f007 fc1d 	bl	8019880 <uxr_init_output_best_effort_stream>
 8012046:	2201      	movs	r2, #1
 8012048:	4611      	mov	r1, r2
 801204a:	4620      	mov	r0, r4
 801204c:	b002      	add	sp, #8
 801204e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012052:	f7ff bf6b 	b.w	8011f2c <uxr_stream_id>
 8012056:	bf00      	nop

08012058 <uxr_add_output_reliable_buffer>:
 8012058:	b510      	push	{r4, lr}
 801205a:	b084      	sub	sp, #16
 801205c:	4684      	mov	ip, r0
 801205e:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8012062:	9000      	str	r0, [sp, #0]
 8012064:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 8012068:	2028      	movs	r0, #40	@ 0x28
 801206a:	fb00 c004 	mla	r0, r0, r4, ip
 801206e:	f104 0e01 	add.w	lr, r4, #1
 8012072:	3018      	adds	r0, #24
 8012074:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 8012078:	f007 fc7e 	bl	8019978 <uxr_init_output_reliable_stream>
 801207c:	2201      	movs	r2, #1
 801207e:	2102      	movs	r1, #2
 8012080:	4620      	mov	r0, r4
 8012082:	b004      	add	sp, #16
 8012084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012088:	f7ff bf50 	b.w	8011f2c <uxr_stream_id>

0801208c <uxr_add_input_best_effort_buffer>:
 801208c:	b510      	push	{r4, lr}
 801208e:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 8012092:	1c62      	adds	r2, r4, #1
 8012094:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 8012098:	b082      	sub	sp, #8
 801209a:	f880 2044 	strb.w	r2, [r0, #68]	@ 0x44
 801209e:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 80120a2:	f007 fa03 	bl	80194ac <uxr_init_input_best_effort_stream>
 80120a6:	2200      	movs	r2, #0
 80120a8:	2101      	movs	r1, #1
 80120aa:	4620      	mov	r0, r4
 80120ac:	b002      	add	sp, #8
 80120ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80120b2:	f7ff bf3b 	b.w	8011f2c <uxr_stream_id>
 80120b6:	bf00      	nop

080120b8 <uxr_add_input_reliable_buffer>:
 80120b8:	b510      	push	{r4, lr}
 80120ba:	b084      	sub	sp, #16
 80120bc:	4684      	mov	ip, r0
 80120be:	9806      	ldr	r0, [sp, #24]
 80120c0:	9000      	str	r0, [sp, #0]
 80120c2:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 80120c6:	2018      	movs	r0, #24
 80120c8:	fb00 c004 	mla	r0, r0, r4, ip
 80120cc:	f104 0e01 	add.w	lr, r4, #1
 80120d0:	3048      	adds	r0, #72	@ 0x48
 80120d2:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 80120d6:	f007 fa31 	bl	801953c <uxr_init_input_reliable_stream>
 80120da:	2200      	movs	r2, #0
 80120dc:	2102      	movs	r1, #2
 80120de:	4620      	mov	r0, r4
 80120e0:	b004      	add	sp, #16
 80120e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80120e6:	f7ff bf21 	b.w	8011f2c <uxr_stream_id>
 80120ea:	bf00      	nop

080120ec <uxr_get_output_best_effort_stream>:
 80120ec:	7c03      	ldrb	r3, [r0, #16]
 80120ee:	428b      	cmp	r3, r1
 80120f0:	bf8c      	ite	hi
 80120f2:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 80120f6:	2000      	movls	r0, #0
 80120f8:	4770      	bx	lr
 80120fa:	bf00      	nop

080120fc <uxr_get_output_reliable_stream>:
 80120fc:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8012100:	428b      	cmp	r3, r1
 8012102:	bf83      	ittte	hi
 8012104:	2328      	movhi	r3, #40	@ 0x28
 8012106:	fb03 0001 	mlahi	r0, r3, r1, r0
 801210a:	3018      	addhi	r0, #24
 801210c:	2000      	movls	r0, #0
 801210e:	4770      	bx	lr

08012110 <uxr_get_input_best_effort_stream>:
 8012110:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 8012114:	428b      	cmp	r3, r1
 8012116:	bf86      	itte	hi
 8012118:	3121      	addhi	r1, #33	@ 0x21
 801211a:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 801211e:	2000      	movls	r0, #0
 8012120:	4770      	bx	lr
 8012122:	bf00      	nop

08012124 <uxr_get_input_reliable_stream>:
 8012124:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 8012128:	428b      	cmp	r3, r1
 801212a:	bf83      	ittte	hi
 801212c:	2318      	movhi	r3, #24
 801212e:	fb03 0001 	mlahi	r0, r3, r1, r0
 8012132:	3048      	addhi	r0, #72	@ 0x48
 8012134:	2000      	movls	r0, #0
 8012136:	4770      	bx	lr

08012138 <uxr_output_streams_confirmed>:
 8012138:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 801213c:	b183      	cbz	r3, 8012160 <uxr_output_streams_confirmed+0x28>
 801213e:	b570      	push	{r4, r5, r6, lr}
 8012140:	4606      	mov	r6, r0
 8012142:	f100 0518 	add.w	r5, r0, #24
 8012146:	2400      	movs	r4, #0
 8012148:	e001      	b.n	801214e <uxr_output_streams_confirmed+0x16>
 801214a:	3528      	adds	r5, #40	@ 0x28
 801214c:	b138      	cbz	r0, 801215e <uxr_output_streams_confirmed+0x26>
 801214e:	4628      	mov	r0, r5
 8012150:	f007 feb2 	bl	8019eb8 <uxr_is_output_up_to_date>
 8012154:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 8012158:	3401      	adds	r4, #1
 801215a:	42a3      	cmp	r3, r4
 801215c:	d8f5      	bhi.n	801214a <uxr_output_streams_confirmed+0x12>
 801215e:	bd70      	pop	{r4, r5, r6, pc}
 8012160:	2001      	movs	r0, #1
 8012162:	4770      	bx	lr

08012164 <uxr_buffer_submessage_header>:
 8012164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012166:	4604      	mov	r4, r0
 8012168:	460e      	mov	r6, r1
 801216a:	2104      	movs	r1, #4
 801216c:	4615      	mov	r5, r2
 801216e:	461f      	mov	r7, r3
 8012170:	f7fb fc4a 	bl	800da08 <ucdr_align_to>
 8012174:	2301      	movs	r3, #1
 8012176:	7523      	strb	r3, [r4, #20]
 8012178:	f047 0201 	orr.w	r2, r7, #1
 801217c:	462b      	mov	r3, r5
 801217e:	4631      	mov	r1, r6
 8012180:	4620      	mov	r0, r4
 8012182:	f000 fa2b 	bl	80125dc <uxr_serialize_submessage_header>
 8012186:	4620      	mov	r0, r4
 8012188:	f7fb fc54 	bl	800da34 <ucdr_buffer_remaining>
 801218c:	42a8      	cmp	r0, r5
 801218e:	bf34      	ite	cc
 8012190:	2000      	movcc	r0, #0
 8012192:	2001      	movcs	r0, #1
 8012194:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012196:	bf00      	nop

08012198 <uxr_read_submessage_header>:
 8012198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801219c:	4604      	mov	r4, r0
 801219e:	460d      	mov	r5, r1
 80121a0:	2104      	movs	r1, #4
 80121a2:	4616      	mov	r6, r2
 80121a4:	4698      	mov	r8, r3
 80121a6:	f7fb fc2f 	bl	800da08 <ucdr_align_to>
 80121aa:	4620      	mov	r0, r4
 80121ac:	f7fb fc42 	bl	800da34 <ucdr_buffer_remaining>
 80121b0:	2803      	cmp	r0, #3
 80121b2:	bf8c      	ite	hi
 80121b4:	2701      	movhi	r7, #1
 80121b6:	2700      	movls	r7, #0
 80121b8:	d802      	bhi.n	80121c0 <uxr_read_submessage_header+0x28>
 80121ba:	4638      	mov	r0, r7
 80121bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80121c0:	4633      	mov	r3, r6
 80121c2:	4642      	mov	r2, r8
 80121c4:	4620      	mov	r0, r4
 80121c6:	4629      	mov	r1, r5
 80121c8:	f000 fa1a 	bl	8012600 <uxr_deserialize_submessage_header>
 80121cc:	f898 3000 	ldrb.w	r3, [r8]
 80121d0:	f003 0201 	and.w	r2, r3, #1
 80121d4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80121d8:	f888 3000 	strb.w	r3, [r8]
 80121dc:	7522      	strb	r2, [r4, #20]
 80121de:	4638      	mov	r0, r7
 80121e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080121e4 <uxr_submessage_padding>:
 80121e4:	f010 0003 	ands.w	r0, r0, #3
 80121e8:	bf18      	it	ne
 80121ea:	f1c0 0004 	rsbne	r0, r0, #4
 80121ee:	4770      	bx	lr

080121f0 <uxr_millis>:
 80121f0:	b510      	push	{r4, lr}
 80121f2:	b084      	sub	sp, #16
 80121f4:	4669      	mov	r1, sp
 80121f6:	2001      	movs	r0, #1
 80121f8:	f7f0 fcba 	bl	8002b70 <clock_gettime>
 80121fc:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 8012200:	4b06      	ldr	r3, [pc, #24]	@ (801221c <uxr_millis+0x2c>)
 8012202:	fba0 0103 	umull	r0, r1, r0, r3
 8012206:	1900      	adds	r0, r0, r4
 8012208:	fb03 1102 	mla	r1, r3, r2, r1
 801220c:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8012210:	4a03      	ldr	r2, [pc, #12]	@ (8012220 <uxr_millis+0x30>)
 8012212:	2300      	movs	r3, #0
 8012214:	f7ee fd50 	bl	8000cb8 <__aeabi_ldivmod>
 8012218:	b004      	add	sp, #16
 801221a:	bd10      	pop	{r4, pc}
 801221c:	3b9aca00 	.word	0x3b9aca00
 8012220:	000f4240 	.word	0x000f4240

08012224 <uxr_nanos>:
 8012224:	b510      	push	{r4, lr}
 8012226:	b084      	sub	sp, #16
 8012228:	4669      	mov	r1, sp
 801222a:	2001      	movs	r0, #1
 801222c:	f7f0 fca0 	bl	8002b70 <clock_gettime>
 8012230:	4a06      	ldr	r2, [pc, #24]	@ (801224c <uxr_nanos+0x28>)
 8012232:	9800      	ldr	r0, [sp, #0]
 8012234:	9902      	ldr	r1, [sp, #8]
 8012236:	9c01      	ldr	r4, [sp, #4]
 8012238:	fba0 0302 	umull	r0, r3, r0, r2
 801223c:	1840      	adds	r0, r0, r1
 801223e:	fb02 3304 	mla	r3, r2, r4, r3
 8012242:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 8012246:	b004      	add	sp, #16
 8012248:	bd10      	pop	{r4, pc}
 801224a:	bf00      	nop
 801224c:	3b9aca00 	.word	0x3b9aca00

08012250 <on_full_output_buffer_fragmented>:
 8012250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012254:	460c      	mov	r4, r1
 8012256:	b08a      	sub	sp, #40	@ 0x28
 8012258:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 801225c:	4606      	mov	r6, r0
 801225e:	f104 0008 	add.w	r0, r4, #8
 8012262:	f7ff ff4b 	bl	80120fc <uxr_get_output_reliable_stream>
 8012266:	4605      	mov	r5, r0
 8012268:	f007 fe30 	bl	8019ecc <get_available_free_slots>
 801226c:	b968      	cbnz	r0, 801228a <on_full_output_buffer_fragmented+0x3a>
 801226e:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 8012272:	4620      	mov	r0, r4
 8012274:	4798      	blx	r3
 8012276:	b918      	cbnz	r0, 8012280 <on_full_output_buffer_fragmented+0x30>
 8012278:	2001      	movs	r0, #1
 801227a:	b00a      	add	sp, #40	@ 0x28
 801227c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012280:	4628      	mov	r0, r5
 8012282:	f007 fe23 	bl	8019ecc <get_available_free_slots>
 8012286:	2800      	cmp	r0, #0
 8012288:	d0f6      	beq.n	8012278 <on_full_output_buffer_fragmented+0x28>
 801228a:	892a      	ldrh	r2, [r5, #8]
 801228c:	686b      	ldr	r3, [r5, #4]
 801228e:	fbb3 f8f2 	udiv	r8, r3, r2
 8012292:	89eb      	ldrh	r3, [r5, #14]
 8012294:	7b29      	ldrb	r1, [r5, #12]
 8012296:	fbb3 f0f2 	udiv	r0, r3, r2
 801229a:	fb02 3310 	mls	r3, r2, r0, r3
 801229e:	f5c1 417f 	rsb	r1, r1, #65280	@ 0xff00
 80122a2:	b29b      	uxth	r3, r3
 80122a4:	fb08 f303 	mul.w	r3, r8, r3
 80122a8:	31fc      	adds	r1, #252	@ 0xfc
 80122aa:	f1a8 0804 	sub.w	r8, r8, #4
 80122ae:	4441      	add	r1, r8
 80122b0:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 80122b4:	b28f      	uxth	r7, r1
 80122b6:	6829      	ldr	r1, [r5, #0]
 80122b8:	3304      	adds	r3, #4
 80122ba:	1bd2      	subs	r2, r2, r7
 80122bc:	4419      	add	r1, r3
 80122be:	f8c4 20c4 	str.w	r2, [r4, #196]	@ 0xc4
 80122c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80122c6:	9300      	str	r3, [sp, #0]
 80122c8:	4642      	mov	r2, r8
 80122ca:	2300      	movs	r3, #0
 80122cc:	a802      	add	r0, sp, #8
 80122ce:	f7fb fb6f 	bl	800d9b0 <ucdr_init_buffer_origin_offset>
 80122d2:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 80122d6:	f102 0308 	add.w	r3, r2, #8
 80122da:	4543      	cmp	r3, r8
 80122dc:	d928      	bls.n	8012330 <on_full_output_buffer_fragmented+0xe0>
 80122de:	463a      	mov	r2, r7
 80122e0:	2300      	movs	r3, #0
 80122e2:	210d      	movs	r1, #13
 80122e4:	a802      	add	r0, sp, #8
 80122e6:	f7ff ff3d 	bl	8012164 <uxr_buffer_submessage_header>
 80122ea:	8929      	ldrh	r1, [r5, #8]
 80122ec:	89eb      	ldrh	r3, [r5, #14]
 80122ee:	fbb3 f2f1 	udiv	r2, r3, r1
 80122f2:	fb01 3312 	mls	r3, r1, r2, r3
 80122f6:	b29b      	uxth	r3, r3
 80122f8:	686a      	ldr	r2, [r5, #4]
 80122fa:	fbb2 f2f1 	udiv	r2, r2, r1
 80122fe:	fb02 f303 	mul.w	r3, r2, r3
 8012302:	682a      	ldr	r2, [r5, #0]
 8012304:	f842 8003 	str.w	r8, [r2, r3]
 8012308:	89e8      	ldrh	r0, [r5, #14]
 801230a:	2101      	movs	r1, #1
 801230c:	f007 ff32 	bl	801a174 <uxr_seq_num_add>
 8012310:	9904      	ldr	r1, [sp, #16]
 8012312:	9a03      	ldr	r2, [sp, #12]
 8012314:	81e8      	strh	r0, [r5, #14]
 8012316:	1a52      	subs	r2, r2, r1
 8012318:	4630      	mov	r0, r6
 801231a:	f7fb fb5b 	bl	800d9d4 <ucdr_init_buffer>
 801231e:	4630      	mov	r0, r6
 8012320:	4910      	ldr	r1, [pc, #64]	@ (8012364 <on_full_output_buffer_fragmented+0x114>)
 8012322:	4622      	mov	r2, r4
 8012324:	f7fb fb2a 	bl	800d97c <ucdr_set_on_full_buffer_callback>
 8012328:	2000      	movs	r0, #0
 801232a:	b00a      	add	sp, #40	@ 0x28
 801232c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012330:	b292      	uxth	r2, r2
 8012332:	2302      	movs	r3, #2
 8012334:	210d      	movs	r1, #13
 8012336:	a802      	add	r0, sp, #8
 8012338:	f7ff ff14 	bl	8012164 <uxr_buffer_submessage_header>
 801233c:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 8012340:	8928      	ldrh	r0, [r5, #8]
 8012342:	f103 0208 	add.w	r2, r3, #8
 8012346:	89eb      	ldrh	r3, [r5, #14]
 8012348:	fbb3 f1f0 	udiv	r1, r3, r0
 801234c:	fb00 3311 	mls	r3, r0, r1, r3
 8012350:	b29b      	uxth	r3, r3
 8012352:	6869      	ldr	r1, [r5, #4]
 8012354:	fbb1 f1f0 	udiv	r1, r1, r0
 8012358:	fb01 f303 	mul.w	r3, r1, r3
 801235c:	6829      	ldr	r1, [r5, #0]
 801235e:	50ca      	str	r2, [r1, r3]
 8012360:	e7d2      	b.n	8012308 <on_full_output_buffer_fragmented+0xb8>
 8012362:	bf00      	nop
 8012364:	08012251 	.word	0x08012251

08012368 <uxr_prepare_output_stream>:
 8012368:	b5f0      	push	{r4, r5, r6, r7, lr}
 801236a:	b087      	sub	sp, #28
 801236c:	2707      	movs	r7, #7
 801236e:	9202      	str	r2, [sp, #8]
 8012370:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012372:	2500      	movs	r5, #0
 8012374:	3204      	adds	r2, #4
 8012376:	e9cd 7500 	strd	r7, r5, [sp]
 801237a:	461c      	mov	r4, r3
 801237c:	4606      	mov	r6, r0
 801237e:	f7ff fc6d 	bl	8011c5c <uxr_prepare_stream_to_write_submessage>
 8012382:	f080 0201 	eor.w	r2, r0, #1
 8012386:	b2d2      	uxtb	r2, r2
 8012388:	75a2      	strb	r2, [r4, #22]
 801238a:	b112      	cbz	r2, 8012392 <uxr_prepare_output_stream+0x2a>
 801238c:	4628      	mov	r0, r5
 801238e:	b007      	add	sp, #28
 8012390:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012392:	aa05      	add	r2, sp, #20
 8012394:	9902      	ldr	r1, [sp, #8]
 8012396:	4630      	mov	r0, r6
 8012398:	f7ff fd9a 	bl	8011ed0 <uxr_init_base_object_request>
 801239c:	a905      	add	r1, sp, #20
 801239e:	4605      	mov	r5, r0
 80123a0:	4620      	mov	r0, r4
 80123a2:	f001 f865 	bl	8013470 <uxr_serialize_WRITE_DATA_Payload_Data>
 80123a6:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 80123aa:	69a6      	ldr	r6, [r4, #24]
 80123ac:	69e7      	ldr	r7, [r4, #28]
 80123ae:	1a52      	subs	r2, r2, r1
 80123b0:	4620      	mov	r0, r4
 80123b2:	f7fb fb0f 	bl	800d9d4 <ucdr_init_buffer>
 80123b6:	4620      	mov	r0, r4
 80123b8:	463a      	mov	r2, r7
 80123ba:	4631      	mov	r1, r6
 80123bc:	f7fb fade 	bl	800d97c <ucdr_set_on_full_buffer_callback>
 80123c0:	4628      	mov	r0, r5
 80123c2:	b007      	add	sp, #28
 80123c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80123c6:	bf00      	nop

080123c8 <uxr_prepare_output_stream_fragmented>:
 80123c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123cc:	b093      	sub	sp, #76	@ 0x4c
 80123ce:	4605      	mov	r5, r0
 80123d0:	9107      	str	r1, [sp, #28]
 80123d2:	3008      	adds	r0, #8
 80123d4:	f3c1 2107 	ubfx	r1, r1, #8, #8
 80123d8:	9303      	str	r3, [sp, #12]
 80123da:	9206      	str	r2, [sp, #24]
 80123dc:	f7ff fe8e 	bl	80120fc <uxr_get_output_reliable_stream>
 80123e0:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80123e4:	2b01      	cmp	r3, #1
 80123e6:	f000 8095 	beq.w	8012514 <uxr_prepare_output_stream_fragmented+0x14c>
 80123ea:	4604      	mov	r4, r0
 80123ec:	2800      	cmp	r0, #0
 80123ee:	f000 8091 	beq.w	8012514 <uxr_prepare_output_stream_fragmented+0x14c>
 80123f2:	f007 fd6b 	bl	8019ecc <get_available_free_slots>
 80123f6:	2800      	cmp	r0, #0
 80123f8:	f000 8087 	beq.w	801250a <uxr_prepare_output_stream_fragmented+0x142>
 80123fc:	8922      	ldrh	r2, [r4, #8]
 80123fe:	89e7      	ldrh	r7, [r4, #14]
 8012400:	fbb7 f3f2 	udiv	r3, r7, r2
 8012404:	fb02 7313 	mls	r3, r2, r3, r7
 8012408:	b29b      	uxth	r3, r3
 801240a:	6861      	ldr	r1, [r4, #4]
 801240c:	fbb1 f1f2 	udiv	r1, r1, r2
 8012410:	6822      	ldr	r2, [r4, #0]
 8012412:	9105      	str	r1, [sp, #20]
 8012414:	fb01 f303 	mul.w	r3, r1, r3
 8012418:	3304      	adds	r3, #4
 801241a:	eb02 0903 	add.w	r9, r2, r3
 801241e:	7b23      	ldrb	r3, [r4, #12]
 8012420:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8012424:	4543      	cmp	r3, r8
 8012426:	f1a1 0b04 	sub.w	fp, r1, #4
 801242a:	d37f      	bcc.n	801252c <uxr_prepare_output_stream_fragmented+0x164>
 801242c:	f1ab 0a04 	sub.w	sl, fp, #4
 8012430:	ebaa 0a03 	sub.w	sl, sl, r3
 8012434:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8012436:	f8cd 8000 	str.w	r8, [sp]
 801243a:	fa1f f38a 	uxth.w	r3, sl
 801243e:	9304      	str	r3, [sp, #16]
 8012440:	465a      	mov	r2, fp
 8012442:	2300      	movs	r3, #0
 8012444:	4649      	mov	r1, r9
 8012446:	a80a      	add	r0, sp, #40	@ 0x28
 8012448:	f7fb fab2 	bl	800d9b0 <ucdr_init_buffer_origin_offset>
 801244c:	f106 0a08 	add.w	sl, r6, #8
 8012450:	45da      	cmp	sl, fp
 8012452:	bf2c      	ite	cs
 8012454:	2300      	movcs	r3, #0
 8012456:	2301      	movcc	r3, #1
 8012458:	9a04      	ldr	r2, [sp, #16]
 801245a:	005b      	lsls	r3, r3, #1
 801245c:	210d      	movs	r1, #13
 801245e:	a80a      	add	r0, sp, #40	@ 0x28
 8012460:	f7ff fe80 	bl	8012164 <uxr_buffer_submessage_header>
 8012464:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8012468:	fbb7 f2fc 	udiv	r2, r7, ip
 801246c:	fb0c 7212 	mls	r2, ip, r2, r7
 8012470:	b292      	uxth	r2, r2
 8012472:	6863      	ldr	r3, [r4, #4]
 8012474:	fbb3 f3fc 	udiv	r3, r3, ip
 8012478:	fb02 f303 	mul.w	r3, r2, r3
 801247c:	6822      	ldr	r2, [r4, #0]
 801247e:	2101      	movs	r1, #1
 8012480:	f842 b003 	str.w	fp, [r2, r3]
 8012484:	4638      	mov	r0, r7
 8012486:	f007 fe75 	bl	801a174 <uxr_seq_num_add>
 801248a:	9b05      	ldr	r3, [sp, #20]
 801248c:	9e03      	ldr	r6, [sp, #12]
 801248e:	f1a3 0208 	sub.w	r2, r3, #8
 8012492:	f108 0104 	add.w	r1, r8, #4
 8012496:	4607      	mov	r7, r0
 8012498:	eba2 0208 	sub.w	r2, r2, r8
 801249c:	4449      	add	r1, r9
 801249e:	4630      	mov	r0, r6
 80124a0:	f7fb fa98 	bl	800d9d4 <ucdr_init_buffer>
 80124a4:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80124a6:	81e7      	strh	r7, [r4, #14]
 80124a8:	1d1a      	adds	r2, r3, #4
 80124aa:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80124ae:	bf28      	it	cs
 80124b0:	2200      	movcs	r2, #0
 80124b2:	2300      	movs	r3, #0
 80124b4:	b292      	uxth	r2, r2
 80124b6:	2107      	movs	r1, #7
 80124b8:	4630      	mov	r0, r6
 80124ba:	f7ff fe53 	bl	8012164 <uxr_buffer_submessage_header>
 80124be:	9906      	ldr	r1, [sp, #24]
 80124c0:	aa09      	add	r2, sp, #36	@ 0x24
 80124c2:	4628      	mov	r0, r5
 80124c4:	f7ff fd04 	bl	8011ed0 <uxr_init_base_object_request>
 80124c8:	4604      	mov	r4, r0
 80124ca:	b320      	cbz	r0, 8012516 <uxr_prepare_output_stream_fragmented+0x14e>
 80124cc:	9e03      	ldr	r6, [sp, #12]
 80124ce:	a909      	add	r1, sp, #36	@ 0x24
 80124d0:	4630      	mov	r0, r6
 80124d2:	f000 ffcd 	bl	8013470 <uxr_serialize_WRITE_DATA_Payload_Data>
 80124d6:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 80124da:	4630      	mov	r0, r6
 80124dc:	1a52      	subs	r2, r2, r1
 80124de:	f7fb fa79 	bl	800d9d4 <ucdr_init_buffer>
 80124e2:	9b07      	ldr	r3, [sp, #28]
 80124e4:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 80124e8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80124ea:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 80124ee:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80124f0:	491a      	ldr	r1, [pc, #104]	@ (801255c <uxr_prepare_output_stream_fragmented+0x194>)
 80124f2:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 80124f6:	4630      	mov	r0, r6
 80124f8:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 80124fc:	462a      	mov	r2, r5
 80124fe:	f7fb fa3d 	bl	800d97c <ucdr_set_on_full_buffer_callback>
 8012502:	4620      	mov	r0, r4
 8012504:	b013      	add	sp, #76	@ 0x4c
 8012506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801250a:	991e      	ldr	r1, [sp, #120]	@ 0x78
 801250c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801250e:	4628      	mov	r0, r5
 8012510:	4798      	blx	r3
 8012512:	b920      	cbnz	r0, 801251e <uxr_prepare_output_stream_fragmented+0x156>
 8012514:	2400      	movs	r4, #0
 8012516:	4620      	mov	r0, r4
 8012518:	b013      	add	sp, #76	@ 0x4c
 801251a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801251e:	4620      	mov	r0, r4
 8012520:	f007 fcd4 	bl	8019ecc <get_available_free_slots>
 8012524:	2800      	cmp	r0, #0
 8012526:	f47f af69 	bne.w	80123fc <uxr_prepare_output_stream_fragmented+0x34>
 801252a:	e7f3      	b.n	8012514 <uxr_prepare_output_stream_fragmented+0x14c>
 801252c:	4638      	mov	r0, r7
 801252e:	2101      	movs	r1, #1
 8012530:	f007 fe20 	bl	801a174 <uxr_seq_num_add>
 8012534:	8921      	ldrh	r1, [r4, #8]
 8012536:	fbb0 f2f1 	udiv	r2, r0, r1
 801253a:	fb01 0212 	mls	r2, r1, r2, r0
 801253e:	b292      	uxth	r2, r2
 8012540:	6863      	ldr	r3, [r4, #4]
 8012542:	fbb3 f3f1 	udiv	r3, r3, r1
 8012546:	fb02 f303 	mul.w	r3, r2, r3
 801254a:	6822      	ldr	r2, [r4, #0]
 801254c:	3304      	adds	r3, #4
 801254e:	eb02 0903 	add.w	r9, r2, r3
 8012552:	4607      	mov	r7, r0
 8012554:	7b23      	ldrb	r3, [r4, #12]
 8012556:	f859 8c04 	ldr.w	r8, [r9, #-4]
 801255a:	e767      	b.n	801242c <uxr_prepare_output_stream_fragmented+0x64>
 801255c:	08012251 	.word	0x08012251

08012560 <uxr_serialize_message_header>:
 8012560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012564:	4617      	mov	r7, r2
 8012566:	4604      	mov	r4, r0
 8012568:	461e      	mov	r6, r3
 801256a:	460d      	mov	r5, r1
 801256c:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8012570:	f7f9 ff70 	bl	800c454 <ucdr_serialize_uint8_t>
 8012574:	4639      	mov	r1, r7
 8012576:	4620      	mov	r0, r4
 8012578:	f7f9 ff6c 	bl	800c454 <ucdr_serialize_uint8_t>
 801257c:	4632      	mov	r2, r6
 801257e:	2101      	movs	r1, #1
 8012580:	4620      	mov	r0, r4
 8012582:	f7fa f81d 	bl	800c5c0 <ucdr_serialize_endian_uint16_t>
 8012586:	062b      	lsls	r3, r5, #24
 8012588:	d501      	bpl.n	801258e <uxr_serialize_message_header+0x2e>
 801258a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801258e:	4641      	mov	r1, r8
 8012590:	4620      	mov	r0, r4
 8012592:	2204      	movs	r2, #4
 8012594:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012598:	f7fe b84a 	b.w	8010630 <ucdr_serialize_array_uint8_t>

0801259c <uxr_deserialize_message_header>:
 801259c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125a0:	4617      	mov	r7, r2
 80125a2:	4604      	mov	r4, r0
 80125a4:	461e      	mov	r6, r3
 80125a6:	460d      	mov	r5, r1
 80125a8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80125ac:	f7f9 ff68 	bl	800c480 <ucdr_deserialize_uint8_t>
 80125b0:	4639      	mov	r1, r7
 80125b2:	4620      	mov	r0, r4
 80125b4:	f7f9 ff64 	bl	800c480 <ucdr_deserialize_uint8_t>
 80125b8:	4632      	mov	r2, r6
 80125ba:	2101      	movs	r1, #1
 80125bc:	4620      	mov	r0, r4
 80125be:	f7fa f8f5 	bl	800c7ac <ucdr_deserialize_endian_uint16_t>
 80125c2:	f995 3000 	ldrsb.w	r3, [r5]
 80125c6:	2b00      	cmp	r3, #0
 80125c8:	da01      	bge.n	80125ce <uxr_deserialize_message_header+0x32>
 80125ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80125ce:	4641      	mov	r1, r8
 80125d0:	4620      	mov	r0, r4
 80125d2:	2204      	movs	r2, #4
 80125d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80125d8:	f7fe b88e 	b.w	80106f8 <ucdr_deserialize_array_uint8_t>

080125dc <uxr_serialize_submessage_header>:
 80125dc:	b570      	push	{r4, r5, r6, lr}
 80125de:	4616      	mov	r6, r2
 80125e0:	4604      	mov	r4, r0
 80125e2:	461d      	mov	r5, r3
 80125e4:	f7f9 ff36 	bl	800c454 <ucdr_serialize_uint8_t>
 80125e8:	4631      	mov	r1, r6
 80125ea:	4620      	mov	r0, r4
 80125ec:	f7f9 ff32 	bl	800c454 <ucdr_serialize_uint8_t>
 80125f0:	462a      	mov	r2, r5
 80125f2:	4620      	mov	r0, r4
 80125f4:	2101      	movs	r1, #1
 80125f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80125fa:	f7f9 bfe1 	b.w	800c5c0 <ucdr_serialize_endian_uint16_t>
 80125fe:	bf00      	nop

08012600 <uxr_deserialize_submessage_header>:
 8012600:	b570      	push	{r4, r5, r6, lr}
 8012602:	4616      	mov	r6, r2
 8012604:	4604      	mov	r4, r0
 8012606:	461d      	mov	r5, r3
 8012608:	f7f9 ff3a 	bl	800c480 <ucdr_deserialize_uint8_t>
 801260c:	4631      	mov	r1, r6
 801260e:	4620      	mov	r0, r4
 8012610:	f7f9 ff36 	bl	800c480 <ucdr_deserialize_uint8_t>
 8012614:	462a      	mov	r2, r5
 8012616:	4620      	mov	r0, r4
 8012618:	2101      	movs	r1, #1
 801261a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801261e:	f7fa b8c5 	b.w	800c7ac <ucdr_deserialize_endian_uint16_t>
 8012622:	bf00      	nop

08012624 <uxr_serialize_CLIENT_Representation>:
 8012624:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012628:	2204      	movs	r2, #4
 801262a:	460e      	mov	r6, r1
 801262c:	4605      	mov	r5, r0
 801262e:	f7fd ffff 	bl	8010630 <ucdr_serialize_array_uint8_t>
 8012632:	2202      	movs	r2, #2
 8012634:	1d31      	adds	r1, r6, #4
 8012636:	4604      	mov	r4, r0
 8012638:	4628      	mov	r0, r5
 801263a:	f7fd fff9 	bl	8010630 <ucdr_serialize_array_uint8_t>
 801263e:	2202      	movs	r2, #2
 8012640:	4004      	ands	r4, r0
 8012642:	1db1      	adds	r1, r6, #6
 8012644:	4628      	mov	r0, r5
 8012646:	f7fd fff3 	bl	8010630 <ucdr_serialize_array_uint8_t>
 801264a:	b2e4      	uxtb	r4, r4
 801264c:	2204      	movs	r2, #4
 801264e:	4004      	ands	r4, r0
 8012650:	f106 0108 	add.w	r1, r6, #8
 8012654:	4628      	mov	r0, r5
 8012656:	f7fd ffeb 	bl	8010630 <ucdr_serialize_array_uint8_t>
 801265a:	7b31      	ldrb	r1, [r6, #12]
 801265c:	ea00 0804 	and.w	r8, r0, r4
 8012660:	4628      	mov	r0, r5
 8012662:	f7f9 fef7 	bl	800c454 <ucdr_serialize_uint8_t>
 8012666:	7b71      	ldrb	r1, [r6, #13]
 8012668:	ea08 0800 	and.w	r8, r8, r0
 801266c:	4628      	mov	r0, r5
 801266e:	f7f9 fec3 	bl	800c3f8 <ucdr_serialize_bool>
 8012672:	7b73      	ldrb	r3, [r6, #13]
 8012674:	ea08 0800 	and.w	r8, r8, r0
 8012678:	b93b      	cbnz	r3, 801268a <uxr_serialize_CLIENT_Representation+0x66>
 801267a:	8bb1      	ldrh	r1, [r6, #28]
 801267c:	4628      	mov	r0, r5
 801267e:	f7f9 ff15 	bl	800c4ac <ucdr_serialize_uint16_t>
 8012682:	ea08 0000 	and.w	r0, r8, r0
 8012686:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801268a:	6931      	ldr	r1, [r6, #16]
 801268c:	4628      	mov	r0, r5
 801268e:	f7fa f8fd 	bl	800c88c <ucdr_serialize_uint32_t>
 8012692:	6933      	ldr	r3, [r6, #16]
 8012694:	b1e3      	cbz	r3, 80126d0 <uxr_serialize_CLIENT_Representation+0xac>
 8012696:	b1c0      	cbz	r0, 80126ca <uxr_serialize_CLIENT_Representation+0xa6>
 8012698:	4637      	mov	r7, r6
 801269a:	f04f 0900 	mov.w	r9, #0
 801269e:	e001      	b.n	80126a4 <uxr_serialize_CLIENT_Representation+0x80>
 80126a0:	3708      	adds	r7, #8
 80126a2:	b194      	cbz	r4, 80126ca <uxr_serialize_CLIENT_Representation+0xa6>
 80126a4:	6979      	ldr	r1, [r7, #20]
 80126a6:	4628      	mov	r0, r5
 80126a8:	f006 fe28 	bl	80192fc <ucdr_serialize_string>
 80126ac:	69b9      	ldr	r1, [r7, #24]
 80126ae:	4604      	mov	r4, r0
 80126b0:	4628      	mov	r0, r5
 80126b2:	f006 fe23 	bl	80192fc <ucdr_serialize_string>
 80126b6:	6933      	ldr	r3, [r6, #16]
 80126b8:	f109 0901 	add.w	r9, r9, #1
 80126bc:	4004      	ands	r4, r0
 80126be:	4599      	cmp	r9, r3
 80126c0:	b2e4      	uxtb	r4, r4
 80126c2:	d3ed      	bcc.n	80126a0 <uxr_serialize_CLIENT_Representation+0x7c>
 80126c4:	ea08 0804 	and.w	r8, r8, r4
 80126c8:	e7d7      	b.n	801267a <uxr_serialize_CLIENT_Representation+0x56>
 80126ca:	f04f 0800 	mov.w	r8, #0
 80126ce:	e7d4      	b.n	801267a <uxr_serialize_CLIENT_Representation+0x56>
 80126d0:	ea08 0800 	and.w	r8, r8, r0
 80126d4:	e7d1      	b.n	801267a <uxr_serialize_CLIENT_Representation+0x56>
 80126d6:	bf00      	nop

080126d8 <uxr_deserialize_CLIENT_Representation>:
 80126d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80126dc:	2204      	movs	r2, #4
 80126de:	460c      	mov	r4, r1
 80126e0:	4605      	mov	r5, r0
 80126e2:	f7fe f809 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 80126e6:	2202      	movs	r2, #2
 80126e8:	1d21      	adds	r1, r4, #4
 80126ea:	4606      	mov	r6, r0
 80126ec:	4628      	mov	r0, r5
 80126ee:	f7fe f803 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 80126f2:	2202      	movs	r2, #2
 80126f4:	4006      	ands	r6, r0
 80126f6:	1da1      	adds	r1, r4, #6
 80126f8:	4628      	mov	r0, r5
 80126fa:	f7fd fffd 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 80126fe:	b2f6      	uxtb	r6, r6
 8012700:	2204      	movs	r2, #4
 8012702:	4006      	ands	r6, r0
 8012704:	f104 0108 	add.w	r1, r4, #8
 8012708:	4628      	mov	r0, r5
 801270a:	f7fd fff5 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 801270e:	f104 010c 	add.w	r1, r4, #12
 8012712:	ea00 0706 	and.w	r7, r0, r6
 8012716:	4628      	mov	r0, r5
 8012718:	f7f9 feb2 	bl	800c480 <ucdr_deserialize_uint8_t>
 801271c:	f104 010d 	add.w	r1, r4, #13
 8012720:	4007      	ands	r7, r0
 8012722:	4628      	mov	r0, r5
 8012724:	f7f9 fe7e 	bl	800c424 <ucdr_deserialize_bool>
 8012728:	7b63      	ldrb	r3, [r4, #13]
 801272a:	4007      	ands	r7, r0
 801272c:	b93b      	cbnz	r3, 801273e <uxr_deserialize_CLIENT_Representation+0x66>
 801272e:	f104 011c 	add.w	r1, r4, #28
 8012732:	4628      	mov	r0, r5
 8012734:	f7f9 ffbe 	bl	800c6b4 <ucdr_deserialize_uint16_t>
 8012738:	4038      	ands	r0, r7
 801273a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801273e:	f104 0110 	add.w	r1, r4, #16
 8012742:	4628      	mov	r0, r5
 8012744:	f7fa f9cc 	bl	800cae0 <ucdr_deserialize_uint32_t>
 8012748:	6923      	ldr	r3, [r4, #16]
 801274a:	2b01      	cmp	r3, #1
 801274c:	d903      	bls.n	8012756 <uxr_deserialize_CLIENT_Representation+0x7e>
 801274e:	2301      	movs	r3, #1
 8012750:	75ab      	strb	r3, [r5, #22]
 8012752:	2700      	movs	r7, #0
 8012754:	e7eb      	b.n	801272e <uxr_deserialize_CLIENT_Representation+0x56>
 8012756:	b30b      	cbz	r3, 801279c <uxr_deserialize_CLIENT_Representation+0xc4>
 8012758:	2800      	cmp	r0, #0
 801275a:	d0fa      	beq.n	8012752 <uxr_deserialize_CLIENT_Representation+0x7a>
 801275c:	46a0      	mov	r8, r4
 801275e:	f04f 0900 	mov.w	r9, #0
 8012762:	e003      	b.n	801276c <uxr_deserialize_CLIENT_Representation+0x94>
 8012764:	f108 0808 	add.w	r8, r8, #8
 8012768:	2e00      	cmp	r6, #0
 801276a:	d0f2      	beq.n	8012752 <uxr_deserialize_CLIENT_Representation+0x7a>
 801276c:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8012770:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012774:	4628      	mov	r0, r5
 8012776:	f006 fdcf 	bl	8019318 <ucdr_deserialize_string>
 801277a:	f8d8 1018 	ldr.w	r1, [r8, #24]
 801277e:	4606      	mov	r6, r0
 8012780:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012784:	4628      	mov	r0, r5
 8012786:	f006 fdc7 	bl	8019318 <ucdr_deserialize_string>
 801278a:	6923      	ldr	r3, [r4, #16]
 801278c:	f109 0901 	add.w	r9, r9, #1
 8012790:	4006      	ands	r6, r0
 8012792:	4599      	cmp	r9, r3
 8012794:	b2f6      	uxtb	r6, r6
 8012796:	d3e5      	bcc.n	8012764 <uxr_deserialize_CLIENT_Representation+0x8c>
 8012798:	4037      	ands	r7, r6
 801279a:	e7c8      	b.n	801272e <uxr_deserialize_CLIENT_Representation+0x56>
 801279c:	4007      	ands	r7, r0
 801279e:	e7c6      	b.n	801272e <uxr_deserialize_CLIENT_Representation+0x56>

080127a0 <uxr_serialize_AGENT_Representation>:
 80127a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80127a4:	2204      	movs	r2, #4
 80127a6:	460f      	mov	r7, r1
 80127a8:	4605      	mov	r5, r0
 80127aa:	f7fd ff41 	bl	8010630 <ucdr_serialize_array_uint8_t>
 80127ae:	2202      	movs	r2, #2
 80127b0:	4604      	mov	r4, r0
 80127b2:	1d39      	adds	r1, r7, #4
 80127b4:	4628      	mov	r0, r5
 80127b6:	f7fd ff3b 	bl	8010630 <ucdr_serialize_array_uint8_t>
 80127ba:	4020      	ands	r0, r4
 80127bc:	2202      	movs	r2, #2
 80127be:	b2c4      	uxtb	r4, r0
 80127c0:	1db9      	adds	r1, r7, #6
 80127c2:	4628      	mov	r0, r5
 80127c4:	f7fd ff34 	bl	8010630 <ucdr_serialize_array_uint8_t>
 80127c8:	7a39      	ldrb	r1, [r7, #8]
 80127ca:	4004      	ands	r4, r0
 80127cc:	4628      	mov	r0, r5
 80127ce:	f7f9 fe13 	bl	800c3f8 <ucdr_serialize_bool>
 80127d2:	7a3b      	ldrb	r3, [r7, #8]
 80127d4:	ea00 0804 	and.w	r8, r0, r4
 80127d8:	b913      	cbnz	r3, 80127e0 <uxr_serialize_AGENT_Representation+0x40>
 80127da:	4640      	mov	r0, r8
 80127dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80127e0:	68f9      	ldr	r1, [r7, #12]
 80127e2:	4628      	mov	r0, r5
 80127e4:	f7fa f852 	bl	800c88c <ucdr_serialize_uint32_t>
 80127e8:	68fb      	ldr	r3, [r7, #12]
 80127ea:	b303      	cbz	r3, 801282e <uxr_serialize_AGENT_Representation+0x8e>
 80127ec:	b1d0      	cbz	r0, 8012824 <uxr_serialize_AGENT_Representation+0x84>
 80127ee:	463e      	mov	r6, r7
 80127f0:	f04f 0900 	mov.w	r9, #0
 80127f4:	e001      	b.n	80127fa <uxr_serialize_AGENT_Representation+0x5a>
 80127f6:	3608      	adds	r6, #8
 80127f8:	b1a4      	cbz	r4, 8012824 <uxr_serialize_AGENT_Representation+0x84>
 80127fa:	6931      	ldr	r1, [r6, #16]
 80127fc:	4628      	mov	r0, r5
 80127fe:	f006 fd7d 	bl	80192fc <ucdr_serialize_string>
 8012802:	6971      	ldr	r1, [r6, #20]
 8012804:	4604      	mov	r4, r0
 8012806:	4628      	mov	r0, r5
 8012808:	f006 fd78 	bl	80192fc <ucdr_serialize_string>
 801280c:	68fb      	ldr	r3, [r7, #12]
 801280e:	f109 0901 	add.w	r9, r9, #1
 8012812:	4004      	ands	r4, r0
 8012814:	4599      	cmp	r9, r3
 8012816:	b2e4      	uxtb	r4, r4
 8012818:	d3ed      	bcc.n	80127f6 <uxr_serialize_AGENT_Representation+0x56>
 801281a:	ea08 0804 	and.w	r8, r8, r4
 801281e:	4640      	mov	r0, r8
 8012820:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012824:	f04f 0800 	mov.w	r8, #0
 8012828:	4640      	mov	r0, r8
 801282a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801282e:	ea08 0800 	and.w	r8, r8, r0
 8012832:	e7d2      	b.n	80127da <uxr_serialize_AGENT_Representation+0x3a>

08012834 <uxr_serialize_DATAWRITER_Representation>:
 8012834:	b570      	push	{r4, r5, r6, lr}
 8012836:	460d      	mov	r5, r1
 8012838:	7809      	ldrb	r1, [r1, #0]
 801283a:	4606      	mov	r6, r0
 801283c:	f7f9 fe0a 	bl	800c454 <ucdr_serialize_uint8_t>
 8012840:	4604      	mov	r4, r0
 8012842:	b130      	cbz	r0, 8012852 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012844:	782b      	ldrb	r3, [r5, #0]
 8012846:	2b02      	cmp	r3, #2
 8012848:	d00c      	beq.n	8012864 <uxr_serialize_DATAWRITER_Representation+0x30>
 801284a:	2b03      	cmp	r3, #3
 801284c:	d010      	beq.n	8012870 <uxr_serialize_DATAWRITER_Representation+0x3c>
 801284e:	2b01      	cmp	r3, #1
 8012850:	d008      	beq.n	8012864 <uxr_serialize_DATAWRITER_Representation+0x30>
 8012852:	2202      	movs	r2, #2
 8012854:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8012858:	4630      	mov	r0, r6
 801285a:	f7fd fee9 	bl	8010630 <ucdr_serialize_array_uint8_t>
 801285e:	4020      	ands	r0, r4
 8012860:	b2c0      	uxtb	r0, r0
 8012862:	bd70      	pop	{r4, r5, r6, pc}
 8012864:	6869      	ldr	r1, [r5, #4]
 8012866:	4630      	mov	r0, r6
 8012868:	f006 fd48 	bl	80192fc <ucdr_serialize_string>
 801286c:	4604      	mov	r4, r0
 801286e:	e7f0      	b.n	8012852 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012870:	4629      	mov	r1, r5
 8012872:	4630      	mov	r0, r6
 8012874:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8012878:	3104      	adds	r1, #4
 801287a:	f7fe f879 	bl	8010970 <ucdr_serialize_sequence_uint8_t>
 801287e:	4604      	mov	r4, r0
 8012880:	e7e7      	b.n	8012852 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012882:	bf00      	nop

08012884 <uxr_serialize_ObjectVariant.part.0>:
 8012884:	b570      	push	{r4, r5, r6, lr}
 8012886:	780b      	ldrb	r3, [r1, #0]
 8012888:	3b01      	subs	r3, #1
 801288a:	460c      	mov	r4, r1
 801288c:	4605      	mov	r5, r0
 801288e:	2b0d      	cmp	r3, #13
 8012890:	d816      	bhi.n	80128c0 <uxr_serialize_ObjectVariant.part.0+0x3c>
 8012892:	e8df f003 	tbb	[pc, r3]
 8012896:	0733      	.short	0x0733
 8012898:	07071717 	.word	0x07071717
 801289c:	0c150707 	.word	0x0c150707
 80128a0:	4c510c0c 	.word	0x4c510c0c
 80128a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80128a8:	3104      	adds	r1, #4
 80128aa:	f7ff bfc3 	b.w	8012834 <uxr_serialize_DATAWRITER_Representation>
 80128ae:	7909      	ldrb	r1, [r1, #4]
 80128b0:	f7f9 fdd0 	bl	800c454 <ucdr_serialize_uint8_t>
 80128b4:	b300      	cbz	r0, 80128f8 <uxr_serialize_ObjectVariant.part.0+0x74>
 80128b6:	7923      	ldrb	r3, [r4, #4]
 80128b8:	2b01      	cmp	r3, #1
 80128ba:	d042      	beq.n	8012942 <uxr_serialize_ObjectVariant.part.0+0xbe>
 80128bc:	2b02      	cmp	r3, #2
 80128be:	d040      	beq.n	8012942 <uxr_serialize_ObjectVariant.part.0+0xbe>
 80128c0:	2001      	movs	r0, #1
 80128c2:	bd70      	pop	{r4, r5, r6, pc}
 80128c4:	7909      	ldrb	r1, [r1, #4]
 80128c6:	f7f9 fdc5 	bl	800c454 <ucdr_serialize_uint8_t>
 80128ca:	4606      	mov	r6, r0
 80128cc:	b158      	cbz	r0, 80128e6 <uxr_serialize_ObjectVariant.part.0+0x62>
 80128ce:	7923      	ldrb	r3, [r4, #4]
 80128d0:	2b02      	cmp	r3, #2
 80128d2:	d03c      	beq.n	801294e <uxr_serialize_ObjectVariant.part.0+0xca>
 80128d4:	2b03      	cmp	r3, #3
 80128d6:	d106      	bne.n	80128e6 <uxr_serialize_ObjectVariant.part.0+0x62>
 80128d8:	68a2      	ldr	r2, [r4, #8]
 80128da:	f104 010c 	add.w	r1, r4, #12
 80128de:	4628      	mov	r0, r5
 80128e0:	f7fe f846 	bl	8010970 <ucdr_serialize_sequence_uint8_t>
 80128e4:	4606      	mov	r6, r0
 80128e6:	2202      	movs	r2, #2
 80128e8:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 80128ec:	4628      	mov	r0, r5
 80128ee:	f7fd fe9f 	bl	8010630 <ucdr_serialize_array_uint8_t>
 80128f2:	4030      	ands	r0, r6
 80128f4:	b2c0      	uxtb	r0, r0
 80128f6:	bd70      	pop	{r4, r5, r6, pc}
 80128f8:	2000      	movs	r0, #0
 80128fa:	bd70      	pop	{r4, r5, r6, pc}
 80128fc:	7909      	ldrb	r1, [r1, #4]
 80128fe:	f7f9 fda9 	bl	800c454 <ucdr_serialize_uint8_t>
 8012902:	4606      	mov	r6, r0
 8012904:	b158      	cbz	r0, 801291e <uxr_serialize_ObjectVariant.part.0+0x9a>
 8012906:	7923      	ldrb	r3, [r4, #4]
 8012908:	2b02      	cmp	r3, #2
 801290a:	d003      	beq.n	8012914 <uxr_serialize_ObjectVariant.part.0+0x90>
 801290c:	2b03      	cmp	r3, #3
 801290e:	d024      	beq.n	801295a <uxr_serialize_ObjectVariant.part.0+0xd6>
 8012910:	2b01      	cmp	r3, #1
 8012912:	d104      	bne.n	801291e <uxr_serialize_ObjectVariant.part.0+0x9a>
 8012914:	68a1      	ldr	r1, [r4, #8]
 8012916:	4628      	mov	r0, r5
 8012918:	f006 fcf0 	bl	80192fc <ucdr_serialize_string>
 801291c:	4606      	mov	r6, r0
 801291e:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 8012922:	4628      	mov	r0, r5
 8012924:	f7fa fabe 	bl	800cea4 <ucdr_serialize_int16_t>
 8012928:	4030      	ands	r0, r6
 801292a:	b2c0      	uxtb	r0, r0
 801292c:	bd70      	pop	{r4, r5, r6, pc}
 801292e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012932:	3104      	adds	r1, #4
 8012934:	f7ff be76 	b.w	8012624 <uxr_serialize_CLIENT_Representation>
 8012938:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801293c:	3104      	adds	r1, #4
 801293e:	f7ff bf2f 	b.w	80127a0 <uxr_serialize_AGENT_Representation>
 8012942:	68a1      	ldr	r1, [r4, #8]
 8012944:	4628      	mov	r0, r5
 8012946:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801294a:	f006 bcd7 	b.w	80192fc <ucdr_serialize_string>
 801294e:	68a1      	ldr	r1, [r4, #8]
 8012950:	4628      	mov	r0, r5
 8012952:	f006 fcd3 	bl	80192fc <ucdr_serialize_string>
 8012956:	4606      	mov	r6, r0
 8012958:	e7c5      	b.n	80128e6 <uxr_serialize_ObjectVariant.part.0+0x62>
 801295a:	68a2      	ldr	r2, [r4, #8]
 801295c:	f104 010c 	add.w	r1, r4, #12
 8012960:	4628      	mov	r0, r5
 8012962:	f7fe f805 	bl	8010970 <ucdr_serialize_sequence_uint8_t>
 8012966:	4606      	mov	r6, r0
 8012968:	e7d9      	b.n	801291e <uxr_serialize_ObjectVariant.part.0+0x9a>
 801296a:	bf00      	nop

0801296c <uxr_deserialize_DATAWRITER_Representation>:
 801296c:	b570      	push	{r4, r5, r6, lr}
 801296e:	4606      	mov	r6, r0
 8012970:	460d      	mov	r5, r1
 8012972:	f7f9 fd85 	bl	800c480 <ucdr_deserialize_uint8_t>
 8012976:	4604      	mov	r4, r0
 8012978:	b130      	cbz	r0, 8012988 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801297a:	782b      	ldrb	r3, [r5, #0]
 801297c:	2b02      	cmp	r3, #2
 801297e:	d00c      	beq.n	801299a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8012980:	2b03      	cmp	r3, #3
 8012982:	d012      	beq.n	80129aa <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8012984:	2b01      	cmp	r3, #1
 8012986:	d008      	beq.n	801299a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8012988:	2202      	movs	r2, #2
 801298a:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 801298e:	4630      	mov	r0, r6
 8012990:	f7fd feb2 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 8012994:	4020      	ands	r0, r4
 8012996:	b2c0      	uxtb	r0, r0
 8012998:	bd70      	pop	{r4, r5, r6, pc}
 801299a:	6869      	ldr	r1, [r5, #4]
 801299c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80129a0:	4630      	mov	r0, r6
 80129a2:	f006 fcb9 	bl	8019318 <ucdr_deserialize_string>
 80129a6:	4604      	mov	r4, r0
 80129a8:	e7ee      	b.n	8012988 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 80129aa:	1d2b      	adds	r3, r5, #4
 80129ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80129b0:	f105 0108 	add.w	r1, r5, #8
 80129b4:	4630      	mov	r0, r6
 80129b6:	f7fd ffed 	bl	8010994 <ucdr_deserialize_sequence_uint8_t>
 80129ba:	4604      	mov	r4, r0
 80129bc:	e7e4      	b.n	8012988 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 80129be:	bf00      	nop

080129c0 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 80129c0:	b570      	push	{r4, r5, r6, lr}
 80129c2:	460d      	mov	r5, r1
 80129c4:	7809      	ldrb	r1, [r1, #0]
 80129c6:	4606      	mov	r6, r0
 80129c8:	f7f9 fd16 	bl	800c3f8 <ucdr_serialize_bool>
 80129cc:	782b      	ldrb	r3, [r5, #0]
 80129ce:	4604      	mov	r4, r0
 80129d0:	b94b      	cbnz	r3, 80129e6 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 80129d2:	7a29      	ldrb	r1, [r5, #8]
 80129d4:	4630      	mov	r0, r6
 80129d6:	f7f9 fd0f 	bl	800c3f8 <ucdr_serialize_bool>
 80129da:	7a2b      	ldrb	r3, [r5, #8]
 80129dc:	4004      	ands	r4, r0
 80129de:	b2e4      	uxtb	r4, r4
 80129e0:	b943      	cbnz	r3, 80129f4 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 80129e2:	4620      	mov	r0, r4
 80129e4:	bd70      	pop	{r4, r5, r6, pc}
 80129e6:	6869      	ldr	r1, [r5, #4]
 80129e8:	4630      	mov	r0, r6
 80129ea:	f006 fc87 	bl	80192fc <ucdr_serialize_string>
 80129ee:	4004      	ands	r4, r0
 80129f0:	b2e4      	uxtb	r4, r4
 80129f2:	e7ee      	b.n	80129d2 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 80129f4:	68e9      	ldr	r1, [r5, #12]
 80129f6:	4630      	mov	r0, r6
 80129f8:	f006 fc80 	bl	80192fc <ucdr_serialize_string>
 80129fc:	4004      	ands	r4, r0
 80129fe:	4620      	mov	r0, r4
 8012a00:	bd70      	pop	{r4, r5, r6, pc}
 8012a02:	bf00      	nop

08012a04 <uxr_serialize_OBJK_Topic_Binary>:
 8012a04:	b570      	push	{r4, r5, r6, lr}
 8012a06:	460d      	mov	r5, r1
 8012a08:	6809      	ldr	r1, [r1, #0]
 8012a0a:	4606      	mov	r6, r0
 8012a0c:	f006 fc76 	bl	80192fc <ucdr_serialize_string>
 8012a10:	7929      	ldrb	r1, [r5, #4]
 8012a12:	4604      	mov	r4, r0
 8012a14:	4630      	mov	r0, r6
 8012a16:	f7f9 fcef 	bl	800c3f8 <ucdr_serialize_bool>
 8012a1a:	792b      	ldrb	r3, [r5, #4]
 8012a1c:	4004      	ands	r4, r0
 8012a1e:	b2e4      	uxtb	r4, r4
 8012a20:	b943      	cbnz	r3, 8012a34 <uxr_serialize_OBJK_Topic_Binary+0x30>
 8012a22:	7b29      	ldrb	r1, [r5, #12]
 8012a24:	4630      	mov	r0, r6
 8012a26:	f7f9 fce7 	bl	800c3f8 <ucdr_serialize_bool>
 8012a2a:	7b2b      	ldrb	r3, [r5, #12]
 8012a2c:	4004      	ands	r4, r0
 8012a2e:	b93b      	cbnz	r3, 8012a40 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 8012a30:	4620      	mov	r0, r4
 8012a32:	bd70      	pop	{r4, r5, r6, pc}
 8012a34:	68a9      	ldr	r1, [r5, #8]
 8012a36:	4630      	mov	r0, r6
 8012a38:	f006 fc60 	bl	80192fc <ucdr_serialize_string>
 8012a3c:	4004      	ands	r4, r0
 8012a3e:	e7f0      	b.n	8012a22 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8012a40:	6929      	ldr	r1, [r5, #16]
 8012a42:	4630      	mov	r0, r6
 8012a44:	f006 fc5a 	bl	80192fc <ucdr_serialize_string>
 8012a48:	4004      	ands	r4, r0
 8012a4a:	b2e4      	uxtb	r4, r4
 8012a4c:	4620      	mov	r0, r4
 8012a4e:	bd70      	pop	{r4, r5, r6, pc}

08012a50 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8012a50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a54:	460c      	mov	r4, r1
 8012a56:	7809      	ldrb	r1, [r1, #0]
 8012a58:	4606      	mov	r6, r0
 8012a5a:	f7f9 fccd 	bl	800c3f8 <ucdr_serialize_bool>
 8012a5e:	7823      	ldrb	r3, [r4, #0]
 8012a60:	4605      	mov	r5, r0
 8012a62:	b96b      	cbnz	r3, 8012a80 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8012a64:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8012a68:	4630      	mov	r0, r6
 8012a6a:	f7f9 fcc5 	bl	800c3f8 <ucdr_serialize_bool>
 8012a6e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8012a72:	4005      	ands	r5, r0
 8012a74:	b2ed      	uxtb	r5, r5
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	d16a      	bne.n	8012b50 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x100>
 8012a7a:	4628      	mov	r0, r5
 8012a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a80:	6861      	ldr	r1, [r4, #4]
 8012a82:	4630      	mov	r0, r6
 8012a84:	f7f9 ff02 	bl	800c88c <ucdr_serialize_uint32_t>
 8012a88:	6863      	ldr	r3, [r4, #4]
 8012a8a:	2b00      	cmp	r3, #0
 8012a8c:	d06c      	beq.n	8012b68 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x118>
 8012a8e:	2800      	cmp	r0, #0
 8012a90:	d068      	beq.n	8012b64 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012a92:	68a1      	ldr	r1, [r4, #8]
 8012a94:	4630      	mov	r0, r6
 8012a96:	f006 fc31 	bl	80192fc <ucdr_serialize_string>
 8012a9a:	6862      	ldr	r2, [r4, #4]
 8012a9c:	2a01      	cmp	r2, #1
 8012a9e:	d953      	bls.n	8012b48 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012aa0:	2800      	cmp	r0, #0
 8012aa2:	d05f      	beq.n	8012b64 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012aa4:	68e1      	ldr	r1, [r4, #12]
 8012aa6:	4630      	mov	r0, r6
 8012aa8:	f006 fc28 	bl	80192fc <ucdr_serialize_string>
 8012aac:	6862      	ldr	r2, [r4, #4]
 8012aae:	2a02      	cmp	r2, #2
 8012ab0:	d94a      	bls.n	8012b48 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012ab2:	2800      	cmp	r0, #0
 8012ab4:	d056      	beq.n	8012b64 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012ab6:	6921      	ldr	r1, [r4, #16]
 8012ab8:	4630      	mov	r0, r6
 8012aba:	f006 fc1f 	bl	80192fc <ucdr_serialize_string>
 8012abe:	6862      	ldr	r2, [r4, #4]
 8012ac0:	2a03      	cmp	r2, #3
 8012ac2:	d941      	bls.n	8012b48 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012ac4:	2800      	cmp	r0, #0
 8012ac6:	d04d      	beq.n	8012b64 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012ac8:	6961      	ldr	r1, [r4, #20]
 8012aca:	4630      	mov	r0, r6
 8012acc:	f006 fc16 	bl	80192fc <ucdr_serialize_string>
 8012ad0:	6862      	ldr	r2, [r4, #4]
 8012ad2:	2a04      	cmp	r2, #4
 8012ad4:	d938      	bls.n	8012b48 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012ad6:	2800      	cmp	r0, #0
 8012ad8:	d044      	beq.n	8012b64 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012ada:	69a1      	ldr	r1, [r4, #24]
 8012adc:	4630      	mov	r0, r6
 8012ade:	f006 fc0d 	bl	80192fc <ucdr_serialize_string>
 8012ae2:	6862      	ldr	r2, [r4, #4]
 8012ae4:	2a05      	cmp	r2, #5
 8012ae6:	d92f      	bls.n	8012b48 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012ae8:	2800      	cmp	r0, #0
 8012aea:	d03b      	beq.n	8012b64 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012aec:	69e1      	ldr	r1, [r4, #28]
 8012aee:	4630      	mov	r0, r6
 8012af0:	f006 fc04 	bl	80192fc <ucdr_serialize_string>
 8012af4:	6862      	ldr	r2, [r4, #4]
 8012af6:	2a06      	cmp	r2, #6
 8012af8:	d926      	bls.n	8012b48 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012afa:	b398      	cbz	r0, 8012b64 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012afc:	6a21      	ldr	r1, [r4, #32]
 8012afe:	4630      	mov	r0, r6
 8012b00:	f006 fbfc 	bl	80192fc <ucdr_serialize_string>
 8012b04:	6862      	ldr	r2, [r4, #4]
 8012b06:	2a07      	cmp	r2, #7
 8012b08:	d91e      	bls.n	8012b48 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012b0a:	b358      	cbz	r0, 8012b64 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012b0c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8012b0e:	4630      	mov	r0, r6
 8012b10:	f006 fbf4 	bl	80192fc <ucdr_serialize_string>
 8012b14:	6862      	ldr	r2, [r4, #4]
 8012b16:	2a08      	cmp	r2, #8
 8012b18:	d916      	bls.n	8012b48 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012b1a:	b318      	cbz	r0, 8012b64 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012b1c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8012b1e:	4630      	mov	r0, r6
 8012b20:	f006 fbec 	bl	80192fc <ucdr_serialize_string>
 8012b24:	6862      	ldr	r2, [r4, #4]
 8012b26:	2a09      	cmp	r2, #9
 8012b28:	d90e      	bls.n	8012b48 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012b2a:	b1d8      	cbz	r0, 8012b64 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012b2c:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 8012b30:	2709      	movs	r7, #9
 8012b32:	e000      	b.n	8012b36 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 8012b34:	b1b0      	cbz	r0, 8012b64 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012b36:	f858 1f04 	ldr.w	r1, [r8, #4]!
 8012b3a:	4630      	mov	r0, r6
 8012b3c:	f006 fbde 	bl	80192fc <ucdr_serialize_string>
 8012b40:	6862      	ldr	r2, [r4, #4]
 8012b42:	3701      	adds	r7, #1
 8012b44:	4297      	cmp	r7, r2
 8012b46:	d3f5      	bcc.n	8012b34 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8012b48:	ea05 0300 	and.w	r3, r5, r0
 8012b4c:	b2dd      	uxtb	r5, r3
 8012b4e:	e789      	b.n	8012a64 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8012b50:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8012b52:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8012b56:	4630      	mov	r0, r6
 8012b58:	f7fd ff0a 	bl	8010970 <ucdr_serialize_sequence_uint8_t>
 8012b5c:	4005      	ands	r5, r0
 8012b5e:	4628      	mov	r0, r5
 8012b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b64:	2500      	movs	r5, #0
 8012b66:	e77d      	b.n	8012a64 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8012b68:	4028      	ands	r0, r5
 8012b6a:	b2c5      	uxtb	r5, r0
 8012b6c:	e77a      	b.n	8012a64 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8012b6e:	bf00      	nop

08012b70 <uxr_serialize_OBJK_Publisher_Binary>:
 8012b70:	b570      	push	{r4, r5, r6, lr}
 8012b72:	460d      	mov	r5, r1
 8012b74:	7809      	ldrb	r1, [r1, #0]
 8012b76:	4606      	mov	r6, r0
 8012b78:	f7f9 fc3e 	bl	800c3f8 <ucdr_serialize_bool>
 8012b7c:	782b      	ldrb	r3, [r5, #0]
 8012b7e:	4604      	mov	r4, r0
 8012b80:	b94b      	cbnz	r3, 8012b96 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 8012b82:	7a29      	ldrb	r1, [r5, #8]
 8012b84:	4630      	mov	r0, r6
 8012b86:	f7f9 fc37 	bl	800c3f8 <ucdr_serialize_bool>
 8012b8a:	7a2b      	ldrb	r3, [r5, #8]
 8012b8c:	4004      	ands	r4, r0
 8012b8e:	b2e4      	uxtb	r4, r4
 8012b90:	b943      	cbnz	r3, 8012ba4 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 8012b92:	4620      	mov	r0, r4
 8012b94:	bd70      	pop	{r4, r5, r6, pc}
 8012b96:	6869      	ldr	r1, [r5, #4]
 8012b98:	4630      	mov	r0, r6
 8012b9a:	f006 fbaf 	bl	80192fc <ucdr_serialize_string>
 8012b9e:	4004      	ands	r4, r0
 8012ba0:	b2e4      	uxtb	r4, r4
 8012ba2:	e7ee      	b.n	8012b82 <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8012ba4:	f105 010c 	add.w	r1, r5, #12
 8012ba8:	4630      	mov	r0, r6
 8012baa:	f7ff ff51 	bl	8012a50 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8012bae:	4004      	ands	r4, r0
 8012bb0:	4620      	mov	r0, r4
 8012bb2:	bd70      	pop	{r4, r5, r6, pc}

08012bb4 <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8012bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012bb8:	460c      	mov	r4, r1
 8012bba:	7809      	ldrb	r1, [r1, #0]
 8012bbc:	4606      	mov	r6, r0
 8012bbe:	f7f9 fc1b 	bl	800c3f8 <ucdr_serialize_bool>
 8012bc2:	7823      	ldrb	r3, [r4, #0]
 8012bc4:	4605      	mov	r5, r0
 8012bc6:	b96b      	cbnz	r3, 8012be4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8012bc8:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8012bcc:	4630      	mov	r0, r6
 8012bce:	f7f9 fc13 	bl	800c3f8 <ucdr_serialize_bool>
 8012bd2:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8012bd6:	4005      	ands	r5, r0
 8012bd8:	b2ed      	uxtb	r5, r5
 8012bda:	2b00      	cmp	r3, #0
 8012bdc:	d16a      	bne.n	8012cb4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x100>
 8012bde:	4628      	mov	r0, r5
 8012be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012be4:	6861      	ldr	r1, [r4, #4]
 8012be6:	4630      	mov	r0, r6
 8012be8:	f7f9 fe50 	bl	800c88c <ucdr_serialize_uint32_t>
 8012bec:	6863      	ldr	r3, [r4, #4]
 8012bee:	2b00      	cmp	r3, #0
 8012bf0:	d06c      	beq.n	8012ccc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x118>
 8012bf2:	2800      	cmp	r0, #0
 8012bf4:	d068      	beq.n	8012cc8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012bf6:	68a1      	ldr	r1, [r4, #8]
 8012bf8:	4630      	mov	r0, r6
 8012bfa:	f006 fb7f 	bl	80192fc <ucdr_serialize_string>
 8012bfe:	6862      	ldr	r2, [r4, #4]
 8012c00:	2a01      	cmp	r2, #1
 8012c02:	d953      	bls.n	8012cac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012c04:	2800      	cmp	r0, #0
 8012c06:	d05f      	beq.n	8012cc8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012c08:	68e1      	ldr	r1, [r4, #12]
 8012c0a:	4630      	mov	r0, r6
 8012c0c:	f006 fb76 	bl	80192fc <ucdr_serialize_string>
 8012c10:	6862      	ldr	r2, [r4, #4]
 8012c12:	2a02      	cmp	r2, #2
 8012c14:	d94a      	bls.n	8012cac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012c16:	2800      	cmp	r0, #0
 8012c18:	d056      	beq.n	8012cc8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012c1a:	6921      	ldr	r1, [r4, #16]
 8012c1c:	4630      	mov	r0, r6
 8012c1e:	f006 fb6d 	bl	80192fc <ucdr_serialize_string>
 8012c22:	6862      	ldr	r2, [r4, #4]
 8012c24:	2a03      	cmp	r2, #3
 8012c26:	d941      	bls.n	8012cac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012c28:	2800      	cmp	r0, #0
 8012c2a:	d04d      	beq.n	8012cc8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012c2c:	6961      	ldr	r1, [r4, #20]
 8012c2e:	4630      	mov	r0, r6
 8012c30:	f006 fb64 	bl	80192fc <ucdr_serialize_string>
 8012c34:	6862      	ldr	r2, [r4, #4]
 8012c36:	2a04      	cmp	r2, #4
 8012c38:	d938      	bls.n	8012cac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012c3a:	2800      	cmp	r0, #0
 8012c3c:	d044      	beq.n	8012cc8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012c3e:	69a1      	ldr	r1, [r4, #24]
 8012c40:	4630      	mov	r0, r6
 8012c42:	f006 fb5b 	bl	80192fc <ucdr_serialize_string>
 8012c46:	6862      	ldr	r2, [r4, #4]
 8012c48:	2a05      	cmp	r2, #5
 8012c4a:	d92f      	bls.n	8012cac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012c4c:	2800      	cmp	r0, #0
 8012c4e:	d03b      	beq.n	8012cc8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012c50:	69e1      	ldr	r1, [r4, #28]
 8012c52:	4630      	mov	r0, r6
 8012c54:	f006 fb52 	bl	80192fc <ucdr_serialize_string>
 8012c58:	6862      	ldr	r2, [r4, #4]
 8012c5a:	2a06      	cmp	r2, #6
 8012c5c:	d926      	bls.n	8012cac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012c5e:	b398      	cbz	r0, 8012cc8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012c60:	6a21      	ldr	r1, [r4, #32]
 8012c62:	4630      	mov	r0, r6
 8012c64:	f006 fb4a 	bl	80192fc <ucdr_serialize_string>
 8012c68:	6862      	ldr	r2, [r4, #4]
 8012c6a:	2a07      	cmp	r2, #7
 8012c6c:	d91e      	bls.n	8012cac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012c6e:	b358      	cbz	r0, 8012cc8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012c70:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8012c72:	4630      	mov	r0, r6
 8012c74:	f006 fb42 	bl	80192fc <ucdr_serialize_string>
 8012c78:	6862      	ldr	r2, [r4, #4]
 8012c7a:	2a08      	cmp	r2, #8
 8012c7c:	d916      	bls.n	8012cac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012c7e:	b318      	cbz	r0, 8012cc8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012c80:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8012c82:	4630      	mov	r0, r6
 8012c84:	f006 fb3a 	bl	80192fc <ucdr_serialize_string>
 8012c88:	6862      	ldr	r2, [r4, #4]
 8012c8a:	2a09      	cmp	r2, #9
 8012c8c:	d90e      	bls.n	8012cac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012c8e:	b1d8      	cbz	r0, 8012cc8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012c90:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 8012c94:	2709      	movs	r7, #9
 8012c96:	e000      	b.n	8012c9a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8012c98:	b1b0      	cbz	r0, 8012cc8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012c9a:	f858 1f04 	ldr.w	r1, [r8, #4]!
 8012c9e:	4630      	mov	r0, r6
 8012ca0:	f006 fb2c 	bl	80192fc <ucdr_serialize_string>
 8012ca4:	6862      	ldr	r2, [r4, #4]
 8012ca6:	3701      	adds	r7, #1
 8012ca8:	4297      	cmp	r7, r2
 8012caa:	d3f5      	bcc.n	8012c98 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8012cac:	ea05 0300 	and.w	r3, r5, r0
 8012cb0:	b2dd      	uxtb	r5, r3
 8012cb2:	e789      	b.n	8012bc8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8012cb4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8012cb6:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8012cba:	4630      	mov	r0, r6
 8012cbc:	f7fd fe58 	bl	8010970 <ucdr_serialize_sequence_uint8_t>
 8012cc0:	4005      	ands	r5, r0
 8012cc2:	4628      	mov	r0, r5
 8012cc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012cc8:	2500      	movs	r5, #0
 8012cca:	e77d      	b.n	8012bc8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8012ccc:	4028      	ands	r0, r5
 8012cce:	b2c5      	uxtb	r5, r0
 8012cd0:	e77a      	b.n	8012bc8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8012cd2:	bf00      	nop

08012cd4 <uxr_serialize_OBJK_Subscriber_Binary>:
 8012cd4:	b570      	push	{r4, r5, r6, lr}
 8012cd6:	460d      	mov	r5, r1
 8012cd8:	7809      	ldrb	r1, [r1, #0]
 8012cda:	4606      	mov	r6, r0
 8012cdc:	f7f9 fb8c 	bl	800c3f8 <ucdr_serialize_bool>
 8012ce0:	782b      	ldrb	r3, [r5, #0]
 8012ce2:	4604      	mov	r4, r0
 8012ce4:	b94b      	cbnz	r3, 8012cfa <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 8012ce6:	7a29      	ldrb	r1, [r5, #8]
 8012ce8:	4630      	mov	r0, r6
 8012cea:	f7f9 fb85 	bl	800c3f8 <ucdr_serialize_bool>
 8012cee:	7a2b      	ldrb	r3, [r5, #8]
 8012cf0:	4004      	ands	r4, r0
 8012cf2:	b2e4      	uxtb	r4, r4
 8012cf4:	b943      	cbnz	r3, 8012d08 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 8012cf6:	4620      	mov	r0, r4
 8012cf8:	bd70      	pop	{r4, r5, r6, pc}
 8012cfa:	6869      	ldr	r1, [r5, #4]
 8012cfc:	4630      	mov	r0, r6
 8012cfe:	f006 fafd 	bl	80192fc <ucdr_serialize_string>
 8012d02:	4004      	ands	r4, r0
 8012d04:	b2e4      	uxtb	r4, r4
 8012d06:	e7ee      	b.n	8012ce6 <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 8012d08:	f105 010c 	add.w	r1, r5, #12
 8012d0c:	4630      	mov	r0, r6
 8012d0e:	f7ff ff51 	bl	8012bb4 <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 8012d12:	4004      	ands	r4, r0
 8012d14:	4620      	mov	r0, r4
 8012d16:	bd70      	pop	{r4, r5, r6, pc}

08012d18 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8012d18:	b570      	push	{r4, r5, r6, lr}
 8012d1a:	460d      	mov	r5, r1
 8012d1c:	8809      	ldrh	r1, [r1, #0]
 8012d1e:	4606      	mov	r6, r0
 8012d20:	f7f9 fbc4 	bl	800c4ac <ucdr_serialize_uint16_t>
 8012d24:	78a9      	ldrb	r1, [r5, #2]
 8012d26:	4604      	mov	r4, r0
 8012d28:	4630      	mov	r0, r6
 8012d2a:	f7f9 fb65 	bl	800c3f8 <ucdr_serialize_bool>
 8012d2e:	78ab      	ldrb	r3, [r5, #2]
 8012d30:	4004      	ands	r4, r0
 8012d32:	b2e4      	uxtb	r4, r4
 8012d34:	b9b3      	cbnz	r3, 8012d64 <uxr_serialize_OBJK_Endpoint_QosBinary+0x4c>
 8012d36:	79a9      	ldrb	r1, [r5, #6]
 8012d38:	4630      	mov	r0, r6
 8012d3a:	f7f9 fb5d 	bl	800c3f8 <ucdr_serialize_bool>
 8012d3e:	79ab      	ldrb	r3, [r5, #6]
 8012d40:	4004      	ands	r4, r0
 8012d42:	bb33      	cbnz	r3, 8012d92 <uxr_serialize_OBJK_Endpoint_QosBinary+0x7a>
 8012d44:	7b29      	ldrb	r1, [r5, #12]
 8012d46:	4630      	mov	r0, r6
 8012d48:	f7f9 fb56 	bl	800c3f8 <ucdr_serialize_bool>
 8012d4c:	7b2b      	ldrb	r3, [r5, #12]
 8012d4e:	4004      	ands	r4, r0
 8012d50:	b9c3      	cbnz	r3, 8012d84 <uxr_serialize_OBJK_Endpoint_QosBinary+0x6c>
 8012d52:	7d29      	ldrb	r1, [r5, #20]
 8012d54:	4630      	mov	r0, r6
 8012d56:	f7f9 fb4f 	bl	800c3f8 <ucdr_serialize_bool>
 8012d5a:	7d2b      	ldrb	r3, [r5, #20]
 8012d5c:	4004      	ands	r4, r0
 8012d5e:	b93b      	cbnz	r3, 8012d70 <uxr_serialize_OBJK_Endpoint_QosBinary+0x58>
 8012d60:	4620      	mov	r0, r4
 8012d62:	bd70      	pop	{r4, r5, r6, pc}
 8012d64:	88a9      	ldrh	r1, [r5, #4]
 8012d66:	4630      	mov	r0, r6
 8012d68:	f7f9 fba0 	bl	800c4ac <ucdr_serialize_uint16_t>
 8012d6c:	4004      	ands	r4, r0
 8012d6e:	e7e2      	b.n	8012d36 <uxr_serialize_OBJK_Endpoint_QosBinary+0x1e>
 8012d70:	69aa      	ldr	r2, [r5, #24]
 8012d72:	f105 011c 	add.w	r1, r5, #28
 8012d76:	4630      	mov	r0, r6
 8012d78:	f7fd fdfa 	bl	8010970 <ucdr_serialize_sequence_uint8_t>
 8012d7c:	4004      	ands	r4, r0
 8012d7e:	b2e4      	uxtb	r4, r4
 8012d80:	4620      	mov	r0, r4
 8012d82:	bd70      	pop	{r4, r5, r6, pc}
 8012d84:	6929      	ldr	r1, [r5, #16]
 8012d86:	4630      	mov	r0, r6
 8012d88:	f7f9 fd80 	bl	800c88c <ucdr_serialize_uint32_t>
 8012d8c:	4004      	ands	r4, r0
 8012d8e:	b2e4      	uxtb	r4, r4
 8012d90:	e7df      	b.n	8012d52 <uxr_serialize_OBJK_Endpoint_QosBinary+0x3a>
 8012d92:	68a9      	ldr	r1, [r5, #8]
 8012d94:	4630      	mov	r0, r6
 8012d96:	f7f9 fd79 	bl	800c88c <ucdr_serialize_uint32_t>
 8012d9a:	4004      	ands	r4, r0
 8012d9c:	b2e4      	uxtb	r4, r4
 8012d9e:	e7d1      	b.n	8012d44 <uxr_serialize_OBJK_Endpoint_QosBinary+0x2c>

08012da0 <uxr_serialize_OBJK_DataReader_Binary>:
 8012da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012da2:	2202      	movs	r2, #2
 8012da4:	460c      	mov	r4, r1
 8012da6:	4606      	mov	r6, r0
 8012da8:	f7fd fc42 	bl	8010630 <ucdr_serialize_array_uint8_t>
 8012dac:	78a1      	ldrb	r1, [r4, #2]
 8012dae:	4605      	mov	r5, r0
 8012db0:	4630      	mov	r0, r6
 8012db2:	f7f9 fb21 	bl	800c3f8 <ucdr_serialize_bool>
 8012db6:	78a3      	ldrb	r3, [r4, #2]
 8012db8:	4005      	ands	r5, r0
 8012dba:	b2ed      	uxtb	r5, r5
 8012dbc:	b90b      	cbnz	r3, 8012dc2 <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8012dbe:	4628      	mov	r0, r5
 8012dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012dc2:	f104 0108 	add.w	r1, r4, #8
 8012dc6:	4630      	mov	r0, r6
 8012dc8:	f7ff ffa6 	bl	8012d18 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8012dcc:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012dd0:	4607      	mov	r7, r0
 8012dd2:	4630      	mov	r0, r6
 8012dd4:	f7f9 fb10 	bl	800c3f8 <ucdr_serialize_bool>
 8012dd8:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8012ddc:	4007      	ands	r7, r0
 8012dde:	b2ff      	uxtb	r7, r7
 8012de0:	b95b      	cbnz	r3, 8012dfa <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 8012de2:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 8012de6:	4630      	mov	r0, r6
 8012de8:	f7f9 fb06 	bl	800c3f8 <ucdr_serialize_bool>
 8012dec:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8012df0:	4007      	ands	r7, r0
 8012df2:	b94b      	cbnz	r3, 8012e08 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 8012df4:	403d      	ands	r5, r7
 8012df6:	4628      	mov	r0, r5
 8012df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012dfa:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 8012dfe:	4630      	mov	r0, r6
 8012e00:	f7f9 ff88 	bl	800cd14 <ucdr_serialize_uint64_t>
 8012e04:	4007      	ands	r7, r0
 8012e06:	e7ec      	b.n	8012de2 <uxr_serialize_OBJK_DataReader_Binary+0x42>
 8012e08:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8012e0a:	4630      	mov	r0, r6
 8012e0c:	f006 fa76 	bl	80192fc <ucdr_serialize_string>
 8012e10:	4007      	ands	r7, r0
 8012e12:	b2ff      	uxtb	r7, r7
 8012e14:	e7ee      	b.n	8012df4 <uxr_serialize_OBJK_DataReader_Binary+0x54>
 8012e16:	bf00      	nop

08012e18 <uxr_serialize_OBJK_DataWriter_Binary>:
 8012e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e1a:	2202      	movs	r2, #2
 8012e1c:	460d      	mov	r5, r1
 8012e1e:	4606      	mov	r6, r0
 8012e20:	f7fd fc06 	bl	8010630 <ucdr_serialize_array_uint8_t>
 8012e24:	78a9      	ldrb	r1, [r5, #2]
 8012e26:	4604      	mov	r4, r0
 8012e28:	4630      	mov	r0, r6
 8012e2a:	f7f9 fae5 	bl	800c3f8 <ucdr_serialize_bool>
 8012e2e:	78ab      	ldrb	r3, [r5, #2]
 8012e30:	4004      	ands	r4, r0
 8012e32:	b2e4      	uxtb	r4, r4
 8012e34:	b90b      	cbnz	r3, 8012e3a <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 8012e36:	4620      	mov	r0, r4
 8012e38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012e3a:	f105 0108 	add.w	r1, r5, #8
 8012e3e:	4630      	mov	r0, r6
 8012e40:	f7ff ff6a 	bl	8012d18 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8012e44:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8012e48:	4607      	mov	r7, r0
 8012e4a:	4630      	mov	r0, r6
 8012e4c:	f7f9 fad4 	bl	800c3f8 <ucdr_serialize_bool>
 8012e50:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 8012e54:	4007      	ands	r7, r0
 8012e56:	b2ff      	uxtb	r7, r7
 8012e58:	b913      	cbnz	r3, 8012e60 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8012e5a:	403c      	ands	r4, r7
 8012e5c:	4620      	mov	r0, r4
 8012e5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012e60:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 8012e64:	4630      	mov	r0, r6
 8012e66:	f7f9 ff55 	bl	800cd14 <ucdr_serialize_uint64_t>
 8012e6a:	4007      	ands	r7, r0
 8012e6c:	e7f5      	b.n	8012e5a <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8012e6e:	bf00      	nop

08012e70 <uxr_deserialize_ObjectVariant>:
 8012e70:	b570      	push	{r4, r5, r6, lr}
 8012e72:	4605      	mov	r5, r0
 8012e74:	460e      	mov	r6, r1
 8012e76:	f7f9 fb03 	bl	800c480 <ucdr_deserialize_uint8_t>
 8012e7a:	b168      	cbz	r0, 8012e98 <uxr_deserialize_ObjectVariant+0x28>
 8012e7c:	7833      	ldrb	r3, [r6, #0]
 8012e7e:	3b01      	subs	r3, #1
 8012e80:	4604      	mov	r4, r0
 8012e82:	2b0d      	cmp	r3, #13
 8012e84:	d809      	bhi.n	8012e9a <uxr_deserialize_ObjectVariant+0x2a>
 8012e86:	e8df f003 	tbb	[pc, r3]
 8012e8a:	0a64      	.short	0x0a64
 8012e8c:	0a0a2323 	.word	0x0a0a2323
 8012e90:	10080a0a 	.word	0x10080a0a
 8012e94:	5e411010 	.word	0x5e411010
 8012e98:	2400      	movs	r4, #0
 8012e9a:	4620      	mov	r0, r4
 8012e9c:	bd70      	pop	{r4, r5, r6, pc}
 8012e9e:	1d31      	adds	r1, r6, #4
 8012ea0:	4628      	mov	r0, r5
 8012ea2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012ea6:	f7ff bd61 	b.w	801296c <uxr_deserialize_DATAWRITER_Representation>
 8012eaa:	1d31      	adds	r1, r6, #4
 8012eac:	4628      	mov	r0, r5
 8012eae:	f7f9 fae7 	bl	800c480 <ucdr_deserialize_uint8_t>
 8012eb2:	2800      	cmp	r0, #0
 8012eb4:	d0f0      	beq.n	8012e98 <uxr_deserialize_ObjectVariant+0x28>
 8012eb6:	7933      	ldrb	r3, [r6, #4]
 8012eb8:	2b01      	cmp	r3, #1
 8012eba:	d001      	beq.n	8012ec0 <uxr_deserialize_ObjectVariant+0x50>
 8012ebc:	2b02      	cmp	r3, #2
 8012ebe:	d1ec      	bne.n	8012e9a <uxr_deserialize_ObjectVariant+0x2a>
 8012ec0:	68b1      	ldr	r1, [r6, #8]
 8012ec2:	4628      	mov	r0, r5
 8012ec4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012ec8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012ecc:	f006 ba24 	b.w	8019318 <ucdr_deserialize_string>
 8012ed0:	1d31      	adds	r1, r6, #4
 8012ed2:	4628      	mov	r0, r5
 8012ed4:	f7f9 fad4 	bl	800c480 <ucdr_deserialize_uint8_t>
 8012ed8:	4604      	mov	r4, r0
 8012eda:	b170      	cbz	r0, 8012efa <uxr_deserialize_ObjectVariant+0x8a>
 8012edc:	7933      	ldrb	r3, [r6, #4]
 8012ede:	2b02      	cmp	r3, #2
 8012ee0:	d053      	beq.n	8012f8a <uxr_deserialize_ObjectVariant+0x11a>
 8012ee2:	2b03      	cmp	r3, #3
 8012ee4:	d109      	bne.n	8012efa <uxr_deserialize_ObjectVariant+0x8a>
 8012ee6:	f106 0308 	add.w	r3, r6, #8
 8012eea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012eee:	f106 010c 	add.w	r1, r6, #12
 8012ef2:	4628      	mov	r0, r5
 8012ef4:	f7fd fd4e 	bl	8010994 <ucdr_deserialize_sequence_uint8_t>
 8012ef8:	4604      	mov	r4, r0
 8012efa:	2202      	movs	r2, #2
 8012efc:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8012f00:	4628      	mov	r0, r5
 8012f02:	f7fd fbf9 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 8012f06:	4004      	ands	r4, r0
 8012f08:	b2e4      	uxtb	r4, r4
 8012f0a:	e7c6      	b.n	8012e9a <uxr_deserialize_ObjectVariant+0x2a>
 8012f0c:	2204      	movs	r2, #4
 8012f0e:	18b1      	adds	r1, r6, r2
 8012f10:	4628      	mov	r0, r5
 8012f12:	f7fd fbf1 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 8012f16:	2202      	movs	r2, #2
 8012f18:	f106 0108 	add.w	r1, r6, #8
 8012f1c:	4604      	mov	r4, r0
 8012f1e:	4628      	mov	r0, r5
 8012f20:	f7fd fbea 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 8012f24:	2202      	movs	r2, #2
 8012f26:	4004      	ands	r4, r0
 8012f28:	f106 010a 	add.w	r1, r6, #10
 8012f2c:	4628      	mov	r0, r5
 8012f2e:	f7fd fbe3 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 8012f32:	b2e4      	uxtb	r4, r4
 8012f34:	4603      	mov	r3, r0
 8012f36:	f106 010c 	add.w	r1, r6, #12
 8012f3a:	4628      	mov	r0, r5
 8012f3c:	401c      	ands	r4, r3
 8012f3e:	f7f9 fa71 	bl	800c424 <ucdr_deserialize_bool>
 8012f42:	4004      	ands	r4, r0
 8012f44:	e7a9      	b.n	8012e9a <uxr_deserialize_ObjectVariant+0x2a>
 8012f46:	1d31      	adds	r1, r6, #4
 8012f48:	4628      	mov	r0, r5
 8012f4a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012f4e:	f7ff bbc3 	b.w	80126d8 <uxr_deserialize_CLIENT_Representation>
 8012f52:	1d31      	adds	r1, r6, #4
 8012f54:	4628      	mov	r0, r5
 8012f56:	f7f9 fa93 	bl	800c480 <ucdr_deserialize_uint8_t>
 8012f5a:	4604      	mov	r4, r0
 8012f5c:	b168      	cbz	r0, 8012f7a <uxr_deserialize_ObjectVariant+0x10a>
 8012f5e:	7933      	ldrb	r3, [r6, #4]
 8012f60:	2b02      	cmp	r3, #2
 8012f62:	d003      	beq.n	8012f6c <uxr_deserialize_ObjectVariant+0xfc>
 8012f64:	2b03      	cmp	r3, #3
 8012f66:	d018      	beq.n	8012f9a <uxr_deserialize_ObjectVariant+0x12a>
 8012f68:	2b01      	cmp	r3, #1
 8012f6a:	d106      	bne.n	8012f7a <uxr_deserialize_ObjectVariant+0x10a>
 8012f6c:	68b1      	ldr	r1, [r6, #8]
 8012f6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012f72:	4628      	mov	r0, r5
 8012f74:	f006 f9d0 	bl	8019318 <ucdr_deserialize_string>
 8012f78:	4604      	mov	r4, r0
 8012f7a:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8012f7e:	4628      	mov	r0, r5
 8012f80:	f7fa f81a 	bl	800cfb8 <ucdr_deserialize_int16_t>
 8012f84:	4004      	ands	r4, r0
 8012f86:	b2e4      	uxtb	r4, r4
 8012f88:	e787      	b.n	8012e9a <uxr_deserialize_ObjectVariant+0x2a>
 8012f8a:	68b1      	ldr	r1, [r6, #8]
 8012f8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012f90:	4628      	mov	r0, r5
 8012f92:	f006 f9c1 	bl	8019318 <ucdr_deserialize_string>
 8012f96:	4604      	mov	r4, r0
 8012f98:	e7af      	b.n	8012efa <uxr_deserialize_ObjectVariant+0x8a>
 8012f9a:	f106 0308 	add.w	r3, r6, #8
 8012f9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012fa2:	f106 010c 	add.w	r1, r6, #12
 8012fa6:	4628      	mov	r0, r5
 8012fa8:	f7fd fcf4 	bl	8010994 <ucdr_deserialize_sequence_uint8_t>
 8012fac:	4604      	mov	r4, r0
 8012fae:	e7e4      	b.n	8012f7a <uxr_deserialize_ObjectVariant+0x10a>

08012fb0 <uxr_deserialize_BaseObjectRequest>:
 8012fb0:	b570      	push	{r4, r5, r6, lr}
 8012fb2:	2202      	movs	r2, #2
 8012fb4:	4605      	mov	r5, r0
 8012fb6:	460e      	mov	r6, r1
 8012fb8:	f7fd fb9e 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 8012fbc:	2202      	movs	r2, #2
 8012fbe:	4604      	mov	r4, r0
 8012fc0:	18b1      	adds	r1, r6, r2
 8012fc2:	4628      	mov	r0, r5
 8012fc4:	f7fd fb98 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 8012fc8:	4020      	ands	r0, r4
 8012fca:	b2c0      	uxtb	r0, r0
 8012fcc:	bd70      	pop	{r4, r5, r6, pc}
 8012fce:	bf00      	nop

08012fd0 <uxr_serialize_ActivityInfoVariant>:
 8012fd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012fd4:	460d      	mov	r5, r1
 8012fd6:	7809      	ldrb	r1, [r1, #0]
 8012fd8:	4606      	mov	r6, r0
 8012fda:	f7f9 fa3b 	bl	800c454 <ucdr_serialize_uint8_t>
 8012fde:	b130      	cbz	r0, 8012fee <uxr_serialize_ActivityInfoVariant+0x1e>
 8012fe0:	782b      	ldrb	r3, [r5, #0]
 8012fe2:	2b06      	cmp	r3, #6
 8012fe4:	d014      	beq.n	8013010 <uxr_serialize_ActivityInfoVariant+0x40>
 8012fe6:	2b0d      	cmp	r3, #13
 8012fe8:	d019      	beq.n	801301e <uxr_serialize_ActivityInfoVariant+0x4e>
 8012fea:	2b05      	cmp	r3, #5
 8012fec:	d001      	beq.n	8012ff2 <uxr_serialize_ActivityInfoVariant+0x22>
 8012fee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ff2:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8012ff6:	4630      	mov	r0, r6
 8012ff8:	f7f9 ff54 	bl	800cea4 <ucdr_serialize_int16_t>
 8012ffc:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 8013000:	4604      	mov	r4, r0
 8013002:	4630      	mov	r0, r6
 8013004:	f7f9 fe86 	bl	800cd14 <ucdr_serialize_uint64_t>
 8013008:	4020      	ands	r0, r4
 801300a:	b2c0      	uxtb	r0, r0
 801300c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013010:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8013014:	4630      	mov	r0, r6
 8013016:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801301a:	f7f9 bf43 	b.w	800cea4 <ucdr_serialize_int16_t>
 801301e:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8013022:	4630      	mov	r0, r6
 8013024:	f7f9 ff3e 	bl	800cea4 <ucdr_serialize_int16_t>
 8013028:	68e9      	ldr	r1, [r5, #12]
 801302a:	4681      	mov	r9, r0
 801302c:	4630      	mov	r0, r6
 801302e:	f7f9 fc2d 	bl	800c88c <ucdr_serialize_uint32_t>
 8013032:	68eb      	ldr	r3, [r5, #12]
 8013034:	2b00      	cmp	r3, #0
 8013036:	d051      	beq.n	80130dc <uxr_serialize_ActivityInfoVariant+0x10c>
 8013038:	b1e8      	cbz	r0, 8013076 <uxr_serialize_ActivityInfoVariant+0xa6>
 801303a:	f105 0714 	add.w	r7, r5, #20
 801303e:	f04f 0800 	mov.w	r8, #0
 8013042:	f817 1c04 	ldrb.w	r1, [r7, #-4]
 8013046:	4630      	mov	r0, r6
 8013048:	f7f9 fa04 	bl	800c454 <ucdr_serialize_uint8_t>
 801304c:	b198      	cbz	r0, 8013076 <uxr_serialize_ActivityInfoVariant+0xa6>
 801304e:	f817 3c04 	ldrb.w	r3, [r7, #-4]
 8013052:	2b03      	cmp	r3, #3
 8013054:	d839      	bhi.n	80130ca <uxr_serialize_ActivityInfoVariant+0xfa>
 8013056:	e8df f003 	tbb	[pc, r3]
 801305a:	1e2b      	.short	0x1e2b
 801305c:	0211      	.short	0x0211
 801305e:	6839      	ldr	r1, [r7, #0]
 8013060:	4630      	mov	r0, r6
 8013062:	f006 f94b 	bl	80192fc <ucdr_serialize_string>
 8013066:	68eb      	ldr	r3, [r5, #12]
 8013068:	f108 0801 	add.w	r8, r8, #1
 801306c:	4598      	cmp	r8, r3
 801306e:	d231      	bcs.n	80130d4 <uxr_serialize_ActivityInfoVariant+0x104>
 8013070:	3718      	adds	r7, #24
 8013072:	2800      	cmp	r0, #0
 8013074:	d1e5      	bne.n	8013042 <uxr_serialize_ActivityInfoVariant+0x72>
 8013076:	2000      	movs	r0, #0
 8013078:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801307c:	2210      	movs	r2, #16
 801307e:	4639      	mov	r1, r7
 8013080:	4630      	mov	r0, r6
 8013082:	f7fd fad5 	bl	8010630 <ucdr_serialize_array_uint8_t>
 8013086:	6939      	ldr	r1, [r7, #16]
 8013088:	4604      	mov	r4, r0
 801308a:	4630      	mov	r0, r6
 801308c:	f7f9 fbfe 	bl	800c88c <ucdr_serialize_uint32_t>
 8013090:	4020      	ands	r0, r4
 8013092:	b2c0      	uxtb	r0, r0
 8013094:	e7e7      	b.n	8013066 <uxr_serialize_ActivityInfoVariant+0x96>
 8013096:	2204      	movs	r2, #4
 8013098:	4639      	mov	r1, r7
 801309a:	4630      	mov	r0, r6
 801309c:	f7fd fac8 	bl	8010630 <ucdr_serialize_array_uint8_t>
 80130a0:	88b9      	ldrh	r1, [r7, #4]
 80130a2:	4604      	mov	r4, r0
 80130a4:	4630      	mov	r0, r6
 80130a6:	f7f9 fa01 	bl	800c4ac <ucdr_serialize_uint16_t>
 80130aa:	4020      	ands	r0, r4
 80130ac:	b2c0      	uxtb	r0, r0
 80130ae:	e7da      	b.n	8013066 <uxr_serialize_ActivityInfoVariant+0x96>
 80130b0:	2202      	movs	r2, #2
 80130b2:	4639      	mov	r1, r7
 80130b4:	4630      	mov	r0, r6
 80130b6:	f7fd fabb 	bl	8010630 <ucdr_serialize_array_uint8_t>
 80130ba:	78b9      	ldrb	r1, [r7, #2]
 80130bc:	4604      	mov	r4, r0
 80130be:	4630      	mov	r0, r6
 80130c0:	f7f9 f9c8 	bl	800c454 <ucdr_serialize_uint8_t>
 80130c4:	4020      	ands	r0, r4
 80130c6:	b2c0      	uxtb	r0, r0
 80130c8:	e7cd      	b.n	8013066 <uxr_serialize_ActivityInfoVariant+0x96>
 80130ca:	68eb      	ldr	r3, [r5, #12]
 80130cc:	f108 0801 	add.w	r8, r8, #1
 80130d0:	4598      	cmp	r8, r3
 80130d2:	d308      	bcc.n	80130e6 <uxr_serialize_ActivityInfoVariant+0x116>
 80130d4:	ea09 0000 	and.w	r0, r9, r0
 80130d8:	b2c0      	uxtb	r0, r0
 80130da:	e788      	b.n	8012fee <uxr_serialize_ActivityInfoVariant+0x1e>
 80130dc:	ea09 0900 	and.w	r9, r9, r0
 80130e0:	fa5f f089 	uxtb.w	r0, r9
 80130e4:	e783      	b.n	8012fee <uxr_serialize_ActivityInfoVariant+0x1e>
 80130e6:	3718      	adds	r7, #24
 80130e8:	e7ab      	b.n	8013042 <uxr_serialize_ActivityInfoVariant+0x72>
 80130ea:	bf00      	nop

080130ec <uxr_deserialize_BaseObjectReply>:
 80130ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80130f0:	2202      	movs	r2, #2
 80130f2:	4606      	mov	r6, r0
 80130f4:	460f      	mov	r7, r1
 80130f6:	f7fd faff 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 80130fa:	2202      	movs	r2, #2
 80130fc:	18b9      	adds	r1, r7, r2
 80130fe:	4605      	mov	r5, r0
 8013100:	4630      	mov	r0, r6
 8013102:	f7fd faf9 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 8013106:	1d39      	adds	r1, r7, #4
 8013108:	4680      	mov	r8, r0
 801310a:	4630      	mov	r0, r6
 801310c:	f7f9 f9b8 	bl	800c480 <ucdr_deserialize_uint8_t>
 8013110:	1d79      	adds	r1, r7, #5
 8013112:	4604      	mov	r4, r0
 8013114:	4630      	mov	r0, r6
 8013116:	f7f9 f9b3 	bl	800c480 <ucdr_deserialize_uint8_t>
 801311a:	ea05 0508 	and.w	r5, r5, r8
 801311e:	402c      	ands	r4, r5
 8013120:	4020      	ands	r0, r4
 8013122:	b2c0      	uxtb	r0, r0
 8013124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013128 <uxr_serialize_ReadSpecification>:
 8013128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801312c:	460d      	mov	r5, r1
 801312e:	7809      	ldrb	r1, [r1, #0]
 8013130:	4606      	mov	r6, r0
 8013132:	f7f9 f98f 	bl	800c454 <ucdr_serialize_uint8_t>
 8013136:	7869      	ldrb	r1, [r5, #1]
 8013138:	4604      	mov	r4, r0
 801313a:	4630      	mov	r0, r6
 801313c:	f7f9 f98a 	bl	800c454 <ucdr_serialize_uint8_t>
 8013140:	78a9      	ldrb	r1, [r5, #2]
 8013142:	4004      	ands	r4, r0
 8013144:	4630      	mov	r0, r6
 8013146:	f7f9 f957 	bl	800c3f8 <ucdr_serialize_bool>
 801314a:	78ab      	ldrb	r3, [r5, #2]
 801314c:	b2e4      	uxtb	r4, r4
 801314e:	4004      	ands	r4, r0
 8013150:	b94b      	cbnz	r3, 8013166 <uxr_serialize_ReadSpecification+0x3e>
 8013152:	7a29      	ldrb	r1, [r5, #8]
 8013154:	4630      	mov	r0, r6
 8013156:	f7f9 f94f 	bl	800c3f8 <ucdr_serialize_bool>
 801315a:	7a2b      	ldrb	r3, [r5, #8]
 801315c:	4004      	ands	r4, r0
 801315e:	b943      	cbnz	r3, 8013172 <uxr_serialize_ReadSpecification+0x4a>
 8013160:	4620      	mov	r0, r4
 8013162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013166:	6869      	ldr	r1, [r5, #4]
 8013168:	4630      	mov	r0, r6
 801316a:	f006 f8c7 	bl	80192fc <ucdr_serialize_string>
 801316e:	4004      	ands	r4, r0
 8013170:	e7ef      	b.n	8013152 <uxr_serialize_ReadSpecification+0x2a>
 8013172:	8969      	ldrh	r1, [r5, #10]
 8013174:	4630      	mov	r0, r6
 8013176:	f7f9 f999 	bl	800c4ac <ucdr_serialize_uint16_t>
 801317a:	89a9      	ldrh	r1, [r5, #12]
 801317c:	4607      	mov	r7, r0
 801317e:	4630      	mov	r0, r6
 8013180:	f7f9 f994 	bl	800c4ac <ucdr_serialize_uint16_t>
 8013184:	89e9      	ldrh	r1, [r5, #14]
 8013186:	4007      	ands	r7, r0
 8013188:	4630      	mov	r0, r6
 801318a:	f7f9 f98f 	bl	800c4ac <ucdr_serialize_uint16_t>
 801318e:	8a29      	ldrh	r1, [r5, #16]
 8013190:	4680      	mov	r8, r0
 8013192:	4630      	mov	r0, r6
 8013194:	f7f9 f98a 	bl	800c4ac <ucdr_serialize_uint16_t>
 8013198:	b2ff      	uxtb	r7, r7
 801319a:	ea04 0507 	and.w	r5, r4, r7
 801319e:	ea05 0508 	and.w	r5, r5, r8
 80131a2:	ea00 0405 	and.w	r4, r0, r5
 80131a6:	4620      	mov	r0, r4
 80131a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080131ac <uxr_serialize_CREATE_CLIENT_Payload>:
 80131ac:	f7ff ba3a 	b.w	8012624 <uxr_serialize_CLIENT_Representation>

080131b0 <uxr_serialize_CREATE_Payload>:
 80131b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131b2:	2202      	movs	r2, #2
 80131b4:	4606      	mov	r6, r0
 80131b6:	460d      	mov	r5, r1
 80131b8:	f7fd fa3a 	bl	8010630 <ucdr_serialize_array_uint8_t>
 80131bc:	2202      	movs	r2, #2
 80131be:	18a9      	adds	r1, r5, r2
 80131c0:	4604      	mov	r4, r0
 80131c2:	4630      	mov	r0, r6
 80131c4:	f7fd fa34 	bl	8010630 <ucdr_serialize_array_uint8_t>
 80131c8:	7929      	ldrb	r1, [r5, #4]
 80131ca:	4607      	mov	r7, r0
 80131cc:	4630      	mov	r0, r6
 80131ce:	f7f9 f941 	bl	800c454 <ucdr_serialize_uint8_t>
 80131d2:	b170      	cbz	r0, 80131f2 <uxr_serialize_CREATE_Payload+0x42>
 80131d4:	792b      	ldrb	r3, [r5, #4]
 80131d6:	403c      	ands	r4, r7
 80131d8:	3b01      	subs	r3, #1
 80131da:	b2e4      	uxtb	r4, r4
 80131dc:	2b0d      	cmp	r3, #13
 80131de:	d809      	bhi.n	80131f4 <uxr_serialize_CREATE_Payload+0x44>
 80131e0:	e8df f003 	tbb	[pc, r3]
 80131e4:	23230a3e 	.word	0x23230a3e
 80131e8:	0a0a0a0a 	.word	0x0a0a0a0a
 80131ec:	12121208 	.word	0x12121208
 80131f0:	5f58      	.short	0x5f58
 80131f2:	2400      	movs	r4, #0
 80131f4:	4620      	mov	r0, r4
 80131f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80131f8:	f105 0108 	add.w	r1, r5, #8
 80131fc:	4630      	mov	r0, r6
 80131fe:	f7ff fb19 	bl	8012834 <uxr_serialize_DATAWRITER_Representation>
 8013202:	4004      	ands	r4, r0
 8013204:	4620      	mov	r0, r4
 8013206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013208:	7a29      	ldrb	r1, [r5, #8]
 801320a:	4630      	mov	r0, r6
 801320c:	f7f9 f922 	bl	800c454 <ucdr_serialize_uint8_t>
 8013210:	2800      	cmp	r0, #0
 8013212:	d0ee      	beq.n	80131f2 <uxr_serialize_CREATE_Payload+0x42>
 8013214:	7a2b      	ldrb	r3, [r5, #8]
 8013216:	2b01      	cmp	r3, #1
 8013218:	d001      	beq.n	801321e <uxr_serialize_CREATE_Payload+0x6e>
 801321a:	2b02      	cmp	r3, #2
 801321c:	d1ea      	bne.n	80131f4 <uxr_serialize_CREATE_Payload+0x44>
 801321e:	68e9      	ldr	r1, [r5, #12]
 8013220:	4630      	mov	r0, r6
 8013222:	f006 f86b 	bl	80192fc <ucdr_serialize_string>
 8013226:	4004      	ands	r4, r0
 8013228:	e7e4      	b.n	80131f4 <uxr_serialize_CREATE_Payload+0x44>
 801322a:	7a29      	ldrb	r1, [r5, #8]
 801322c:	4630      	mov	r0, r6
 801322e:	f7f9 f911 	bl	800c454 <ucdr_serialize_uint8_t>
 8013232:	4607      	mov	r7, r0
 8013234:	b158      	cbz	r0, 801324e <uxr_serialize_CREATE_Payload+0x9e>
 8013236:	7a2b      	ldrb	r3, [r5, #8]
 8013238:	2b02      	cmp	r3, #2
 801323a:	d039      	beq.n	80132b0 <uxr_serialize_CREATE_Payload+0x100>
 801323c:	2b03      	cmp	r3, #3
 801323e:	d106      	bne.n	801324e <uxr_serialize_CREATE_Payload+0x9e>
 8013240:	68ea      	ldr	r2, [r5, #12]
 8013242:	f105 0110 	add.w	r1, r5, #16
 8013246:	4630      	mov	r0, r6
 8013248:	f7fd fb92 	bl	8010970 <ucdr_serialize_sequence_uint8_t>
 801324c:	4607      	mov	r7, r0
 801324e:	2202      	movs	r2, #2
 8013250:	f505 7104 	add.w	r1, r5, #528	@ 0x210
 8013254:	4630      	mov	r0, r6
 8013256:	f7fd f9eb 	bl	8010630 <ucdr_serialize_array_uint8_t>
 801325a:	4038      	ands	r0, r7
 801325c:	4004      	ands	r4, r0
 801325e:	e7c9      	b.n	80131f4 <uxr_serialize_CREATE_Payload+0x44>
 8013260:	7a29      	ldrb	r1, [r5, #8]
 8013262:	4630      	mov	r0, r6
 8013264:	f7f9 f8f6 	bl	800c454 <ucdr_serialize_uint8_t>
 8013268:	4607      	mov	r7, r0
 801326a:	b158      	cbz	r0, 8013284 <uxr_serialize_CREATE_Payload+0xd4>
 801326c:	7a2b      	ldrb	r3, [r5, #8]
 801326e:	2b02      	cmp	r3, #2
 8013270:	d003      	beq.n	801327a <uxr_serialize_CREATE_Payload+0xca>
 8013272:	2b03      	cmp	r3, #3
 8013274:	d022      	beq.n	80132bc <uxr_serialize_CREATE_Payload+0x10c>
 8013276:	2b01      	cmp	r3, #1
 8013278:	d104      	bne.n	8013284 <uxr_serialize_CREATE_Payload+0xd4>
 801327a:	68e9      	ldr	r1, [r5, #12]
 801327c:	4630      	mov	r0, r6
 801327e:	f006 f83d 	bl	80192fc <ucdr_serialize_string>
 8013282:	4607      	mov	r7, r0
 8013284:	f9b5 1210 	ldrsh.w	r1, [r5, #528]	@ 0x210
 8013288:	4630      	mov	r0, r6
 801328a:	f7f9 fe0b 	bl	800cea4 <ucdr_serialize_int16_t>
 801328e:	4038      	ands	r0, r7
 8013290:	4004      	ands	r4, r0
 8013292:	e7af      	b.n	80131f4 <uxr_serialize_CREATE_Payload+0x44>
 8013294:	f105 0108 	add.w	r1, r5, #8
 8013298:	4630      	mov	r0, r6
 801329a:	f7ff fa81 	bl	80127a0 <uxr_serialize_AGENT_Representation>
 801329e:	4004      	ands	r4, r0
 80132a0:	e7a8      	b.n	80131f4 <uxr_serialize_CREATE_Payload+0x44>
 80132a2:	f105 0108 	add.w	r1, r5, #8
 80132a6:	4630      	mov	r0, r6
 80132a8:	f7ff f9bc 	bl	8012624 <uxr_serialize_CLIENT_Representation>
 80132ac:	4004      	ands	r4, r0
 80132ae:	e7a1      	b.n	80131f4 <uxr_serialize_CREATE_Payload+0x44>
 80132b0:	68e9      	ldr	r1, [r5, #12]
 80132b2:	4630      	mov	r0, r6
 80132b4:	f006 f822 	bl	80192fc <ucdr_serialize_string>
 80132b8:	4607      	mov	r7, r0
 80132ba:	e7c8      	b.n	801324e <uxr_serialize_CREATE_Payload+0x9e>
 80132bc:	68ea      	ldr	r2, [r5, #12]
 80132be:	f105 0110 	add.w	r1, r5, #16
 80132c2:	4630      	mov	r0, r6
 80132c4:	f7fd fb54 	bl	8010970 <ucdr_serialize_sequence_uint8_t>
 80132c8:	4607      	mov	r7, r0
 80132ca:	e7db      	b.n	8013284 <uxr_serialize_CREATE_Payload+0xd4>

080132cc <uxr_deserialize_GET_INFO_Payload>:
 80132cc:	b570      	push	{r4, r5, r6, lr}
 80132ce:	2202      	movs	r2, #2
 80132d0:	4605      	mov	r5, r0
 80132d2:	460e      	mov	r6, r1
 80132d4:	f7fd fa10 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 80132d8:	2202      	movs	r2, #2
 80132da:	18b1      	adds	r1, r6, r2
 80132dc:	4604      	mov	r4, r0
 80132de:	4628      	mov	r0, r5
 80132e0:	f7fd fa0a 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 80132e4:	1d31      	adds	r1, r6, #4
 80132e6:	4004      	ands	r4, r0
 80132e8:	4628      	mov	r0, r5
 80132ea:	f7f9 fbf9 	bl	800cae0 <ucdr_deserialize_uint32_t>
 80132ee:	b2e4      	uxtb	r4, r4
 80132f0:	4020      	ands	r0, r4
 80132f2:	bd70      	pop	{r4, r5, r6, pc}

080132f4 <uxr_serialize_DELETE_Payload>:
 80132f4:	b570      	push	{r4, r5, r6, lr}
 80132f6:	2202      	movs	r2, #2
 80132f8:	4605      	mov	r5, r0
 80132fa:	460e      	mov	r6, r1
 80132fc:	f7fd f998 	bl	8010630 <ucdr_serialize_array_uint8_t>
 8013300:	2202      	movs	r2, #2
 8013302:	4604      	mov	r4, r0
 8013304:	18b1      	adds	r1, r6, r2
 8013306:	4628      	mov	r0, r5
 8013308:	f7fd f992 	bl	8010630 <ucdr_serialize_array_uint8_t>
 801330c:	4020      	ands	r0, r4
 801330e:	b2c0      	uxtb	r0, r0
 8013310:	bd70      	pop	{r4, r5, r6, pc}
 8013312:	bf00      	nop

08013314 <uxr_deserialize_STATUS_AGENT_Payload>:
 8013314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013318:	4605      	mov	r5, r0
 801331a:	460e      	mov	r6, r1
 801331c:	f7f9 f8b0 	bl	800c480 <ucdr_deserialize_uint8_t>
 8013320:	1c71      	adds	r1, r6, #1
 8013322:	4604      	mov	r4, r0
 8013324:	4628      	mov	r0, r5
 8013326:	f7f9 f8ab 	bl	800c480 <ucdr_deserialize_uint8_t>
 801332a:	2204      	movs	r2, #4
 801332c:	18b1      	adds	r1, r6, r2
 801332e:	4681      	mov	r9, r0
 8013330:	4628      	mov	r0, r5
 8013332:	f7fd f9e1 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 8013336:	f106 0108 	add.w	r1, r6, #8
 801333a:	4680      	mov	r8, r0
 801333c:	2202      	movs	r2, #2
 801333e:	4628      	mov	r0, r5
 8013340:	f7fd f9da 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 8013344:	2202      	movs	r2, #2
 8013346:	f106 010a 	add.w	r1, r6, #10
 801334a:	4607      	mov	r7, r0
 801334c:	4628      	mov	r0, r5
 801334e:	f7fd f9d3 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 8013352:	ea04 0409 	and.w	r4, r4, r9
 8013356:	4603      	mov	r3, r0
 8013358:	f106 010c 	add.w	r1, r6, #12
 801335c:	4628      	mov	r0, r5
 801335e:	b2e4      	uxtb	r4, r4
 8013360:	461d      	mov	r5, r3
 8013362:	ea04 0408 	and.w	r4, r4, r8
 8013366:	f7f9 f85d 	bl	800c424 <ucdr_deserialize_bool>
 801336a:	4027      	ands	r7, r4
 801336c:	403d      	ands	r5, r7
 801336e:	4028      	ands	r0, r5
 8013370:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08013374 <uxr_deserialize_STATUS_Payload>:
 8013374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013378:	2202      	movs	r2, #2
 801337a:	4606      	mov	r6, r0
 801337c:	460f      	mov	r7, r1
 801337e:	f7fd f9bb 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 8013382:	2202      	movs	r2, #2
 8013384:	18b9      	adds	r1, r7, r2
 8013386:	4605      	mov	r5, r0
 8013388:	4630      	mov	r0, r6
 801338a:	f7fd f9b5 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 801338e:	1d39      	adds	r1, r7, #4
 8013390:	4680      	mov	r8, r0
 8013392:	4630      	mov	r0, r6
 8013394:	f7f9 f874 	bl	800c480 <ucdr_deserialize_uint8_t>
 8013398:	1d79      	adds	r1, r7, #5
 801339a:	4604      	mov	r4, r0
 801339c:	4630      	mov	r0, r6
 801339e:	f7f9 f86f 	bl	800c480 <ucdr_deserialize_uint8_t>
 80133a2:	ea05 0508 	and.w	r5, r5, r8
 80133a6:	402c      	ands	r4, r5
 80133a8:	4020      	ands	r0, r4
 80133aa:	b2c0      	uxtb	r0, r0
 80133ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080133b0 <uxr_serialize_INFO_Payload>:
 80133b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80133b4:	2202      	movs	r2, #2
 80133b6:	460c      	mov	r4, r1
 80133b8:	4605      	mov	r5, r0
 80133ba:	f7fd f939 	bl	8010630 <ucdr_serialize_array_uint8_t>
 80133be:	2202      	movs	r2, #2
 80133c0:	18a1      	adds	r1, r4, r2
 80133c2:	4680      	mov	r8, r0
 80133c4:	4628      	mov	r0, r5
 80133c6:	f7fd f933 	bl	8010630 <ucdr_serialize_array_uint8_t>
 80133ca:	7921      	ldrb	r1, [r4, #4]
 80133cc:	4607      	mov	r7, r0
 80133ce:	4628      	mov	r0, r5
 80133d0:	f7f9 f840 	bl	800c454 <ucdr_serialize_uint8_t>
 80133d4:	7961      	ldrb	r1, [r4, #5]
 80133d6:	4606      	mov	r6, r0
 80133d8:	4628      	mov	r0, r5
 80133da:	f7f9 f83b 	bl	800c454 <ucdr_serialize_uint8_t>
 80133de:	ea08 0807 	and.w	r8, r8, r7
 80133e2:	ea06 0608 	and.w	r6, r6, r8
 80133e6:	ea00 0706 	and.w	r7, r0, r6
 80133ea:	7a21      	ldrb	r1, [r4, #8]
 80133ec:	4628      	mov	r0, r5
 80133ee:	f7f9 f803 	bl	800c3f8 <ucdr_serialize_bool>
 80133f2:	7a23      	ldrb	r3, [r4, #8]
 80133f4:	b2ff      	uxtb	r7, r7
 80133f6:	4606      	mov	r6, r0
 80133f8:	b96b      	cbnz	r3, 8013416 <uxr_serialize_INFO_Payload+0x66>
 80133fa:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 80133fe:	4628      	mov	r0, r5
 8013400:	f7f8 fffa 	bl	800c3f8 <ucdr_serialize_bool>
 8013404:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 8013408:	4030      	ands	r0, r6
 801340a:	b2c6      	uxtb	r6, r0
 801340c:	b983      	cbnz	r3, 8013430 <uxr_serialize_INFO_Payload+0x80>
 801340e:	ea06 0007 	and.w	r0, r6, r7
 8013412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013416:	7b21      	ldrb	r1, [r4, #12]
 8013418:	4628      	mov	r0, r5
 801341a:	f7f9 f81b 	bl	800c454 <ucdr_serialize_uint8_t>
 801341e:	b188      	cbz	r0, 8013444 <uxr_serialize_INFO_Payload+0x94>
 8013420:	f104 010c 	add.w	r1, r4, #12
 8013424:	4628      	mov	r0, r5
 8013426:	f7ff fa2d 	bl	8012884 <uxr_serialize_ObjectVariant.part.0>
 801342a:	4030      	ands	r0, r6
 801342c:	b2c6      	uxtb	r6, r0
 801342e:	e7e4      	b.n	80133fa <uxr_serialize_INFO_Payload+0x4a>
 8013430:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 8013434:	4628      	mov	r0, r5
 8013436:	f7ff fdcb 	bl	8012fd0 <uxr_serialize_ActivityInfoVariant>
 801343a:	4006      	ands	r6, r0
 801343c:	ea06 0007 	and.w	r0, r6, r7
 8013440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013444:	4606      	mov	r6, r0
 8013446:	e7d8      	b.n	80133fa <uxr_serialize_INFO_Payload+0x4a>

08013448 <uxr_serialize_READ_DATA_Payload>:
 8013448:	b570      	push	{r4, r5, r6, lr}
 801344a:	2202      	movs	r2, #2
 801344c:	4605      	mov	r5, r0
 801344e:	460e      	mov	r6, r1
 8013450:	f7fd f8ee 	bl	8010630 <ucdr_serialize_array_uint8_t>
 8013454:	2202      	movs	r2, #2
 8013456:	18b1      	adds	r1, r6, r2
 8013458:	4604      	mov	r4, r0
 801345a:	4628      	mov	r0, r5
 801345c:	f7fd f8e8 	bl	8010630 <ucdr_serialize_array_uint8_t>
 8013460:	1d31      	adds	r1, r6, #4
 8013462:	4004      	ands	r4, r0
 8013464:	4628      	mov	r0, r5
 8013466:	f7ff fe5f 	bl	8013128 <uxr_serialize_ReadSpecification>
 801346a:	b2e4      	uxtb	r4, r4
 801346c:	4020      	ands	r0, r4
 801346e:	bd70      	pop	{r4, r5, r6, pc}

08013470 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8013470:	b570      	push	{r4, r5, r6, lr}
 8013472:	2202      	movs	r2, #2
 8013474:	4605      	mov	r5, r0
 8013476:	460e      	mov	r6, r1
 8013478:	f7fd f8da 	bl	8010630 <ucdr_serialize_array_uint8_t>
 801347c:	2202      	movs	r2, #2
 801347e:	4604      	mov	r4, r0
 8013480:	18b1      	adds	r1, r6, r2
 8013482:	4628      	mov	r0, r5
 8013484:	f7fd f8d4 	bl	8010630 <ucdr_serialize_array_uint8_t>
 8013488:	4020      	ands	r0, r4
 801348a:	b2c0      	uxtb	r0, r0
 801348c:	bd70      	pop	{r4, r5, r6, pc}
 801348e:	bf00      	nop

08013490 <uxr_serialize_ACKNACK_Payload>:
 8013490:	b570      	push	{r4, r5, r6, lr}
 8013492:	460c      	mov	r4, r1
 8013494:	460e      	mov	r6, r1
 8013496:	f834 1b02 	ldrh.w	r1, [r4], #2
 801349a:	4605      	mov	r5, r0
 801349c:	f7f9 f806 	bl	800c4ac <ucdr_serialize_uint16_t>
 80134a0:	2202      	movs	r2, #2
 80134a2:	4621      	mov	r1, r4
 80134a4:	4604      	mov	r4, r0
 80134a6:	4628      	mov	r0, r5
 80134a8:	f7fd f8c2 	bl	8010630 <ucdr_serialize_array_uint8_t>
 80134ac:	7931      	ldrb	r1, [r6, #4]
 80134ae:	4004      	ands	r4, r0
 80134b0:	4628      	mov	r0, r5
 80134b2:	f7f8 ffcf 	bl	800c454 <ucdr_serialize_uint8_t>
 80134b6:	b2e4      	uxtb	r4, r4
 80134b8:	4020      	ands	r0, r4
 80134ba:	bd70      	pop	{r4, r5, r6, pc}

080134bc <uxr_deserialize_ACKNACK_Payload>:
 80134bc:	b570      	push	{r4, r5, r6, lr}
 80134be:	4605      	mov	r5, r0
 80134c0:	460e      	mov	r6, r1
 80134c2:	f7f9 f8f7 	bl	800c6b4 <ucdr_deserialize_uint16_t>
 80134c6:	2202      	movs	r2, #2
 80134c8:	18b1      	adds	r1, r6, r2
 80134ca:	4604      	mov	r4, r0
 80134cc:	4628      	mov	r0, r5
 80134ce:	f7fd f913 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 80134d2:	1d31      	adds	r1, r6, #4
 80134d4:	4004      	ands	r4, r0
 80134d6:	4628      	mov	r0, r5
 80134d8:	f7f8 ffd2 	bl	800c480 <ucdr_deserialize_uint8_t>
 80134dc:	b2e4      	uxtb	r4, r4
 80134de:	4020      	ands	r0, r4
 80134e0:	bd70      	pop	{r4, r5, r6, pc}
 80134e2:	bf00      	nop

080134e4 <uxr_serialize_HEARTBEAT_Payload>:
 80134e4:	b570      	push	{r4, r5, r6, lr}
 80134e6:	460d      	mov	r5, r1
 80134e8:	8809      	ldrh	r1, [r1, #0]
 80134ea:	4606      	mov	r6, r0
 80134ec:	f7f8 ffde 	bl	800c4ac <ucdr_serialize_uint16_t>
 80134f0:	8869      	ldrh	r1, [r5, #2]
 80134f2:	4604      	mov	r4, r0
 80134f4:	4630      	mov	r0, r6
 80134f6:	f7f8 ffd9 	bl	800c4ac <ucdr_serialize_uint16_t>
 80134fa:	7929      	ldrb	r1, [r5, #4]
 80134fc:	4004      	ands	r4, r0
 80134fe:	4630      	mov	r0, r6
 8013500:	f7f8 ffa8 	bl	800c454 <ucdr_serialize_uint8_t>
 8013504:	b2e4      	uxtb	r4, r4
 8013506:	4020      	ands	r0, r4
 8013508:	bd70      	pop	{r4, r5, r6, pc}
 801350a:	bf00      	nop

0801350c <uxr_deserialize_HEARTBEAT_Payload>:
 801350c:	b570      	push	{r4, r5, r6, lr}
 801350e:	4605      	mov	r5, r0
 8013510:	460e      	mov	r6, r1
 8013512:	f7f9 f8cf 	bl	800c6b4 <ucdr_deserialize_uint16_t>
 8013516:	1cb1      	adds	r1, r6, #2
 8013518:	4604      	mov	r4, r0
 801351a:	4628      	mov	r0, r5
 801351c:	f7f9 f8ca 	bl	800c6b4 <ucdr_deserialize_uint16_t>
 8013520:	1d31      	adds	r1, r6, #4
 8013522:	4004      	ands	r4, r0
 8013524:	4628      	mov	r0, r5
 8013526:	f7f8 ffab 	bl	800c480 <ucdr_deserialize_uint8_t>
 801352a:	b2e4      	uxtb	r4, r4
 801352c:	4020      	ands	r0, r4
 801352e:	bd70      	pop	{r4, r5, r6, pc}

08013530 <uxr_serialize_TIMESTAMP_Payload>:
 8013530:	b570      	push	{r4, r5, r6, lr}
 8013532:	460d      	mov	r5, r1
 8013534:	6809      	ldr	r1, [r1, #0]
 8013536:	4606      	mov	r6, r0
 8013538:	f7f9 fdba 	bl	800d0b0 <ucdr_serialize_int32_t>
 801353c:	6869      	ldr	r1, [r5, #4]
 801353e:	4604      	mov	r4, r0
 8013540:	4630      	mov	r0, r6
 8013542:	f7f9 f9a3 	bl	800c88c <ucdr_serialize_uint32_t>
 8013546:	4020      	ands	r0, r4
 8013548:	b2c0      	uxtb	r0, r0
 801354a:	bd70      	pop	{r4, r5, r6, pc}

0801354c <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 801354c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013550:	4605      	mov	r5, r0
 8013552:	460e      	mov	r6, r1
 8013554:	f7f9 fe46 	bl	800d1e4 <ucdr_deserialize_int32_t>
 8013558:	1d31      	adds	r1, r6, #4
 801355a:	4607      	mov	r7, r0
 801355c:	4628      	mov	r0, r5
 801355e:	f7f9 fabf 	bl	800cae0 <ucdr_deserialize_uint32_t>
 8013562:	f106 0108 	add.w	r1, r6, #8
 8013566:	4680      	mov	r8, r0
 8013568:	4628      	mov	r0, r5
 801356a:	f7f9 fe3b 	bl	800d1e4 <ucdr_deserialize_int32_t>
 801356e:	f106 010c 	add.w	r1, r6, #12
 8013572:	4604      	mov	r4, r0
 8013574:	4628      	mov	r0, r5
 8013576:	f7f9 fab3 	bl	800cae0 <ucdr_deserialize_uint32_t>
 801357a:	ea07 0708 	and.w	r7, r7, r8
 801357e:	403c      	ands	r4, r7
 8013580:	f106 0110 	add.w	r1, r6, #16
 8013584:	4004      	ands	r4, r0
 8013586:	4628      	mov	r0, r5
 8013588:	f7f9 fe2c 	bl	800d1e4 <ucdr_deserialize_int32_t>
 801358c:	f106 0114 	add.w	r1, r6, #20
 8013590:	4607      	mov	r7, r0
 8013592:	4628      	mov	r0, r5
 8013594:	f7f9 faa4 	bl	800cae0 <ucdr_deserialize_uint32_t>
 8013598:	b2e4      	uxtb	r4, r4
 801359a:	403c      	ands	r4, r7
 801359c:	4020      	ands	r0, r4
 801359e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80135a2:	bf00      	nop

080135a4 <uxr_serialize_SampleIdentity>:
 80135a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135a8:	220c      	movs	r2, #12
 80135aa:	4604      	mov	r4, r0
 80135ac:	460d      	mov	r5, r1
 80135ae:	f7fd f83f 	bl	8010630 <ucdr_serialize_array_uint8_t>
 80135b2:	2203      	movs	r2, #3
 80135b4:	f105 010c 	add.w	r1, r5, #12
 80135b8:	4680      	mov	r8, r0
 80135ba:	4620      	mov	r0, r4
 80135bc:	f7fd f838 	bl	8010630 <ucdr_serialize_array_uint8_t>
 80135c0:	7be9      	ldrb	r1, [r5, #15]
 80135c2:	4681      	mov	r9, r0
 80135c4:	4620      	mov	r0, r4
 80135c6:	f7f8 ff45 	bl	800c454 <ucdr_serialize_uint8_t>
 80135ca:	6929      	ldr	r1, [r5, #16]
 80135cc:	4607      	mov	r7, r0
 80135ce:	4620      	mov	r0, r4
 80135d0:	f7f9 fd6e 	bl	800d0b0 <ucdr_serialize_int32_t>
 80135d4:	6969      	ldr	r1, [r5, #20]
 80135d6:	4606      	mov	r6, r0
 80135d8:	4620      	mov	r0, r4
 80135da:	f7f9 f957 	bl	800c88c <ucdr_serialize_uint32_t>
 80135de:	ea08 0809 	and.w	r8, r8, r9
 80135e2:	ea07 0708 	and.w	r7, r7, r8
 80135e6:	403e      	ands	r6, r7
 80135e8:	4030      	ands	r0, r6
 80135ea:	b2c0      	uxtb	r0, r0
 80135ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080135f0 <uxr_deserialize_SampleIdentity>:
 80135f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135f4:	220c      	movs	r2, #12
 80135f6:	4604      	mov	r4, r0
 80135f8:	460d      	mov	r5, r1
 80135fa:	f7fd f87d 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 80135fe:	2203      	movs	r2, #3
 8013600:	f105 010c 	add.w	r1, r5, #12
 8013604:	4680      	mov	r8, r0
 8013606:	4620      	mov	r0, r4
 8013608:	f7fd f876 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 801360c:	f105 010f 	add.w	r1, r5, #15
 8013610:	4681      	mov	r9, r0
 8013612:	4620      	mov	r0, r4
 8013614:	f7f8 ff34 	bl	800c480 <ucdr_deserialize_uint8_t>
 8013618:	f105 0110 	add.w	r1, r5, #16
 801361c:	4607      	mov	r7, r0
 801361e:	4620      	mov	r0, r4
 8013620:	f7f9 fde0 	bl	800d1e4 <ucdr_deserialize_int32_t>
 8013624:	f105 0114 	add.w	r1, r5, #20
 8013628:	4606      	mov	r6, r0
 801362a:	4620      	mov	r0, r4
 801362c:	f7f9 fa58 	bl	800cae0 <ucdr_deserialize_uint32_t>
 8013630:	ea08 0809 	and.w	r8, r8, r9
 8013634:	ea07 0708 	and.w	r7, r7, r8
 8013638:	403e      	ands	r6, r7
 801363a:	4030      	ands	r0, r6
 801363c:	b2c0      	uxtb	r0, r0
 801363e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013642:	bf00      	nop

08013644 <nav_msgs__msg__Odometry__get_type_hash>:
 8013644:	4800      	ldr	r0, [pc, #0]	@ (8013648 <nav_msgs__msg__Odometry__get_type_hash+0x4>)
 8013646:	4770      	bx	lr
 8013648:	20000be8 	.word	0x20000be8

0801364c <nav_msgs__msg__Odometry__get_type_description>:
 801364c:	b570      	push	{r4, r5, r6, lr}
 801364e:	4e2c      	ldr	r6, [pc, #176]	@ (8013700 <nav_msgs__msg__Odometry__get_type_description+0xb4>)
 8013650:	7835      	ldrb	r5, [r6, #0]
 8013652:	b10d      	cbz	r5, 8013658 <nav_msgs__msg__Odometry__get_type_description+0xc>
 8013654:	482b      	ldr	r0, [pc, #172]	@ (8013704 <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 8013656:	bd70      	pop	{r4, r5, r6, pc}
 8013658:	4628      	mov	r0, r5
 801365a:	f005 f94b 	bl	80188f4 <builtin_interfaces__msg__Time__get_type_description>
 801365e:	300c      	adds	r0, #12
 8013660:	c807      	ldmia	r0, {r0, r1, r2}
 8013662:	4c29      	ldr	r4, [pc, #164]	@ (8013708 <nav_msgs__msg__Odometry__get_type_description+0xbc>)
 8013664:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8013668:	4628      	mov	r0, r5
 801366a:	f005 f979 	bl	8018960 <geometry_msgs__msg__Point__get_type_description>
 801366e:	300c      	adds	r0, #12
 8013670:	c807      	ldmia	r0, {r0, r1, r2}
 8013672:	f104 0318 	add.w	r3, r4, #24
 8013676:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801367a:	4628      	mov	r0, r5
 801367c:	f005 f9a0 	bl	80189c0 <geometry_msgs__msg__Pose__get_type_description>
 8013680:	300c      	adds	r0, #12
 8013682:	c807      	ldmia	r0, {r0, r1, r2}
 8013684:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8013688:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801368c:	4628      	mov	r0, r5
 801368e:	f005 f9f7 	bl	8018a80 <geometry_msgs__msg__PoseWithCovariance__get_type_description>
 8013692:	300c      	adds	r0, #12
 8013694:	c807      	ldmia	r0, {r0, r1, r2}
 8013696:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 801369a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801369e:	4628      	mov	r0, r5
 80136a0:	f005 fa78 	bl	8018b94 <geometry_msgs__msg__Quaternion__get_type_description>
 80136a4:	300c      	adds	r0, #12
 80136a6:	c807      	ldmia	r0, {r0, r1, r2}
 80136a8:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 80136ac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80136b0:	4628      	mov	r0, r5
 80136b2:	f7fc fcab 	bl	801000c <geometry_msgs__msg__Twist__get_type_description>
 80136b6:	300c      	adds	r0, #12
 80136b8:	c807      	ldmia	r0, {r0, r1, r2}
 80136ba:	f104 0378 	add.w	r3, r4, #120	@ 0x78
 80136be:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80136c2:	4628      	mov	r0, r5
 80136c4:	f005 fbca 	bl	8018e5c <geometry_msgs__msg__TwistWithCovariance__get_type_description>
 80136c8:	300c      	adds	r0, #12
 80136ca:	c807      	ldmia	r0, {r0, r1, r2}
 80136cc:	f104 0390 	add.w	r3, r4, #144	@ 0x90
 80136d0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80136d4:	4628      	mov	r0, r5
 80136d6:	f7fc fd0d 	bl	80100f4 <geometry_msgs__msg__Vector3__get_type_description>
 80136da:	300c      	adds	r0, #12
 80136dc:	c807      	ldmia	r0, {r0, r1, r2}
 80136de:	f104 03a8 	add.w	r3, r4, #168	@ 0xa8
 80136e2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80136e6:	4628      	mov	r0, r5
 80136e8:	f004 ffc0 	bl	801866c <std_msgs__msg__Header__get_type_description>
 80136ec:	300c      	adds	r0, #12
 80136ee:	c807      	ldmia	r0, {r0, r1, r2}
 80136f0:	34c0      	adds	r4, #192	@ 0xc0
 80136f2:	2301      	movs	r3, #1
 80136f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80136f8:	7033      	strb	r3, [r6, #0]
 80136fa:	4802      	ldr	r0, [pc, #8]	@ (8013704 <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 80136fc:	bd70      	pop	{r4, r5, r6, pc}
 80136fe:	bf00      	nop
 8013700:	2001110d 	.word	0x2001110d
 8013704:	0801fb74 	.word	0x0801fb74
 8013708:	20000ea4 	.word	0x20000ea4

0801370c <nav_msgs__msg__Odometry__get_type_description_sources>:
 801370c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801370e:	4d4c      	ldr	r5, [pc, #304]	@ (8013840 <nav_msgs__msg__Odometry__get_type_description_sources+0x134>)
 8013710:	782e      	ldrb	r6, [r5, #0]
 8013712:	b10e      	cbz	r6, 8013718 <nav_msgs__msg__Odometry__get_type_description_sources+0xc>
 8013714:	484b      	ldr	r0, [pc, #300]	@ (8013844 <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 8013716:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013718:	4f4b      	ldr	r7, [pc, #300]	@ (8013848 <nav_msgs__msg__Odometry__get_type_description_sources+0x13c>)
 801371a:	4c4c      	ldr	r4, [pc, #304]	@ (801384c <nav_msgs__msg__Odometry__get_type_description_sources+0x140>)
 801371c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 801371e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013720:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8013722:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013724:	683b      	ldr	r3, [r7, #0]
 8013726:	4627      	mov	r7, r4
 8013728:	4630      	mov	r0, r6
 801372a:	f847 3b04 	str.w	r3, [r7], #4
 801372e:	f005 f8ed 	bl	801890c <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8013732:	4684      	mov	ip, r0
 8013734:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013738:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801373a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801373e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013740:	4630      	mov	r0, r6
 8013742:	f8dc 3000 	ldr.w	r3, [ip]
 8013746:	603b      	str	r3, [r7, #0]
 8013748:	f005 f916 	bl	8018978 <geometry_msgs__msg__Point__get_individual_type_description_source>
 801374c:	4684      	mov	ip, r0
 801374e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013752:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8013756:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013758:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801375c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801375e:	4630      	mov	r0, r6
 8013760:	f8dc 3000 	ldr.w	r3, [ip]
 8013764:	603b      	str	r3, [r7, #0]
 8013766:	f005 f94b 	bl	8018a00 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 801376a:	4684      	mov	ip, r0
 801376c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013770:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8013774:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013776:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801377a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801377c:	4630      	mov	r0, r6
 801377e:	f8dc 3000 	ldr.w	r3, [ip]
 8013782:	603b      	str	r3, [r7, #0]
 8013784:	f005 f9a6 	bl	8018ad4 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>
 8013788:	4684      	mov	ip, r0
 801378a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801378e:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8013792:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013794:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013798:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801379a:	4630      	mov	r0, r6
 801379c:	f8dc 3000 	ldr.w	r3, [ip]
 80137a0:	603b      	str	r3, [r7, #0]
 80137a2:	f005 fa03 	bl	8018bac <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 80137a6:	4684      	mov	ip, r0
 80137a8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80137ac:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 80137b0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80137b2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80137b6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80137b8:	4630      	mov	r0, r6
 80137ba:	f8dc 3000 	ldr.w	r3, [ip]
 80137be:	603b      	str	r3, [r7, #0]
 80137c0:	f7fc fc3c 	bl	801003c <geometry_msgs__msg__Twist__get_individual_type_description_source>
 80137c4:	4684      	mov	ip, r0
 80137c6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80137ca:	f104 07b8 	add.w	r7, r4, #184	@ 0xb8
 80137ce:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80137d0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80137d4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80137d6:	4630      	mov	r0, r6
 80137d8:	f8dc 3000 	ldr.w	r3, [ip]
 80137dc:	603b      	str	r3, [r7, #0]
 80137de:	f005 fb5d 	bl	8018e9c <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>
 80137e2:	4684      	mov	ip, r0
 80137e4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80137e8:	f104 07dc 	add.w	r7, r4, #220	@ 0xdc
 80137ec:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80137ee:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80137f2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80137f4:	4630      	mov	r0, r6
 80137f6:	f8dc 3000 	ldr.w	r3, [ip]
 80137fa:	603b      	str	r3, [r7, #0]
 80137fc:	f7fc fc86 	bl	801010c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8013800:	4684      	mov	ip, r0
 8013802:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013806:	f504 7780 	add.w	r7, r4, #256	@ 0x100
 801380a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801380c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013810:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013812:	4630      	mov	r0, r6
 8013814:	f8dc 3000 	ldr.w	r3, [ip]
 8013818:	603b      	str	r3, [r7, #0]
 801381a:	f004 ff3f 	bl	801869c <std_msgs__msg__Header__get_individual_type_description_source>
 801381e:	2301      	movs	r3, #1
 8013820:	4684      	mov	ip, r0
 8013822:	702b      	strb	r3, [r5, #0]
 8013824:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013828:	f504 7492 	add.w	r4, r4, #292	@ 0x124
 801382c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801382e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013832:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013834:	f8dc 3000 	ldr.w	r3, [ip]
 8013838:	4802      	ldr	r0, [pc, #8]	@ (8013844 <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 801383a:	6023      	str	r3, [r4, #0]
 801383c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801383e:	bf00      	nop
 8013840:	2001110c 	.word	0x2001110c
 8013844:	0801fb44 	.word	0x0801fb44
 8013848:	0801fb50 	.word	0x0801fb50
 801384c:	20010fa4 	.word	0x20010fa4

08013850 <nav_msgs__msg__Odometry__init>:
 8013850:	b3d8      	cbz	r0, 80138ca <nav_msgs__msg__Odometry__init+0x7a>
 8013852:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013854:	4604      	mov	r4, r0
 8013856:	f004 ff4d 	bl	80186f4 <std_msgs__msg__Header__init>
 801385a:	b190      	cbz	r0, 8013882 <nav_msgs__msg__Odometry__init+0x32>
 801385c:	f104 0514 	add.w	r5, r4, #20
 8013860:	4628      	mov	r0, r5
 8013862:	f004 fe9d 	bl	80185a0 <rosidl_runtime_c__String__init>
 8013866:	b358      	cbz	r0, 80138c0 <nav_msgs__msg__Odometry__init+0x70>
 8013868:	f104 0620 	add.w	r6, r4, #32
 801386c:	4630      	mov	r0, r6
 801386e:	f005 f97b 	bl	8018b68 <geometry_msgs__msg__PoseWithCovariance__init>
 8013872:	b1b8      	cbz	r0, 80138a4 <nav_msgs__msg__Odometry__init+0x54>
 8013874:	f504 77bc 	add.w	r7, r4, #376	@ 0x178
 8013878:	4638      	mov	r0, r7
 801387a:	f005 fb4b 	bl	8018f14 <geometry_msgs__msg__TwistWithCovariance__init>
 801387e:	b330      	cbz	r0, 80138ce <nav_msgs__msg__Odometry__init+0x7e>
 8013880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013882:	4620      	mov	r0, r4
 8013884:	f004 ff56 	bl	8018734 <std_msgs__msg__Header__fini>
 8013888:	f104 0014 	add.w	r0, r4, #20
 801388c:	f004 fea2 	bl	80185d4 <rosidl_runtime_c__String__fini>
 8013890:	f104 0020 	add.w	r0, r4, #32
 8013894:	f005 f976 	bl	8018b84 <geometry_msgs__msg__PoseWithCovariance__fini>
 8013898:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 801389c:	f005 fb48 	bl	8018f30 <geometry_msgs__msg__TwistWithCovariance__fini>
 80138a0:	2000      	movs	r0, #0
 80138a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80138a4:	4620      	mov	r0, r4
 80138a6:	f004 ff45 	bl	8018734 <std_msgs__msg__Header__fini>
 80138aa:	4628      	mov	r0, r5
 80138ac:	f004 fe92 	bl	80185d4 <rosidl_runtime_c__String__fini>
 80138b0:	4630      	mov	r0, r6
 80138b2:	f005 f967 	bl	8018b84 <geometry_msgs__msg__PoseWithCovariance__fini>
 80138b6:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 80138ba:	f005 fb39 	bl	8018f30 <geometry_msgs__msg__TwistWithCovariance__fini>
 80138be:	e7ef      	b.n	80138a0 <nav_msgs__msg__Odometry__init+0x50>
 80138c0:	4620      	mov	r0, r4
 80138c2:	f004 ff37 	bl	8018734 <std_msgs__msg__Header__fini>
 80138c6:	4628      	mov	r0, r5
 80138c8:	e7e0      	b.n	801388c <nav_msgs__msg__Odometry__init+0x3c>
 80138ca:	2000      	movs	r0, #0
 80138cc:	4770      	bx	lr
 80138ce:	4620      	mov	r0, r4
 80138d0:	f004 ff30 	bl	8018734 <std_msgs__msg__Header__fini>
 80138d4:	4628      	mov	r0, r5
 80138d6:	f004 fe7d 	bl	80185d4 <rosidl_runtime_c__String__fini>
 80138da:	4630      	mov	r0, r6
 80138dc:	f005 f952 	bl	8018b84 <geometry_msgs__msg__PoseWithCovariance__fini>
 80138e0:	4638      	mov	r0, r7
 80138e2:	f005 fb25 	bl	8018f30 <geometry_msgs__msg__TwistWithCovariance__fini>
 80138e6:	e7db      	b.n	80138a0 <nav_msgs__msg__Odometry__init+0x50>

080138e8 <nav_msgs__msg__Odometry__fini>:
 80138e8:	b188      	cbz	r0, 801390e <nav_msgs__msg__Odometry__fini+0x26>
 80138ea:	b510      	push	{r4, lr}
 80138ec:	4604      	mov	r4, r0
 80138ee:	f004 ff21 	bl	8018734 <std_msgs__msg__Header__fini>
 80138f2:	f104 0014 	add.w	r0, r4, #20
 80138f6:	f004 fe6d 	bl	80185d4 <rosidl_runtime_c__String__fini>
 80138fa:	f104 0020 	add.w	r0, r4, #32
 80138fe:	f005 f941 	bl	8018b84 <geometry_msgs__msg__PoseWithCovariance__fini>
 8013902:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8013906:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801390a:	f005 bb11 	b.w	8018f30 <geometry_msgs__msg__TwistWithCovariance__fini>
 801390e:	4770      	bx	lr

08013910 <rcl_client_get_rmw_handle>:
 8013910:	b118      	cbz	r0, 801391a <rcl_client_get_rmw_handle+0xa>
 8013912:	6800      	ldr	r0, [r0, #0]
 8013914:	b108      	cbz	r0, 801391a <rcl_client_get_rmw_handle+0xa>
 8013916:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801391a:	4770      	bx	lr

0801391c <rcl_send_request>:
 801391c:	2800      	cmp	r0, #0
 801391e:	d048      	beq.n	80139b2 <rcl_send_request+0x96>
 8013920:	b570      	push	{r4, r5, r6, lr}
 8013922:	4604      	mov	r4, r0
 8013924:	6800      	ldr	r0, [r0, #0]
 8013926:	b08a      	sub	sp, #40	@ 0x28
 8013928:	b1c0      	cbz	r0, 801395c <rcl_send_request+0x40>
 801392a:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 801392e:	b1ab      	cbz	r3, 801395c <rcl_send_request+0x40>
 8013930:	460e      	mov	r6, r1
 8013932:	b1b9      	cbz	r1, 8013964 <rcl_send_request+0x48>
 8013934:	4615      	mov	r5, r2
 8013936:	b1aa      	cbz	r2, 8013964 <rcl_send_request+0x48>
 8013938:	2105      	movs	r1, #5
 801393a:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 801393e:	f002 ff87 	bl	8016850 <__atomic_load_8>
 8013942:	6823      	ldr	r3, [r4, #0]
 8013944:	e9c5 0100 	strd	r0, r1, [r5]
 8013948:	462a      	mov	r2, r5
 801394a:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801394e:	4631      	mov	r1, r6
 8013950:	f004 f940 	bl	8017bd4 <rmw_send_request>
 8013954:	b148      	cbz	r0, 801396a <rcl_send_request+0x4e>
 8013956:	2001      	movs	r0, #1
 8013958:	b00a      	add	sp, #40	@ 0x28
 801395a:	bd70      	pop	{r4, r5, r6, pc}
 801395c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8013960:	b00a      	add	sp, #40	@ 0x28
 8013962:	bd70      	pop	{r4, r5, r6, pc}
 8013964:	200b      	movs	r0, #11
 8013966:	b00a      	add	sp, #40	@ 0x28
 8013968:	bd70      	pop	{r4, r5, r6, pc}
 801396a:	6820      	ldr	r0, [r4, #0]
 801396c:	2305      	movs	r3, #5
 801396e:	9300      	str	r3, [sp, #0]
 8013970:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013974:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8013978:	f002 ffd6 	bl	8016928 <__atomic_exchange_8>
 801397c:	6823      	ldr	r3, [r4, #0]
 801397e:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8013982:	b1a2      	cbz	r2, 80139ae <rcl_send_request+0x92>
 8013984:	a905      	add	r1, sp, #20
 8013986:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801398a:	f003 fd1f 	bl	80173cc <rmw_get_gid_for_client>
 801398e:	4601      	mov	r1, r0
 8013990:	b990      	cbnz	r0, 80139b8 <rcl_send_request+0x9c>
 8013992:	6822      	ldr	r2, [r4, #0]
 8013994:	ab06      	add	r3, sp, #24
 8013996:	f8d2 0118 	ldr.w	r0, [r2, #280]	@ 0x118
 801399a:	9302      	str	r3, [sp, #8]
 801399c:	e9d5 4500 	ldrd	r4, r5, [r5]
 80139a0:	4632      	mov	r2, r6
 80139a2:	e9cd 4500 	strd	r4, r5, [sp]
 80139a6:	f000 fe13 	bl	80145d0 <rcl_send_service_event_message>
 80139aa:	2800      	cmp	r0, #0
 80139ac:	d1d4      	bne.n	8013958 <rcl_send_request+0x3c>
 80139ae:	2000      	movs	r0, #0
 80139b0:	e7d2      	b.n	8013958 <rcl_send_request+0x3c>
 80139b2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80139b6:	4770      	bx	lr
 80139b8:	f000 f878 	bl	8013aac <rcl_convert_rmw_ret_to_rcl_ret>
 80139bc:	e7cc      	b.n	8013958 <rcl_send_request+0x3c>
 80139be:	bf00      	nop

080139c0 <rcl_take_response>:
 80139c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80139c2:	468e      	mov	lr, r1
 80139c4:	460c      	mov	r4, r1
 80139c6:	4617      	mov	r7, r2
 80139c8:	4605      	mov	r5, r0
 80139ca:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80139ce:	b095      	sub	sp, #84	@ 0x54
 80139d0:	f10d 0c38 	add.w	ip, sp, #56	@ 0x38
 80139d4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80139d8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80139dc:	e88c 0003 	stmia.w	ip, {r0, r1}
 80139e0:	2d00      	cmp	r5, #0
 80139e2:	d044      	beq.n	8013a6e <rcl_take_response+0xae>
 80139e4:	682b      	ldr	r3, [r5, #0]
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	d041      	beq.n	8013a6e <rcl_take_response+0xae>
 80139ea:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80139ee:	2800      	cmp	r0, #0
 80139f0:	d03d      	beq.n	8013a6e <rcl_take_response+0xae>
 80139f2:	2f00      	cmp	r7, #0
 80139f4:	d03e      	beq.n	8013a74 <rcl_take_response+0xb4>
 80139f6:	ed9f 7b26 	vldr	d7, [pc, #152]	@ 8013a90 <rcl_take_response+0xd0>
 80139fa:	2300      	movs	r3, #0
 80139fc:	f88d 3013 	strb.w	r3, [sp, #19]
 8013a00:	463a      	mov	r2, r7
 8013a02:	f10d 0313 	add.w	r3, sp, #19
 8013a06:	a90a      	add	r1, sp, #40	@ 0x28
 8013a08:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8013a0c:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8013a10:	f004 f9e0 	bl	8017dd4 <rmw_take_response>
 8013a14:	4606      	mov	r6, r0
 8013a16:	bb78      	cbnz	r0, 8013a78 <rcl_take_response+0xb8>
 8013a18:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8013a1c:	b373      	cbz	r3, 8013a7c <rcl_take_response+0xbc>
 8013a1e:	682b      	ldr	r3, [r5, #0]
 8013a20:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8013a24:	b1aa      	cbz	r2, 8013a52 <rcl_take_response+0x92>
 8013a26:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8013a2a:	a905      	add	r1, sp, #20
 8013a2c:	f003 fcce 	bl	80173cc <rmw_get_gid_for_client>
 8013a30:	bb38      	cbnz	r0, 8013a82 <rcl_take_response+0xc2>
 8013a32:	682b      	ldr	r3, [r5, #0]
 8013a34:	ed9d 7b12 	vldr	d7, [sp, #72]	@ 0x48
 8013a38:	f8d3 0118 	ldr.w	r0, [r3, #280]	@ 0x118
 8013a3c:	ab06      	add	r3, sp, #24
 8013a3e:	ed8d 7b00 	vstr	d7, [sp]
 8013a42:	463a      	mov	r2, r7
 8013a44:	9302      	str	r3, [sp, #8]
 8013a46:	2103      	movs	r1, #3
 8013a48:	f000 fdc2 	bl	80145d0 <rcl_send_service_event_message>
 8013a4c:	2800      	cmp	r0, #0
 8013a4e:	bf18      	it	ne
 8013a50:	4606      	movne	r6, r0
 8013a52:	f10d 0e38 	add.w	lr, sp, #56	@ 0x38
 8013a56:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013a5a:	46a4      	mov	ip, r4
 8013a5c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013a60:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013a64:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013a68:	4630      	mov	r0, r6
 8013a6a:	b015      	add	sp, #84	@ 0x54
 8013a6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013a6e:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 8013a72:	e7ee      	b.n	8013a52 <rcl_take_response+0x92>
 8013a74:	260b      	movs	r6, #11
 8013a76:	e7ec      	b.n	8013a52 <rcl_take_response+0x92>
 8013a78:	2601      	movs	r6, #1
 8013a7a:	e7ea      	b.n	8013a52 <rcl_take_response+0x92>
 8013a7c:	f240 16f5 	movw	r6, #501	@ 0x1f5
 8013a80:	e7e7      	b.n	8013a52 <rcl_take_response+0x92>
 8013a82:	f000 f813 	bl	8013aac <rcl_convert_rmw_ret_to_rcl_ret>
 8013a86:	4606      	mov	r6, r0
 8013a88:	e7e3      	b.n	8013a52 <rcl_take_response+0x92>
 8013a8a:	bf00      	nop
 8013a8c:	f3af 8000 	nop.w
	...

08013a98 <rcl_client_is_valid>:
 8013a98:	b130      	cbz	r0, 8013aa8 <rcl_client_is_valid+0x10>
 8013a9a:	6800      	ldr	r0, [r0, #0]
 8013a9c:	b120      	cbz	r0, 8013aa8 <rcl_client_is_valid+0x10>
 8013a9e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8013aa2:	3800      	subs	r0, #0
 8013aa4:	bf18      	it	ne
 8013aa6:	2001      	movne	r0, #1
 8013aa8:	4770      	bx	lr
 8013aaa:	bf00      	nop

08013aac <rcl_convert_rmw_ret_to_rcl_ret>:
 8013aac:	280b      	cmp	r0, #11
 8013aae:	dc0d      	bgt.n	8013acc <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8013ab0:	2800      	cmp	r0, #0
 8013ab2:	db09      	blt.n	8013ac8 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8013ab4:	280b      	cmp	r0, #11
 8013ab6:	d807      	bhi.n	8013ac8 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8013ab8:	e8df f000 	tbb	[pc, r0]
 8013abc:	07060607 	.word	0x07060607
 8013ac0:	06060606 	.word	0x06060606
 8013ac4:	07070606 	.word	0x07070606
 8013ac8:	2001      	movs	r0, #1
 8013aca:	4770      	bx	lr
 8013acc:	28cb      	cmp	r0, #203	@ 0xcb
 8013ace:	bf14      	ite	ne
 8013ad0:	2001      	movne	r0, #1
 8013ad2:	20cb      	moveq	r0, #203	@ 0xcb
 8013ad4:	4770      	bx	lr
 8013ad6:	bf00      	nop

08013ad8 <rcl_get_zero_initialized_context>:
 8013ad8:	2200      	movs	r2, #0
 8013ada:	e9c0 2200 	strd	r2, r2, [r0]
 8013ade:	4770      	bx	lr

08013ae0 <rcl_context_is_valid>:
 8013ae0:	b118      	cbz	r0, 8013aea <rcl_context_is_valid+0xa>
 8013ae2:	6840      	ldr	r0, [r0, #4]
 8013ae4:	3800      	subs	r0, #0
 8013ae6:	bf18      	it	ne
 8013ae8:	2001      	movne	r0, #1
 8013aea:	4770      	bx	lr

08013aec <__cleanup_context>:
 8013aec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013af0:	4606      	mov	r6, r0
 8013af2:	6800      	ldr	r0, [r0, #0]
 8013af4:	2300      	movs	r3, #0
 8013af6:	6073      	str	r3, [r6, #4]
 8013af8:	2800      	cmp	r0, #0
 8013afa:	d042      	beq.n	8013b82 <__cleanup_context+0x96>
 8013afc:	6943      	ldr	r3, [r0, #20]
 8013afe:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8013b02:	6907      	ldr	r7, [r0, #16]
 8013b04:	b39b      	cbz	r3, 8013b6e <__cleanup_context+0x82>
 8013b06:	3014      	adds	r0, #20
 8013b08:	f000 f9b2 	bl	8013e70 <rcl_init_options_fini>
 8013b0c:	4680      	mov	r8, r0
 8013b0e:	2800      	cmp	r0, #0
 8013b10:	d144      	bne.n	8013b9c <__cleanup_context+0xb0>
 8013b12:	6830      	ldr	r0, [r6, #0]
 8013b14:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8013b16:	b123      	cbz	r3, 8013b22 <__cleanup_context+0x36>
 8013b18:	3028      	adds	r0, #40	@ 0x28
 8013b1a:	f003 fe9f 	bl	801785c <rmw_context_fini>
 8013b1e:	bbb8      	cbnz	r0, 8013b90 <__cleanup_context+0xa4>
 8013b20:	6830      	ldr	r0, [r6, #0]
 8013b22:	6a03      	ldr	r3, [r0, #32]
 8013b24:	b1db      	cbz	r3, 8013b5e <__cleanup_context+0x72>
 8013b26:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 8013b2a:	2a01      	cmp	r2, #1
 8013b2c:	f17c 0100 	sbcs.w	r1, ip, #0
 8013b30:	db11      	blt.n	8013b56 <__cleanup_context+0x6a>
 8013b32:	2400      	movs	r4, #0
 8013b34:	4625      	mov	r5, r4
 8013b36:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8013b3a:	4639      	mov	r1, r7
 8013b3c:	b1c8      	cbz	r0, 8013b72 <__cleanup_context+0x86>
 8013b3e:	47c8      	blx	r9
 8013b40:	6833      	ldr	r3, [r6, #0]
 8013b42:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 8013b46:	3401      	adds	r4, #1
 8013b48:	f145 0500 	adc.w	r5, r5, #0
 8013b4c:	4294      	cmp	r4, r2
 8013b4e:	eb75 010c 	sbcs.w	r1, r5, ip
 8013b52:	6a1b      	ldr	r3, [r3, #32]
 8013b54:	dbef      	blt.n	8013b36 <__cleanup_context+0x4a>
 8013b56:	4618      	mov	r0, r3
 8013b58:	4639      	mov	r1, r7
 8013b5a:	47c8      	blx	r9
 8013b5c:	6830      	ldr	r0, [r6, #0]
 8013b5e:	4639      	mov	r1, r7
 8013b60:	47c8      	blx	r9
 8013b62:	2300      	movs	r3, #0
 8013b64:	e9c6 3300 	strd	r3, r3, [r6]
 8013b68:	4640      	mov	r0, r8
 8013b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b6e:	4698      	mov	r8, r3
 8013b70:	e7d0      	b.n	8013b14 <__cleanup_context+0x28>
 8013b72:	3401      	adds	r4, #1
 8013b74:	f145 0500 	adc.w	r5, r5, #0
 8013b78:	4294      	cmp	r4, r2
 8013b7a:	eb75 010c 	sbcs.w	r1, r5, ip
 8013b7e:	dbda      	blt.n	8013b36 <__cleanup_context+0x4a>
 8013b80:	e7e9      	b.n	8013b56 <__cleanup_context+0x6a>
 8013b82:	4680      	mov	r8, r0
 8013b84:	2300      	movs	r3, #0
 8013b86:	e9c6 3300 	strd	r3, r3, [r6]
 8013b8a:	4640      	mov	r0, r8
 8013b8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b90:	f1b8 0f00 	cmp.w	r8, #0
 8013b94:	d005      	beq.n	8013ba2 <__cleanup_context+0xb6>
 8013b96:	f7fb f913 	bl	800edc0 <rcutils_reset_error>
 8013b9a:	e7c1      	b.n	8013b20 <__cleanup_context+0x34>
 8013b9c:	f7fb f910 	bl	800edc0 <rcutils_reset_error>
 8013ba0:	e7b7      	b.n	8013b12 <__cleanup_context+0x26>
 8013ba2:	f7ff ff83 	bl	8013aac <rcl_convert_rmw_ret_to_rcl_ret>
 8013ba6:	4680      	mov	r8, r0
 8013ba8:	e7f5      	b.n	8013b96 <__cleanup_context+0xaa>
 8013baa:	bf00      	nop

08013bac <rcl_init>:
 8013bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013bb0:	1e04      	subs	r4, r0, #0
 8013bb2:	b0a5      	sub	sp, #148	@ 0x94
 8013bb4:	460d      	mov	r5, r1
 8013bb6:	4617      	mov	r7, r2
 8013bb8:	461e      	mov	r6, r3
 8013bba:	dd13      	ble.n	8013be4 <rcl_init+0x38>
 8013bbc:	b161      	cbz	r1, 8013bd8 <rcl_init+0x2c>
 8013bbe:	f1a1 0e04 	sub.w	lr, r1, #4
 8013bc2:	f04f 0c00 	mov.w	ip, #0
 8013bc6:	e001      	b.n	8013bcc <rcl_init+0x20>
 8013bc8:	4564      	cmp	r4, ip
 8013bca:	d00d      	beq.n	8013be8 <rcl_init+0x3c>
 8013bcc:	f85e 0f04 	ldr.w	r0, [lr, #4]!
 8013bd0:	f10c 0c01 	add.w	ip, ip, #1
 8013bd4:	2800      	cmp	r0, #0
 8013bd6:	d1f7      	bne.n	8013bc8 <rcl_init+0x1c>
 8013bd8:	f04f 080b 	mov.w	r8, #11
 8013bdc:	4640      	mov	r0, r8
 8013bde:	b025      	add	sp, #148	@ 0x94
 8013be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013be4:	2900      	cmp	r1, #0
 8013be6:	d1f7      	bne.n	8013bd8 <rcl_init+0x2c>
 8013be8:	2f00      	cmp	r7, #0
 8013bea:	d0f5      	beq.n	8013bd8 <rcl_init+0x2c>
 8013bec:	683b      	ldr	r3, [r7, #0]
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	d0f2      	beq.n	8013bd8 <rcl_init+0x2c>
 8013bf2:	469c      	mov	ip, r3
 8013bf4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013bf8:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 8013bfc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013c00:	f8dc 3000 	ldr.w	r3, [ip]
 8013c04:	f8ce 3000 	str.w	r3, [lr]
 8013c08:	a81f      	add	r0, sp, #124	@ 0x7c
 8013c0a:	f7fb f8ad 	bl	800ed68 <rcutils_allocator_is_valid>
 8013c0e:	2800      	cmp	r0, #0
 8013c10:	d0e2      	beq.n	8013bd8 <rcl_init+0x2c>
 8013c12:	2e00      	cmp	r6, #0
 8013c14:	d0e0      	beq.n	8013bd8 <rcl_init+0x2c>
 8013c16:	6833      	ldr	r3, [r6, #0]
 8013c18:	2b00      	cmp	r3, #0
 8013c1a:	d173      	bne.n	8013d04 <rcl_init+0x158>
 8013c1c:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 8013c20:	2198      	movs	r1, #152	@ 0x98
 8013c22:	2001      	movs	r0, #1
 8013c24:	4798      	blx	r3
 8013c26:	4680      	mov	r8, r0
 8013c28:	6030      	str	r0, [r6, #0]
 8013c2a:	2800      	cmp	r0, #0
 8013c2c:	f000 80ac 	beq.w	8013d88 <rcl_init+0x1dc>
 8013c30:	a802      	add	r0, sp, #8
 8013c32:	f003 f965 	bl	8016f00 <rmw_get_zero_initialized_context>
 8013c36:	a902      	add	r1, sp, #8
 8013c38:	f108 0028 	add.w	r0, r8, #40	@ 0x28
 8013c3c:	2270      	movs	r2, #112	@ 0x70
 8013c3e:	f008 fd50 	bl	801c6e2 <memcpy>
 8013c42:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 8013c46:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013c4a:	f8d6 8000 	ldr.w	r8, [r6]
 8013c4e:	46c4      	mov	ip, r8
 8013c50:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013c54:	f8de 3000 	ldr.w	r3, [lr]
 8013c58:	f8cc 3000 	str.w	r3, [ip]
 8013c5c:	f108 0114 	add.w	r1, r8, #20
 8013c60:	4638      	mov	r0, r7
 8013c62:	f000 f92f 	bl	8013ec4 <rcl_init_options_copy>
 8013c66:	4680      	mov	r8, r0
 8013c68:	2800      	cmp	r0, #0
 8013c6a:	d147      	bne.n	8013cfc <rcl_init+0x150>
 8013c6c:	f8d6 9000 	ldr.w	r9, [r6]
 8013c70:	ea4f 7ae4 	mov.w	sl, r4, asr #31
 8013c74:	f8c9 0020 	str.w	r0, [r9, #32]
 8013c78:	f8c9 4018 	str.w	r4, [r9, #24]
 8013c7c:	f8c9 a01c 	str.w	sl, [r9, #28]
 8013c80:	2c00      	cmp	r4, #0
 8013c82:	d047      	beq.n	8013d14 <rcl_init+0x168>
 8013c84:	2d00      	cmp	r5, #0
 8013c86:	d045      	beq.n	8013d14 <rcl_init+0x168>
 8013c88:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 8013c8c:	2104      	movs	r1, #4
 8013c8e:	4620      	mov	r0, r4
 8013c90:	4798      	blx	r3
 8013c92:	f8c9 0020 	str.w	r0, [r9, #32]
 8013c96:	f8d6 9000 	ldr.w	r9, [r6]
 8013c9a:	f8d9 b020 	ldr.w	fp, [r9, #32]
 8013c9e:	f1bb 0f00 	cmp.w	fp, #0
 8013ca2:	d029      	beq.n	8013cf8 <rcl_init+0x14c>
 8013ca4:	2c01      	cmp	r4, #1
 8013ca6:	f17a 0300 	sbcs.w	r3, sl, #0
 8013caa:	db33      	blt.n	8013d14 <rcl_init+0x168>
 8013cac:	f04f 0800 	mov.w	r8, #0
 8013cb0:	3d04      	subs	r5, #4
 8013cb2:	46c1      	mov	r9, r8
 8013cb4:	e00d      	b.n	8013cd2 <rcl_init+0x126>
 8013cb6:	6829      	ldr	r1, [r5, #0]
 8013cb8:	f008 fd13 	bl	801c6e2 <memcpy>
 8013cbc:	f118 0801 	adds.w	r8, r8, #1
 8013cc0:	f149 0900 	adc.w	r9, r9, #0
 8013cc4:	45ca      	cmp	sl, r9
 8013cc6:	bf08      	it	eq
 8013cc8:	4544      	cmpeq	r4, r8
 8013cca:	d021      	beq.n	8013d10 <rcl_init+0x164>
 8013ccc:	6833      	ldr	r3, [r6, #0]
 8013cce:	f8d3 b020 	ldr.w	fp, [r3, #32]
 8013cd2:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8013cd6:	f7ec fae3 	bl	80002a0 <strlen>
 8013cda:	1c42      	adds	r2, r0, #1
 8013cdc:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8013cde:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8013ce0:	9201      	str	r2, [sp, #4]
 8013ce2:	4610      	mov	r0, r2
 8013ce4:	4798      	blx	r3
 8013ce6:	6833      	ldr	r3, [r6, #0]
 8013ce8:	f84b 0028 	str.w	r0, [fp, r8, lsl #2]
 8013cec:	6a1b      	ldr	r3, [r3, #32]
 8013cee:	9a01      	ldr	r2, [sp, #4]
 8013cf0:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8013cf4:	2800      	cmp	r0, #0
 8013cf6:	d1de      	bne.n	8013cb6 <rcl_init+0x10a>
 8013cf8:	f04f 080a 	mov.w	r8, #10
 8013cfc:	4630      	mov	r0, r6
 8013cfe:	f7ff fef5 	bl	8013aec <__cleanup_context>
 8013d02:	e76b      	b.n	8013bdc <rcl_init+0x30>
 8013d04:	f04f 0864 	mov.w	r8, #100	@ 0x64
 8013d08:	4640      	mov	r0, r8
 8013d0a:	b025      	add	sp, #148	@ 0x94
 8013d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d10:	f8d6 9000 	ldr.w	r9, [r6]
 8013d14:	4a26      	ldr	r2, [pc, #152]	@ (8013db0 <rcl_init+0x204>)
 8013d16:	6813      	ldr	r3, [r2, #0]
 8013d18:	3301      	adds	r3, #1
 8013d1a:	d030      	beq.n	8013d7e <rcl_init+0x1d2>
 8013d1c:	461d      	mov	r5, r3
 8013d1e:	2000      	movs	r0, #0
 8013d20:	4619      	mov	r1, r3
 8013d22:	f8d9 4014 	ldr.w	r4, [r9, #20]
 8013d26:	6073      	str	r3, [r6, #4]
 8013d28:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8013d2a:	6011      	str	r1, [r2, #0]
 8013d2c:	3301      	adds	r3, #1
 8013d2e:	e9c4 5006 	strd	r5, r0, [r4, #24]
 8013d32:	d033      	beq.n	8013d9c <rcl_init+0x1f0>
 8013d34:	683b      	ldr	r3, [r7, #0]
 8013d36:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013d3a:	f104 0530 	add.w	r5, r4, #48	@ 0x30
 8013d3e:	b333      	cbz	r3, 8013d8e <rcl_init+0x1e2>
 8013d40:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8013d42:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8013d46:	b953      	cbnz	r3, 8013d5e <rcl_init+0x1b2>
 8013d48:	2801      	cmp	r0, #1
 8013d4a:	d008      	beq.n	8013d5e <rcl_init+0x1b2>
 8013d4c:	a91f      	add	r1, sp, #124	@ 0x7c
 8013d4e:	4628      	mov	r0, r5
 8013d50:	f006 fee0 	bl	801ab14 <rcl_get_discovery_static_peers>
 8013d54:	4680      	mov	r8, r0
 8013d56:	2800      	cmp	r0, #0
 8013d58:	d1d0      	bne.n	8013cfc <rcl_init+0x150>
 8013d5a:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8013d5e:	f006 fecf 	bl	801ab00 <rcl_automatic_discovery_range_to_string>
 8013d62:	6831      	ldr	r1, [r6, #0]
 8013d64:	6948      	ldr	r0, [r1, #20]
 8013d66:	3128      	adds	r1, #40	@ 0x28
 8013d68:	3018      	adds	r0, #24
 8013d6a:	f003 fc43 	bl	80175f4 <rmw_init>
 8013d6e:	4680      	mov	r8, r0
 8013d70:	2800      	cmp	r0, #0
 8013d72:	f43f af33 	beq.w	8013bdc <rcl_init+0x30>
 8013d76:	f7ff fe99 	bl	8013aac <rcl_convert_rmw_ret_to_rcl_ret>
 8013d7a:	4680      	mov	r8, r0
 8013d7c:	e7be      	b.n	8013cfc <rcl_init+0x150>
 8013d7e:	2101      	movs	r1, #1
 8013d80:	4618      	mov	r0, r3
 8013d82:	460d      	mov	r5, r1
 8013d84:	460b      	mov	r3, r1
 8013d86:	e7cc      	b.n	8013d22 <rcl_init+0x176>
 8013d88:	f04f 080a 	mov.w	r8, #10
 8013d8c:	e726      	b.n	8013bdc <rcl_init+0x30>
 8013d8e:	4628      	mov	r0, r5
 8013d90:	f006 fe74 	bl	801aa7c <rcl_get_automatic_discovery_range>
 8013d94:	4680      	mov	r8, r0
 8013d96:	2800      	cmp	r0, #0
 8013d98:	d0d2      	beq.n	8013d40 <rcl_init+0x194>
 8013d9a:	e7af      	b.n	8013cfc <rcl_init+0x150>
 8013d9c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8013da0:	f006 ff22 	bl	801abe8 <rcl_get_default_domain_id>
 8013da4:	4680      	mov	r8, r0
 8013da6:	2800      	cmp	r0, #0
 8013da8:	d1a8      	bne.n	8013cfc <rcl_init+0x150>
 8013daa:	6833      	ldr	r3, [r6, #0]
 8013dac:	695c      	ldr	r4, [r3, #20]
 8013dae:	e7c1      	b.n	8013d34 <rcl_init+0x188>
 8013db0:	20011110 	.word	0x20011110

08013db4 <rcl_get_zero_initialized_init_options>:
 8013db4:	2000      	movs	r0, #0
 8013db6:	4770      	bx	lr

08013db8 <rcl_init_options_init>:
 8013db8:	b084      	sub	sp, #16
 8013dba:	b570      	push	{r4, r5, r6, lr}
 8013dbc:	b09e      	sub	sp, #120	@ 0x78
 8013dbe:	ad23      	add	r5, sp, #140	@ 0x8c
 8013dc0:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8013dc4:	2800      	cmp	r0, #0
 8013dc6:	d046      	beq.n	8013e56 <rcl_init_options_init+0x9e>
 8013dc8:	6803      	ldr	r3, [r0, #0]
 8013dca:	4604      	mov	r4, r0
 8013dcc:	b133      	cbz	r3, 8013ddc <rcl_init_options_init+0x24>
 8013dce:	2564      	movs	r5, #100	@ 0x64
 8013dd0:	4628      	mov	r0, r5
 8013dd2:	b01e      	add	sp, #120	@ 0x78
 8013dd4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013dd8:	b004      	add	sp, #16
 8013dda:	4770      	bx	lr
 8013ddc:	4628      	mov	r0, r5
 8013dde:	f7fa ffc3 	bl	800ed68 <rcutils_allocator_is_valid>
 8013de2:	2800      	cmp	r0, #0
 8013de4:	d037      	beq.n	8013e56 <rcl_init_options_init+0x9e>
 8013de6:	46ae      	mov	lr, r5
 8013de8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013dec:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 8013df0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013df4:	f8de 3000 	ldr.w	r3, [lr]
 8013df8:	f8cc 3000 	str.w	r3, [ip]
 8013dfc:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8013dfe:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013e00:	2070      	movs	r0, #112	@ 0x70
 8013e02:	4798      	blx	r3
 8013e04:	4606      	mov	r6, r0
 8013e06:	6020      	str	r0, [r4, #0]
 8013e08:	b338      	cbz	r0, 8013e5a <rcl_init_options_init+0xa2>
 8013e0a:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 8013e0e:	4686      	mov	lr, r0
 8013e10:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013e14:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013e18:	f8dc 3000 	ldr.w	r3, [ip]
 8013e1c:	f8ce 3000 	str.w	r3, [lr]
 8013e20:	a802      	add	r0, sp, #8
 8013e22:	f003 f877 	bl	8016f14 <rmw_get_zero_initialized_init_options>
 8013e26:	2258      	movs	r2, #88	@ 0x58
 8013e28:	a902      	add	r1, sp, #8
 8013e2a:	f106 0018 	add.w	r0, r6, #24
 8013e2e:	f008 fc58 	bl	801c6e2 <memcpy>
 8013e32:	ab26      	add	r3, sp, #152	@ 0x98
 8013e34:	e893 0003 	ldmia.w	r3, {r0, r1}
 8013e38:	6826      	ldr	r6, [r4, #0]
 8013e3a:	e88d 0003 	stmia.w	sp, {r0, r1}
 8013e3e:	f106 0018 	add.w	r0, r6, #24
 8013e42:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8013e46:	f003 fae5 	bl	8017414 <rmw_init_options_init>
 8013e4a:	4605      	mov	r5, r0
 8013e4c:	b938      	cbnz	r0, 8013e5e <rcl_init_options_init+0xa6>
 8013e4e:	6823      	ldr	r3, [r4, #0]
 8013e50:	f883 0030 	strb.w	r0, [r3, #48]	@ 0x30
 8013e54:	e7bc      	b.n	8013dd0 <rcl_init_options_init+0x18>
 8013e56:	250b      	movs	r5, #11
 8013e58:	e7ba      	b.n	8013dd0 <rcl_init_options_init+0x18>
 8013e5a:	250a      	movs	r5, #10
 8013e5c:	e7b8      	b.n	8013dd0 <rcl_init_options_init+0x18>
 8013e5e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8013e60:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8013e62:	6820      	ldr	r0, [r4, #0]
 8013e64:	4798      	blx	r3
 8013e66:	4628      	mov	r0, r5
 8013e68:	f7ff fe20 	bl	8013aac <rcl_convert_rmw_ret_to_rcl_ret>
 8013e6c:	4605      	mov	r5, r0
 8013e6e:	e7af      	b.n	8013dd0 <rcl_init_options_init+0x18>

08013e70 <rcl_init_options_fini>:
 8013e70:	b530      	push	{r4, r5, lr}
 8013e72:	b087      	sub	sp, #28
 8013e74:	b1f0      	cbz	r0, 8013eb4 <rcl_init_options_fini+0x44>
 8013e76:	6803      	ldr	r3, [r0, #0]
 8013e78:	4604      	mov	r4, r0
 8013e7a:	b1db      	cbz	r3, 8013eb4 <rcl_init_options_fini+0x44>
 8013e7c:	469c      	mov	ip, r3
 8013e7e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013e82:	f10d 0e04 	add.w	lr, sp, #4
 8013e86:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013e8a:	f8dc 3000 	ldr.w	r3, [ip]
 8013e8e:	f8ce 3000 	str.w	r3, [lr]
 8013e92:	a801      	add	r0, sp, #4
 8013e94:	f7fa ff68 	bl	800ed68 <rcutils_allocator_is_valid>
 8013e98:	b160      	cbz	r0, 8013eb4 <rcl_init_options_fini+0x44>
 8013e9a:	6820      	ldr	r0, [r4, #0]
 8013e9c:	3018      	adds	r0, #24
 8013e9e:	f003 fb6b 	bl	8017578 <rmw_init_options_fini>
 8013ea2:	4605      	mov	r5, r0
 8013ea4:	b950      	cbnz	r0, 8013ebc <rcl_init_options_fini+0x4c>
 8013ea6:	6820      	ldr	r0, [r4, #0]
 8013ea8:	9b02      	ldr	r3, [sp, #8]
 8013eaa:	9905      	ldr	r1, [sp, #20]
 8013eac:	4798      	blx	r3
 8013eae:	4628      	mov	r0, r5
 8013eb0:	b007      	add	sp, #28
 8013eb2:	bd30      	pop	{r4, r5, pc}
 8013eb4:	250b      	movs	r5, #11
 8013eb6:	4628      	mov	r0, r5
 8013eb8:	b007      	add	sp, #28
 8013eba:	bd30      	pop	{r4, r5, pc}
 8013ebc:	f7ff fdf6 	bl	8013aac <rcl_convert_rmw_ret_to_rcl_ret>
 8013ec0:	4605      	mov	r5, r0
 8013ec2:	e7f8      	b.n	8013eb6 <rcl_init_options_fini+0x46>

08013ec4 <rcl_init_options_copy>:
 8013ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013ec6:	b09d      	sub	sp, #116	@ 0x74
 8013ec8:	2800      	cmp	r0, #0
 8013eca:	d04a      	beq.n	8013f62 <rcl_init_options_copy+0x9e>
 8013ecc:	4604      	mov	r4, r0
 8013ece:	6800      	ldr	r0, [r0, #0]
 8013ed0:	2800      	cmp	r0, #0
 8013ed2:	d046      	beq.n	8013f62 <rcl_init_options_copy+0x9e>
 8013ed4:	460d      	mov	r5, r1
 8013ed6:	f7fa ff47 	bl	800ed68 <rcutils_allocator_is_valid>
 8013eda:	2800      	cmp	r0, #0
 8013edc:	d041      	beq.n	8013f62 <rcl_init_options_copy+0x9e>
 8013ede:	2d00      	cmp	r5, #0
 8013ee0:	d03f      	beq.n	8013f62 <rcl_init_options_copy+0x9e>
 8013ee2:	682b      	ldr	r3, [r5, #0]
 8013ee4:	b11b      	cbz	r3, 8013eee <rcl_init_options_copy+0x2a>
 8013ee6:	2464      	movs	r4, #100	@ 0x64
 8013ee8:	4620      	mov	r0, r4
 8013eea:	b01d      	add	sp, #116	@ 0x74
 8013eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013eee:	6826      	ldr	r6, [r4, #0]
 8013ef0:	46b6      	mov	lr, r6
 8013ef2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013ef6:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 8013efa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013efe:	f8de 3000 	ldr.w	r3, [lr]
 8013f02:	6837      	ldr	r7, [r6, #0]
 8013f04:	f8cc 3000 	str.w	r3, [ip]
 8013f08:	4619      	mov	r1, r3
 8013f0a:	2070      	movs	r0, #112	@ 0x70
 8013f0c:	47b8      	blx	r7
 8013f0e:	4606      	mov	r6, r0
 8013f10:	6028      	str	r0, [r5, #0]
 8013f12:	b350      	cbz	r0, 8013f6a <rcl_init_options_copy+0xa6>
 8013f14:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 8013f18:	4686      	mov	lr, r0
 8013f1a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f1e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013f22:	f8dc 3000 	ldr.w	r3, [ip]
 8013f26:	f8ce 3000 	str.w	r3, [lr]
 8013f2a:	4668      	mov	r0, sp
 8013f2c:	f002 fff2 	bl	8016f14 <rmw_get_zero_initialized_init_options>
 8013f30:	2258      	movs	r2, #88	@ 0x58
 8013f32:	4669      	mov	r1, sp
 8013f34:	f106 0018 	add.w	r0, r6, #24
 8013f38:	f008 fbd3 	bl	801c6e2 <memcpy>
 8013f3c:	6820      	ldr	r0, [r4, #0]
 8013f3e:	6829      	ldr	r1, [r5, #0]
 8013f40:	3018      	adds	r0, #24
 8013f42:	3118      	adds	r1, #24
 8013f44:	f003 fac8 	bl	80174d8 <rmw_init_options_copy>
 8013f48:	4604      	mov	r4, r0
 8013f4a:	2800      	cmp	r0, #0
 8013f4c:	d0cc      	beq.n	8013ee8 <rcl_init_options_copy+0x24>
 8013f4e:	f7fa ff1f 	bl	800ed90 <rcutils_get_error_string>
 8013f52:	f7fa ff35 	bl	800edc0 <rcutils_reset_error>
 8013f56:	4628      	mov	r0, r5
 8013f58:	f7ff ff8a 	bl	8013e70 <rcl_init_options_fini>
 8013f5c:	b138      	cbz	r0, 8013f6e <rcl_init_options_copy+0xaa>
 8013f5e:	4604      	mov	r4, r0
 8013f60:	e7c2      	b.n	8013ee8 <rcl_init_options_copy+0x24>
 8013f62:	240b      	movs	r4, #11
 8013f64:	4620      	mov	r0, r4
 8013f66:	b01d      	add	sp, #116	@ 0x74
 8013f68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013f6a:	240a      	movs	r4, #10
 8013f6c:	e7bc      	b.n	8013ee8 <rcl_init_options_copy+0x24>
 8013f6e:	4620      	mov	r0, r4
 8013f70:	b01d      	add	sp, #116	@ 0x74
 8013f72:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8013f76:	f7ff bd99 	b.w	8013aac <rcl_convert_rmw_ret_to_rcl_ret>
 8013f7a:	bf00      	nop

08013f7c <rcl_get_zero_initialized_node>:
 8013f7c:	4a03      	ldr	r2, [pc, #12]	@ (8013f8c <rcl_get_zero_initialized_node+0x10>)
 8013f7e:	4603      	mov	r3, r0
 8013f80:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013f84:	e883 0003 	stmia.w	r3, {r0, r1}
 8013f88:	4618      	mov	r0, r3
 8013f8a:	4770      	bx	lr
 8013f8c:	0801fb98 	.word	0x0801fb98

08013f90 <rcl_node_init>:
 8013f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f94:	b0ab      	sub	sp, #172	@ 0xac
 8013f96:	4604      	mov	r4, r0
 8013f98:	9d34      	ldr	r5, [sp, #208]	@ 0xd0
 8013f9a:	a825      	add	r0, sp, #148	@ 0x94
 8013f9c:	4689      	mov	r9, r1
 8013f9e:	4690      	mov	r8, r2
 8013fa0:	461f      	mov	r7, r3
 8013fa2:	f007 f893 	bl	801b0cc <rcl_guard_condition_get_default_options>
 8013fa6:	2d00      	cmp	r5, #0
 8013fa8:	f000 80d8 	beq.w	801415c <rcl_node_init+0x1cc>
 8013fac:	4628      	mov	r0, r5
 8013fae:	f7fa fedb 	bl	800ed68 <rcutils_allocator_is_valid>
 8013fb2:	2800      	cmp	r0, #0
 8013fb4:	f000 80d2 	beq.w	801415c <rcl_node_init+0x1cc>
 8013fb8:	f1b9 0f00 	cmp.w	r9, #0
 8013fbc:	f000 80ce 	beq.w	801415c <rcl_node_init+0x1cc>
 8013fc0:	f1b8 0f00 	cmp.w	r8, #0
 8013fc4:	f000 80ca 	beq.w	801415c <rcl_node_init+0x1cc>
 8013fc8:	2c00      	cmp	r4, #0
 8013fca:	f000 80c7 	beq.w	801415c <rcl_node_init+0x1cc>
 8013fce:	6866      	ldr	r6, [r4, #4]
 8013fd0:	2e00      	cmp	r6, #0
 8013fd2:	f040 80ca 	bne.w	801416a <rcl_node_init+0x1da>
 8013fd6:	2f00      	cmp	r7, #0
 8013fd8:	f000 80c0 	beq.w	801415c <rcl_node_init+0x1cc>
 8013fdc:	4638      	mov	r0, r7
 8013fde:	f7ff fd7f 	bl	8013ae0 <rcl_context_is_valid>
 8013fe2:	2800      	cmp	r0, #0
 8013fe4:	f000 80bf 	beq.w	8014166 <rcl_node_init+0x1d6>
 8013fe8:	4632      	mov	r2, r6
 8013fea:	a924      	add	r1, sp, #144	@ 0x90
 8013fec:	4648      	mov	r0, r9
 8013fee:	9624      	str	r6, [sp, #144]	@ 0x90
 8013ff0:	f003 f92c 	bl	801724c <rmw_validate_node_name>
 8013ff4:	4606      	mov	r6, r0
 8013ff6:	2800      	cmp	r0, #0
 8013ff8:	f040 80b1 	bne.w	801415e <rcl_node_init+0x1ce>
 8013ffc:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8013ffe:	2800      	cmp	r0, #0
 8014000:	f040 8104 	bne.w	801420c <rcl_node_init+0x27c>
 8014004:	f898 3000 	ldrb.w	r3, [r8]
 8014008:	2b00      	cmp	r3, #0
 801400a:	f000 80f0 	beq.w	80141ee <rcl_node_init+0x25e>
 801400e:	2b2f      	cmp	r3, #47	@ 0x2f
 8014010:	f000 80b0 	beq.w	8014174 <rcl_node_init+0x1e4>
 8014014:	4b85      	ldr	r3, [pc, #532]	@ (801422c <rcl_node_init+0x29c>)
 8014016:	f8cd 800c 	str.w	r8, [sp, #12]
 801401a:	9302      	str	r3, [sp, #8]
 801401c:	692b      	ldr	r3, [r5, #16]
 801401e:	9300      	str	r3, [sp, #0]
 8014020:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8014024:	9301      	str	r3, [sp, #4]
 8014026:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 801402a:	f002 fccf 	bl	80169cc <rcutils_format_string_limit>
 801402e:	4680      	mov	r8, r0
 8014030:	f1b8 0f00 	cmp.w	r8, #0
 8014034:	f000 80e8 	beq.w	8014208 <rcl_node_init+0x278>
 8014038:	2200      	movs	r2, #0
 801403a:	a924      	add	r1, sp, #144	@ 0x90
 801403c:	4640      	mov	r0, r8
 801403e:	9224      	str	r2, [sp, #144]	@ 0x90
 8014040:	f003 f8e6 	bl	8017210 <rmw_validate_namespace>
 8014044:	4606      	mov	r6, r0
 8014046:	2800      	cmp	r0, #0
 8014048:	f040 80a4 	bne.w	8014194 <rcl_node_init+0x204>
 801404c:	9824      	ldr	r0, [sp, #144]	@ 0x90
 801404e:	2800      	cmp	r0, #0
 8014050:	f040 809d 	bne.w	801418e <rcl_node_init+0x1fe>
 8014054:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 8014058:	2178      	movs	r1, #120	@ 0x78
 801405a:	2001      	movs	r0, #1
 801405c:	4798      	blx	r3
 801405e:	4606      	mov	r6, r0
 8014060:	6060      	str	r0, [r4, #4]
 8014062:	2800      	cmp	r0, #0
 8014064:	f000 80d6 	beq.w	8014214 <rcl_node_init+0x284>
 8014068:	a80a      	add	r0, sp, #40	@ 0x28
 801406a:	f000 f92f 	bl	80142cc <rcl_node_get_default_options>
 801406e:	a90a      	add	r1, sp, #40	@ 0x28
 8014070:	4630      	mov	r0, r6
 8014072:	2268      	movs	r2, #104	@ 0x68
 8014074:	f008 fb35 	bl	801c6e2 <memcpy>
 8014078:	6861      	ldr	r1, [r4, #4]
 801407a:	6027      	str	r7, [r4, #0]
 801407c:	4628      	mov	r0, r5
 801407e:	f000 f933 	bl	80142e8 <rcl_node_options_copy>
 8014082:	4606      	mov	r6, r0
 8014084:	2800      	cmp	r0, #0
 8014086:	f040 8085 	bne.w	8014194 <rcl_node_init+0x204>
 801408a:	4640      	mov	r0, r8
 801408c:	f7ec f908 	bl	80002a0 <strlen>
 8014090:	eb08 0300 	add.w	r3, r8, r0
 8014094:	6866      	ldr	r6, [r4, #4]
 8014096:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801409a:	e9cd 8903 	strd	r8, r9, [sp, #12]
 801409e:	2b2f      	cmp	r3, #47	@ 0x2f
 80140a0:	bf0c      	ite	eq
 80140a2:	4b63      	ldreq	r3, [pc, #396]	@ (8014230 <rcl_node_init+0x2a0>)
 80140a4:	4b63      	ldrne	r3, [pc, #396]	@ (8014234 <rcl_node_init+0x2a4>)
 80140a6:	9302      	str	r3, [sp, #8]
 80140a8:	692b      	ldr	r3, [r5, #16]
 80140aa:	9300      	str	r3, [sp, #0]
 80140ac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80140b0:	9301      	str	r3, [sp, #4]
 80140b2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80140b6:	f002 fc89 	bl	80169cc <rcutils_format_string_limit>
 80140ba:	6863      	ldr	r3, [r4, #4]
 80140bc:	6770      	str	r0, [r6, #116]	@ 0x74
 80140be:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80140c0:	2a00      	cmp	r2, #0
 80140c2:	f000 80a9 	beq.w	8014218 <rcl_node_init+0x288>
 80140c6:	6822      	ldr	r2, [r4, #0]
 80140c8:	9307      	str	r3, [sp, #28]
 80140ca:	6810      	ldr	r0, [r2, #0]
 80140cc:	4649      	mov	r1, r9
 80140ce:	3028      	adds	r0, #40	@ 0x28
 80140d0:	4642      	mov	r2, r8
 80140d2:	f003 fce7 	bl	8017aa4 <rmw_create_node>
 80140d6:	9b07      	ldr	r3, [sp, #28]
 80140d8:	6698      	str	r0, [r3, #104]	@ 0x68
 80140da:	6863      	ldr	r3, [r4, #4]
 80140dc:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 80140de:	2800      	cmp	r0, #0
 80140e0:	f000 809d 	beq.w	801421e <rcl_node_init+0x28e>
 80140e4:	f003 fd70 	bl	8017bc8 <rmw_node_get_graph_guard_condition>
 80140e8:	4681      	mov	r9, r0
 80140ea:	2800      	cmp	r0, #0
 80140ec:	f000 809c 	beq.w	8014228 <rcl_node_init+0x298>
 80140f0:	682b      	ldr	r3, [r5, #0]
 80140f2:	6929      	ldr	r1, [r5, #16]
 80140f4:	6866      	ldr	r6, [r4, #4]
 80140f6:	2008      	movs	r0, #8
 80140f8:	4798      	blx	r3
 80140fa:	6863      	ldr	r3, [r4, #4]
 80140fc:	66f0      	str	r0, [r6, #108]	@ 0x6c
 80140fe:	f8d3 a06c 	ldr.w	sl, [r3, #108]	@ 0x6c
 8014102:	f1ba 0f00 	cmp.w	sl, #0
 8014106:	f000 808d 	beq.w	8014224 <rcl_node_init+0x294>
 801410a:	f10d 0b20 	add.w	fp, sp, #32
 801410e:	4658      	mov	r0, fp
 8014110:	f006 ff04 	bl	801af1c <rcl_get_zero_initialized_guard_condition>
 8014114:	e89b 0003 	ldmia.w	fp, {r0, r1}
 8014118:	6863      	ldr	r3, [r4, #4]
 801411a:	46ac      	mov	ip, r5
 801411c:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 8014120:	e88a 0003 	stmia.w	sl, {r0, r1}
 8014124:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014128:	ae25      	add	r6, sp, #148	@ 0x94
 801412a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 801412c:	f8dc 3000 	ldr.w	r3, [ip]
 8014130:	6033      	str	r3, [r6, #0]
 8014132:	ab2a      	add	r3, sp, #168	@ 0xa8
 8014134:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8014138:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801413c:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 801413e:	463a      	mov	r2, r7
 8014140:	4649      	mov	r1, r9
 8014142:	4670      	mov	r0, lr
 8014144:	f006 ff40 	bl	801afc8 <rcl_guard_condition_init_from_rmw>
 8014148:	4606      	mov	r6, r0
 801414a:	bb18      	cbnz	r0, 8014194 <rcl_node_init+0x204>
 801414c:	686b      	ldr	r3, [r5, #4]
 801414e:	6929      	ldr	r1, [r5, #16]
 8014150:	4798      	blx	r3
 8014152:	686b      	ldr	r3, [r5, #4]
 8014154:	6929      	ldr	r1, [r5, #16]
 8014156:	4640      	mov	r0, r8
 8014158:	4798      	blx	r3
 801415a:	e000      	b.n	801415e <rcl_node_init+0x1ce>
 801415c:	260b      	movs	r6, #11
 801415e:	4630      	mov	r0, r6
 8014160:	b02b      	add	sp, #172	@ 0xac
 8014162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014166:	2665      	movs	r6, #101	@ 0x65
 8014168:	e7f9      	b.n	801415e <rcl_node_init+0x1ce>
 801416a:	2664      	movs	r6, #100	@ 0x64
 801416c:	4630      	mov	r0, r6
 801416e:	b02b      	add	sp, #172	@ 0xac
 8014170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014174:	f105 030c 	add.w	r3, r5, #12
 8014178:	e893 0003 	ldmia.w	r3, {r0, r1}
 801417c:	e88d 0003 	stmia.w	sp, {r0, r1}
 8014180:	4640      	mov	r0, r8
 8014182:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8014186:	f002 fd3f 	bl	8016c08 <rcutils_strdup>
 801418a:	4680      	mov	r8, r0
 801418c:	e750      	b.n	8014030 <rcl_node_init+0xa0>
 801418e:	f003 f851 	bl	8017234 <rmw_namespace_validation_result_string>
 8014192:	26ca      	movs	r6, #202	@ 0xca
 8014194:	6863      	ldr	r3, [r4, #4]
 8014196:	b1f3      	cbz	r3, 80141d6 <rcl_node_init+0x246>
 8014198:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 801419a:	b138      	cbz	r0, 80141ac <rcl_node_init+0x21c>
 801419c:	f006 ff74 	bl	801b088 <rcl_guard_condition_fini>
 80141a0:	6863      	ldr	r3, [r4, #4]
 80141a2:	6929      	ldr	r1, [r5, #16]
 80141a4:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80141a6:	686b      	ldr	r3, [r5, #4]
 80141a8:	4798      	blx	r3
 80141aa:	6863      	ldr	r3, [r4, #4]
 80141ac:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 80141ae:	b110      	cbz	r0, 80141b6 <rcl_node_init+0x226>
 80141b0:	f003 fc8e 	bl	8017ad0 <rmw_destroy_node>
 80141b4:	6863      	ldr	r3, [r4, #4]
 80141b6:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 80141b8:	6929      	ldr	r1, [r5, #16]
 80141ba:	686b      	ldr	r3, [r5, #4]
 80141bc:	4798      	blx	r3
 80141be:	6863      	ldr	r3, [r4, #4]
 80141c0:	6929      	ldr	r1, [r5, #16]
 80141c2:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80141c4:	686b      	ldr	r3, [r5, #4]
 80141c6:	4798      	blx	r3
 80141c8:	6860      	ldr	r0, [r4, #4]
 80141ca:	f000 f8ab 	bl	8014324 <rcl_node_options_fini>
 80141ce:	686b      	ldr	r3, [r5, #4]
 80141d0:	6929      	ldr	r1, [r5, #16]
 80141d2:	6860      	ldr	r0, [r4, #4]
 80141d4:	4798      	blx	r3
 80141d6:	686b      	ldr	r3, [r5, #4]
 80141d8:	6929      	ldr	r1, [r5, #16]
 80141da:	2000      	movs	r0, #0
 80141dc:	4798      	blx	r3
 80141de:	686b      	ldr	r3, [r5, #4]
 80141e0:	6929      	ldr	r1, [r5, #16]
 80141e2:	4640      	mov	r0, r8
 80141e4:	4798      	blx	r3
 80141e6:	2300      	movs	r3, #0
 80141e8:	e9c4 3300 	strd	r3, r3, [r4]
 80141ec:	e7b7      	b.n	801415e <rcl_node_init+0x1ce>
 80141ee:	f105 030c 	add.w	r3, r5, #12
 80141f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80141f6:	e88d 0003 	stmia.w	sp, {r0, r1}
 80141fa:	480f      	ldr	r0, [pc, #60]	@ (8014238 <rcl_node_init+0x2a8>)
 80141fc:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8014200:	f002 fd02 	bl	8016c08 <rcutils_strdup>
 8014204:	4680      	mov	r8, r0
 8014206:	e713      	b.n	8014030 <rcl_node_init+0xa0>
 8014208:	260a      	movs	r6, #10
 801420a:	e7a8      	b.n	801415e <rcl_node_init+0x1ce>
 801420c:	f003 f86a 	bl	80172e4 <rmw_node_name_validation_result_string>
 8014210:	26c9      	movs	r6, #201	@ 0xc9
 8014212:	e7a4      	b.n	801415e <rcl_node_init+0x1ce>
 8014214:	260a      	movs	r6, #10
 8014216:	e7de      	b.n	80141d6 <rcl_node_init+0x246>
 8014218:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 801421a:	260a      	movs	r6, #10
 801421c:	e7bd      	b.n	801419a <rcl_node_init+0x20a>
 801421e:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8014220:	2601      	movs	r6, #1
 8014222:	e7ba      	b.n	801419a <rcl_node_init+0x20a>
 8014224:	260a      	movs	r6, #10
 8014226:	e7c1      	b.n	80141ac <rcl_node_init+0x21c>
 8014228:	2601      	movs	r6, #1
 801422a:	e7b3      	b.n	8014194 <rcl_node_init+0x204>
 801422c:	0801f16c 	.word	0x0801f16c
 8014230:	0801ef7c 	.word	0x0801ef7c
 8014234:	0801f170 	.word	0x0801f170
 8014238:	0801f168 	.word	0x0801f168

0801423c <rcl_node_is_valid>:
 801423c:	b130      	cbz	r0, 801424c <rcl_node_is_valid+0x10>
 801423e:	6843      	ldr	r3, [r0, #4]
 8014240:	b123      	cbz	r3, 801424c <rcl_node_is_valid+0x10>
 8014242:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8014244:	b113      	cbz	r3, 801424c <rcl_node_is_valid+0x10>
 8014246:	6800      	ldr	r0, [r0, #0]
 8014248:	f7ff bc4a 	b.w	8013ae0 <rcl_context_is_valid>
 801424c:	2000      	movs	r0, #0
 801424e:	4770      	bx	lr

08014250 <rcl_node_get_name>:
 8014250:	b120      	cbz	r0, 801425c <rcl_node_get_name+0xc>
 8014252:	6840      	ldr	r0, [r0, #4]
 8014254:	b110      	cbz	r0, 801425c <rcl_node_get_name+0xc>
 8014256:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014258:	b100      	cbz	r0, 801425c <rcl_node_get_name+0xc>
 801425a:	6880      	ldr	r0, [r0, #8]
 801425c:	4770      	bx	lr
 801425e:	bf00      	nop

08014260 <rcl_node_get_namespace>:
 8014260:	b120      	cbz	r0, 801426c <rcl_node_get_namespace+0xc>
 8014262:	6840      	ldr	r0, [r0, #4]
 8014264:	b110      	cbz	r0, 801426c <rcl_node_get_namespace+0xc>
 8014266:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014268:	b100      	cbz	r0, 801426c <rcl_node_get_namespace+0xc>
 801426a:	68c0      	ldr	r0, [r0, #12]
 801426c:	4770      	bx	lr
 801426e:	bf00      	nop

08014270 <rcl_node_get_options>:
 8014270:	b128      	cbz	r0, 801427e <rcl_node_get_options+0xe>
 8014272:	6840      	ldr	r0, [r0, #4]
 8014274:	b118      	cbz	r0, 801427e <rcl_node_get_options+0xe>
 8014276:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8014278:	2b00      	cmp	r3, #0
 801427a:	bf08      	it	eq
 801427c:	2000      	moveq	r0, #0
 801427e:	4770      	bx	lr

08014280 <rcl_node_get_rmw_handle>:
 8014280:	b110      	cbz	r0, 8014288 <rcl_node_get_rmw_handle+0x8>
 8014282:	6840      	ldr	r0, [r0, #4]
 8014284:	b100      	cbz	r0, 8014288 <rcl_node_get_rmw_handle+0x8>
 8014286:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014288:	4770      	bx	lr
 801428a:	bf00      	nop

0801428c <rcl_get_disable_loaned_message>:
 801428c:	b510      	push	{r4, lr}
 801428e:	b082      	sub	sp, #8
 8014290:	2300      	movs	r3, #0
 8014292:	9301      	str	r3, [sp, #4]
 8014294:	b1a0      	cbz	r0, 80142c0 <rcl_get_disable_loaned_message+0x34>
 8014296:	4604      	mov	r4, r0
 8014298:	a901      	add	r1, sp, #4
 801429a:	480b      	ldr	r0, [pc, #44]	@ (80142c8 <rcl_get_disable_loaned_message+0x3c>)
 801429c:	f002 fb7e 	bl	801699c <rcutils_get_env>
 80142a0:	b110      	cbz	r0, 80142a8 <rcl_get_disable_loaned_message+0x1c>
 80142a2:	2001      	movs	r0, #1
 80142a4:	b002      	add	sp, #8
 80142a6:	bd10      	pop	{r4, pc}
 80142a8:	9a01      	ldr	r2, [sp, #4]
 80142aa:	7813      	ldrb	r3, [r2, #0]
 80142ac:	3b31      	subs	r3, #49	@ 0x31
 80142ae:	bf08      	it	eq
 80142b0:	7853      	ldrbeq	r3, [r2, #1]
 80142b2:	fab3 f383 	clz	r3, r3
 80142b6:	095b      	lsrs	r3, r3, #5
 80142b8:	2000      	movs	r0, #0
 80142ba:	7023      	strb	r3, [r4, #0]
 80142bc:	b002      	add	sp, #8
 80142be:	bd10      	pop	{r4, pc}
 80142c0:	200b      	movs	r0, #11
 80142c2:	b002      	add	sp, #8
 80142c4:	bd10      	pop	{r4, pc}
 80142c6:	bf00      	nop
 80142c8:	0801f178 	.word	0x0801f178

080142cc <rcl_node_get_default_options>:
 80142cc:	b510      	push	{r4, lr}
 80142ce:	2253      	movs	r2, #83	@ 0x53
 80142d0:	4604      	mov	r4, r0
 80142d2:	2100      	movs	r1, #0
 80142d4:	3015      	adds	r0, #21
 80142d6:	f008 f8cb 	bl	801c470 <memset>
 80142da:	4620      	mov	r0, r4
 80142dc:	f7fa fd18 	bl	800ed10 <rcutils_get_default_allocator>
 80142e0:	2301      	movs	r3, #1
 80142e2:	7523      	strb	r3, [r4, #20]
 80142e4:	4620      	mov	r0, r4
 80142e6:	bd10      	pop	{r4, pc}

080142e8 <rcl_node_options_copy>:
 80142e8:	b1d0      	cbz	r0, 8014320 <rcl_node_options_copy+0x38>
 80142ea:	b570      	push	{r4, r5, r6, lr}
 80142ec:	460c      	mov	r4, r1
 80142ee:	b1a9      	cbz	r1, 801431c <rcl_node_options_copy+0x34>
 80142f0:	4288      	cmp	r0, r1
 80142f2:	4684      	mov	ip, r0
 80142f4:	d012      	beq.n	801431c <rcl_node_options_copy+0x34>
 80142f6:	4605      	mov	r5, r0
 80142f8:	8a86      	ldrh	r6, [r0, #20]
 80142fa:	468e      	mov	lr, r1
 80142fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80142fe:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014302:	682b      	ldr	r3, [r5, #0]
 8014304:	f8ce 3000 	str.w	r3, [lr]
 8014308:	f10c 0118 	add.w	r1, ip, #24
 801430c:	2250      	movs	r2, #80	@ 0x50
 801430e:	82a6      	strh	r6, [r4, #20]
 8014310:	f104 0018 	add.w	r0, r4, #24
 8014314:	f008 f9e5 	bl	801c6e2 <memcpy>
 8014318:	2000      	movs	r0, #0
 801431a:	bd70      	pop	{r4, r5, r6, pc}
 801431c:	200b      	movs	r0, #11
 801431e:	bd70      	pop	{r4, r5, r6, pc}
 8014320:	200b      	movs	r0, #11
 8014322:	4770      	bx	lr

08014324 <rcl_node_options_fini>:
 8014324:	b1c0      	cbz	r0, 8014358 <rcl_node_options_fini+0x34>
 8014326:	b500      	push	{lr}
 8014328:	4684      	mov	ip, r0
 801432a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801432e:	b087      	sub	sp, #28
 8014330:	f10d 0e04 	add.w	lr, sp, #4
 8014334:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014338:	f8dc 3000 	ldr.w	r3, [ip]
 801433c:	f8ce 3000 	str.w	r3, [lr]
 8014340:	a801      	add	r0, sp, #4
 8014342:	f7fa fd11 	bl	800ed68 <rcutils_allocator_is_valid>
 8014346:	b118      	cbz	r0, 8014350 <rcl_node_options_fini+0x2c>
 8014348:	2000      	movs	r0, #0
 801434a:	b007      	add	sp, #28
 801434c:	f85d fb04 	ldr.w	pc, [sp], #4
 8014350:	200b      	movs	r0, #11
 8014352:	b007      	add	sp, #28
 8014354:	f85d fb04 	ldr.w	pc, [sp], #4
 8014358:	200b      	movs	r0, #11
 801435a:	4770      	bx	lr

0801435c <rcl_node_resolve_name>:
 801435c:	b082      	sub	sp, #8
 801435e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014362:	b091      	sub	sp, #68	@ 0x44
 8014364:	ac1a      	add	r4, sp, #104	@ 0x68
 8014366:	e884 000c 	stmia.w	r4, {r2, r3}
 801436a:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 801436e:	2800      	cmp	r0, #0
 8014370:	d03a      	beq.n	80143e8 <rcl_node_resolve_name+0x8c>
 8014372:	460c      	mov	r4, r1
 8014374:	4605      	mov	r5, r0
 8014376:	f7ff ff7b 	bl	8014270 <rcl_node_get_options>
 801437a:	b370      	cbz	r0, 80143da <rcl_node_resolve_name+0x7e>
 801437c:	4628      	mov	r0, r5
 801437e:	f7ff ff67 	bl	8014250 <rcl_node_get_name>
 8014382:	4681      	mov	r9, r0
 8014384:	4628      	mov	r0, r5
 8014386:	f7ff ff6b 	bl	8014260 <rcl_node_get_namespace>
 801438a:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 801438e:	4607      	mov	r7, r0
 8014390:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014394:	ad0b      	add	r5, sp, #44	@ 0x2c
 8014396:	46ac      	mov	ip, r5
 8014398:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801439c:	f8de 3000 	ldr.w	r3, [lr]
 80143a0:	f8cc 3000 	str.w	r3, [ip]
 80143a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80143a6:	b1fb      	cbz	r3, 80143e8 <rcl_node_resolve_name+0x8c>
 80143a8:	468a      	mov	sl, r1
 80143aa:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 80143ae:	f002 fc8b 	bl	8016cc8 <rcutils_get_zero_initialized_string_map>
 80143b2:	ab10      	add	r3, sp, #64	@ 0x40
 80143b4:	9008      	str	r0, [sp, #32]
 80143b6:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 80143ba:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80143be:	2100      	movs	r1, #0
 80143c0:	e895 000c 	ldmia.w	r5, {r2, r3}
 80143c4:	a808      	add	r0, sp, #32
 80143c6:	f002 fcd9 	bl	8016d7c <rcutils_string_map_init>
 80143ca:	4606      	mov	r6, r0
 80143cc:	b170      	cbz	r0, 80143ec <rcl_node_resolve_name+0x90>
 80143ce:	f7fa fcdf 	bl	800ed90 <rcutils_get_error_string>
 80143d2:	f7fa fcf5 	bl	800edc0 <rcutils_reset_error>
 80143d6:	2e0a      	cmp	r6, #10
 80143d8:	d000      	beq.n	80143dc <rcl_node_resolve_name+0x80>
 80143da:	2601      	movs	r6, #1
 80143dc:	4630      	mov	r0, r6
 80143de:	b011      	add	sp, #68	@ 0x44
 80143e0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143e4:	b002      	add	sp, #8
 80143e6:	4770      	bx	lr
 80143e8:	260b      	movs	r6, #11
 80143ea:	e7f7      	b.n	80143dc <rcl_node_resolve_name+0x80>
 80143ec:	9009      	str	r0, [sp, #36]	@ 0x24
 80143ee:	9007      	str	r0, [sp, #28]
 80143f0:	a808      	add	r0, sp, #32
 80143f2:	f006 fd8d 	bl	801af10 <rcl_get_default_topic_name_substitutions>
 80143f6:	4606      	mov	r6, r0
 80143f8:	b1b0      	cbz	r0, 8014428 <rcl_node_resolve_name+0xcc>
 80143fa:	280a      	cmp	r0, #10
 80143fc:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8014400:	d000      	beq.n	8014404 <rcl_node_resolve_name+0xa8>
 8014402:	2601      	movs	r6, #1
 8014404:	a808      	add	r0, sp, #32
 8014406:	f002 fcf7 	bl	8016df8 <rcutils_string_map_fini>
 801440a:	2800      	cmp	r0, #0
 801440c:	d132      	bne.n	8014474 <rcl_node_resolve_name+0x118>
 801440e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014410:	4659      	mov	r1, fp
 8014412:	47d0      	blx	sl
 8014414:	4659      	mov	r1, fp
 8014416:	4648      	mov	r0, r9
 8014418:	47d0      	blx	sl
 801441a:	f1b8 0f00 	cmp.w	r8, #0
 801441e:	d0dd      	beq.n	80143dc <rcl_node_resolve_name+0x80>
 8014420:	2e67      	cmp	r6, #103	@ 0x67
 8014422:	bf08      	it	eq
 8014424:	2668      	moveq	r6, #104	@ 0x68
 8014426:	e7d9      	b.n	80143dc <rcl_node_resolve_name+0x80>
 8014428:	ab09      	add	r3, sp, #36	@ 0x24
 801442a:	9305      	str	r3, [sp, #20]
 801442c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801442e:	46ec      	mov	ip, sp
 8014430:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014434:	682b      	ldr	r3, [r5, #0]
 8014436:	f8cc 3000 	str.w	r3, [ip]
 801443a:	463a      	mov	r2, r7
 801443c:	4649      	mov	r1, r9
 801443e:	4620      	mov	r0, r4
 8014440:	ab08      	add	r3, sp, #32
 8014442:	f006 fbff 	bl	801ac44 <rcl_expand_topic_name>
 8014446:	4606      	mov	r6, r0
 8014448:	b9c8      	cbnz	r0, 801447e <rcl_node_resolve_name+0x122>
 801444a:	f8dd 9024 	ldr.w	r9, [sp, #36]	@ 0x24
 801444e:	9009      	str	r0, [sp, #36]	@ 0x24
 8014450:	4602      	mov	r2, r0
 8014452:	a90a      	add	r1, sp, #40	@ 0x28
 8014454:	4648      	mov	r0, r9
 8014456:	f002 fe23 	bl	80170a0 <rmw_validate_full_topic_name>
 801445a:	b998      	cbnz	r0, 8014484 <rcl_node_resolve_name+0x128>
 801445c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801445e:	bb14      	cbnz	r4, 80144a6 <rcl_node_resolve_name+0x14a>
 8014460:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014462:	a808      	add	r0, sp, #32
 8014464:	f8c3 9000 	str.w	r9, [r3]
 8014468:	f002 fcc6 	bl	8016df8 <rcutils_string_map_fini>
 801446c:	4606      	mov	r6, r0
 801446e:	b978      	cbnz	r0, 8014490 <rcl_node_resolve_name+0x134>
 8014470:	4681      	mov	r9, r0
 8014472:	e7cc      	b.n	801440e <rcl_node_resolve_name+0xb2>
 8014474:	f7fa fc8c 	bl	800ed90 <rcutils_get_error_string>
 8014478:	f7fa fca2 	bl	800edc0 <rcutils_reset_error>
 801447c:	e7c7      	b.n	801440e <rcl_node_resolve_name+0xb2>
 801447e:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8014482:	e7bf      	b.n	8014404 <rcl_node_resolve_name+0xa8>
 8014484:	f7fa fc84 	bl	800ed90 <rcutils_get_error_string>
 8014488:	2601      	movs	r6, #1
 801448a:	f7fa fc99 	bl	800edc0 <rcutils_reset_error>
 801448e:	e7b9      	b.n	8014404 <rcl_node_resolve_name+0xa8>
 8014490:	f7fa fc7e 	bl	800ed90 <rcutils_get_error_string>
 8014494:	f7fa fc94 	bl	800edc0 <rcutils_reset_error>
 8014498:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801449a:	4659      	mov	r1, fp
 801449c:	47d0      	blx	sl
 801449e:	4659      	mov	r1, fp
 80144a0:	4620      	mov	r0, r4
 80144a2:	47d0      	blx	sl
 80144a4:	e799      	b.n	80143da <rcl_node_resolve_name+0x7e>
 80144a6:	2667      	movs	r6, #103	@ 0x67
 80144a8:	e7ac      	b.n	8014404 <rcl_node_resolve_name+0xa8>
 80144aa:	bf00      	nop

080144ac <rcl_service_get_rmw_handle>:
 80144ac:	b118      	cbz	r0, 80144b6 <rcl_service_get_rmw_handle+0xa>
 80144ae:	6800      	ldr	r0, [r0, #0]
 80144b0:	b108      	cbz	r0, 80144b6 <rcl_service_get_rmw_handle+0xa>
 80144b2:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 80144b6:	4770      	bx	lr

080144b8 <rcl_take_request>:
 80144b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80144ba:	468e      	mov	lr, r1
 80144bc:	460c      	mov	r4, r1
 80144be:	4617      	mov	r7, r2
 80144c0:	4605      	mov	r5, r0
 80144c2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80144c6:	b091      	sub	sp, #68	@ 0x44
 80144c8:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 80144cc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80144d0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80144d4:	e88c 0003 	stmia.w	ip, {r0, r1}
 80144d8:	b30d      	cbz	r5, 801451e <rcl_take_request+0x66>
 80144da:	682b      	ldr	r3, [r5, #0]
 80144dc:	b1fb      	cbz	r3, 801451e <rcl_take_request+0x66>
 80144de:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80144e2:	b1e0      	cbz	r0, 801451e <rcl_take_request+0x66>
 80144e4:	b397      	cbz	r7, 801454c <rcl_take_request+0x94>
 80144e6:	2300      	movs	r3, #0
 80144e8:	f88d 3017 	strb.w	r3, [sp, #23]
 80144ec:	463a      	mov	r2, r7
 80144ee:	f10d 0317 	add.w	r3, sp, #23
 80144f2:	a906      	add	r1, sp, #24
 80144f4:	f003 fbb6 	bl	8017c64 <rmw_take_request>
 80144f8:	4606      	mov	r6, r0
 80144fa:	b198      	cbz	r0, 8014524 <rcl_take_request+0x6c>
 80144fc:	280a      	cmp	r0, #10
 80144fe:	bf18      	it	ne
 8014500:	2601      	movne	r6, #1
 8014502:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 8014506:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801450a:	46a6      	mov	lr, r4
 801450c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014510:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8014514:	e88e 0003 	stmia.w	lr, {r0, r1}
 8014518:	4630      	mov	r0, r6
 801451a:	b011      	add	sp, #68	@ 0x44
 801451c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801451e:	f44f 7616 	mov.w	r6, #600	@ 0x258
 8014522:	e7ee      	b.n	8014502 <rcl_take_request+0x4a>
 8014524:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8014528:	b193      	cbz	r3, 8014550 <rcl_take_request+0x98>
 801452a:	682b      	ldr	r3, [r5, #0]
 801452c:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 8014530:	2800      	cmp	r0, #0
 8014532:	d0e6      	beq.n	8014502 <rcl_take_request+0x4a>
 8014534:	463a      	mov	r2, r7
 8014536:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	@ 0x38
 801453a:	ab0a      	add	r3, sp, #40	@ 0x28
 801453c:	e9cd 6700 	strd	r6, r7, [sp]
 8014540:	9302      	str	r3, [sp, #8]
 8014542:	2101      	movs	r1, #1
 8014544:	f000 f844 	bl	80145d0 <rcl_send_service_event_message>
 8014548:	4606      	mov	r6, r0
 801454a:	e7da      	b.n	8014502 <rcl_take_request+0x4a>
 801454c:	260b      	movs	r6, #11
 801454e:	e7d8      	b.n	8014502 <rcl_take_request+0x4a>
 8014550:	f240 2659 	movw	r6, #601	@ 0x259
 8014554:	e7d5      	b.n	8014502 <rcl_take_request+0x4a>
 8014556:	bf00      	nop

08014558 <rcl_send_response>:
 8014558:	b350      	cbz	r0, 80145b0 <rcl_send_response+0x58>
 801455a:	b570      	push	{r4, r5, r6, lr}
 801455c:	6803      	ldr	r3, [r0, #0]
 801455e:	b084      	sub	sp, #16
 8014560:	4604      	mov	r4, r0
 8014562:	b1cb      	cbz	r3, 8014598 <rcl_send_response+0x40>
 8014564:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8014568:	b1b0      	cbz	r0, 8014598 <rcl_send_response+0x40>
 801456a:	460e      	mov	r6, r1
 801456c:	b1e9      	cbz	r1, 80145aa <rcl_send_response+0x52>
 801456e:	4615      	mov	r5, r2
 8014570:	b1da      	cbz	r2, 80145aa <rcl_send_response+0x52>
 8014572:	f003 fbd5 	bl	8017d20 <rmw_send_response>
 8014576:	b998      	cbnz	r0, 80145a0 <rcl_send_response+0x48>
 8014578:	6823      	ldr	r3, [r4, #0]
 801457a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 801457e:	b16b      	cbz	r3, 801459c <rcl_send_response+0x44>
 8014580:	e9d6 0104 	ldrd	r0, r1, [r6, #16]
 8014584:	462a      	mov	r2, r5
 8014586:	e9cd 0100 	strd	r0, r1, [sp]
 801458a:	9602      	str	r6, [sp, #8]
 801458c:	2102      	movs	r1, #2
 801458e:	4618      	mov	r0, r3
 8014590:	f000 f81e 	bl	80145d0 <rcl_send_service_event_message>
 8014594:	b004      	add	sp, #16
 8014596:	bd70      	pop	{r4, r5, r6, pc}
 8014598:	f44f 7016 	mov.w	r0, #600	@ 0x258
 801459c:	b004      	add	sp, #16
 801459e:	bd70      	pop	{r4, r5, r6, pc}
 80145a0:	2802      	cmp	r0, #2
 80145a2:	bf18      	it	ne
 80145a4:	2001      	movne	r0, #1
 80145a6:	b004      	add	sp, #16
 80145a8:	bd70      	pop	{r4, r5, r6, pc}
 80145aa:	200b      	movs	r0, #11
 80145ac:	b004      	add	sp, #16
 80145ae:	bd70      	pop	{r4, r5, r6, pc}
 80145b0:	f44f 7016 	mov.w	r0, #600	@ 0x258
 80145b4:	4770      	bx	lr
 80145b6:	bf00      	nop

080145b8 <rcl_service_is_valid>:
 80145b8:	b130      	cbz	r0, 80145c8 <rcl_service_is_valid+0x10>
 80145ba:	6800      	ldr	r0, [r0, #0]
 80145bc:	b120      	cbz	r0, 80145c8 <rcl_service_is_valid+0x10>
 80145be:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 80145c2:	3800      	subs	r0, #0
 80145c4:	bf18      	it	ne
 80145c6:	2001      	movne	r0, #1
 80145c8:	4770      	bx	lr
 80145ca:	bf00      	nop
 80145cc:	0000      	movs	r0, r0
	...

080145d0 <rcl_send_service_event_message>:
 80145d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80145d2:	b093      	sub	sp, #76	@ 0x4c
 80145d4:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80145d6:	b17a      	cbz	r2, 80145f8 <rcl_send_service_event_message+0x28>
 80145d8:	b176      	cbz	r6, 80145f8 <rcl_send_service_event_message+0x28>
 80145da:	4604      	mov	r4, r0
 80145dc:	b150      	cbz	r0, 80145f4 <rcl_send_service_event_message+0x24>
 80145de:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 80145e2:	b13b      	cbz	r3, 80145f4 <rcl_send_service_event_message+0x24>
 80145e4:	68c0      	ldr	r0, [r0, #12]
 80145e6:	460f      	mov	r7, r1
 80145e8:	4615      	mov	r5, r2
 80145ea:	f000 f9bb 	bl	8014964 <rcl_clock_valid>
 80145ee:	b108      	cbz	r0, 80145f4 <rcl_send_service_event_message+0x24>
 80145f0:	7a23      	ldrb	r3, [r4, #8]
 80145f2:	b92b      	cbnz	r3, 8014600 <rcl_send_service_event_message+0x30>
 80145f4:	2501      	movs	r5, #1
 80145f6:	e000      	b.n	80145fa <rcl_send_service_event_message+0x2a>
 80145f8:	250b      	movs	r5, #11
 80145fa:	4628      	mov	r0, r5
 80145fc:	b013      	add	sp, #76	@ 0x4c
 80145fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014600:	f104 0e60 	add.w	lr, r4, #96	@ 0x60
 8014604:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014608:	f10d 0c0c 	add.w	ip, sp, #12
 801460c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014610:	f8de 3000 	ldr.w	r3, [lr]
 8014614:	f8cc 3000 	str.w	r3, [ip]
 8014618:	a803      	add	r0, sp, #12
 801461a:	f7fa fba5 	bl	800ed68 <rcutils_allocator_is_valid>
 801461e:	2800      	cmp	r0, #0
 8014620:	d0ea      	beq.n	80145f8 <rcl_send_service_event_message+0x28>
 8014622:	6820      	ldr	r0, [r4, #0]
 8014624:	f7f9 fc30 	bl	800de88 <rcl_publisher_is_valid>
 8014628:	2800      	cmp	r0, #0
 801462a:	d045      	beq.n	80146b8 <rcl_send_service_event_message+0xe8>
 801462c:	4669      	mov	r1, sp
 801462e:	68e0      	ldr	r0, [r4, #12]
 8014630:	f000 fa10 	bl	8014a54 <rcl_clock_get_now>
 8014634:	4601      	mov	r1, r0
 8014636:	2800      	cmp	r0, #0
 8014638:	d13b      	bne.n	80146b2 <rcl_send_service_event_message+0xe2>
 801463a:	2220      	movs	r2, #32
 801463c:	eb0d 0002 	add.w	r0, sp, r2
 8014640:	f007 ff16 	bl	801c470 <memset>
 8014644:	a324      	add	r3, pc, #144	@ (adr r3, 80146d8 <rcl_send_service_event_message+0x108>)
 8014646:	e9d3 2300 	ldrd	r2, r3, [r3]
 801464a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801464e:	f88d 7020 	strb.w	r7, [sp, #32]
 8014652:	f7ec fb31 	bl	8000cb8 <__aeabi_ldivmod>
 8014656:	e9cd 0209 	strd	r0, r2, [sp, #36]	@ 0x24
 801465a:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 801465e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014662:	7a23      	ldrb	r3, [r4, #8]
 8014664:	6830      	ldr	r0, [r6, #0]
 8014666:	6871      	ldr	r1, [r6, #4]
 8014668:	68b2      	ldr	r2, [r6, #8]
 801466a:	2b01      	cmp	r3, #1
 801466c:	68f3      	ldr	r3, [r6, #12]
 801466e:	bf08      	it	eq
 8014670:	2500      	moveq	r5, #0
 8014672:	ae0b      	add	r6, sp, #44	@ 0x2c
 8014674:	2f01      	cmp	r7, #1
 8014676:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8014678:	d821      	bhi.n	80146be <rcl_send_service_event_message+0xee>
 801467a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 801467e:	462a      	mov	r2, r5
 8014680:	a808      	add	r0, sp, #32
 8014682:	699d      	ldr	r5, [r3, #24]
 8014684:	a903      	add	r1, sp, #12
 8014686:	2300      	movs	r3, #0
 8014688:	47a8      	blx	r5
 801468a:	4606      	mov	r6, r0
 801468c:	2e00      	cmp	r6, #0
 801468e:	d0b1      	beq.n	80145f4 <rcl_send_service_event_message+0x24>
 8014690:	4631      	mov	r1, r6
 8014692:	6820      	ldr	r0, [r4, #0]
 8014694:	2200      	movs	r2, #0
 8014696:	f7f9 fbd1 	bl	800de3c <rcl_publish>
 801469a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 801469e:	4605      	mov	r5, r0
 80146a0:	69db      	ldr	r3, [r3, #28]
 80146a2:	a903      	add	r1, sp, #12
 80146a4:	4630      	mov	r0, r6
 80146a6:	4798      	blx	r3
 80146a8:	2d00      	cmp	r5, #0
 80146aa:	d0a6      	beq.n	80145fa <rcl_send_service_event_message+0x2a>
 80146ac:	f7fa fb88 	bl	800edc0 <rcutils_reset_error>
 80146b0:	e7a3      	b.n	80145fa <rcl_send_service_event_message+0x2a>
 80146b2:	f7fa fb85 	bl	800edc0 <rcutils_reset_error>
 80146b6:	e79d      	b.n	80145f4 <rcl_send_service_event_message+0x24>
 80146b8:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 80146bc:	e79d      	b.n	80145fa <rcl_send_service_event_message+0x2a>
 80146be:	1eb9      	subs	r1, r7, #2
 80146c0:	2901      	cmp	r1, #1
 80146c2:	d8f6      	bhi.n	80146b2 <rcl_send_service_event_message+0xe2>
 80146c4:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 80146c8:	462b      	mov	r3, r5
 80146ca:	a808      	add	r0, sp, #32
 80146cc:	6995      	ldr	r5, [r2, #24]
 80146ce:	a903      	add	r1, sp, #12
 80146d0:	2200      	movs	r2, #0
 80146d2:	47a8      	blx	r5
 80146d4:	4606      	mov	r6, r0
 80146d6:	e7d9      	b.n	801468c <rcl_send_service_event_message+0xbc>
 80146d8:	3b9aca00 	.word	0x3b9aca00
 80146dc:	00000000 	.word	0x00000000

080146e0 <rcl_get_zero_initialized_subscription>:
 80146e0:	4b01      	ldr	r3, [pc, #4]	@ (80146e8 <rcl_get_zero_initialized_subscription+0x8>)
 80146e2:	6818      	ldr	r0, [r3, #0]
 80146e4:	4770      	bx	lr
 80146e6:	bf00      	nop
 80146e8:	0801fba0 	.word	0x0801fba0

080146ec <rcl_subscription_init>:
 80146ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80146f0:	b089      	sub	sp, #36	@ 0x24
 80146f2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80146f4:	b1d6      	cbz	r6, 801472c <rcl_subscription_init+0x40>
 80146f6:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 80146fa:	4604      	mov	r4, r0
 80146fc:	4648      	mov	r0, r9
 80146fe:	460d      	mov	r5, r1
 8014700:	4690      	mov	r8, r2
 8014702:	461f      	mov	r7, r3
 8014704:	f7fa fb30 	bl	800ed68 <rcutils_allocator_is_valid>
 8014708:	b180      	cbz	r0, 801472c <rcl_subscription_init+0x40>
 801470a:	b17c      	cbz	r4, 801472c <rcl_subscription_init+0x40>
 801470c:	4628      	mov	r0, r5
 801470e:	f7ff fd95 	bl	801423c <rcl_node_is_valid>
 8014712:	2800      	cmp	r0, #0
 8014714:	d054      	beq.n	80147c0 <rcl_subscription_init+0xd4>
 8014716:	f1b8 0f00 	cmp.w	r8, #0
 801471a:	d007      	beq.n	801472c <rcl_subscription_init+0x40>
 801471c:	b137      	cbz	r7, 801472c <rcl_subscription_init+0x40>
 801471e:	6823      	ldr	r3, [r4, #0]
 8014720:	b14b      	cbz	r3, 8014736 <rcl_subscription_init+0x4a>
 8014722:	2764      	movs	r7, #100	@ 0x64
 8014724:	4638      	mov	r0, r7
 8014726:	b009      	add	sp, #36	@ 0x24
 8014728:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801472c:	270b      	movs	r7, #11
 801472e:	4638      	mov	r0, r7
 8014730:	b009      	add	sp, #36	@ 0x24
 8014732:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014736:	e9cd 3303 	strd	r3, r3, [sp, #12]
 801473a:	aa07      	add	r2, sp, #28
 801473c:	9205      	str	r2, [sp, #20]
 801473e:	9307      	str	r3, [sp, #28]
 8014740:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 8014744:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014748:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801474c:	4639      	mov	r1, r7
 801474e:	e899 000c 	ldmia.w	r9, {r2, r3}
 8014752:	4628      	mov	r0, r5
 8014754:	f7ff fe02 	bl	801435c <rcl_node_resolve_name>
 8014758:	4607      	mov	r7, r0
 801475a:	2800      	cmp	r0, #0
 801475c:	d15f      	bne.n	801481e <rcl_subscription_init+0x132>
 801475e:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 8014762:	21d0      	movs	r1, #208	@ 0xd0
 8014764:	2001      	movs	r0, #1
 8014766:	4798      	blx	r3
 8014768:	6020      	str	r0, [r4, #0]
 801476a:	2800      	cmp	r0, #0
 801476c:	d05d      	beq.n	801482a <rcl_subscription_init+0x13e>
 801476e:	2278      	movs	r2, #120	@ 0x78
 8014770:	4631      	mov	r1, r6
 8014772:	f007 ffb6 	bl	801c6e2 <memcpy>
 8014776:	4628      	mov	r0, r5
 8014778:	f7ff fd82 	bl	8014280 <rcl_node_get_rmw_handle>
 801477c:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 8014780:	9300      	str	r3, [sp, #0]
 8014782:	9a07      	ldr	r2, [sp, #28]
 8014784:	6827      	ldr	r7, [r4, #0]
 8014786:	4641      	mov	r1, r8
 8014788:	4633      	mov	r3, r6
 801478a:	f003 fbb1 	bl	8017ef0 <rmw_create_subscription>
 801478e:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
 8014792:	6827      	ldr	r7, [r4, #0]
 8014794:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8014798:	b338      	cbz	r0, 80147ea <rcl_subscription_init+0xfe>
 801479a:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 801479e:	f003 fc87 	bl	80180b0 <rmw_subscription_get_actual_qos>
 80147a2:	4607      	mov	r7, r0
 80147a4:	b988      	cbnz	r0, 80147ca <rcl_subscription_init+0xde>
 80147a6:	6823      	ldr	r3, [r4, #0]
 80147a8:	f896 2048 	ldrb.w	r2, [r6, #72]	@ 0x48
 80147ac:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
 80147b0:	9807      	ldr	r0, [sp, #28]
 80147b2:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 80147b4:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 80147b6:	4798      	blx	r3
 80147b8:	4638      	mov	r0, r7
 80147ba:	b009      	add	sp, #36	@ 0x24
 80147bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80147c0:	27c8      	movs	r7, #200	@ 0xc8
 80147c2:	4638      	mov	r0, r7
 80147c4:	b009      	add	sp, #36	@ 0x24
 80147c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80147ca:	6827      	ldr	r7, [r4, #0]
 80147cc:	b32f      	cbz	r7, 801481a <rcl_subscription_init+0x12e>
 80147ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80147d2:	b153      	cbz	r3, 80147ea <rcl_subscription_init+0xfe>
 80147d4:	4628      	mov	r0, r5
 80147d6:	f7ff fd53 	bl	8014280 <rcl_node_get_rmw_handle>
 80147da:	6823      	ldr	r3, [r4, #0]
 80147dc:	f8d3 10c8 	ldr.w	r1, [r3, #200]	@ 0xc8
 80147e0:	f003 fc74 	bl	80180cc <rmw_destroy_subscription>
 80147e4:	6827      	ldr	r7, [r4, #0]
 80147e6:	4638      	mov	r0, r7
 80147e8:	b197      	cbz	r7, 8014810 <rcl_subscription_init+0x124>
 80147ea:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 80147ee:	4628      	mov	r0, r5
 80147f0:	f7fa faba 	bl	800ed68 <rcutils_allocator_is_valid>
 80147f4:	b1e8      	cbz	r0, 8014832 <rcl_subscription_init+0x146>
 80147f6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80147f8:	b1d8      	cbz	r0, 8014832 <rcl_subscription_init+0x146>
 80147fa:	4629      	mov	r1, r5
 80147fc:	f002 fb94 	bl	8016f28 <rmw_subscription_content_filter_options_fini>
 8014800:	4605      	mov	r5, r0
 8014802:	b9a0      	cbnz	r0, 801482e <rcl_subscription_init+0x142>
 8014804:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8014806:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014808:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801480a:	4798      	blx	r3
 801480c:	6820      	ldr	r0, [r4, #0]
 801480e:	66fd      	str	r5, [r7, #108]	@ 0x6c
 8014810:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8014812:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8014814:	4798      	blx	r3
 8014816:	2300      	movs	r3, #0
 8014818:	6023      	str	r3, [r4, #0]
 801481a:	2701      	movs	r7, #1
 801481c:	e7c8      	b.n	80147b0 <rcl_subscription_init+0xc4>
 801481e:	2867      	cmp	r0, #103	@ 0x67
 8014820:	d0c6      	beq.n	80147b0 <rcl_subscription_init+0xc4>
 8014822:	2869      	cmp	r0, #105	@ 0x69
 8014824:	d007      	beq.n	8014836 <rcl_subscription_init+0x14a>
 8014826:	280a      	cmp	r0, #10
 8014828:	d1f7      	bne.n	801481a <rcl_subscription_init+0x12e>
 801482a:	270a      	movs	r7, #10
 801482c:	e7c0      	b.n	80147b0 <rcl_subscription_init+0xc4>
 801482e:	f7ff f93d 	bl	8013aac <rcl_convert_rmw_ret_to_rcl_ret>
 8014832:	6820      	ldr	r0, [r4, #0]
 8014834:	e7ec      	b.n	8014810 <rcl_subscription_init+0x124>
 8014836:	2767      	movs	r7, #103	@ 0x67
 8014838:	e7ba      	b.n	80147b0 <rcl_subscription_init+0xc4>
 801483a:	bf00      	nop

0801483c <rcl_subscription_get_default_options>:
 801483c:	b510      	push	{r4, lr}
 801483e:	4907      	ldr	r1, [pc, #28]	@ (801485c <rcl_subscription_get_default_options+0x20>)
 8014840:	4604      	mov	r4, r0
 8014842:	2250      	movs	r2, #80	@ 0x50
 8014844:	f007 ff4d 	bl	801c6e2 <memcpy>
 8014848:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801484c:	f7fa fa60 	bl	800ed10 <rcutils_get_default_allocator>
 8014850:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 8014854:	f002 fb82 	bl	8016f5c <rmw_get_default_subscription_options>
 8014858:	4620      	mov	r0, r4
 801485a:	bd10      	pop	{r4, pc}
 801485c:	0801fba8 	.word	0x0801fba8

08014860 <rcl_take>:
 8014860:	2800      	cmp	r0, #0
 8014862:	d04b      	beq.n	80148fc <rcl_take+0x9c>
 8014864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014868:	4615      	mov	r5, r2
 801486a:	6802      	ldr	r2, [r0, #0]
 801486c:	b0a0      	sub	sp, #128	@ 0x80
 801486e:	4604      	mov	r4, r0
 8014870:	2a00      	cmp	r2, #0
 8014872:	d03b      	beq.n	80148ec <rcl_take+0x8c>
 8014874:	461f      	mov	r7, r3
 8014876:	f8d2 30c8 	ldr.w	r3, [r2, #200]	@ 0xc8
 801487a:	2b00      	cmp	r3, #0
 801487c:	d036      	beq.n	80148ec <rcl_take+0x8c>
 801487e:	460e      	mov	r6, r1
 8014880:	2900      	cmp	r1, #0
 8014882:	d039      	beq.n	80148f8 <rcl_take+0x98>
 8014884:	2d00      	cmp	r5, #0
 8014886:	d03d      	beq.n	8014904 <rcl_take+0xa4>
 8014888:	a802      	add	r0, sp, #8
 801488a:	f002 fbf3 	bl	8017074 <rmw_get_zero_initialized_message_info>
 801488e:	6823      	ldr	r3, [r4, #0]
 8014890:	f10d 0c08 	add.w	ip, sp, #8
 8014894:	f8d3 40c8 	ldr.w	r4, [r3, #200]	@ 0xc8
 8014898:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801489c:	46ae      	mov	lr, r5
 801489e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80148a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80148a6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80148aa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80148ae:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80148b2:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80148b6:	462b      	mov	r3, r5
 80148b8:	e88e 0003 	stmia.w	lr, {r0, r1}
 80148bc:	f04f 0800 	mov.w	r8, #0
 80148c0:	f10d 0247 	add.w	r2, sp, #71	@ 0x47
 80148c4:	4631      	mov	r1, r6
 80148c6:	4620      	mov	r0, r4
 80148c8:	f88d 8047 	strb.w	r8, [sp, #71]	@ 0x47
 80148cc:	9700      	str	r7, [sp, #0]
 80148ce:	f003 fc5d 	bl	801818c <rmw_take_with_info>
 80148d2:	4603      	mov	r3, r0
 80148d4:	b9c0      	cbnz	r0, 8014908 <rcl_take+0xa8>
 80148d6:	f89d 1047 	ldrb.w	r1, [sp, #71]	@ 0x47
 80148da:	f240 1291 	movw	r2, #401	@ 0x191
 80148de:	2900      	cmp	r1, #0
 80148e0:	bf08      	it	eq
 80148e2:	4613      	moveq	r3, r2
 80148e4:	4618      	mov	r0, r3
 80148e6:	b020      	add	sp, #128	@ 0x80
 80148e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80148ec:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80148f0:	4618      	mov	r0, r3
 80148f2:	b020      	add	sp, #128	@ 0x80
 80148f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80148f8:	230b      	movs	r3, #11
 80148fa:	e7f3      	b.n	80148e4 <rcl_take+0x84>
 80148fc:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8014900:	4618      	mov	r0, r3
 8014902:	4770      	bx	lr
 8014904:	ad12      	add	r5, sp, #72	@ 0x48
 8014906:	e7bf      	b.n	8014888 <rcl_take+0x28>
 8014908:	f7ff f8d0 	bl	8013aac <rcl_convert_rmw_ret_to_rcl_ret>
 801490c:	4603      	mov	r3, r0
 801490e:	e7e9      	b.n	80148e4 <rcl_take+0x84>

08014910 <rcl_subscription_get_rmw_handle>:
 8014910:	b118      	cbz	r0, 801491a <rcl_subscription_get_rmw_handle+0xa>
 8014912:	6800      	ldr	r0, [r0, #0]
 8014914:	b108      	cbz	r0, 801491a <rcl_subscription_get_rmw_handle+0xa>
 8014916:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 801491a:	4770      	bx	lr

0801491c <rcl_subscription_is_valid>:
 801491c:	b130      	cbz	r0, 801492c <rcl_subscription_is_valid+0x10>
 801491e:	6800      	ldr	r0, [r0, #0]
 8014920:	b120      	cbz	r0, 801492c <rcl_subscription_is_valid+0x10>
 8014922:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 8014926:	3800      	subs	r0, #0
 8014928:	bf18      	it	ne
 801492a:	2001      	movne	r0, #1
 801492c:	4770      	bx	lr
 801492e:	bf00      	nop

08014930 <rcl_get_system_time>:
 8014930:	4608      	mov	r0, r1
 8014932:	f7fa ba61 	b.w	800edf8 <rcutils_system_time_now>
 8014936:	bf00      	nop

08014938 <rcl_get_steady_time>:
 8014938:	4608      	mov	r0, r1
 801493a:	f7fa ba87 	b.w	800ee4c <rcutils_steady_time_now>
 801493e:	bf00      	nop

08014940 <rcl_get_ros_time>:
 8014940:	7a03      	ldrb	r3, [r0, #8]
 8014942:	b510      	push	{r4, lr}
 8014944:	460c      	mov	r4, r1
 8014946:	b143      	cbz	r3, 801495a <rcl_get_ros_time+0x1a>
 8014948:	2105      	movs	r1, #5
 801494a:	f001 ff81 	bl	8016850 <__atomic_load_8>
 801494e:	4602      	mov	r2, r0
 8014950:	460b      	mov	r3, r1
 8014952:	e9c4 2300 	strd	r2, r3, [r4]
 8014956:	2000      	movs	r0, #0
 8014958:	bd10      	pop	{r4, pc}
 801495a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801495e:	4608      	mov	r0, r1
 8014960:	f7fa ba4a 	b.w	800edf8 <rcutils_system_time_now>

08014964 <rcl_clock_valid>:
 8014964:	b138      	cbz	r0, 8014976 <rcl_clock_valid+0x12>
 8014966:	7803      	ldrb	r3, [r0, #0]
 8014968:	b123      	cbz	r3, 8014974 <rcl_clock_valid+0x10>
 801496a:	68c0      	ldr	r0, [r0, #12]
 801496c:	3800      	subs	r0, #0
 801496e:	bf18      	it	ne
 8014970:	2001      	movne	r0, #1
 8014972:	4770      	bx	lr
 8014974:	4618      	mov	r0, r3
 8014976:	4770      	bx	lr

08014978 <rcl_clock_init>:
 8014978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801497a:	4605      	mov	r5, r0
 801497c:	4610      	mov	r0, r2
 801497e:	4614      	mov	r4, r2
 8014980:	460e      	mov	r6, r1
 8014982:	f7fa f9f1 	bl	800ed68 <rcutils_allocator_is_valid>
 8014986:	b128      	cbz	r0, 8014994 <rcl_clock_init+0x1c>
 8014988:	2d03      	cmp	r5, #3
 801498a:	d803      	bhi.n	8014994 <rcl_clock_init+0x1c>
 801498c:	e8df f005 	tbb	[pc, r5]
 8014990:	044c291a 	.word	0x044c291a
 8014994:	200b      	movs	r0, #11
 8014996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014998:	2e00      	cmp	r6, #0
 801499a:	d0fb      	beq.n	8014994 <rcl_clock_init+0x1c>
 801499c:	2c00      	cmp	r4, #0
 801499e:	d0f9      	beq.n	8014994 <rcl_clock_init+0x1c>
 80149a0:	2300      	movs	r3, #0
 80149a2:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80149a6:	f8df c0a4 	ldr.w	ip, [pc, #164]	@ 8014a4c <rcl_clock_init+0xd4>
 80149aa:	6133      	str	r3, [r6, #16]
 80149ac:	f106 0514 	add.w	r5, r6, #20
 80149b0:	2703      	movs	r7, #3
 80149b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80149b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80149b6:	6823      	ldr	r3, [r4, #0]
 80149b8:	602b      	str	r3, [r5, #0]
 80149ba:	f8c6 c00c 	str.w	ip, [r6, #12]
 80149be:	7037      	strb	r7, [r6, #0]
 80149c0:	2000      	movs	r0, #0
 80149c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80149c4:	2e00      	cmp	r6, #0
 80149c6:	d0e5      	beq.n	8014994 <rcl_clock_init+0x1c>
 80149c8:	2300      	movs	r3, #0
 80149ca:	7033      	strb	r3, [r6, #0]
 80149cc:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80149d0:	e9c6 3303 	strd	r3, r3, [r6, #12]
 80149d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80149d6:	f106 0514 	add.w	r5, r6, #20
 80149da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80149dc:	6823      	ldr	r3, [r4, #0]
 80149de:	602b      	str	r3, [r5, #0]
 80149e0:	e7ee      	b.n	80149c0 <rcl_clock_init+0x48>
 80149e2:	2e00      	cmp	r6, #0
 80149e4:	d0d6      	beq.n	8014994 <rcl_clock_init+0x1c>
 80149e6:	2c00      	cmp	r4, #0
 80149e8:	d0d4      	beq.n	8014994 <rcl_clock_init+0x1c>
 80149ea:	2700      	movs	r7, #0
 80149ec:	7037      	strb	r7, [r6, #0]
 80149ee:	46a4      	mov	ip, r4
 80149f0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80149f4:	f106 0514 	add.w	r5, r6, #20
 80149f8:	e9c6 7701 	strd	r7, r7, [r6, #4]
 80149fc:	e9c6 7703 	strd	r7, r7, [r6, #12]
 8014a00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014a02:	f8dc 3000 	ldr.w	r3, [ip]
 8014a06:	602b      	str	r3, [r5, #0]
 8014a08:	6921      	ldr	r1, [r4, #16]
 8014a0a:	6823      	ldr	r3, [r4, #0]
 8014a0c:	2010      	movs	r0, #16
 8014a0e:	4798      	blx	r3
 8014a10:	6130      	str	r0, [r6, #16]
 8014a12:	b1b8      	cbz	r0, 8014a44 <rcl_clock_init+0xcc>
 8014a14:	2200      	movs	r2, #0
 8014a16:	2300      	movs	r3, #0
 8014a18:	e9c0 2300 	strd	r2, r3, [r0]
 8014a1c:	4a0a      	ldr	r2, [pc, #40]	@ (8014a48 <rcl_clock_init+0xd0>)
 8014a1e:	7207      	strb	r7, [r0, #8]
 8014a20:	2301      	movs	r3, #1
 8014a22:	60f2      	str	r2, [r6, #12]
 8014a24:	7033      	strb	r3, [r6, #0]
 8014a26:	e7cb      	b.n	80149c0 <rcl_clock_init+0x48>
 8014a28:	2e00      	cmp	r6, #0
 8014a2a:	d0b3      	beq.n	8014994 <rcl_clock_init+0x1c>
 8014a2c:	2c00      	cmp	r4, #0
 8014a2e:	d0b1      	beq.n	8014994 <rcl_clock_init+0x1c>
 8014a30:	2300      	movs	r3, #0
 8014a32:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8014a36:	f8df c018 	ldr.w	ip, [pc, #24]	@ 8014a50 <rcl_clock_init+0xd8>
 8014a3a:	6133      	str	r3, [r6, #16]
 8014a3c:	f106 0514 	add.w	r5, r6, #20
 8014a40:	2702      	movs	r7, #2
 8014a42:	e7b6      	b.n	80149b2 <rcl_clock_init+0x3a>
 8014a44:	200a      	movs	r0, #10
 8014a46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014a48:	08014941 	.word	0x08014941
 8014a4c:	08014939 	.word	0x08014939
 8014a50:	08014931 	.word	0x08014931

08014a54 <rcl_clock_get_now>:
 8014a54:	b140      	cbz	r0, 8014a68 <rcl_clock_get_now+0x14>
 8014a56:	b139      	cbz	r1, 8014a68 <rcl_clock_get_now+0x14>
 8014a58:	7803      	ldrb	r3, [r0, #0]
 8014a5a:	b11b      	cbz	r3, 8014a64 <rcl_clock_get_now+0x10>
 8014a5c:	68c3      	ldr	r3, [r0, #12]
 8014a5e:	b10b      	cbz	r3, 8014a64 <rcl_clock_get_now+0x10>
 8014a60:	6900      	ldr	r0, [r0, #16]
 8014a62:	4718      	bx	r3
 8014a64:	2001      	movs	r0, #1
 8014a66:	4770      	bx	lr
 8014a68:	200b      	movs	r0, #11
 8014a6a:	4770      	bx	lr

08014a6c <rcl_is_enabled_ros_time_override>:
 8014a6c:	b158      	cbz	r0, 8014a86 <rcl_is_enabled_ros_time_override+0x1a>
 8014a6e:	b151      	cbz	r1, 8014a86 <rcl_is_enabled_ros_time_override+0x1a>
 8014a70:	7803      	ldrb	r3, [r0, #0]
 8014a72:	2b01      	cmp	r3, #1
 8014a74:	d105      	bne.n	8014a82 <rcl_is_enabled_ros_time_override+0x16>
 8014a76:	6902      	ldr	r2, [r0, #16]
 8014a78:	b11a      	cbz	r2, 8014a82 <rcl_is_enabled_ros_time_override+0x16>
 8014a7a:	7a13      	ldrb	r3, [r2, #8]
 8014a7c:	700b      	strb	r3, [r1, #0]
 8014a7e:	2000      	movs	r0, #0
 8014a80:	4770      	bx	lr
 8014a82:	2001      	movs	r0, #1
 8014a84:	4770      	bx	lr
 8014a86:	200b      	movs	r0, #11
 8014a88:	4770      	bx	lr
 8014a8a:	bf00      	nop

08014a8c <rcl_clock_add_jump_callback>:
 8014a8c:	b082      	sub	sp, #8
 8014a8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a92:	a906      	add	r1, sp, #24
 8014a94:	e881 000c 	stmia.w	r1, {r2, r3}
 8014a98:	e9dd 760c 	ldrd	r7, r6, [sp, #48]	@ 0x30
 8014a9c:	b320      	cbz	r0, 8014ae8 <rcl_clock_add_jump_callback+0x5c>
 8014a9e:	4605      	mov	r5, r0
 8014aa0:	3014      	adds	r0, #20
 8014aa2:	f7fa f961 	bl	800ed68 <rcutils_allocator_is_valid>
 8014aa6:	b1f8      	cbz	r0, 8014ae8 <rcl_clock_add_jump_callback+0x5c>
 8014aa8:	b1f7      	cbz	r7, 8014ae8 <rcl_clock_add_jump_callback+0x5c>
 8014aaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014aac:	2b00      	cmp	r3, #0
 8014aae:	db1b      	blt.n	8014ae8 <rcl_clock_add_jump_callback+0x5c>
 8014ab0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8014ab4:	2a01      	cmp	r2, #1
 8014ab6:	f173 0300 	sbcs.w	r3, r3, #0
 8014aba:	da15      	bge.n	8014ae8 <rcl_clock_add_jump_callback+0x5c>
 8014abc:	e9d5 0401 	ldrd	r0, r4, [r5, #4]
 8014ac0:	2c00      	cmp	r4, #0
 8014ac2:	d042      	beq.n	8014b4a <rcl_clock_add_jump_callback+0xbe>
 8014ac4:	4603      	mov	r3, r0
 8014ac6:	2200      	movs	r2, #0
 8014ac8:	e003      	b.n	8014ad2 <rcl_clock_add_jump_callback+0x46>
 8014aca:	4294      	cmp	r4, r2
 8014acc:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8014ad0:	d011      	beq.n	8014af6 <rcl_clock_add_jump_callback+0x6a>
 8014ad2:	6819      	ldr	r1, [r3, #0]
 8014ad4:	42b9      	cmp	r1, r7
 8014ad6:	f102 0201 	add.w	r2, r2, #1
 8014ada:	d1f6      	bne.n	8014aca <rcl_clock_add_jump_callback+0x3e>
 8014adc:	6a19      	ldr	r1, [r3, #32]
 8014ade:	42b1      	cmp	r1, r6
 8014ae0:	d1f3      	bne.n	8014aca <rcl_clock_add_jump_callback+0x3e>
 8014ae2:	f04f 0e01 	mov.w	lr, #1
 8014ae6:	e001      	b.n	8014aec <rcl_clock_add_jump_callback+0x60>
 8014ae8:	f04f 0e0b 	mov.w	lr, #11
 8014aec:	4670      	mov	r0, lr
 8014aee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014af2:	b002      	add	sp, #8
 8014af4:	4770      	bx	lr
 8014af6:	3401      	adds	r4, #1
 8014af8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8014afc:	00e1      	lsls	r1, r4, #3
 8014afe:	69eb      	ldr	r3, [r5, #28]
 8014b00:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8014b02:	4798      	blx	r3
 8014b04:	b1f0      	cbz	r0, 8014b44 <rcl_clock_add_jump_callback+0xb8>
 8014b06:	68ab      	ldr	r3, [r5, #8]
 8014b08:	6068      	str	r0, [r5, #4]
 8014b0a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8014b0e:	f10d 0c18 	add.w	ip, sp, #24
 8014b12:	f840 7032 	str.w	r7, [r0, r2, lsl #3]
 8014b16:	eb00 04c2 	add.w	r4, r0, r2, lsl #3
 8014b1a:	f103 0801 	add.w	r8, r3, #1
 8014b1e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014b22:	f104 0708 	add.w	r7, r4, #8
 8014b26:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8014b28:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8014b2c:	f04f 0e00 	mov.w	lr, #0
 8014b30:	e887 0003 	stmia.w	r7, {r0, r1}
 8014b34:	6226      	str	r6, [r4, #32]
 8014b36:	4670      	mov	r0, lr
 8014b38:	f8c5 8008 	str.w	r8, [r5, #8]
 8014b3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014b40:	b002      	add	sp, #8
 8014b42:	4770      	bx	lr
 8014b44:	f04f 0e0a 	mov.w	lr, #10
 8014b48:	e7d0      	b.n	8014aec <rcl_clock_add_jump_callback+0x60>
 8014b4a:	2128      	movs	r1, #40	@ 0x28
 8014b4c:	e7d7      	b.n	8014afe <rcl_clock_add_jump_callback+0x72>
 8014b4e:	bf00      	nop

08014b50 <rcl_clock_remove_jump_callback>:
 8014b50:	2800      	cmp	r0, #0
 8014b52:	d05a      	beq.n	8014c0a <rcl_clock_remove_jump_callback+0xba>
 8014b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014b58:	4605      	mov	r5, r0
 8014b5a:	3014      	adds	r0, #20
 8014b5c:	460f      	mov	r7, r1
 8014b5e:	4692      	mov	sl, r2
 8014b60:	f7fa f902 	bl	800ed68 <rcutils_allocator_is_valid>
 8014b64:	2800      	cmp	r0, #0
 8014b66:	d03f      	beq.n	8014be8 <rcl_clock_remove_jump_callback+0x98>
 8014b68:	2f00      	cmp	r7, #0
 8014b6a:	d03d      	beq.n	8014be8 <rcl_clock_remove_jump_callback+0x98>
 8014b6c:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8014b70:	f1b8 0f00 	cmp.w	r8, #0
 8014b74:	d00c      	beq.n	8014b90 <rcl_clock_remove_jump_callback+0x40>
 8014b76:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8014b7a:	eb08 0688 	add.w	r6, r8, r8, lsl #2
 8014b7e:	eb09 06c6 	add.w	r6, r9, r6, lsl #3
 8014b82:	464c      	mov	r4, r9
 8014b84:	6823      	ldr	r3, [r4, #0]
 8014b86:	42bb      	cmp	r3, r7
 8014b88:	d005      	beq.n	8014b96 <rcl_clock_remove_jump_callback+0x46>
 8014b8a:	3428      	adds	r4, #40	@ 0x28
 8014b8c:	42b4      	cmp	r4, r6
 8014b8e:	d1f9      	bne.n	8014b84 <rcl_clock_remove_jump_callback+0x34>
 8014b90:	2001      	movs	r0, #1
 8014b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014b96:	6a23      	ldr	r3, [r4, #32]
 8014b98:	3428      	adds	r4, #40	@ 0x28
 8014b9a:	42b4      	cmp	r4, r6
 8014b9c:	d02c      	beq.n	8014bf8 <rcl_clock_remove_jump_callback+0xa8>
 8014b9e:	4553      	cmp	r3, sl
 8014ba0:	d1f0      	bne.n	8014b84 <rcl_clock_remove_jump_callback+0x34>
 8014ba2:	46a6      	mov	lr, r4
 8014ba4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014ba8:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 8014bac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014bb0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014bb4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014bb8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014bbc:	3428      	adds	r4, #40	@ 0x28
 8014bbe:	42a6      	cmp	r6, r4
 8014bc0:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014bc4:	d1ed      	bne.n	8014ba2 <rcl_clock_remove_jump_callback+0x52>
 8014bc6:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 8014bca:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8014bcc:	60ac      	str	r4, [r5, #8]
 8014bce:	b174      	cbz	r4, 8014bee <rcl_clock_remove_jump_callback+0x9e>
 8014bd0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8014bd4:	00e1      	lsls	r1, r4, #3
 8014bd6:	69eb      	ldr	r3, [r5, #28]
 8014bd8:	4648      	mov	r0, r9
 8014bda:	4798      	blx	r3
 8014bdc:	4604      	mov	r4, r0
 8014bde:	b1b0      	cbz	r0, 8014c0e <rcl_clock_remove_jump_callback+0xbe>
 8014be0:	606c      	str	r4, [r5, #4]
 8014be2:	2000      	movs	r0, #0
 8014be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014be8:	200b      	movs	r0, #11
 8014bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014bee:	69ab      	ldr	r3, [r5, #24]
 8014bf0:	4611      	mov	r1, r2
 8014bf2:	4648      	mov	r0, r9
 8014bf4:	4798      	blx	r3
 8014bf6:	e7f3      	b.n	8014be0 <rcl_clock_remove_jump_callback+0x90>
 8014bf8:	4553      	cmp	r3, sl
 8014bfa:	d1c9      	bne.n	8014b90 <rcl_clock_remove_jump_callback+0x40>
 8014bfc:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 8014c00:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8014c02:	60ac      	str	r4, [r5, #8]
 8014c04:	2c00      	cmp	r4, #0
 8014c06:	d1e3      	bne.n	8014bd0 <rcl_clock_remove_jump_callback+0x80>
 8014c08:	e7f1      	b.n	8014bee <rcl_clock_remove_jump_callback+0x9e>
 8014c0a:	200b      	movs	r0, #11
 8014c0c:	4770      	bx	lr
 8014c0e:	200a      	movs	r0, #10
 8014c10:	e7eb      	b.n	8014bea <rcl_clock_remove_jump_callback+0x9a>
 8014c12:	bf00      	nop

08014c14 <_rcl_timer_time_jump>:
 8014c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c18:	4681      	mov	r9, r0
 8014c1a:	b087      	sub	sp, #28
 8014c1c:	4614      	mov	r4, r2
 8014c1e:	b131      	cbz	r1, 8014c2e <_rcl_timer_time_jump+0x1a>
 8014c20:	7803      	ldrb	r3, [r0, #0]
 8014c22:	3b02      	subs	r3, #2
 8014c24:	2b01      	cmp	r3, #1
 8014c26:	d93e      	bls.n	8014ca6 <_rcl_timer_time_jump+0x92>
 8014c28:	b007      	add	sp, #28
 8014c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c2e:	6810      	ldr	r0, [r2, #0]
 8014c30:	a904      	add	r1, sp, #16
 8014c32:	f7ff ff0f 	bl	8014a54 <rcl_clock_get_now>
 8014c36:	2800      	cmp	r0, #0
 8014c38:	d1f6      	bne.n	8014c28 <_rcl_timer_time_jump+0x14>
 8014c3a:	f104 0a20 	add.w	sl, r4, #32
 8014c3e:	2105      	movs	r1, #5
 8014c40:	4650      	mov	r0, sl
 8014c42:	f001 fe05 	bl	8016850 <__atomic_load_8>
 8014c46:	f104 0b28 	add.w	fp, r4, #40	@ 0x28
 8014c4a:	4680      	mov	r8, r0
 8014c4c:	460e      	mov	r6, r1
 8014c4e:	4658      	mov	r0, fp
 8014c50:	2105      	movs	r1, #5
 8014c52:	f001 fdfd 	bl	8016850 <__atomic_load_8>
 8014c56:	4607      	mov	r7, r0
 8014c58:	460d      	mov	r5, r1
 8014c5a:	f104 0018 	add.w	r0, r4, #24
 8014c5e:	2105      	movs	r1, #5
 8014c60:	f001 fdf6 	bl	8016850 <__atomic_load_8>
 8014c64:	f899 3000 	ldrb.w	r3, [r9]
 8014c68:	9003      	str	r0, [sp, #12]
 8014c6a:	3b02      	subs	r3, #2
 8014c6c:	2b01      	cmp	r3, #1
 8014c6e:	4689      	mov	r9, r1
 8014c70:	d935      	bls.n	8014cde <_rcl_timer_time_jump+0xca>
 8014c72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014c76:	42ba      	cmp	r2, r7
 8014c78:	eb73 0505 	sbcs.w	r5, r3, r5
 8014c7c:	da57      	bge.n	8014d2e <_rcl_timer_time_jump+0x11a>
 8014c7e:	4542      	cmp	r2, r8
 8014c80:	eb73 0606 	sbcs.w	r6, r3, r6
 8014c84:	dad0      	bge.n	8014c28 <_rcl_timer_time_jump+0x14>
 8014c86:	1882      	adds	r2, r0, r2
 8014c88:	f04f 0405 	mov.w	r4, #5
 8014c8c:	eb43 0309 	adc.w	r3, r3, r9
 8014c90:	4658      	mov	r0, fp
 8014c92:	9400      	str	r4, [sp, #0]
 8014c94:	f001 fe12 	bl	80168bc <__atomic_store_8>
 8014c98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014c9c:	9400      	str	r4, [sp, #0]
 8014c9e:	4650      	mov	r0, sl
 8014ca0:	f001 fe0c 	bl	80168bc <__atomic_store_8>
 8014ca4:	e7c0      	b.n	8014c28 <_rcl_timer_time_jump+0x14>
 8014ca6:	6810      	ldr	r0, [r2, #0]
 8014ca8:	a904      	add	r1, sp, #16
 8014caa:	f7ff fed3 	bl	8014a54 <rcl_clock_get_now>
 8014cae:	2800      	cmp	r0, #0
 8014cb0:	d1ba      	bne.n	8014c28 <_rcl_timer_time_jump+0x14>
 8014cb2:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8014cb6:	4313      	orrs	r3, r2
 8014cb8:	d0b6      	beq.n	8014c28 <_rcl_timer_time_jump+0x14>
 8014cba:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8014cbe:	2105      	movs	r1, #5
 8014cc0:	f001 fdc6 	bl	8016850 <__atomic_load_8>
 8014cc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014cc8:	1a82      	subs	r2, r0, r2
 8014cca:	f04f 0005 	mov.w	r0, #5
 8014cce:	9000      	str	r0, [sp, #0]
 8014cd0:	eb61 0303 	sbc.w	r3, r1, r3
 8014cd4:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8014cd8:	f001 fdf0 	bl	80168bc <__atomic_store_8>
 8014cdc:	e7a4      	b.n	8014c28 <_rcl_timer_time_jump+0x14>
 8014cde:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8014ce2:	4313      	orrs	r3, r2
 8014ce4:	d0a0      	beq.n	8014c28 <_rcl_timer_time_jump+0x14>
 8014ce6:	2605      	movs	r6, #5
 8014ce8:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8014cec:	2300      	movs	r3, #0
 8014cee:	9600      	str	r6, [sp, #0]
 8014cf0:	2200      	movs	r2, #0
 8014cf2:	f001 fe19 	bl	8016928 <__atomic_exchange_8>
 8014cf6:	ea51 0300 	orrs.w	r3, r1, r0
 8014cfa:	4604      	mov	r4, r0
 8014cfc:	460d      	mov	r5, r1
 8014cfe:	d093      	beq.n	8014c28 <_rcl_timer_time_jump+0x14>
 8014d00:	9a04      	ldr	r2, [sp, #16]
 8014d02:	9b05      	ldr	r3, [sp, #20]
 8014d04:	9600      	str	r6, [sp, #0]
 8014d06:	1b12      	subs	r2, r2, r4
 8014d08:	eb63 0301 	sbc.w	r3, r3, r1
 8014d0c:	9903      	ldr	r1, [sp, #12]
 8014d0e:	1852      	adds	r2, r2, r1
 8014d10:	eb43 0309 	adc.w	r3, r3, r9
 8014d14:	4658      	mov	r0, fp
 8014d16:	f001 fdd1 	bl	80168bc <__atomic_store_8>
 8014d1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014d1e:	1b12      	subs	r2, r2, r4
 8014d20:	9600      	str	r6, [sp, #0]
 8014d22:	eb63 0305 	sbc.w	r3, r3, r5
 8014d26:	4650      	mov	r0, sl
 8014d28:	f001 fdc8 	bl	80168bc <__atomic_store_8>
 8014d2c:	e77c      	b.n	8014c28 <_rcl_timer_time_jump+0x14>
 8014d2e:	f104 0008 	add.w	r0, r4, #8
 8014d32:	f006 f9d1 	bl	801b0d8 <rcl_trigger_guard_condition>
 8014d36:	e777      	b.n	8014c28 <_rcl_timer_time_jump+0x14>

08014d38 <rcl_get_zero_initialized_timer>:
 8014d38:	4b01      	ldr	r3, [pc, #4]	@ (8014d40 <rcl_get_zero_initialized_timer+0x8>)
 8014d3a:	6818      	ldr	r0, [r3, #0]
 8014d3c:	4770      	bx	lr
 8014d3e:	bf00      	nop
 8014d40:	0801fbf8 	.word	0x0801fbf8
 8014d44:	00000000 	.word	0x00000000

08014d48 <rcl_timer_init2>:
 8014d48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014d4c:	b0ae      	sub	sp, #184	@ 0xb8
 8014d4e:	4604      	mov	r4, r0
 8014d50:	a839      	add	r0, sp, #228	@ 0xe4
 8014d52:	f89d 80f8 	ldrb.w	r8, [sp, #248]	@ 0xf8
 8014d56:	460d      	mov	r5, r1
 8014d58:	4691      	mov	r9, r2
 8014d5a:	f7fa f805 	bl	800ed68 <rcutils_allocator_is_valid>
 8014d5e:	2800      	cmp	r0, #0
 8014d60:	f000 8097 	beq.w	8014e92 <rcl_timer_init2+0x14a>
 8014d64:	2c00      	cmp	r4, #0
 8014d66:	f000 8094 	beq.w	8014e92 <rcl_timer_init2+0x14a>
 8014d6a:	2d00      	cmp	r5, #0
 8014d6c:	f000 8091 	beq.w	8014e92 <rcl_timer_init2+0x14a>
 8014d70:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 8014d72:	2b00      	cmp	r3, #0
 8014d74:	f2c0 808d 	blt.w	8014e92 <rcl_timer_init2+0x14a>
 8014d78:	6823      	ldr	r3, [r4, #0]
 8014d7a:	b123      	cbz	r3, 8014d86 <rcl_timer_init2+0x3e>
 8014d7c:	2664      	movs	r6, #100	@ 0x64
 8014d7e:	4630      	mov	r0, r6
 8014d80:	b02e      	add	sp, #184	@ 0xb8
 8014d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014d86:	a908      	add	r1, sp, #32
 8014d88:	4628      	mov	r0, r5
 8014d8a:	f7ff fe63 	bl	8014a54 <rcl_clock_get_now>
 8014d8e:	4606      	mov	r6, r0
 8014d90:	2800      	cmp	r0, #0
 8014d92:	d1f4      	bne.n	8014d7e <rcl_timer_init2+0x36>
 8014d94:	ae06      	add	r6, sp, #24
 8014d96:	4630      	mov	r0, r6
 8014d98:	e9cd 5916 	strd	r5, r9, [sp, #88]	@ 0x58
 8014d9c:	f006 f8be 	bl	801af1c <rcl_get_zero_initialized_guard_condition>
 8014da0:	e896 0003 	ldmia.w	r6, {r0, r1}
 8014da4:	f10d 0a60 	add.w	sl, sp, #96	@ 0x60
 8014da8:	ae0b      	add	r6, sp, #44	@ 0x2c
 8014daa:	e88a 0003 	stmia.w	sl, {r0, r1}
 8014dae:	4630      	mov	r0, r6
 8014db0:	f006 f98c 	bl	801b0cc <rcl_guard_condition_get_default_options>
 8014db4:	ab0d      	add	r3, sp, #52	@ 0x34
 8014db6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014dba:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014dbe:	4649      	mov	r1, r9
 8014dc0:	e896 000c 	ldmia.w	r6, {r2, r3}
 8014dc4:	4650      	mov	r0, sl
 8014dc6:	f006 f8b3 	bl	801af30 <rcl_guard_condition_init>
 8014dca:	4606      	mov	r6, r0
 8014dcc:	2800      	cmp	r0, #0
 8014dce:	d1d6      	bne.n	8014d7e <rcl_timer_init2+0x36>
 8014dd0:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 8014dd2:	931a      	str	r3, [sp, #104]	@ 0x68
 8014dd4:	e9dd 2336 	ldrd	r2, r3, [sp, #216]	@ 0xd8
 8014dd8:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 8014ddc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014de0:	9f36      	ldr	r7, [sp, #216]	@ 0xd8
 8014de2:	902a      	str	r0, [sp, #168]	@ 0xa8
 8014de4:	e9cd 002b 	strd	r0, r0, [sp, #172]	@ 0xac
 8014de8:	ed9f 7b35 	vldr	d7, [pc, #212]	@ 8014ec0 <rcl_timer_init2+0x178>
 8014dec:	19d0      	adds	r0, r2, r7
 8014dee:	9f37      	ldr	r7, [sp, #220]	@ 0xdc
 8014df0:	f10d 0ce4 	add.w	ip, sp, #228	@ 0xe4
 8014df4:	eb43 0107 	adc.w	r1, r3, r7
 8014df8:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 8014dfc:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 8014e00:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 8014e04:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014e08:	f10d 0e94 	add.w	lr, sp, #148	@ 0x94
 8014e0c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014e10:	f8dc 3000 	ldr.w	r3, [ip]
 8014e14:	f8ce 3000 	str.w	r3, [lr]
 8014e18:	f088 0801 	eor.w	r8, r8, #1
 8014e1c:	f88d 8090 	strb.w	r8, [sp, #144]	@ 0x90
 8014e20:	4619      	mov	r1, r3
 8014e22:	2060      	movs	r0, #96	@ 0x60
 8014e24:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 8014e26:	4798      	blx	r3
 8014e28:	4680      	mov	r8, r0
 8014e2a:	6020      	str	r0, [r4, #0]
 8014e2c:	2800      	cmp	r0, #0
 8014e2e:	d035      	beq.n	8014e9c <rcl_timer_init2+0x154>
 8014e30:	a916      	add	r1, sp, #88	@ 0x58
 8014e32:	2260      	movs	r2, #96	@ 0x60
 8014e34:	f007 fc55 	bl	801c6e2 <memcpy>
 8014e38:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014e3a:	781b      	ldrb	r3, [r3, #0]
 8014e3c:	2b01      	cmp	r3, #1
 8014e3e:	d19e      	bne.n	8014d7e <rcl_timer_init2+0x36>
 8014e40:	2001      	movs	r0, #1
 8014e42:	2100      	movs	r1, #0
 8014e44:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 8014e48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014e4c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8014e50:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8014e54:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 8014e58:	4b1b      	ldr	r3, [pc, #108]	@ (8014ec8 <rcl_timer_init2+0x180>)
 8014e5a:	9304      	str	r3, [sp, #16]
 8014e5c:	f8cd 8014 	str.w	r8, [sp, #20]
 8014e60:	ab12      	add	r3, sp, #72	@ 0x48
 8014e62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014e64:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8014e68:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8014e6c:	4628      	mov	r0, r5
 8014e6e:	e89c 000c 	ldmia.w	ip, {r2, r3}
 8014e72:	f7ff fe0b 	bl	8014a8c <rcl_clock_add_jump_callback>
 8014e76:	4605      	mov	r5, r0
 8014e78:	2800      	cmp	r0, #0
 8014e7a:	d080      	beq.n	8014d7e <rcl_timer_init2+0x36>
 8014e7c:	4650      	mov	r0, sl
 8014e7e:	f006 f903 	bl	801b088 <rcl_guard_condition_fini>
 8014e82:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 8014e84:	993d      	ldr	r1, [sp, #244]	@ 0xf4
 8014e86:	6820      	ldr	r0, [r4, #0]
 8014e88:	4798      	blx	r3
 8014e8a:	2300      	movs	r3, #0
 8014e8c:	6023      	str	r3, [r4, #0]
 8014e8e:	462e      	mov	r6, r5
 8014e90:	e775      	b.n	8014d7e <rcl_timer_init2+0x36>
 8014e92:	260b      	movs	r6, #11
 8014e94:	4630      	mov	r0, r6
 8014e96:	b02e      	add	sp, #184	@ 0xb8
 8014e98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014e9c:	4650      	mov	r0, sl
 8014e9e:	f006 f8f3 	bl	801b088 <rcl_guard_condition_fini>
 8014ea2:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014ea4:	781b      	ldrb	r3, [r3, #0]
 8014ea6:	2b01      	cmp	r3, #1
 8014ea8:	d001      	beq.n	8014eae <rcl_timer_init2+0x166>
 8014eaa:	260a      	movs	r6, #10
 8014eac:	e767      	b.n	8014d7e <rcl_timer_init2+0x36>
 8014eae:	4906      	ldr	r1, [pc, #24]	@ (8014ec8 <rcl_timer_init2+0x180>)
 8014eb0:	4622      	mov	r2, r4
 8014eb2:	4628      	mov	r0, r5
 8014eb4:	f7ff fe4c 	bl	8014b50 <rcl_clock_remove_jump_callback>
 8014eb8:	e7f7      	b.n	8014eaa <rcl_timer_init2+0x162>
 8014eba:	bf00      	nop
 8014ebc:	f3af 8000 	nop.w
	...
 8014ec8:	08014c15 	.word	0x08014c15

08014ecc <rcl_timer_clock>:
 8014ecc:	b130      	cbz	r0, 8014edc <rcl_timer_clock+0x10>
 8014ece:	b129      	cbz	r1, 8014edc <rcl_timer_clock+0x10>
 8014ed0:	6803      	ldr	r3, [r0, #0]
 8014ed2:	b12b      	cbz	r3, 8014ee0 <rcl_timer_clock+0x14>
 8014ed4:	681b      	ldr	r3, [r3, #0]
 8014ed6:	600b      	str	r3, [r1, #0]
 8014ed8:	2000      	movs	r0, #0
 8014eda:	4770      	bx	lr
 8014edc:	200b      	movs	r0, #11
 8014ede:	4770      	bx	lr
 8014ee0:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8014ee4:	4770      	bx	lr
 8014ee6:	bf00      	nop

08014ee8 <rcl_timer_call>:
 8014ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014eec:	b087      	sub	sp, #28
 8014eee:	2800      	cmp	r0, #0
 8014ef0:	d067      	beq.n	8014fc2 <rcl_timer_call+0xda>
 8014ef2:	6803      	ldr	r3, [r0, #0]
 8014ef4:	4604      	mov	r4, r0
 8014ef6:	2b00      	cmp	r3, #0
 8014ef8:	d068      	beq.n	8014fcc <rcl_timer_call+0xe4>
 8014efa:	f3bf 8f5b 	dmb	ish
 8014efe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8014f02:	f3bf 8f5b 	dmb	ish
 8014f06:	2b00      	cmp	r3, #0
 8014f08:	d150      	bne.n	8014fac <rcl_timer_call+0xc4>
 8014f0a:	6803      	ldr	r3, [r0, #0]
 8014f0c:	a904      	add	r1, sp, #16
 8014f0e:	6818      	ldr	r0, [r3, #0]
 8014f10:	f7ff fda0 	bl	8014a54 <rcl_clock_get_now>
 8014f14:	4605      	mov	r5, r0
 8014f16:	2800      	cmp	r0, #0
 8014f18:	d144      	bne.n	8014fa4 <rcl_timer_call+0xbc>
 8014f1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014f1e:	2b00      	cmp	r3, #0
 8014f20:	db4a      	blt.n	8014fb8 <rcl_timer_call+0xd0>
 8014f22:	6820      	ldr	r0, [r4, #0]
 8014f24:	f04f 0a05 	mov.w	sl, #5
 8014f28:	f8cd a000 	str.w	sl, [sp]
 8014f2c:	3020      	adds	r0, #32
 8014f2e:	f001 fcfb 	bl	8016928 <__atomic_exchange_8>
 8014f32:	6823      	ldr	r3, [r4, #0]
 8014f34:	f3bf 8f5b 	dmb	ish
 8014f38:	4680      	mov	r8, r0
 8014f3a:	f8d3 b010 	ldr.w	fp, [r3, #16]
 8014f3e:	f3bf 8f5b 	dmb	ish
 8014f42:	6820      	ldr	r0, [r4, #0]
 8014f44:	4689      	mov	r9, r1
 8014f46:	3028      	adds	r0, #40	@ 0x28
 8014f48:	4651      	mov	r1, sl
 8014f4a:	f001 fc81 	bl	8016850 <__atomic_load_8>
 8014f4e:	4606      	mov	r6, r0
 8014f50:	6820      	ldr	r0, [r4, #0]
 8014f52:	460f      	mov	r7, r1
 8014f54:	3018      	adds	r0, #24
 8014f56:	4651      	mov	r1, sl
 8014f58:	f001 fc7a 	bl	8016850 <__atomic_load_8>
 8014f5c:	1836      	adds	r6, r6, r0
 8014f5e:	eb41 0707 	adc.w	r7, r1, r7
 8014f62:	4602      	mov	r2, r0
 8014f64:	460b      	mov	r3, r1
 8014f66:	4682      	mov	sl, r0
 8014f68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014f6c:	42b0      	cmp	r0, r6
 8014f6e:	eb71 0c07 	sbcs.w	ip, r1, r7
 8014f72:	db04      	blt.n	8014f7e <rcl_timer_call+0x96>
 8014f74:	ea53 0c02 	orrs.w	ip, r3, r2
 8014f78:	d12b      	bne.n	8014fd2 <rcl_timer_call+0xea>
 8014f7a:	4606      	mov	r6, r0
 8014f7c:	460f      	mov	r7, r1
 8014f7e:	6820      	ldr	r0, [r4, #0]
 8014f80:	2105      	movs	r1, #5
 8014f82:	4632      	mov	r2, r6
 8014f84:	463b      	mov	r3, r7
 8014f86:	3028      	adds	r0, #40	@ 0x28
 8014f88:	9100      	str	r1, [sp, #0]
 8014f8a:	f001 fc97 	bl	80168bc <__atomic_store_8>
 8014f8e:	f1bb 0f00 	cmp.w	fp, #0
 8014f92:	d007      	beq.n	8014fa4 <rcl_timer_call+0xbc>
 8014f94:	9a04      	ldr	r2, [sp, #16]
 8014f96:	9b05      	ldr	r3, [sp, #20]
 8014f98:	ebb2 0208 	subs.w	r2, r2, r8
 8014f9c:	4620      	mov	r0, r4
 8014f9e:	eb63 0309 	sbc.w	r3, r3, r9
 8014fa2:	47d8      	blx	fp
 8014fa4:	4628      	mov	r0, r5
 8014fa6:	b007      	add	sp, #28
 8014fa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014fac:	f240 3521 	movw	r5, #801	@ 0x321
 8014fb0:	4628      	mov	r0, r5
 8014fb2:	b007      	add	sp, #28
 8014fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014fb8:	2501      	movs	r5, #1
 8014fba:	4628      	mov	r0, r5
 8014fbc:	b007      	add	sp, #28
 8014fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014fc2:	250b      	movs	r5, #11
 8014fc4:	4628      	mov	r0, r5
 8014fc6:	b007      	add	sp, #28
 8014fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014fcc:	f44f 7548 	mov.w	r5, #800	@ 0x320
 8014fd0:	e7e8      	b.n	8014fa4 <rcl_timer_call+0xbc>
 8014fd2:	1b80      	subs	r0, r0, r6
 8014fd4:	eb61 0107 	sbc.w	r1, r1, r7
 8014fd8:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8014fdc:	f7eb fe6c 	bl	8000cb8 <__aeabi_ldivmod>
 8014fe0:	9b02      	ldr	r3, [sp, #8]
 8014fe2:	3001      	adds	r0, #1
 8014fe4:	f141 0100 	adc.w	r1, r1, #0
 8014fe8:	fb00 f303 	mul.w	r3, r0, r3
 8014fec:	fb01 330a 	mla	r3, r1, sl, r3
 8014ff0:	fba0 0a0a 	umull	r0, sl, r0, sl
 8014ff4:	1830      	adds	r0, r6, r0
 8014ff6:	4453      	add	r3, sl
 8014ff8:	eb43 0707 	adc.w	r7, r3, r7
 8014ffc:	4606      	mov	r6, r0
 8014ffe:	e7be      	b.n	8014f7e <rcl_timer_call+0x96>

08015000 <rcl_timer_is_ready>:
 8015000:	b398      	cbz	r0, 801506a <rcl_timer_is_ready+0x6a>
 8015002:	b530      	push	{r4, r5, lr}
 8015004:	6803      	ldr	r3, [r0, #0]
 8015006:	b083      	sub	sp, #12
 8015008:	4604      	mov	r4, r0
 801500a:	b383      	cbz	r3, 801506e <rcl_timer_is_ready+0x6e>
 801500c:	460d      	mov	r5, r1
 801500e:	b349      	cbz	r1, 8015064 <rcl_timer_is_ready+0x64>
 8015010:	f3bf 8f5b 	dmb	ish
 8015014:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8015018:	f3bf 8f5b 	dmb	ish
 801501c:	b9fb      	cbnz	r3, 801505e <rcl_timer_is_ready+0x5e>
 801501e:	6803      	ldr	r3, [r0, #0]
 8015020:	4669      	mov	r1, sp
 8015022:	6818      	ldr	r0, [r3, #0]
 8015024:	f7ff fd16 	bl	8014a54 <rcl_clock_get_now>
 8015028:	b128      	cbz	r0, 8015036 <rcl_timer_is_ready+0x36>
 801502a:	f240 3321 	movw	r3, #801	@ 0x321
 801502e:	4298      	cmp	r0, r3
 8015030:	d015      	beq.n	801505e <rcl_timer_is_ready+0x5e>
 8015032:	b003      	add	sp, #12
 8015034:	bd30      	pop	{r4, r5, pc}
 8015036:	6820      	ldr	r0, [r4, #0]
 8015038:	2105      	movs	r1, #5
 801503a:	3028      	adds	r0, #40	@ 0x28
 801503c:	f001 fc08 	bl	8016850 <__atomic_load_8>
 8015040:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015044:	1ac0      	subs	r0, r0, r3
 8015046:	eb61 0102 	sbc.w	r1, r1, r2
 801504a:	2801      	cmp	r0, #1
 801504c:	f171 0100 	sbcs.w	r1, r1, #0
 8015050:	bfb4      	ite	lt
 8015052:	2301      	movlt	r3, #1
 8015054:	2300      	movge	r3, #0
 8015056:	702b      	strb	r3, [r5, #0]
 8015058:	2000      	movs	r0, #0
 801505a:	b003      	add	sp, #12
 801505c:	bd30      	pop	{r4, r5, pc}
 801505e:	2300      	movs	r3, #0
 8015060:	702b      	strb	r3, [r5, #0]
 8015062:	e7f9      	b.n	8015058 <rcl_timer_is_ready+0x58>
 8015064:	200b      	movs	r0, #11
 8015066:	b003      	add	sp, #12
 8015068:	bd30      	pop	{r4, r5, pc}
 801506a:	200b      	movs	r0, #11
 801506c:	4770      	bx	lr
 801506e:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8015072:	e7de      	b.n	8015032 <rcl_timer_is_ready+0x32>

08015074 <rcl_timer_get_next_call_time>:
 8015074:	b1d8      	cbz	r0, 80150ae <rcl_timer_get_next_call_time+0x3a>
 8015076:	b538      	push	{r3, r4, r5, lr}
 8015078:	6803      	ldr	r3, [r0, #0]
 801507a:	b1d3      	cbz	r3, 80150b2 <rcl_timer_get_next_call_time+0x3e>
 801507c:	460c      	mov	r4, r1
 801507e:	b1a1      	cbz	r1, 80150aa <rcl_timer_get_next_call_time+0x36>
 8015080:	f3bf 8f5b 	dmb	ish
 8015084:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8015088:	f3bf 8f5b 	dmb	ish
 801508c:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8015090:	b943      	cbnz	r3, 80150a4 <rcl_timer_get_next_call_time+0x30>
 8015092:	6800      	ldr	r0, [r0, #0]
 8015094:	2105      	movs	r1, #5
 8015096:	3028      	adds	r0, #40	@ 0x28
 8015098:	f001 fbda 	bl	8016850 <__atomic_load_8>
 801509c:	e9c4 0100 	strd	r0, r1, [r4]
 80150a0:	4628      	mov	r0, r5
 80150a2:	bd38      	pop	{r3, r4, r5, pc}
 80150a4:	f240 3021 	movw	r0, #801	@ 0x321
 80150a8:	bd38      	pop	{r3, r4, r5, pc}
 80150aa:	200b      	movs	r0, #11
 80150ac:	bd38      	pop	{r3, r4, r5, pc}
 80150ae:	200b      	movs	r0, #11
 80150b0:	4770      	bx	lr
 80150b2:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80150b6:	bd38      	pop	{r3, r4, r5, pc}

080150b8 <rcl_timer_get_guard_condition>:
 80150b8:	b130      	cbz	r0, 80150c8 <rcl_timer_get_guard_condition+0x10>
 80150ba:	6800      	ldr	r0, [r0, #0]
 80150bc:	b120      	cbz	r0, 80150c8 <rcl_timer_get_guard_condition+0x10>
 80150be:	68c3      	ldr	r3, [r0, #12]
 80150c0:	b10b      	cbz	r3, 80150c6 <rcl_timer_get_guard_condition+0xe>
 80150c2:	3008      	adds	r0, #8
 80150c4:	4770      	bx	lr
 80150c6:	4618      	mov	r0, r3
 80150c8:	4770      	bx	lr
 80150ca:	bf00      	nop

080150cc <rcl_get_zero_initialized_wait_set>:
 80150cc:	b510      	push	{r4, lr}
 80150ce:	4c08      	ldr	r4, [pc, #32]	@ (80150f0 <rcl_get_zero_initialized_wait_set+0x24>)
 80150d0:	4686      	mov	lr, r0
 80150d2:	4684      	mov	ip, r0
 80150d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80150d6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80150da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80150dc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80150e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80150e2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80150e6:	6823      	ldr	r3, [r4, #0]
 80150e8:	f8cc 3000 	str.w	r3, [ip]
 80150ec:	4670      	mov	r0, lr
 80150ee:	bd10      	pop	{r4, pc}
 80150f0:	0801fbfc 	.word	0x0801fbfc

080150f4 <rcl_wait_set_is_valid>:
 80150f4:	b118      	cbz	r0, 80150fe <rcl_wait_set_is_valid+0xa>
 80150f6:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80150f8:	3800      	subs	r0, #0
 80150fa:	bf18      	it	ne
 80150fc:	2001      	movne	r0, #1
 80150fe:	4770      	bx	lr

08015100 <rcl_wait_set_fini>:
 8015100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015104:	2800      	cmp	r0, #0
 8015106:	f000 80ab 	beq.w	8015260 <rcl_wait_set_fini+0x160>
 801510a:	4605      	mov	r5, r0
 801510c:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 801510e:	2800      	cmp	r0, #0
 8015110:	f000 809c 	beq.w	801524c <rcl_wait_set_fini+0x14c>
 8015114:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 8015116:	f003 fa2f 	bl	8018578 <rmw_destroy_wait_set>
 801511a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801511c:	4680      	mov	r8, r0
 801511e:	2800      	cmp	r0, #0
 8015120:	f040 808e 	bne.w	8015240 <rcl_wait_set_fini+0x140>
 8015124:	2c00      	cmp	r4, #0
 8015126:	f000 80a0 	beq.w	801526a <rcl_wait_set_fini+0x16a>
 801512a:	6828      	ldr	r0, [r5, #0]
 801512c:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 801512e:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015132:	2600      	movs	r6, #0
 8015134:	606e      	str	r6, [r5, #4]
 8015136:	6026      	str	r6, [r4, #0]
 8015138:	b118      	cbz	r0, 8015142 <rcl_wait_set_fini+0x42>
 801513a:	4649      	mov	r1, r9
 801513c:	47b8      	blx	r7
 801513e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015140:	602e      	str	r6, [r5, #0]
 8015142:	68a0      	ldr	r0, [r4, #8]
 8015144:	b128      	cbz	r0, 8015152 <rcl_wait_set_fini+0x52>
 8015146:	4649      	mov	r1, r9
 8015148:	47b8      	blx	r7
 801514a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801514c:	2300      	movs	r3, #0
 801514e:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8015152:	68a8      	ldr	r0, [r5, #8]
 8015154:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 8015156:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8015158:	f04f 0900 	mov.w	r9, #0
 801515c:	f8c5 900c 	str.w	r9, [r5, #12]
 8015160:	f8c4 900c 	str.w	r9, [r4, #12]
 8015164:	b130      	cbz	r0, 8015174 <rcl_wait_set_fini+0x74>
 8015166:	4639      	mov	r1, r7
 8015168:	47b0      	blx	r6
 801516a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801516c:	f8c5 9008 	str.w	r9, [r5, #8]
 8015170:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 8015172:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8015174:	6960      	ldr	r0, [r4, #20]
 8015176:	f04f 0900 	mov.w	r9, #0
 801517a:	f8c4 9010 	str.w	r9, [r4, #16]
 801517e:	b130      	cbz	r0, 801518e <rcl_wait_set_fini+0x8e>
 8015180:	4639      	mov	r1, r7
 8015182:	47b0      	blx	r6
 8015184:	f8c4 9014 	str.w	r9, [r4, #20]
 8015188:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801518a:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 801518c:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 801518e:	6928      	ldr	r0, [r5, #16]
 8015190:	f04f 0900 	mov.w	r9, #0
 8015194:	f8c5 9014 	str.w	r9, [r5, #20]
 8015198:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
 801519c:	b130      	cbz	r0, 80151ac <rcl_wait_set_fini+0xac>
 801519e:	4639      	mov	r1, r7
 80151a0:	47b0      	blx	r6
 80151a2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80151a4:	f8c5 9010 	str.w	r9, [r5, #16]
 80151a8:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 80151aa:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 80151ac:	69a8      	ldr	r0, [r5, #24]
 80151ae:	f04f 0900 	mov.w	r9, #0
 80151b2:	f8c5 901c 	str.w	r9, [r5, #28]
 80151b6:	f8c4 9018 	str.w	r9, [r4, #24]
 80151ba:	b120      	cbz	r0, 80151c6 <rcl_wait_set_fini+0xc6>
 80151bc:	4639      	mov	r1, r7
 80151be:	47b0      	blx	r6
 80151c0:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80151c2:	f8c5 9018 	str.w	r9, [r5, #24]
 80151c6:	6a20      	ldr	r0, [r4, #32]
 80151c8:	b128      	cbz	r0, 80151d6 <rcl_wait_set_fini+0xd6>
 80151ca:	4639      	mov	r1, r7
 80151cc:	47b0      	blx	r6
 80151ce:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80151d0:	2300      	movs	r3, #0
 80151d2:	e9c4 3307 	strd	r3, r3, [r4, #28]
 80151d6:	6a28      	ldr	r0, [r5, #32]
 80151d8:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 80151da:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80151de:	2600      	movs	r6, #0
 80151e0:	626e      	str	r6, [r5, #36]	@ 0x24
 80151e2:	6266      	str	r6, [r4, #36]	@ 0x24
 80151e4:	b118      	cbz	r0, 80151ee <rcl_wait_set_fini+0xee>
 80151e6:	4649      	mov	r1, r9
 80151e8:	47b8      	blx	r7
 80151ea:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80151ec:	622e      	str	r6, [r5, #32]
 80151ee:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80151f0:	b128      	cbz	r0, 80151fe <rcl_wait_set_fini+0xfe>
 80151f2:	4649      	mov	r1, r9
 80151f4:	47b8      	blx	r7
 80151f6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80151f8:	2300      	movs	r3, #0
 80151fa:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 80151fe:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8015200:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 8015202:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015206:	2600      	movs	r6, #0
 8015208:	62ee      	str	r6, [r5, #44]	@ 0x2c
 801520a:	6326      	str	r6, [r4, #48]	@ 0x30
 801520c:	b118      	cbz	r0, 8015216 <rcl_wait_set_fini+0x116>
 801520e:	4649      	mov	r1, r9
 8015210:	47b8      	blx	r7
 8015212:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015214:	62ae      	str	r6, [r5, #40]	@ 0x28
 8015216:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8015218:	b1e0      	cbz	r0, 8015254 <rcl_wait_set_fini+0x154>
 801521a:	4649      	mov	r1, r9
 801521c:	47b8      	blx	r7
 801521e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015220:	2300      	movs	r3, #0
 8015222:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 8015226:	4598      	cmp	r8, r3
 8015228:	bf18      	it	ne
 801522a:	f44f 7861 	movne.w	r8, #900	@ 0x384
 801522e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8015230:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8015232:	4620      	mov	r0, r4
 8015234:	4798      	blx	r3
 8015236:	2300      	movs	r3, #0
 8015238:	632b      	str	r3, [r5, #48]	@ 0x30
 801523a:	4640      	mov	r0, r8
 801523c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015240:	f44f 7861 	mov.w	r8, #900	@ 0x384
 8015244:	2c00      	cmp	r4, #0
 8015246:	f47f af70 	bne.w	801512a <rcl_wait_set_fini+0x2a>
 801524a:	e7f6      	b.n	801523a <rcl_wait_set_fini+0x13a>
 801524c:	4680      	mov	r8, r0
 801524e:	4640      	mov	r0, r8
 8015250:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015254:	f1b8 0f00 	cmp.w	r8, #0
 8015258:	bf18      	it	ne
 801525a:	f44f 7861 	movne.w	r8, #900	@ 0x384
 801525e:	e7e6      	b.n	801522e <rcl_wait_set_fini+0x12e>
 8015260:	f04f 080b 	mov.w	r8, #11
 8015264:	4640      	mov	r0, r8
 8015266:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801526a:	f44f 7861 	mov.w	r8, #900	@ 0x384
 801526e:	e7e4      	b.n	801523a <rcl_wait_set_fini+0x13a>

08015270 <rcl_wait_set_add_subscription>:
 8015270:	b318      	cbz	r0, 80152ba <rcl_wait_set_add_subscription+0x4a>
 8015272:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015274:	b570      	push	{r4, r5, r6, lr}
 8015276:	4604      	mov	r4, r0
 8015278:	b30b      	cbz	r3, 80152be <rcl_wait_set_add_subscription+0x4e>
 801527a:	b319      	cbz	r1, 80152c4 <rcl_wait_set_add_subscription+0x54>
 801527c:	681d      	ldr	r5, [r3, #0]
 801527e:	6840      	ldr	r0, [r0, #4]
 8015280:	4285      	cmp	r5, r0
 8015282:	d217      	bcs.n	80152b4 <rcl_wait_set_add_subscription+0x44>
 8015284:	6820      	ldr	r0, [r4, #0]
 8015286:	1c6e      	adds	r6, r5, #1
 8015288:	601e      	str	r6, [r3, #0]
 801528a:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801528e:	b102      	cbz	r2, 8015292 <rcl_wait_set_add_subscription+0x22>
 8015290:	6015      	str	r5, [r2, #0]
 8015292:	4608      	mov	r0, r1
 8015294:	f7ff fb3c 	bl	8014910 <rcl_subscription_get_rmw_handle>
 8015298:	b150      	cbz	r0, 80152b0 <rcl_wait_set_add_subscription+0x40>
 801529a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801529c:	6842      	ldr	r2, [r0, #4]
 801529e:	689b      	ldr	r3, [r3, #8]
 80152a0:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80152a4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80152a6:	6853      	ldr	r3, [r2, #4]
 80152a8:	3301      	adds	r3, #1
 80152aa:	2000      	movs	r0, #0
 80152ac:	6053      	str	r3, [r2, #4]
 80152ae:	bd70      	pop	{r4, r5, r6, pc}
 80152b0:	2001      	movs	r0, #1
 80152b2:	bd70      	pop	{r4, r5, r6, pc}
 80152b4:	f240 3086 	movw	r0, #902	@ 0x386
 80152b8:	bd70      	pop	{r4, r5, r6, pc}
 80152ba:	200b      	movs	r0, #11
 80152bc:	4770      	bx	lr
 80152be:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80152c2:	bd70      	pop	{r4, r5, r6, pc}
 80152c4:	200b      	movs	r0, #11
 80152c6:	bd70      	pop	{r4, r5, r6, pc}

080152c8 <rcl_wait_set_clear>:
 80152c8:	2800      	cmp	r0, #0
 80152ca:	d074      	beq.n	80153b6 <rcl_wait_set_clear+0xee>
 80152cc:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80152ce:	b510      	push	{r4, lr}
 80152d0:	4604      	mov	r4, r0
 80152d2:	2b00      	cmp	r3, #0
 80152d4:	d071      	beq.n	80153ba <rcl_wait_set_clear+0xf2>
 80152d6:	6800      	ldr	r0, [r0, #0]
 80152d8:	b138      	cbz	r0, 80152ea <rcl_wait_set_clear+0x22>
 80152da:	6862      	ldr	r2, [r4, #4]
 80152dc:	2100      	movs	r1, #0
 80152de:	0092      	lsls	r2, r2, #2
 80152e0:	f007 f8c6 	bl	801c470 <memset>
 80152e4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80152e6:	2200      	movs	r2, #0
 80152e8:	601a      	str	r2, [r3, #0]
 80152ea:	68a0      	ldr	r0, [r4, #8]
 80152ec:	b138      	cbz	r0, 80152fe <rcl_wait_set_clear+0x36>
 80152ee:	68e2      	ldr	r2, [r4, #12]
 80152f0:	2100      	movs	r1, #0
 80152f2:	0092      	lsls	r2, r2, #2
 80152f4:	f007 f8bc 	bl	801c470 <memset>
 80152f8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80152fa:	2200      	movs	r2, #0
 80152fc:	60da      	str	r2, [r3, #12]
 80152fe:	69a0      	ldr	r0, [r4, #24]
 8015300:	b138      	cbz	r0, 8015312 <rcl_wait_set_clear+0x4a>
 8015302:	69e2      	ldr	r2, [r4, #28]
 8015304:	2100      	movs	r1, #0
 8015306:	0092      	lsls	r2, r2, #2
 8015308:	f007 f8b2 	bl	801c470 <memset>
 801530c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801530e:	2200      	movs	r2, #0
 8015310:	619a      	str	r2, [r3, #24]
 8015312:	6a20      	ldr	r0, [r4, #32]
 8015314:	b138      	cbz	r0, 8015326 <rcl_wait_set_clear+0x5e>
 8015316:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8015318:	2100      	movs	r1, #0
 801531a:	0092      	lsls	r2, r2, #2
 801531c:	f007 f8a8 	bl	801c470 <memset>
 8015320:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015322:	2200      	movs	r2, #0
 8015324:	625a      	str	r2, [r3, #36]	@ 0x24
 8015326:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015328:	b138      	cbz	r0, 801533a <rcl_wait_set_clear+0x72>
 801532a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 801532c:	2100      	movs	r1, #0
 801532e:	0092      	lsls	r2, r2, #2
 8015330:	f007 f89e 	bl	801c470 <memset>
 8015334:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015336:	2200      	movs	r2, #0
 8015338:	631a      	str	r2, [r3, #48]	@ 0x30
 801533a:	6920      	ldr	r0, [r4, #16]
 801533c:	b138      	cbz	r0, 801534e <rcl_wait_set_clear+0x86>
 801533e:	6962      	ldr	r2, [r4, #20]
 8015340:	2100      	movs	r1, #0
 8015342:	0092      	lsls	r2, r2, #2
 8015344:	f007 f894 	bl	801c470 <memset>
 8015348:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801534a:	2200      	movs	r2, #0
 801534c:	641a      	str	r2, [r3, #64]	@ 0x40
 801534e:	6898      	ldr	r0, [r3, #8]
 8015350:	b138      	cbz	r0, 8015362 <rcl_wait_set_clear+0x9a>
 8015352:	685a      	ldr	r2, [r3, #4]
 8015354:	2100      	movs	r1, #0
 8015356:	0092      	lsls	r2, r2, #2
 8015358:	f007 f88a 	bl	801c470 <memset>
 801535c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801535e:	2200      	movs	r2, #0
 8015360:	605a      	str	r2, [r3, #4]
 8015362:	6958      	ldr	r0, [r3, #20]
 8015364:	b138      	cbz	r0, 8015376 <rcl_wait_set_clear+0xae>
 8015366:	691a      	ldr	r2, [r3, #16]
 8015368:	2100      	movs	r1, #0
 801536a:	0092      	lsls	r2, r2, #2
 801536c:	f007 f880 	bl	801c470 <memset>
 8015370:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015372:	2200      	movs	r2, #0
 8015374:	611a      	str	r2, [r3, #16]
 8015376:	6a18      	ldr	r0, [r3, #32]
 8015378:	b138      	cbz	r0, 801538a <rcl_wait_set_clear+0xc2>
 801537a:	69da      	ldr	r2, [r3, #28]
 801537c:	2100      	movs	r1, #0
 801537e:	0092      	lsls	r2, r2, #2
 8015380:	f007 f876 	bl	801c470 <memset>
 8015384:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015386:	2200      	movs	r2, #0
 8015388:	61da      	str	r2, [r3, #28]
 801538a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 801538c:	b138      	cbz	r0, 801539e <rcl_wait_set_clear+0xd6>
 801538e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8015390:	2100      	movs	r1, #0
 8015392:	0092      	lsls	r2, r2, #2
 8015394:	f007 f86c 	bl	801c470 <memset>
 8015398:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801539a:	2200      	movs	r2, #0
 801539c:	629a      	str	r2, [r3, #40]	@ 0x28
 801539e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80153a0:	b138      	cbz	r0, 80153b2 <rcl_wait_set_clear+0xea>
 80153a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80153a4:	2100      	movs	r1, #0
 80153a6:	0092      	lsls	r2, r2, #2
 80153a8:	f007 f862 	bl	801c470 <memset>
 80153ac:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80153ae:	2200      	movs	r2, #0
 80153b0:	635a      	str	r2, [r3, #52]	@ 0x34
 80153b2:	2000      	movs	r0, #0
 80153b4:	bd10      	pop	{r4, pc}
 80153b6:	200b      	movs	r0, #11
 80153b8:	4770      	bx	lr
 80153ba:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80153be:	bd10      	pop	{r4, pc}

080153c0 <rcl_wait_set_resize>:
 80153c0:	2800      	cmp	r0, #0
 80153c2:	f000 81a1 	beq.w	8015708 <rcl_wait_set_resize+0x348>
 80153c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80153ca:	f8d0 a030 	ldr.w	sl, [r0, #48]	@ 0x30
 80153ce:	b083      	sub	sp, #12
 80153d0:	4604      	mov	r4, r0
 80153d2:	f1ba 0f00 	cmp.w	sl, #0
 80153d6:	f000 8199 	beq.w	801570c <rcl_wait_set_resize+0x34c>
 80153da:	f04f 0800 	mov.w	r8, #0
 80153de:	f8da 9058 	ldr.w	r9, [sl, #88]	@ 0x58
 80153e2:	461e      	mov	r6, r3
 80153e4:	460f      	mov	r7, r1
 80153e6:	e9da b313 	ldrd	fp, r3, [sl, #76]	@ 0x4c
 80153ea:	4615      	mov	r5, r2
 80153ec:	f8c0 8004 	str.w	r8, [r0, #4]
 80153f0:	6800      	ldr	r0, [r0, #0]
 80153f2:	f8ca 8000 	str.w	r8, [sl]
 80153f6:	2900      	cmp	r1, #0
 80153f8:	f000 80cf 	beq.w	801559a <rcl_wait_set_resize+0x1da>
 80153fc:	ea4f 0a81 	mov.w	sl, r1, lsl #2
 8015400:	464a      	mov	r2, r9
 8015402:	4651      	mov	r1, sl
 8015404:	9301      	str	r3, [sp, #4]
 8015406:	4798      	blx	r3
 8015408:	9b01      	ldr	r3, [sp, #4]
 801540a:	6020      	str	r0, [r4, #0]
 801540c:	2800      	cmp	r0, #0
 801540e:	f000 8109 	beq.w	8015624 <rcl_wait_set_resize+0x264>
 8015412:	4652      	mov	r2, sl
 8015414:	4641      	mov	r1, r8
 8015416:	9301      	str	r3, [sp, #4]
 8015418:	f007 f82a 	bl	801c470 <memset>
 801541c:	6067      	str	r7, [r4, #4]
 801541e:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 8015420:	9b01      	ldr	r3, [sp, #4]
 8015422:	68b8      	ldr	r0, [r7, #8]
 8015424:	f8c7 8004 	str.w	r8, [r7, #4]
 8015428:	464a      	mov	r2, r9
 801542a:	4651      	mov	r1, sl
 801542c:	4798      	blx	r3
 801542e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015430:	60b8      	str	r0, [r7, #8]
 8015432:	689f      	ldr	r7, [r3, #8]
 8015434:	2f00      	cmp	r7, #0
 8015436:	f000 80f0 	beq.w	801561a <rcl_wait_set_resize+0x25a>
 801543a:	4652      	mov	r2, sl
 801543c:	4641      	mov	r1, r8
 801543e:	4638      	mov	r0, r7
 8015440:	f007 f816 	bl	801c470 <memset>
 8015444:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015448:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 801544c:	68a0      	ldr	r0, [r4, #8]
 801544e:	2700      	movs	r7, #0
 8015450:	e9da 2313 	ldrd	r2, r3, [sl, #76]	@ 0x4c
 8015454:	60e7      	str	r7, [r4, #12]
 8015456:	f8ca 700c 	str.w	r7, [sl, #12]
 801545a:	2d00      	cmp	r5, #0
 801545c:	f040 80b0 	bne.w	80155c0 <rcl_wait_set_resize+0x200>
 8015460:	b130      	cbz	r0, 8015470 <rcl_wait_set_resize+0xb0>
 8015462:	4641      	mov	r1, r8
 8015464:	4790      	blx	r2
 8015466:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801546a:	60a5      	str	r5, [r4, #8]
 801546c:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015470:	f8da 0014 	ldr.w	r0, [sl, #20]
 8015474:	2700      	movs	r7, #0
 8015476:	19ad      	adds	r5, r5, r6
 8015478:	f8ca 7010 	str.w	r7, [sl, #16]
 801547c:	f040 80b8 	bne.w	80155f0 <rcl_wait_set_resize+0x230>
 8015480:	b148      	cbz	r0, 8015496 <rcl_wait_set_resize+0xd6>
 8015482:	f8da 304c 	ldr.w	r3, [sl, #76]	@ 0x4c
 8015486:	4641      	mov	r1, r8
 8015488:	4798      	blx	r3
 801548a:	f8ca 5014 	str.w	r5, [sl, #20]
 801548e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015492:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015496:	6920      	ldr	r0, [r4, #16]
 8015498:	2500      	movs	r5, #0
 801549a:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 801549e:	6165      	str	r5, [r4, #20]
 80154a0:	f8ca 5040 	str.w	r5, [sl, #64]	@ 0x40
 80154a4:	2e00      	cmp	r6, #0
 80154a6:	f040 80c1 	bne.w	801562c <rcl_wait_set_resize+0x26c>
 80154aa:	b140      	cbz	r0, 80154be <rcl_wait_set_resize+0xfe>
 80154ac:	4641      	mov	r1, r8
 80154ae:	47c8      	blx	r9
 80154b0:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80154b4:	6126      	str	r6, [r4, #16]
 80154b6:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 80154ba:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 80154be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80154c0:	69a0      	ldr	r0, [r4, #24]
 80154c2:	2500      	movs	r5, #0
 80154c4:	61e5      	str	r5, [r4, #28]
 80154c6:	f8ca 5018 	str.w	r5, [sl, #24]
 80154ca:	2b00      	cmp	r3, #0
 80154cc:	f040 80c2 	bne.w	8015654 <rcl_wait_set_resize+0x294>
 80154d0:	b128      	cbz	r0, 80154de <rcl_wait_set_resize+0x11e>
 80154d2:	4641      	mov	r1, r8
 80154d4:	47c8      	blx	r9
 80154d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80154d8:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80154dc:	61a3      	str	r3, [r4, #24]
 80154de:	f8da 0020 	ldr.w	r0, [sl, #32]
 80154e2:	b130      	cbz	r0, 80154f2 <rcl_wait_set_resize+0x132>
 80154e4:	4641      	mov	r1, r8
 80154e6:	47c8      	blx	r9
 80154e8:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80154ec:	2300      	movs	r3, #0
 80154ee:	e9ca 3307 	strd	r3, r3, [sl, #28]
 80154f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80154f4:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 80154f8:	6a20      	ldr	r0, [r4, #32]
 80154fa:	2500      	movs	r5, #0
 80154fc:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8015500:	6265      	str	r5, [r4, #36]	@ 0x24
 8015502:	f8ca 5024 	str.w	r5, [sl, #36]	@ 0x24
 8015506:	2b00      	cmp	r3, #0
 8015508:	f000 80c8 	beq.w	801569c <rcl_wait_set_resize+0x2dc>
 801550c:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8015510:	4632      	mov	r2, r6
 8015512:	4649      	mov	r1, r9
 8015514:	47c0      	blx	r8
 8015516:	6220      	str	r0, [r4, #32]
 8015518:	2800      	cmp	r0, #0
 801551a:	f000 8083 	beq.w	8015624 <rcl_wait_set_resize+0x264>
 801551e:	464a      	mov	r2, r9
 8015520:	4629      	mov	r1, r5
 8015522:	f006 ffa5 	bl	801c470 <memset>
 8015526:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801552a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801552c:	6263      	str	r3, [r4, #36]	@ 0x24
 801552e:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 8015532:	f8ca 5028 	str.w	r5, [sl, #40]	@ 0x28
 8015536:	4632      	mov	r2, r6
 8015538:	4649      	mov	r1, r9
 801553a:	47c0      	blx	r8
 801553c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801553e:	f8ca 002c 	str.w	r0, [sl, #44]	@ 0x2c
 8015542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015544:	2b00      	cmp	r3, #0
 8015546:	f000 80fb 	beq.w	8015740 <rcl_wait_set_resize+0x380>
 801554a:	464a      	mov	r2, r9
 801554c:	4629      	mov	r1, r5
 801554e:	4618      	mov	r0, r3
 8015550:	f006 ff8e 	bl	801c470 <memset>
 8015554:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015558:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801555a:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 801555e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015560:	2500      	movs	r5, #0
 8015562:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8015566:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8015568:	f8ca 5030 	str.w	r5, [sl, #48]	@ 0x30
 801556c:	2b00      	cmp	r3, #0
 801556e:	f040 80a9 	bne.w	80156c4 <rcl_wait_set_resize+0x304>
 8015572:	b128      	cbz	r0, 8015580 <rcl_wait_set_resize+0x1c0>
 8015574:	4631      	mov	r1, r6
 8015576:	47b8      	blx	r7
 8015578:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801557a:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801557e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015580:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8015584:	b128      	cbz	r0, 8015592 <rcl_wait_set_resize+0x1d2>
 8015586:	4631      	mov	r1, r6
 8015588:	47b8      	blx	r7
 801558a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801558c:	2200      	movs	r2, #0
 801558e:	e9c3 220d 	strd	r2, r2, [r3, #52]	@ 0x34
 8015592:	2000      	movs	r0, #0
 8015594:	b003      	add	sp, #12
 8015596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801559a:	b120      	cbz	r0, 80155a6 <rcl_wait_set_resize+0x1e6>
 801559c:	4649      	mov	r1, r9
 801559e:	47d8      	blx	fp
 80155a0:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80155a4:	6027      	str	r7, [r4, #0]
 80155a6:	f8da 0008 	ldr.w	r0, [sl, #8]
 80155aa:	2800      	cmp	r0, #0
 80155ac:	f43f af4c 	beq.w	8015448 <rcl_wait_set_resize+0x88>
 80155b0:	4649      	mov	r1, r9
 80155b2:	47d8      	blx	fp
 80155b4:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80155b8:	2300      	movs	r3, #0
 80155ba:	e9ca 3301 	strd	r3, r3, [sl, #4]
 80155be:	e743      	b.n	8015448 <rcl_wait_set_resize+0x88>
 80155c0:	4642      	mov	r2, r8
 80155c2:	ea4f 0885 	mov.w	r8, r5, lsl #2
 80155c6:	4641      	mov	r1, r8
 80155c8:	4798      	blx	r3
 80155ca:	60a0      	str	r0, [r4, #8]
 80155cc:	b350      	cbz	r0, 8015624 <rcl_wait_set_resize+0x264>
 80155ce:	4642      	mov	r2, r8
 80155d0:	4639      	mov	r1, r7
 80155d2:	f006 ff4d 	bl	801c470 <memset>
 80155d6:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80155da:	60e5      	str	r5, [r4, #12]
 80155dc:	2700      	movs	r7, #0
 80155de:	19ad      	adds	r5, r5, r6
 80155e0:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 80155e4:	f8da 0014 	ldr.w	r0, [sl, #20]
 80155e8:	f8ca 7010 	str.w	r7, [sl, #16]
 80155ec:	f43f af48 	beq.w	8015480 <rcl_wait_set_resize+0xc0>
 80155f0:	00ad      	lsls	r5, r5, #2
 80155f2:	4642      	mov	r2, r8
 80155f4:	f8da 3050 	ldr.w	r3, [sl, #80]	@ 0x50
 80155f8:	4629      	mov	r1, r5
 80155fa:	4798      	blx	r3
 80155fc:	4680      	mov	r8, r0
 80155fe:	f8ca 0014 	str.w	r0, [sl, #20]
 8015602:	2800      	cmp	r0, #0
 8015604:	f000 8085 	beq.w	8015712 <rcl_wait_set_resize+0x352>
 8015608:	462a      	mov	r2, r5
 801560a:	4639      	mov	r1, r7
 801560c:	f006 ff30 	bl	801c470 <memset>
 8015610:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015614:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015618:	e73d      	b.n	8015496 <rcl_wait_set_resize+0xd6>
 801561a:	6820      	ldr	r0, [r4, #0]
 801561c:	4649      	mov	r1, r9
 801561e:	47d8      	blx	fp
 8015620:	e9c4 7700 	strd	r7, r7, [r4]
 8015624:	200a      	movs	r0, #10
 8015626:	b003      	add	sp, #12
 8015628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801562c:	4642      	mov	r2, r8
 801562e:	ea4f 0886 	mov.w	r8, r6, lsl #2
 8015632:	4641      	mov	r1, r8
 8015634:	47b8      	blx	r7
 8015636:	6120      	str	r0, [r4, #16]
 8015638:	2800      	cmp	r0, #0
 801563a:	d0f3      	beq.n	8015624 <rcl_wait_set_resize+0x264>
 801563c:	4642      	mov	r2, r8
 801563e:	4629      	mov	r1, r5
 8015640:	f006 ff16 	bl	801c470 <memset>
 8015644:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015648:	6166      	str	r6, [r4, #20]
 801564a:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 801564e:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015652:	e734      	b.n	80154be <rcl_wait_set_resize+0xfe>
 8015654:	009e      	lsls	r6, r3, #2
 8015656:	4642      	mov	r2, r8
 8015658:	4631      	mov	r1, r6
 801565a:	47b8      	blx	r7
 801565c:	61a0      	str	r0, [r4, #24]
 801565e:	2800      	cmp	r0, #0
 8015660:	d0e0      	beq.n	8015624 <rcl_wait_set_resize+0x264>
 8015662:	4632      	mov	r2, r6
 8015664:	4629      	mov	r1, r5
 8015666:	f006 ff03 	bl	801c470 <memset>
 801566a:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801566e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015670:	61e3      	str	r3, [r4, #28]
 8015672:	f8da 0020 	ldr.w	r0, [sl, #32]
 8015676:	f8ca 501c 	str.w	r5, [sl, #28]
 801567a:	4642      	mov	r2, r8
 801567c:	4631      	mov	r1, r6
 801567e:	47b8      	blx	r7
 8015680:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015682:	f8ca 0020 	str.w	r0, [sl, #32]
 8015686:	6a1f      	ldr	r7, [r3, #32]
 8015688:	2f00      	cmp	r7, #0
 801568a:	d053      	beq.n	8015734 <rcl_wait_set_resize+0x374>
 801568c:	4632      	mov	r2, r6
 801568e:	4629      	mov	r1, r5
 8015690:	4638      	mov	r0, r7
 8015692:	f006 feed 	bl	801c470 <memset>
 8015696:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801569a:	e72a      	b.n	80154f2 <rcl_wait_set_resize+0x132>
 801569c:	b128      	cbz	r0, 80156aa <rcl_wait_set_resize+0x2ea>
 801569e:	4631      	mov	r1, r6
 80156a0:	47b8      	blx	r7
 80156a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80156a4:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80156a8:	6223      	str	r3, [r4, #32]
 80156aa:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 80156ae:	2800      	cmp	r0, #0
 80156b0:	f43f af52 	beq.w	8015558 <rcl_wait_set_resize+0x198>
 80156b4:	4631      	mov	r1, r6
 80156b6:	47b8      	blx	r7
 80156b8:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80156bc:	2300      	movs	r3, #0
 80156be:	e9ca 330a 	strd	r3, r3, [sl, #40]	@ 0x28
 80156c2:	e749      	b.n	8015558 <rcl_wait_set_resize+0x198>
 80156c4:	ea4f 0983 	mov.w	r9, r3, lsl #2
 80156c8:	4632      	mov	r2, r6
 80156ca:	4649      	mov	r1, r9
 80156cc:	47c0      	blx	r8
 80156ce:	62a0      	str	r0, [r4, #40]	@ 0x28
 80156d0:	2800      	cmp	r0, #0
 80156d2:	d0a7      	beq.n	8015624 <rcl_wait_set_resize+0x264>
 80156d4:	464a      	mov	r2, r9
 80156d6:	4629      	mov	r1, r5
 80156d8:	f006 feca 	bl	801c470 <memset>
 80156dc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80156e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80156e2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80156e4:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 80156e8:	f8ca 5034 	str.w	r5, [sl, #52]	@ 0x34
 80156ec:	4632      	mov	r2, r6
 80156ee:	4649      	mov	r1, r9
 80156f0:	47c0      	blx	r8
 80156f2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80156f4:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 80156f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80156fa:	b34b      	cbz	r3, 8015750 <rcl_wait_set_resize+0x390>
 80156fc:	464a      	mov	r2, r9
 80156fe:	4629      	mov	r1, r5
 8015700:	4618      	mov	r0, r3
 8015702:	f006 feb5 	bl	801c470 <memset>
 8015706:	e744      	b.n	8015592 <rcl_wait_set_resize+0x1d2>
 8015708:	200b      	movs	r0, #11
 801570a:	4770      	bx	lr
 801570c:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015710:	e789      	b.n	8015626 <rcl_wait_set_resize+0x266>
 8015712:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015714:	68a0      	ldr	r0, [r4, #8]
 8015716:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015718:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 801571a:	4790      	blx	r2
 801571c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801571e:	6920      	ldr	r0, [r4, #16]
 8015720:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015722:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8015724:	f8c4 800c 	str.w	r8, [r4, #12]
 8015728:	f8c4 8008 	str.w	r8, [r4, #8]
 801572c:	4790      	blx	r2
 801572e:	e9c4 8804 	strd	r8, r8, [r4, #16]
 8015732:	e777      	b.n	8015624 <rcl_wait_set_resize+0x264>
 8015734:	69a0      	ldr	r0, [r4, #24]
 8015736:	4641      	mov	r1, r8
 8015738:	47c8      	blx	r9
 801573a:	e9c4 7706 	strd	r7, r7, [r4, #24]
 801573e:	e771      	b.n	8015624 <rcl_wait_set_resize+0x264>
 8015740:	6a20      	ldr	r0, [r4, #32]
 8015742:	9301      	str	r3, [sp, #4]
 8015744:	4631      	mov	r1, r6
 8015746:	47b8      	blx	r7
 8015748:	9b01      	ldr	r3, [sp, #4]
 801574a:	e9c4 3308 	strd	r3, r3, [r4, #32]
 801574e:	e769      	b.n	8015624 <rcl_wait_set_resize+0x264>
 8015750:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015752:	9301      	str	r3, [sp, #4]
 8015754:	4631      	mov	r1, r6
 8015756:	47b8      	blx	r7
 8015758:	9b01      	ldr	r3, [sp, #4]
 801575a:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 801575e:	e761      	b.n	8015624 <rcl_wait_set_resize+0x264>

08015760 <rcl_wait_set_init>:
 8015760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015764:	b084      	sub	sp, #16
 8015766:	4604      	mov	r4, r0
 8015768:	a810      	add	r0, sp, #64	@ 0x40
 801576a:	460d      	mov	r5, r1
 801576c:	4690      	mov	r8, r2
 801576e:	461f      	mov	r7, r3
 8015770:	f7f9 fafa 	bl	800ed68 <rcutils_allocator_is_valid>
 8015774:	2800      	cmp	r0, #0
 8015776:	d068      	beq.n	801584a <rcl_wait_set_init+0xea>
 8015778:	2c00      	cmp	r4, #0
 801577a:	d066      	beq.n	801584a <rcl_wait_set_init+0xea>
 801577c:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 801577e:	b126      	cbz	r6, 801578a <rcl_wait_set_init+0x2a>
 8015780:	2564      	movs	r5, #100	@ 0x64
 8015782:	4628      	mov	r0, r5
 8015784:	b004      	add	sp, #16
 8015786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801578a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801578c:	2b00      	cmp	r3, #0
 801578e:	d05c      	beq.n	801584a <rcl_wait_set_init+0xea>
 8015790:	4618      	mov	r0, r3
 8015792:	f7fe f9a5 	bl	8013ae0 <rcl_context_is_valid>
 8015796:	2800      	cmp	r0, #0
 8015798:	d05c      	beq.n	8015854 <rcl_wait_set_init+0xf4>
 801579a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801579c:	9914      	ldr	r1, [sp, #80]	@ 0x50
 801579e:	205c      	movs	r0, #92	@ 0x5c
 80157a0:	4798      	blx	r3
 80157a2:	6320      	str	r0, [r4, #48]	@ 0x30
 80157a4:	2800      	cmp	r0, #0
 80157a6:	d059      	beq.n	801585c <rcl_wait_set_init+0xfc>
 80157a8:	4631      	mov	r1, r6
 80157aa:	225c      	movs	r2, #92	@ 0x5c
 80157ac:	f006 fe60 	bl	801c470 <memset>
 80157b0:	f8d4 9030 	ldr.w	r9, [r4, #48]	@ 0x30
 80157b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80157b6:	f8c9 3044 	str.w	r3, [r9, #68]	@ 0x44
 80157ba:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 80157be:	eb03 0e02 	add.w	lr, r3, r2
 80157c2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80157c4:	449e      	add	lr, r3
 80157c6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80157c8:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 80157cc:	f8d3 a000 	ldr.w	sl, [r3]
 80157d0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80157d4:	e9c9 6601 	strd	r6, r6, [r9, #4]
 80157d8:	e9c9 6604 	strd	r6, r6, [r9, #16]
 80157dc:	e9c9 6607 	strd	r6, r6, [r9, #28]
 80157e0:	e9c9 660a 	strd	r6, r6, [r9, #40]	@ 0x28
 80157e4:	e9c9 660d 	strd	r6, r6, [r9, #52]	@ 0x34
 80157e8:	f109 0648 	add.w	r6, r9, #72	@ 0x48
 80157ec:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80157ee:	44c6      	add	lr, r8
 80157f0:	f8dc 3000 	ldr.w	r3, [ip]
 80157f4:	6033      	str	r3, [r6, #0]
 80157f6:	eb0e 0145 	add.w	r1, lr, r5, lsl #1
 80157fa:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 80157fe:	f002 feb1 	bl	8018564 <rmw_create_wait_set>
 8015802:	f8c9 003c 	str.w	r0, [r9, #60]	@ 0x3c
 8015806:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015808:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 801580a:	b32b      	cbz	r3, 8015858 <rcl_wait_set_init+0xf8>
 801580c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801580e:	9302      	str	r3, [sp, #8]
 8015810:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015812:	9301      	str	r3, [sp, #4]
 8015814:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015816:	9300      	str	r3, [sp, #0]
 8015818:	4629      	mov	r1, r5
 801581a:	463b      	mov	r3, r7
 801581c:	4642      	mov	r2, r8
 801581e:	4620      	mov	r0, r4
 8015820:	f7ff fdce 	bl	80153c0 <rcl_wait_set_resize>
 8015824:	4605      	mov	r5, r0
 8015826:	2800      	cmp	r0, #0
 8015828:	d0ab      	beq.n	8015782 <rcl_wait_set_init+0x22>
 801582a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 801582c:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 801582e:	b133      	cbz	r3, 801583e <rcl_wait_set_init+0xde>
 8015830:	4618      	mov	r0, r3
 8015832:	f002 fea1 	bl	8018578 <rmw_destroy_wait_set>
 8015836:	b198      	cbz	r0, 8015860 <rcl_wait_set_init+0x100>
 8015838:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 801583a:	f44f 7561 	mov.w	r5, #900	@ 0x384
 801583e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015840:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8015842:	4798      	blx	r3
 8015844:	2300      	movs	r3, #0
 8015846:	6323      	str	r3, [r4, #48]	@ 0x30
 8015848:	e79b      	b.n	8015782 <rcl_wait_set_init+0x22>
 801584a:	250b      	movs	r5, #11
 801584c:	4628      	mov	r0, r5
 801584e:	b004      	add	sp, #16
 8015850:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015854:	2565      	movs	r5, #101	@ 0x65
 8015856:	e794      	b.n	8015782 <rcl_wait_set_init+0x22>
 8015858:	250a      	movs	r5, #10
 801585a:	e7f0      	b.n	801583e <rcl_wait_set_init+0xde>
 801585c:	250a      	movs	r5, #10
 801585e:	e790      	b.n	8015782 <rcl_wait_set_init+0x22>
 8015860:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015862:	e7ec      	b.n	801583e <rcl_wait_set_init+0xde>

08015864 <rcl_wait_set_add_guard_condition>:
 8015864:	b318      	cbz	r0, 80158ae <rcl_wait_set_add_guard_condition+0x4a>
 8015866:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015868:	b570      	push	{r4, r5, r6, lr}
 801586a:	4604      	mov	r4, r0
 801586c:	b30b      	cbz	r3, 80158b2 <rcl_wait_set_add_guard_condition+0x4e>
 801586e:	b319      	cbz	r1, 80158b8 <rcl_wait_set_add_guard_condition+0x54>
 8015870:	68dd      	ldr	r5, [r3, #12]
 8015872:	68c0      	ldr	r0, [r0, #12]
 8015874:	4285      	cmp	r5, r0
 8015876:	d217      	bcs.n	80158a8 <rcl_wait_set_add_guard_condition+0x44>
 8015878:	68a0      	ldr	r0, [r4, #8]
 801587a:	1c6e      	adds	r6, r5, #1
 801587c:	60de      	str	r6, [r3, #12]
 801587e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015882:	b102      	cbz	r2, 8015886 <rcl_wait_set_add_guard_condition+0x22>
 8015884:	6015      	str	r5, [r2, #0]
 8015886:	4608      	mov	r0, r1
 8015888:	f005 fc36 	bl	801b0f8 <rcl_guard_condition_get_rmw_handle>
 801588c:	b150      	cbz	r0, 80158a4 <rcl_wait_set_add_guard_condition+0x40>
 801588e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015890:	6842      	ldr	r2, [r0, #4]
 8015892:	695b      	ldr	r3, [r3, #20]
 8015894:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015898:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801589a:	6913      	ldr	r3, [r2, #16]
 801589c:	3301      	adds	r3, #1
 801589e:	2000      	movs	r0, #0
 80158a0:	6113      	str	r3, [r2, #16]
 80158a2:	bd70      	pop	{r4, r5, r6, pc}
 80158a4:	2001      	movs	r0, #1
 80158a6:	bd70      	pop	{r4, r5, r6, pc}
 80158a8:	f240 3086 	movw	r0, #902	@ 0x386
 80158ac:	bd70      	pop	{r4, r5, r6, pc}
 80158ae:	200b      	movs	r0, #11
 80158b0:	4770      	bx	lr
 80158b2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80158b6:	bd70      	pop	{r4, r5, r6, pc}
 80158b8:	200b      	movs	r0, #11
 80158ba:	bd70      	pop	{r4, r5, r6, pc}

080158bc <rcl_wait_set_add_timer>:
 80158bc:	b328      	cbz	r0, 801590a <rcl_wait_set_add_timer+0x4e>
 80158be:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80158c0:	b570      	push	{r4, r5, r6, lr}
 80158c2:	4604      	mov	r4, r0
 80158c4:	b31b      	cbz	r3, 801590e <rcl_wait_set_add_timer+0x52>
 80158c6:	b329      	cbz	r1, 8015914 <rcl_wait_set_add_timer+0x58>
 80158c8:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80158ca:	6965      	ldr	r5, [r4, #20]
 80158cc:	42a8      	cmp	r0, r5
 80158ce:	d219      	bcs.n	8015904 <rcl_wait_set_add_timer+0x48>
 80158d0:	6925      	ldr	r5, [r4, #16]
 80158d2:	1c46      	adds	r6, r0, #1
 80158d4:	641e      	str	r6, [r3, #64]	@ 0x40
 80158d6:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 80158da:	b102      	cbz	r2, 80158de <rcl_wait_set_add_timer+0x22>
 80158dc:	6010      	str	r0, [r2, #0]
 80158de:	4608      	mov	r0, r1
 80158e0:	f7ff fbea 	bl	80150b8 <rcl_timer_get_guard_condition>
 80158e4:	b160      	cbz	r0, 8015900 <rcl_wait_set_add_timer+0x44>
 80158e6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80158e8:	68e3      	ldr	r3, [r4, #12]
 80158ea:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 80158ec:	3b01      	subs	r3, #1
 80158ee:	441d      	add	r5, r3
 80158f0:	f005 fc02 	bl	801b0f8 <rcl_guard_condition_get_rmw_handle>
 80158f4:	b180      	cbz	r0, 8015918 <rcl_wait_set_add_timer+0x5c>
 80158f6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80158f8:	6842      	ldr	r2, [r0, #4]
 80158fa:	695b      	ldr	r3, [r3, #20]
 80158fc:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015900:	2000      	movs	r0, #0
 8015902:	bd70      	pop	{r4, r5, r6, pc}
 8015904:	f240 3086 	movw	r0, #902	@ 0x386
 8015908:	bd70      	pop	{r4, r5, r6, pc}
 801590a:	200b      	movs	r0, #11
 801590c:	4770      	bx	lr
 801590e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015912:	bd70      	pop	{r4, r5, r6, pc}
 8015914:	200b      	movs	r0, #11
 8015916:	bd70      	pop	{r4, r5, r6, pc}
 8015918:	2001      	movs	r0, #1
 801591a:	bd70      	pop	{r4, r5, r6, pc}

0801591c <rcl_wait_set_add_client>:
 801591c:	b318      	cbz	r0, 8015966 <rcl_wait_set_add_client+0x4a>
 801591e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015920:	b570      	push	{r4, r5, r6, lr}
 8015922:	4604      	mov	r4, r0
 8015924:	b30b      	cbz	r3, 801596a <rcl_wait_set_add_client+0x4e>
 8015926:	b319      	cbz	r1, 8015970 <rcl_wait_set_add_client+0x54>
 8015928:	699d      	ldr	r5, [r3, #24]
 801592a:	69c0      	ldr	r0, [r0, #28]
 801592c:	4285      	cmp	r5, r0
 801592e:	d217      	bcs.n	8015960 <rcl_wait_set_add_client+0x44>
 8015930:	69a0      	ldr	r0, [r4, #24]
 8015932:	1c6e      	adds	r6, r5, #1
 8015934:	619e      	str	r6, [r3, #24]
 8015936:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801593a:	b102      	cbz	r2, 801593e <rcl_wait_set_add_client+0x22>
 801593c:	6015      	str	r5, [r2, #0]
 801593e:	4608      	mov	r0, r1
 8015940:	f7fd ffe6 	bl	8013910 <rcl_client_get_rmw_handle>
 8015944:	b150      	cbz	r0, 801595c <rcl_wait_set_add_client+0x40>
 8015946:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015948:	6842      	ldr	r2, [r0, #4]
 801594a:	6a1b      	ldr	r3, [r3, #32]
 801594c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015950:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015952:	69d3      	ldr	r3, [r2, #28]
 8015954:	3301      	adds	r3, #1
 8015956:	2000      	movs	r0, #0
 8015958:	61d3      	str	r3, [r2, #28]
 801595a:	bd70      	pop	{r4, r5, r6, pc}
 801595c:	2001      	movs	r0, #1
 801595e:	bd70      	pop	{r4, r5, r6, pc}
 8015960:	f240 3086 	movw	r0, #902	@ 0x386
 8015964:	bd70      	pop	{r4, r5, r6, pc}
 8015966:	200b      	movs	r0, #11
 8015968:	4770      	bx	lr
 801596a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801596e:	bd70      	pop	{r4, r5, r6, pc}
 8015970:	200b      	movs	r0, #11
 8015972:	bd70      	pop	{r4, r5, r6, pc}

08015974 <rcl_wait_set_add_service>:
 8015974:	b318      	cbz	r0, 80159be <rcl_wait_set_add_service+0x4a>
 8015976:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015978:	b570      	push	{r4, r5, r6, lr}
 801597a:	4604      	mov	r4, r0
 801597c:	b30b      	cbz	r3, 80159c2 <rcl_wait_set_add_service+0x4e>
 801597e:	b319      	cbz	r1, 80159c8 <rcl_wait_set_add_service+0x54>
 8015980:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 8015982:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8015984:	4285      	cmp	r5, r0
 8015986:	d217      	bcs.n	80159b8 <rcl_wait_set_add_service+0x44>
 8015988:	6a20      	ldr	r0, [r4, #32]
 801598a:	1c6e      	adds	r6, r5, #1
 801598c:	625e      	str	r6, [r3, #36]	@ 0x24
 801598e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015992:	b102      	cbz	r2, 8015996 <rcl_wait_set_add_service+0x22>
 8015994:	6015      	str	r5, [r2, #0]
 8015996:	4608      	mov	r0, r1
 8015998:	f7fe fd88 	bl	80144ac <rcl_service_get_rmw_handle>
 801599c:	b150      	cbz	r0, 80159b4 <rcl_wait_set_add_service+0x40>
 801599e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80159a0:	6842      	ldr	r2, [r0, #4]
 80159a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80159a4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80159a8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80159aa:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80159ac:	3301      	adds	r3, #1
 80159ae:	2000      	movs	r0, #0
 80159b0:	6293      	str	r3, [r2, #40]	@ 0x28
 80159b2:	bd70      	pop	{r4, r5, r6, pc}
 80159b4:	2001      	movs	r0, #1
 80159b6:	bd70      	pop	{r4, r5, r6, pc}
 80159b8:	f240 3086 	movw	r0, #902	@ 0x386
 80159bc:	bd70      	pop	{r4, r5, r6, pc}
 80159be:	200b      	movs	r0, #11
 80159c0:	4770      	bx	lr
 80159c2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80159c6:	bd70      	pop	{r4, r5, r6, pc}
 80159c8:	200b      	movs	r0, #11
 80159ca:	bd70      	pop	{r4, r5, r6, pc}
 80159cc:	0000      	movs	r0, r0
	...

080159d0 <rcl_wait>:
 80159d0:	2800      	cmp	r0, #0
 80159d2:	f000 81d4 	beq.w	8015d7e <rcl_wait+0x3ae>
 80159d6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159da:	ed2d 8b02 	vpush	{d8}
 80159de:	6b05      	ldr	r5, [r0, #48]	@ 0x30
 80159e0:	b099      	sub	sp, #100	@ 0x64
 80159e2:	4604      	mov	r4, r0
 80159e4:	2d00      	cmp	r5, #0
 80159e6:	f000 8178 	beq.w	8015cda <rcl_wait+0x30a>
 80159ea:	461f      	mov	r7, r3
 80159ec:	6843      	ldr	r3, [r0, #4]
 80159ee:	4690      	mov	r8, r2
 80159f0:	2b00      	cmp	r3, #0
 80159f2:	f000 809b 	beq.w	8015b2c <rcl_wait+0x15c>
 80159f6:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 80159f8:	2e00      	cmp	r6, #0
 80159fa:	f000 80b2 	beq.w	8015b62 <rcl_wait+0x192>
 80159fe:	2100      	movs	r1, #0
 8015a00:	468c      	mov	ip, r1
 8015a02:	460a      	mov	r2, r1
 8015a04:	46a6      	mov	lr, r4
 8015a06:	f8de 3010 	ldr.w	r3, [lr, #16]
 8015a0a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015a0e:	b173      	cbz	r3, 8015a2e <rcl_wait+0x5e>
 8015a10:	f8de 300c 	ldr.w	r3, [lr, #12]
 8015a14:	6968      	ldr	r0, [r5, #20]
 8015a16:	440b      	add	r3, r1
 8015a18:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8015a1c:	b13c      	cbz	r4, 8015a2e <rcl_wait+0x5e>
 8015a1e:	692b      	ldr	r3, [r5, #16]
 8015a20:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 8015a24:	3301      	adds	r3, #1
 8015a26:	612b      	str	r3, [r5, #16]
 8015a28:	f8de 5030 	ldr.w	r5, [lr, #48]	@ 0x30
 8015a2c:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 8015a2e:	3101      	adds	r1, #1
 8015a30:	f14c 0c00 	adc.w	ip, ip, #0
 8015a34:	42b1      	cmp	r1, r6
 8015a36:	f17c 0300 	sbcs.w	r3, ip, #0
 8015a3a:	d3e4      	bcc.n	8015a06 <rcl_wait+0x36>
 8015a3c:	ed9f 8baa 	vldr	d8, [pc, #680]	@ 8015ce8 <rcl_wait+0x318>
 8015a40:	ea58 0307 	orrs.w	r3, r8, r7
 8015a44:	e9cd 220c 	strd	r2, r2, [sp, #48]	@ 0x30
 8015a48:	e9cd 220e 	strd	r2, r2, [sp, #56]	@ 0x38
 8015a4c:	ed8d 8b12 	vstr	d8, [sp, #72]	@ 0x48
 8015a50:	ed8d 8b14 	vstr	d8, [sp, #80]	@ 0x50
 8015a54:	ed8d 8b16 	vstr	d8, [sp, #88]	@ 0x58
 8015a58:	4674      	mov	r4, lr
 8015a5a:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 8015a5e:	f000 8094 	beq.w	8015b8a <rcl_wait+0x1ba>
 8015a62:	2e00      	cmp	r6, #0
 8015a64:	f000 8145 	beq.w	8015cf2 <rcl_wait+0x322>
 8015a68:	2500      	movs	r5, #0
 8015a6a:	46bb      	mov	fp, r7
 8015a6c:	e02c      	b.n	8015ac8 <rcl_wait+0xf8>
 8015a6e:	6923      	ldr	r3, [r4, #16]
 8015a70:	f853 0009 	ldr.w	r0, [r3, r9]
 8015a74:	a908      	add	r1, sp, #32
 8015a76:	ed8d 8b08 	vstr	d8, [sp, #32]
 8015a7a:	f7ff fafb 	bl	8015074 <rcl_timer_get_next_call_time>
 8015a7e:	f240 3321 	movw	r3, #801	@ 0x321
 8015a82:	4298      	cmp	r0, r3
 8015a84:	f000 80bb 	beq.w	8015bfe <rcl_wait+0x22e>
 8015a88:	2800      	cmp	r0, #0
 8015a8a:	d165      	bne.n	8015b58 <rcl_wait+0x188>
 8015a8c:	e9dd 6707 	ldrd	r6, r7, [sp, #28]
 8015a90:	7830      	ldrb	r0, [r6, #0]
 8015a92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015a94:	ab18      	add	r3, sp, #96	@ 0x60
 8015a96:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8015a9a:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 8015a9e:	9205      	str	r2, [sp, #20]
 8015aa0:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8015aa4:	4297      	cmp	r7, r2
 8015aa6:	9a05      	ldr	r2, [sp, #20]
 8015aa8:	eb71 0202 	sbcs.w	r2, r1, r2
 8015aac:	da06      	bge.n	8015abc <rcl_wait+0xec>
 8015aae:	e943 7108 	strd	r7, r1, [r3, #-32]
 8015ab2:	ab18      	add	r3, sp, #96	@ 0x60
 8015ab4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8015ab8:	f840 6c30 	str.w	r6, [r0, #-48]
 8015abc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015abe:	6c1e      	ldr	r6, [r3, #64]	@ 0x40
 8015ac0:	3501      	adds	r5, #1
 8015ac2:	42b5      	cmp	r5, r6
 8015ac4:	f080 8114 	bcs.w	8015cf0 <rcl_wait+0x320>
 8015ac8:	6923      	ldr	r3, [r4, #16]
 8015aca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015ace:	ea4f 0985 	mov.w	r9, r5, lsl #2
 8015ad2:	2800      	cmp	r0, #0
 8015ad4:	d0f4      	beq.n	8015ac0 <rcl_wait+0xf0>
 8015ad6:	a907      	add	r1, sp, #28
 8015ad8:	f7ff f9f8 	bl	8014ecc <rcl_timer_clock>
 8015adc:	4603      	mov	r3, r0
 8015ade:	2800      	cmp	r0, #0
 8015ae0:	f040 8141 	bne.w	8015d66 <rcl_wait+0x396>
 8015ae4:	9807      	ldr	r0, [sp, #28]
 8015ae6:	7802      	ldrb	r2, [r0, #0]
 8015ae8:	2a01      	cmp	r2, #1
 8015aea:	d1c0      	bne.n	8015a6e <rcl_wait+0x9e>
 8015aec:	f10d 011b 	add.w	r1, sp, #27
 8015af0:	f88d 301b 	strb.w	r3, [sp, #27]
 8015af4:	f7fe ffba 	bl	8014a6c <rcl_is_enabled_ros_time_override>
 8015af8:	4602      	mov	r2, r0
 8015afa:	2800      	cmp	r0, #0
 8015afc:	f040 8133 	bne.w	8015d66 <rcl_wait+0x396>
 8015b00:	6923      	ldr	r3, [r4, #16]
 8015b02:	f89d 101b 	ldrb.w	r1, [sp, #27]
 8015b06:	f853 0009 	ldr.w	r0, [r3, r9]
 8015b0a:	2900      	cmp	r1, #0
 8015b0c:	d0b0      	beq.n	8015a70 <rcl_wait+0xa0>
 8015b0e:	ae08      	add	r6, sp, #32
 8015b10:	4631      	mov	r1, r6
 8015b12:	f88d 2020 	strb.w	r2, [sp, #32]
 8015b16:	f7ff fa73 	bl	8015000 <rcl_timer_is_ready>
 8015b1a:	2800      	cmp	r0, #0
 8015b1c:	f040 8123 	bne.w	8015d66 <rcl_wait+0x396>
 8015b20:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8015b24:	2b00      	cmp	r3, #0
 8015b26:	d0c9      	beq.n	8015abc <rcl_wait+0xec>
 8015b28:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015b2a:	e02f      	b.n	8015b8c <rcl_wait+0x1bc>
 8015b2c:	68c3      	ldr	r3, [r0, #12]
 8015b2e:	2b00      	cmp	r3, #0
 8015b30:	f47f af61 	bne.w	80159f6 <rcl_wait+0x26>
 8015b34:	6943      	ldr	r3, [r0, #20]
 8015b36:	2b00      	cmp	r3, #0
 8015b38:	f47f af5d 	bne.w	80159f6 <rcl_wait+0x26>
 8015b3c:	69c3      	ldr	r3, [r0, #28]
 8015b3e:	2b00      	cmp	r3, #0
 8015b40:	f47f af59 	bne.w	80159f6 <rcl_wait+0x26>
 8015b44:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8015b46:	2b00      	cmp	r3, #0
 8015b48:	f47f af55 	bne.w	80159f6 <rcl_wait+0x26>
 8015b4c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8015b4e:	2b00      	cmp	r3, #0
 8015b50:	f47f af51 	bne.w	80159f6 <rcl_wait+0x26>
 8015b54:	f240 3085 	movw	r0, #901	@ 0x385
 8015b58:	b019      	add	sp, #100	@ 0x64
 8015b5a:	ecbd 8b02 	vpop	{d8}
 8015b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b62:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8015b66:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015b6a:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 8015b6e:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
 8015b72:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8015b76:	ea58 0307 	orrs.w	r3, r8, r7
 8015b7a:	e9cd 660c 	strd	r6, r6, [sp, #48]	@ 0x30
 8015b7e:	e9cd 660e 	strd	r6, r6, [sp, #56]	@ 0x38
 8015b82:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 8015b86:	f040 80b4 	bne.w	8015cf2 <rcl_wait+0x322>
 8015b8a:	ae08      	add	r6, sp, #32
 8015b8c:	2200      	movs	r2, #0
 8015b8e:	2300      	movs	r3, #0
 8015b90:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8015b94:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8015b98:	9602      	str	r6, [sp, #8]
 8015b9a:	6bea      	ldr	r2, [r5, #60]	@ 0x3c
 8015b9c:	f105 0334 	add.w	r3, r5, #52	@ 0x34
 8015ba0:	e9cd 3200 	strd	r3, r2, [sp]
 8015ba4:	f105 0110 	add.w	r1, r5, #16
 8015ba8:	f105 031c 	add.w	r3, r5, #28
 8015bac:	f105 0228 	add.w	r2, r5, #40	@ 0x28
 8015bb0:	1d28      	adds	r0, r5, #4
 8015bb2:	f002 fb55 	bl	8018260 <rmw_wait>
 8015bb6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015bb8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8015bba:	4680      	mov	r8, r0
 8015bbc:	b332      	cbz	r2, 8015c0c <rcl_wait+0x23c>
 8015bbe:	2500      	movs	r5, #0
 8015bc0:	462f      	mov	r7, r5
 8015bc2:	462e      	mov	r6, r5
 8015bc4:	e007      	b.n	8015bd6 <rcl_wait+0x206>
 8015bc6:	6922      	ldr	r2, [r4, #16]
 8015bc8:	f842 3009 	str.w	r3, [r2, r9]
 8015bcc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015bce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8015bd0:	3501      	adds	r5, #1
 8015bd2:	4295      	cmp	r5, r2
 8015bd4:	d21b      	bcs.n	8015c0e <rcl_wait+0x23e>
 8015bd6:	6920      	ldr	r0, [r4, #16]
 8015bd8:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8015bdc:	a907      	add	r1, sp, #28
 8015bde:	ea4f 0985 	mov.w	r9, r5, lsl #2
 8015be2:	2800      	cmp	r0, #0
 8015be4:	d0f4      	beq.n	8015bd0 <rcl_wait+0x200>
 8015be6:	f88d 601c 	strb.w	r6, [sp, #28]
 8015bea:	f7ff fa09 	bl	8015000 <rcl_timer_is_ready>
 8015bee:	2800      	cmp	r0, #0
 8015bf0:	d1b2      	bne.n	8015b58 <rcl_wait+0x188>
 8015bf2:	f89d 301c 	ldrb.w	r3, [sp, #28]
 8015bf6:	2b00      	cmp	r3, #0
 8015bf8:	d0e5      	beq.n	8015bc6 <rcl_wait+0x1f6>
 8015bfa:	461f      	mov	r7, r3
 8015bfc:	e7e6      	b.n	8015bcc <rcl_wait+0x1fc>
 8015bfe:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015c00:	6923      	ldr	r3, [r4, #16]
 8015c02:	6c16      	ldr	r6, [r2, #64]	@ 0x40
 8015c04:	2200      	movs	r2, #0
 8015c06:	f843 2009 	str.w	r2, [r3, r9]
 8015c0a:	e759      	b.n	8015ac0 <rcl_wait+0xf0>
 8015c0c:	4617      	mov	r7, r2
 8015c0e:	f038 0002 	bics.w	r0, r8, #2
 8015c12:	f040 80a8 	bne.w	8015d66 <rcl_wait+0x396>
 8015c16:	6866      	ldr	r6, [r4, #4]
 8015c18:	4602      	mov	r2, r0
 8015c1a:	b91e      	cbnz	r6, 8015c24 <rcl_wait+0x254>
 8015c1c:	e00d      	b.n	8015c3a <rcl_wait+0x26a>
 8015c1e:	3201      	adds	r2, #1
 8015c20:	4296      	cmp	r6, r2
 8015c22:	d00a      	beq.n	8015c3a <rcl_wait+0x26a>
 8015c24:	6899      	ldr	r1, [r3, #8]
 8015c26:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015c2a:	2900      	cmp	r1, #0
 8015c2c:	d1f7      	bne.n	8015c1e <rcl_wait+0x24e>
 8015c2e:	6825      	ldr	r5, [r4, #0]
 8015c30:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8015c34:	3201      	adds	r2, #1
 8015c36:	4296      	cmp	r6, r2
 8015c38:	d1f4      	bne.n	8015c24 <rcl_wait+0x254>
 8015c3a:	68e6      	ldr	r6, [r4, #12]
 8015c3c:	2200      	movs	r2, #0
 8015c3e:	b91e      	cbnz	r6, 8015c48 <rcl_wait+0x278>
 8015c40:	e00d      	b.n	8015c5e <rcl_wait+0x28e>
 8015c42:	3201      	adds	r2, #1
 8015c44:	42b2      	cmp	r2, r6
 8015c46:	d00a      	beq.n	8015c5e <rcl_wait+0x28e>
 8015c48:	6959      	ldr	r1, [r3, #20]
 8015c4a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015c4e:	2900      	cmp	r1, #0
 8015c50:	d1f7      	bne.n	8015c42 <rcl_wait+0x272>
 8015c52:	68a5      	ldr	r5, [r4, #8]
 8015c54:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8015c58:	3201      	adds	r2, #1
 8015c5a:	42b2      	cmp	r2, r6
 8015c5c:	d1f4      	bne.n	8015c48 <rcl_wait+0x278>
 8015c5e:	69e6      	ldr	r6, [r4, #28]
 8015c60:	2200      	movs	r2, #0
 8015c62:	b91e      	cbnz	r6, 8015c6c <rcl_wait+0x29c>
 8015c64:	e00d      	b.n	8015c82 <rcl_wait+0x2b2>
 8015c66:	3201      	adds	r2, #1
 8015c68:	4296      	cmp	r6, r2
 8015c6a:	d00a      	beq.n	8015c82 <rcl_wait+0x2b2>
 8015c6c:	6a19      	ldr	r1, [r3, #32]
 8015c6e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015c72:	2900      	cmp	r1, #0
 8015c74:	d1f7      	bne.n	8015c66 <rcl_wait+0x296>
 8015c76:	69a5      	ldr	r5, [r4, #24]
 8015c78:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8015c7c:	3201      	adds	r2, #1
 8015c7e:	4296      	cmp	r6, r2
 8015c80:	d1f4      	bne.n	8015c6c <rcl_wait+0x29c>
 8015c82:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8015c84:	2200      	movs	r2, #0
 8015c86:	b91e      	cbnz	r6, 8015c90 <rcl_wait+0x2c0>
 8015c88:	e00d      	b.n	8015ca6 <rcl_wait+0x2d6>
 8015c8a:	3201      	adds	r2, #1
 8015c8c:	42b2      	cmp	r2, r6
 8015c8e:	d00a      	beq.n	8015ca6 <rcl_wait+0x2d6>
 8015c90:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8015c92:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015c96:	2900      	cmp	r1, #0
 8015c98:	d1f7      	bne.n	8015c8a <rcl_wait+0x2ba>
 8015c9a:	6a25      	ldr	r5, [r4, #32]
 8015c9c:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8015ca0:	3201      	adds	r2, #1
 8015ca2:	42b2      	cmp	r2, r6
 8015ca4:	d1f4      	bne.n	8015c90 <rcl_wait+0x2c0>
 8015ca6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015ca8:	2200      	movs	r2, #0
 8015caa:	b91e      	cbnz	r6, 8015cb4 <rcl_wait+0x2e4>
 8015cac:	e00d      	b.n	8015cca <rcl_wait+0x2fa>
 8015cae:	3201      	adds	r2, #1
 8015cb0:	42b2      	cmp	r2, r6
 8015cb2:	d00a      	beq.n	8015cca <rcl_wait+0x2fa>
 8015cb4:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8015cb6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015cba:	2900      	cmp	r1, #0
 8015cbc:	d1f7      	bne.n	8015cae <rcl_wait+0x2de>
 8015cbe:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8015cc0:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8015cc4:	3201      	adds	r2, #1
 8015cc6:	42b2      	cmp	r2, r6
 8015cc8:	d1f4      	bne.n	8015cb4 <rcl_wait+0x2e4>
 8015cca:	f1b8 0f02 	cmp.w	r8, #2
 8015cce:	f47f af43 	bne.w	8015b58 <rcl_wait+0x188>
 8015cd2:	f087 0701 	eor.w	r7, r7, #1
 8015cd6:	0078      	lsls	r0, r7, #1
 8015cd8:	e73e      	b.n	8015b58 <rcl_wait+0x188>
 8015cda:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015cde:	b019      	add	sp, #100	@ 0x64
 8015ce0:	ecbd 8b02 	vpop	{d8}
 8015ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ce8:	ffffffff 	.word	0xffffffff
 8015cec:	7fffffff 	.word	0x7fffffff
 8015cf0:	465f      	mov	r7, fp
 8015cf2:	f1b8 0f01 	cmp.w	r8, #1
 8015cf6:	f177 0300 	sbcs.w	r3, r7, #0
 8015cfa:	db3a      	blt.n	8015d72 <rcl_wait+0x3a2>
 8015cfc:	2601      	movs	r6, #1
 8015cfe:	ad10      	add	r5, sp, #64	@ 0x40
 8015d00:	f10d 0958 	add.w	r9, sp, #88	@ 0x58
 8015d04:	f85a 0f04 	ldr.w	r0, [sl, #4]!
 8015d08:	a908      	add	r1, sp, #32
 8015d0a:	b1a0      	cbz	r0, 8015d36 <rcl_wait+0x366>
 8015d0c:	f7fe fea2 	bl	8014a54 <rcl_clock_get_now>
 8015d10:	2800      	cmp	r0, #0
 8015d12:	f47f af21 	bne.w	8015b58 <rcl_wait+0x188>
 8015d16:	9a08      	ldr	r2, [sp, #32]
 8015d18:	68ab      	ldr	r3, [r5, #8]
 8015d1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015d1c:	1a9b      	subs	r3, r3, r2
 8015d1e:	68ea      	ldr	r2, [r5, #12]
 8015d20:	eb62 0201 	sbc.w	r2, r2, r1
 8015d24:	4598      	cmp	r8, r3
 8015d26:	eb77 0102 	sbcs.w	r1, r7, r2
 8015d2a:	bfba      	itte	lt
 8015d2c:	4643      	movlt	r3, r8
 8015d2e:	463a      	movlt	r2, r7
 8015d30:	2601      	movge	r6, #1
 8015d32:	4698      	mov	r8, r3
 8015d34:	4617      	mov	r7, r2
 8015d36:	3508      	adds	r5, #8
 8015d38:	45a9      	cmp	r9, r5
 8015d3a:	d1e3      	bne.n	8015d04 <rcl_wait+0x334>
 8015d3c:	2f00      	cmp	r7, #0
 8015d3e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015d40:	bfab      	itete	ge
 8015d42:	4640      	movge	r0, r8
 8015d44:	2000      	movlt	r0, #0
 8015d46:	4639      	movge	r1, r7
 8015d48:	2100      	movlt	r1, #0
 8015d4a:	2e00      	cmp	r6, #0
 8015d4c:	f43f af24 	beq.w	8015b98 <rcl_wait+0x1c8>
 8015d50:	a30d      	add	r3, pc, #52	@ (adr r3, 8015d88 <rcl_wait+0x3b8>)
 8015d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d56:	f7ea ffaf 	bl	8000cb8 <__aeabi_ldivmod>
 8015d5a:	ae08      	add	r6, sp, #32
 8015d5c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8015d60:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8015d64:	e718      	b.n	8015b98 <rcl_wait+0x1c8>
 8015d66:	2001      	movs	r0, #1
 8015d68:	b019      	add	sp, #100	@ 0x64
 8015d6a:	ecbd 8b02 	vpop	{d8}
 8015d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d72:	2600      	movs	r6, #0
 8015d74:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8015d78:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8015d7c:	e7bf      	b.n	8015cfe <rcl_wait+0x32e>
 8015d7e:	200b      	movs	r0, #11
 8015d80:	4770      	bx	lr
 8015d82:	bf00      	nop
 8015d84:	f3af 8000 	nop.w
 8015d88:	3b9aca00 	.word	0x3b9aca00
 8015d8c:	00000000 	.word	0x00000000

08015d90 <rcl_action_take_goal_response>:
 8015d90:	b3b0      	cbz	r0, 8015e00 <rcl_action_take_goal_response+0x70>
 8015d92:	b570      	push	{r4, r5, r6, lr}
 8015d94:	4604      	mov	r4, r0
 8015d96:	6800      	ldr	r0, [r0, #0]
 8015d98:	b368      	cbz	r0, 8015df6 <rcl_action_take_goal_response+0x66>
 8015d9a:	460d      	mov	r5, r1
 8015d9c:	4616      	mov	r6, r2
 8015d9e:	f7fd fe7b 	bl	8013a98 <rcl_client_is_valid>
 8015da2:	b330      	cbz	r0, 8015df2 <rcl_action_take_goal_response+0x62>
 8015da4:	6820      	ldr	r0, [r4, #0]
 8015da6:	3004      	adds	r0, #4
 8015da8:	f7fd fe76 	bl	8013a98 <rcl_client_is_valid>
 8015dac:	b308      	cbz	r0, 8015df2 <rcl_action_take_goal_response+0x62>
 8015dae:	6820      	ldr	r0, [r4, #0]
 8015db0:	3008      	adds	r0, #8
 8015db2:	f7fd fe71 	bl	8013a98 <rcl_client_is_valid>
 8015db6:	b1e0      	cbz	r0, 8015df2 <rcl_action_take_goal_response+0x62>
 8015db8:	6820      	ldr	r0, [r4, #0]
 8015dba:	300c      	adds	r0, #12
 8015dbc:	f7fe fdae 	bl	801491c <rcl_subscription_is_valid>
 8015dc0:	b1b8      	cbz	r0, 8015df2 <rcl_action_take_goal_response+0x62>
 8015dc2:	6820      	ldr	r0, [r4, #0]
 8015dc4:	3010      	adds	r0, #16
 8015dc6:	f7fe fda9 	bl	801491c <rcl_subscription_is_valid>
 8015dca:	b190      	cbz	r0, 8015df2 <rcl_action_take_goal_response+0x62>
 8015dcc:	b1b5      	cbz	r5, 8015dfc <rcl_action_take_goal_response+0x6c>
 8015dce:	b1ae      	cbz	r6, 8015dfc <rcl_action_take_goal_response+0x6c>
 8015dd0:	6820      	ldr	r0, [r4, #0]
 8015dd2:	4632      	mov	r2, r6
 8015dd4:	4629      	mov	r1, r5
 8015dd6:	f7fd fdf3 	bl	80139c0 <rcl_take_response>
 8015dda:	b148      	cbz	r0, 8015df0 <rcl_action_take_goal_response+0x60>
 8015ddc:	280a      	cmp	r0, #10
 8015dde:	d007      	beq.n	8015df0 <rcl_action_take_goal_response+0x60>
 8015de0:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8015de4:	f241 0307 	movw	r3, #4103	@ 0x1007
 8015de8:	4290      	cmp	r0, r2
 8015dea:	bf0c      	ite	eq
 8015dec:	4618      	moveq	r0, r3
 8015dee:	2001      	movne	r0, #1
 8015df0:	bd70      	pop	{r4, r5, r6, pc}
 8015df2:	f7f8 ffe5 	bl	800edc0 <rcutils_reset_error>
 8015df6:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015dfa:	bd70      	pop	{r4, r5, r6, pc}
 8015dfc:	200b      	movs	r0, #11
 8015dfe:	bd70      	pop	{r4, r5, r6, pc}
 8015e00:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015e04:	4770      	bx	lr
 8015e06:	bf00      	nop

08015e08 <rcl_action_send_result_request>:
 8015e08:	b378      	cbz	r0, 8015e6a <rcl_action_send_result_request+0x62>
 8015e0a:	b570      	push	{r4, r5, r6, lr}
 8015e0c:	4604      	mov	r4, r0
 8015e0e:	6800      	ldr	r0, [r0, #0]
 8015e10:	b330      	cbz	r0, 8015e60 <rcl_action_send_result_request+0x58>
 8015e12:	460d      	mov	r5, r1
 8015e14:	4616      	mov	r6, r2
 8015e16:	f7fd fe3f 	bl	8013a98 <rcl_client_is_valid>
 8015e1a:	b1f8      	cbz	r0, 8015e5c <rcl_action_send_result_request+0x54>
 8015e1c:	6820      	ldr	r0, [r4, #0]
 8015e1e:	3004      	adds	r0, #4
 8015e20:	f7fd fe3a 	bl	8013a98 <rcl_client_is_valid>
 8015e24:	b1d0      	cbz	r0, 8015e5c <rcl_action_send_result_request+0x54>
 8015e26:	6820      	ldr	r0, [r4, #0]
 8015e28:	3008      	adds	r0, #8
 8015e2a:	f7fd fe35 	bl	8013a98 <rcl_client_is_valid>
 8015e2e:	b1a8      	cbz	r0, 8015e5c <rcl_action_send_result_request+0x54>
 8015e30:	6820      	ldr	r0, [r4, #0]
 8015e32:	300c      	adds	r0, #12
 8015e34:	f7fe fd72 	bl	801491c <rcl_subscription_is_valid>
 8015e38:	b180      	cbz	r0, 8015e5c <rcl_action_send_result_request+0x54>
 8015e3a:	6820      	ldr	r0, [r4, #0]
 8015e3c:	3010      	adds	r0, #16
 8015e3e:	f7fe fd6d 	bl	801491c <rcl_subscription_is_valid>
 8015e42:	b158      	cbz	r0, 8015e5c <rcl_action_send_result_request+0x54>
 8015e44:	b17d      	cbz	r5, 8015e66 <rcl_action_send_result_request+0x5e>
 8015e46:	b176      	cbz	r6, 8015e66 <rcl_action_send_result_request+0x5e>
 8015e48:	6820      	ldr	r0, [r4, #0]
 8015e4a:	4632      	mov	r2, r6
 8015e4c:	4629      	mov	r1, r5
 8015e4e:	3008      	adds	r0, #8
 8015e50:	f7fd fd64 	bl	801391c <rcl_send_request>
 8015e54:	3800      	subs	r0, #0
 8015e56:	bf18      	it	ne
 8015e58:	2001      	movne	r0, #1
 8015e5a:	bd70      	pop	{r4, r5, r6, pc}
 8015e5c:	f7f8 ffb0 	bl	800edc0 <rcutils_reset_error>
 8015e60:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015e64:	bd70      	pop	{r4, r5, r6, pc}
 8015e66:	200b      	movs	r0, #11
 8015e68:	bd70      	pop	{r4, r5, r6, pc}
 8015e6a:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015e6e:	4770      	bx	lr

08015e70 <rcl_action_take_result_response>:
 8015e70:	2800      	cmp	r0, #0
 8015e72:	d037      	beq.n	8015ee4 <rcl_action_take_result_response+0x74>
 8015e74:	b570      	push	{r4, r5, r6, lr}
 8015e76:	4604      	mov	r4, r0
 8015e78:	6800      	ldr	r0, [r0, #0]
 8015e7a:	b370      	cbz	r0, 8015eda <rcl_action_take_result_response+0x6a>
 8015e7c:	460d      	mov	r5, r1
 8015e7e:	4616      	mov	r6, r2
 8015e80:	f7fd fe0a 	bl	8013a98 <rcl_client_is_valid>
 8015e84:	b338      	cbz	r0, 8015ed6 <rcl_action_take_result_response+0x66>
 8015e86:	6820      	ldr	r0, [r4, #0]
 8015e88:	3004      	adds	r0, #4
 8015e8a:	f7fd fe05 	bl	8013a98 <rcl_client_is_valid>
 8015e8e:	b310      	cbz	r0, 8015ed6 <rcl_action_take_result_response+0x66>
 8015e90:	6820      	ldr	r0, [r4, #0]
 8015e92:	3008      	adds	r0, #8
 8015e94:	f7fd fe00 	bl	8013a98 <rcl_client_is_valid>
 8015e98:	b1e8      	cbz	r0, 8015ed6 <rcl_action_take_result_response+0x66>
 8015e9a:	6820      	ldr	r0, [r4, #0]
 8015e9c:	300c      	adds	r0, #12
 8015e9e:	f7fe fd3d 	bl	801491c <rcl_subscription_is_valid>
 8015ea2:	b1c0      	cbz	r0, 8015ed6 <rcl_action_take_result_response+0x66>
 8015ea4:	6820      	ldr	r0, [r4, #0]
 8015ea6:	3010      	adds	r0, #16
 8015ea8:	f7fe fd38 	bl	801491c <rcl_subscription_is_valid>
 8015eac:	b198      	cbz	r0, 8015ed6 <rcl_action_take_result_response+0x66>
 8015eae:	b1bd      	cbz	r5, 8015ee0 <rcl_action_take_result_response+0x70>
 8015eb0:	b1b6      	cbz	r6, 8015ee0 <rcl_action_take_result_response+0x70>
 8015eb2:	6820      	ldr	r0, [r4, #0]
 8015eb4:	4632      	mov	r2, r6
 8015eb6:	4629      	mov	r1, r5
 8015eb8:	3008      	adds	r0, #8
 8015eba:	f7fd fd81 	bl	80139c0 <rcl_take_response>
 8015ebe:	b148      	cbz	r0, 8015ed4 <rcl_action_take_result_response+0x64>
 8015ec0:	280a      	cmp	r0, #10
 8015ec2:	d007      	beq.n	8015ed4 <rcl_action_take_result_response+0x64>
 8015ec4:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8015ec8:	f241 0307 	movw	r3, #4103	@ 0x1007
 8015ecc:	4290      	cmp	r0, r2
 8015ece:	bf0c      	ite	eq
 8015ed0:	4618      	moveq	r0, r3
 8015ed2:	2001      	movne	r0, #1
 8015ed4:	bd70      	pop	{r4, r5, r6, pc}
 8015ed6:	f7f8 ff73 	bl	800edc0 <rcutils_reset_error>
 8015eda:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015ede:	bd70      	pop	{r4, r5, r6, pc}
 8015ee0:	200b      	movs	r0, #11
 8015ee2:	bd70      	pop	{r4, r5, r6, pc}
 8015ee4:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015ee8:	4770      	bx	lr
 8015eea:	bf00      	nop

08015eec <rcl_action_take_cancel_response>:
 8015eec:	2800      	cmp	r0, #0
 8015eee:	d037      	beq.n	8015f60 <rcl_action_take_cancel_response+0x74>
 8015ef0:	b570      	push	{r4, r5, r6, lr}
 8015ef2:	4604      	mov	r4, r0
 8015ef4:	6800      	ldr	r0, [r0, #0]
 8015ef6:	b370      	cbz	r0, 8015f56 <rcl_action_take_cancel_response+0x6a>
 8015ef8:	460d      	mov	r5, r1
 8015efa:	4616      	mov	r6, r2
 8015efc:	f7fd fdcc 	bl	8013a98 <rcl_client_is_valid>
 8015f00:	b338      	cbz	r0, 8015f52 <rcl_action_take_cancel_response+0x66>
 8015f02:	6820      	ldr	r0, [r4, #0]
 8015f04:	3004      	adds	r0, #4
 8015f06:	f7fd fdc7 	bl	8013a98 <rcl_client_is_valid>
 8015f0a:	b310      	cbz	r0, 8015f52 <rcl_action_take_cancel_response+0x66>
 8015f0c:	6820      	ldr	r0, [r4, #0]
 8015f0e:	3008      	adds	r0, #8
 8015f10:	f7fd fdc2 	bl	8013a98 <rcl_client_is_valid>
 8015f14:	b1e8      	cbz	r0, 8015f52 <rcl_action_take_cancel_response+0x66>
 8015f16:	6820      	ldr	r0, [r4, #0]
 8015f18:	300c      	adds	r0, #12
 8015f1a:	f7fe fcff 	bl	801491c <rcl_subscription_is_valid>
 8015f1e:	b1c0      	cbz	r0, 8015f52 <rcl_action_take_cancel_response+0x66>
 8015f20:	6820      	ldr	r0, [r4, #0]
 8015f22:	3010      	adds	r0, #16
 8015f24:	f7fe fcfa 	bl	801491c <rcl_subscription_is_valid>
 8015f28:	b198      	cbz	r0, 8015f52 <rcl_action_take_cancel_response+0x66>
 8015f2a:	b1bd      	cbz	r5, 8015f5c <rcl_action_take_cancel_response+0x70>
 8015f2c:	b1b6      	cbz	r6, 8015f5c <rcl_action_take_cancel_response+0x70>
 8015f2e:	6820      	ldr	r0, [r4, #0]
 8015f30:	4632      	mov	r2, r6
 8015f32:	4629      	mov	r1, r5
 8015f34:	3004      	adds	r0, #4
 8015f36:	f7fd fd43 	bl	80139c0 <rcl_take_response>
 8015f3a:	b148      	cbz	r0, 8015f50 <rcl_action_take_cancel_response+0x64>
 8015f3c:	280a      	cmp	r0, #10
 8015f3e:	d007      	beq.n	8015f50 <rcl_action_take_cancel_response+0x64>
 8015f40:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8015f44:	f241 0307 	movw	r3, #4103	@ 0x1007
 8015f48:	4290      	cmp	r0, r2
 8015f4a:	bf0c      	ite	eq
 8015f4c:	4618      	moveq	r0, r3
 8015f4e:	2001      	movne	r0, #1
 8015f50:	bd70      	pop	{r4, r5, r6, pc}
 8015f52:	f7f8 ff35 	bl	800edc0 <rcutils_reset_error>
 8015f56:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015f5a:	bd70      	pop	{r4, r5, r6, pc}
 8015f5c:	200b      	movs	r0, #11
 8015f5e:	bd70      	pop	{r4, r5, r6, pc}
 8015f60:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015f64:	4770      	bx	lr
 8015f66:	bf00      	nop

08015f68 <rcl_action_take_feedback>:
 8015f68:	2800      	cmp	r0, #0
 8015f6a:	d037      	beq.n	8015fdc <rcl_action_take_feedback+0x74>
 8015f6c:	b530      	push	{r4, r5, lr}
 8015f6e:	4604      	mov	r4, r0
 8015f70:	6800      	ldr	r0, [r0, #0]
 8015f72:	b08f      	sub	sp, #60	@ 0x3c
 8015f74:	b358      	cbz	r0, 8015fce <rcl_action_take_feedback+0x66>
 8015f76:	460d      	mov	r5, r1
 8015f78:	f7fd fd8e 	bl	8013a98 <rcl_client_is_valid>
 8015f7c:	b328      	cbz	r0, 8015fca <rcl_action_take_feedback+0x62>
 8015f7e:	6820      	ldr	r0, [r4, #0]
 8015f80:	3004      	adds	r0, #4
 8015f82:	f7fd fd89 	bl	8013a98 <rcl_client_is_valid>
 8015f86:	b300      	cbz	r0, 8015fca <rcl_action_take_feedback+0x62>
 8015f88:	6820      	ldr	r0, [r4, #0]
 8015f8a:	3008      	adds	r0, #8
 8015f8c:	f7fd fd84 	bl	8013a98 <rcl_client_is_valid>
 8015f90:	b1d8      	cbz	r0, 8015fca <rcl_action_take_feedback+0x62>
 8015f92:	6820      	ldr	r0, [r4, #0]
 8015f94:	300c      	adds	r0, #12
 8015f96:	f7fe fcc1 	bl	801491c <rcl_subscription_is_valid>
 8015f9a:	b1b0      	cbz	r0, 8015fca <rcl_action_take_feedback+0x62>
 8015f9c:	6820      	ldr	r0, [r4, #0]
 8015f9e:	3010      	adds	r0, #16
 8015fa0:	f7fe fcbc 	bl	801491c <rcl_subscription_is_valid>
 8015fa4:	b188      	cbz	r0, 8015fca <rcl_action_take_feedback+0x62>
 8015fa6:	b1b5      	cbz	r5, 8015fd6 <rcl_action_take_feedback+0x6e>
 8015fa8:	6820      	ldr	r0, [r4, #0]
 8015faa:	2300      	movs	r3, #0
 8015fac:	466a      	mov	r2, sp
 8015fae:	4629      	mov	r1, r5
 8015fb0:	300c      	adds	r0, #12
 8015fb2:	f7fe fc55 	bl	8014860 <rcl_take>
 8015fb6:	b160      	cbz	r0, 8015fd2 <rcl_action_take_feedback+0x6a>
 8015fb8:	f240 1391 	movw	r3, #401	@ 0x191
 8015fbc:	4298      	cmp	r0, r3
 8015fbe:	d010      	beq.n	8015fe2 <rcl_action_take_feedback+0x7a>
 8015fc0:	280a      	cmp	r0, #10
 8015fc2:	bf18      	it	ne
 8015fc4:	2001      	movne	r0, #1
 8015fc6:	b00f      	add	sp, #60	@ 0x3c
 8015fc8:	bd30      	pop	{r4, r5, pc}
 8015fca:	f7f8 fef9 	bl	800edc0 <rcutils_reset_error>
 8015fce:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015fd2:	b00f      	add	sp, #60	@ 0x3c
 8015fd4:	bd30      	pop	{r4, r5, pc}
 8015fd6:	200b      	movs	r0, #11
 8015fd8:	b00f      	add	sp, #60	@ 0x3c
 8015fda:	bd30      	pop	{r4, r5, pc}
 8015fdc:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015fe0:	4770      	bx	lr
 8015fe2:	f241 0007 	movw	r0, #4103	@ 0x1007
 8015fe6:	e7f4      	b.n	8015fd2 <rcl_action_take_feedback+0x6a>

08015fe8 <rcl_action_wait_set_add_action_client>:
 8015fe8:	2800      	cmp	r0, #0
 8015fea:	d045      	beq.n	8016078 <rcl_action_wait_set_add_action_client+0x90>
 8015fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015fee:	460c      	mov	r4, r1
 8015ff0:	2900      	cmp	r1, #0
 8015ff2:	d03e      	beq.n	8016072 <rcl_action_wait_set_add_action_client+0x8a>
 8015ff4:	4605      	mov	r5, r0
 8015ff6:	6808      	ldr	r0, [r1, #0]
 8015ff8:	2800      	cmp	r0, #0
 8015ffa:	d03a      	beq.n	8016072 <rcl_action_wait_set_add_action_client+0x8a>
 8015ffc:	4617      	mov	r7, r2
 8015ffe:	461e      	mov	r6, r3
 8016000:	f7fd fd4a 	bl	8013a98 <rcl_client_is_valid>
 8016004:	b398      	cbz	r0, 801606e <rcl_action_wait_set_add_action_client+0x86>
 8016006:	6820      	ldr	r0, [r4, #0]
 8016008:	3004      	adds	r0, #4
 801600a:	f7fd fd45 	bl	8013a98 <rcl_client_is_valid>
 801600e:	b370      	cbz	r0, 801606e <rcl_action_wait_set_add_action_client+0x86>
 8016010:	6820      	ldr	r0, [r4, #0]
 8016012:	3008      	adds	r0, #8
 8016014:	f7fd fd40 	bl	8013a98 <rcl_client_is_valid>
 8016018:	b348      	cbz	r0, 801606e <rcl_action_wait_set_add_action_client+0x86>
 801601a:	6820      	ldr	r0, [r4, #0]
 801601c:	300c      	adds	r0, #12
 801601e:	f7fe fc7d 	bl	801491c <rcl_subscription_is_valid>
 8016022:	b320      	cbz	r0, 801606e <rcl_action_wait_set_add_action_client+0x86>
 8016024:	6820      	ldr	r0, [r4, #0]
 8016026:	3010      	adds	r0, #16
 8016028:	f7fe fc78 	bl	801491c <rcl_subscription_is_valid>
 801602c:	b1f8      	cbz	r0, 801606e <rcl_action_wait_set_add_action_client+0x86>
 801602e:	6821      	ldr	r1, [r4, #0]
 8016030:	4628      	mov	r0, r5
 8016032:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 8016036:	f7ff fc71 	bl	801591c <rcl_wait_set_add_client>
 801603a:	b9b8      	cbnz	r0, 801606c <rcl_action_wait_set_add_action_client+0x84>
 801603c:	6821      	ldr	r1, [r4, #0]
 801603e:	4628      	mov	r0, r5
 8016040:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 8016044:	3104      	adds	r1, #4
 8016046:	f7ff fc69 	bl	801591c <rcl_wait_set_add_client>
 801604a:	b978      	cbnz	r0, 801606c <rcl_action_wait_set_add_action_client+0x84>
 801604c:	6821      	ldr	r1, [r4, #0]
 801604e:	4628      	mov	r0, r5
 8016050:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 8016054:	3108      	adds	r1, #8
 8016056:	f7ff fc61 	bl	801591c <rcl_wait_set_add_client>
 801605a:	b938      	cbnz	r0, 801606c <rcl_action_wait_set_add_action_client+0x84>
 801605c:	6821      	ldr	r1, [r4, #0]
 801605e:	4628      	mov	r0, r5
 8016060:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 8016064:	310c      	adds	r1, #12
 8016066:	f7ff f903 	bl	8015270 <rcl_wait_set_add_subscription>
 801606a:	b140      	cbz	r0, 801607e <rcl_action_wait_set_add_action_client+0x96>
 801606c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801606e:	f7f8 fea7 	bl	800edc0 <rcutils_reset_error>
 8016072:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016078:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801607c:	4770      	bx	lr
 801607e:	6821      	ldr	r1, [r4, #0]
 8016080:	4628      	mov	r0, r5
 8016082:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 8016086:	3110      	adds	r1, #16
 8016088:	f7ff f8f2 	bl	8015270 <rcl_wait_set_add_subscription>
 801608c:	2800      	cmp	r0, #0
 801608e:	d1ed      	bne.n	801606c <rcl_action_wait_set_add_action_client+0x84>
 8016090:	b11f      	cbz	r7, 801609a <rcl_action_wait_set_add_action_client+0xb2>
 8016092:	6823      	ldr	r3, [r4, #0]
 8016094:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8016098:	603b      	str	r3, [r7, #0]
 801609a:	2e00      	cmp	r6, #0
 801609c:	d0e6      	beq.n	801606c <rcl_action_wait_set_add_action_client+0x84>
 801609e:	6823      	ldr	r3, [r4, #0]
 80160a0:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 80160a4:	6033      	str	r3, [r6, #0]
 80160a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080160a8 <rcl_action_client_wait_set_get_entities_ready>:
 80160a8:	2800      	cmp	r0, #0
 80160aa:	f000 8089 	beq.w	80161c0 <rcl_action_client_wait_set_get_entities_ready+0x118>
 80160ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80160b2:	460c      	mov	r4, r1
 80160b4:	2900      	cmp	r1, #0
 80160b6:	d079      	beq.n	80161ac <rcl_action_client_wait_set_get_entities_ready+0x104>
 80160b8:	4605      	mov	r5, r0
 80160ba:	6808      	ldr	r0, [r1, #0]
 80160bc:	2800      	cmp	r0, #0
 80160be:	d075      	beq.n	80161ac <rcl_action_client_wait_set_get_entities_ready+0x104>
 80160c0:	4616      	mov	r6, r2
 80160c2:	461f      	mov	r7, r3
 80160c4:	f7fd fce8 	bl	8013a98 <rcl_client_is_valid>
 80160c8:	2800      	cmp	r0, #0
 80160ca:	d06d      	beq.n	80161a8 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80160cc:	6820      	ldr	r0, [r4, #0]
 80160ce:	3004      	adds	r0, #4
 80160d0:	f7fd fce2 	bl	8013a98 <rcl_client_is_valid>
 80160d4:	2800      	cmp	r0, #0
 80160d6:	d067      	beq.n	80161a8 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80160d8:	6820      	ldr	r0, [r4, #0]
 80160da:	3008      	adds	r0, #8
 80160dc:	f7fd fcdc 	bl	8013a98 <rcl_client_is_valid>
 80160e0:	2800      	cmp	r0, #0
 80160e2:	d061      	beq.n	80161a8 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80160e4:	6820      	ldr	r0, [r4, #0]
 80160e6:	300c      	adds	r0, #12
 80160e8:	f7fe fc18 	bl	801491c <rcl_subscription_is_valid>
 80160ec:	2800      	cmp	r0, #0
 80160ee:	d05b      	beq.n	80161a8 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80160f0:	6820      	ldr	r0, [r4, #0]
 80160f2:	3010      	adds	r0, #16
 80160f4:	f7fe fc12 	bl	801491c <rcl_subscription_is_valid>
 80160f8:	2800      	cmp	r0, #0
 80160fa:	d055      	beq.n	80161a8 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80160fc:	2e00      	cmp	r6, #0
 80160fe:	d05c      	beq.n	80161ba <rcl_action_client_wait_set_get_entities_ready+0x112>
 8016100:	2f00      	cmp	r7, #0
 8016102:	d05a      	beq.n	80161ba <rcl_action_client_wait_set_get_entities_ready+0x112>
 8016104:	9b06      	ldr	r3, [sp, #24]
 8016106:	2b00      	cmp	r3, #0
 8016108:	d057      	beq.n	80161ba <rcl_action_client_wait_set_get_entities_ready+0x112>
 801610a:	9b07      	ldr	r3, [sp, #28]
 801610c:	2b00      	cmp	r3, #0
 801610e:	d054      	beq.n	80161ba <rcl_action_client_wait_set_get_entities_ready+0x112>
 8016110:	9b08      	ldr	r3, [sp, #32]
 8016112:	2b00      	cmp	r3, #0
 8016114:	d051      	beq.n	80161ba <rcl_action_client_wait_set_get_entities_ready+0x112>
 8016116:	6823      	ldr	r3, [r4, #0]
 8016118:	686a      	ldr	r2, [r5, #4]
 801611a:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 801611e:	428a      	cmp	r2, r1
 8016120:	d948      	bls.n	80161b4 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 8016122:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 8016126:	4282      	cmp	r2, r0
 8016128:	d944      	bls.n	80161b4 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 801612a:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 801612e:	69ea      	ldr	r2, [r5, #28]
 8016130:	42a2      	cmp	r2, r4
 8016132:	d93f      	bls.n	80161b4 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 8016134:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 8016138:	4562      	cmp	r2, ip
 801613a:	d93b      	bls.n	80161b4 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 801613c:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 8016140:	4572      	cmp	r2, lr
 8016142:	d937      	bls.n	80161b4 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 8016144:	69aa      	ldr	r2, [r5, #24]
 8016146:	682d      	ldr	r5, [r5, #0]
 8016148:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 801614c:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 8016150:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 8016154:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 8016158:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 801615c:	f103 0c0c 	add.w	ip, r3, #12
 8016160:	eba5 050c 	sub.w	r5, r5, ip
 8016164:	fab5 f585 	clz	r5, r5
 8016168:	096d      	lsrs	r5, r5, #5
 801616a:	7035      	strb	r5, [r6, #0]
 801616c:	f103 0510 	add.w	r5, r3, #16
 8016170:	1b64      	subs	r4, r4, r5
 8016172:	fab4 f484 	clz	r4, r4
 8016176:	0964      	lsrs	r4, r4, #5
 8016178:	703c      	strb	r4, [r7, #0]
 801617a:	eba3 0008 	sub.w	r0, r3, r8
 801617e:	1d1c      	adds	r4, r3, #4
 8016180:	3308      	adds	r3, #8
 8016182:	1ad3      	subs	r3, r2, r3
 8016184:	fab0 f080 	clz	r0, r0
 8016188:	9a06      	ldr	r2, [sp, #24]
 801618a:	0940      	lsrs	r0, r0, #5
 801618c:	1b09      	subs	r1, r1, r4
 801618e:	7010      	strb	r0, [r2, #0]
 8016190:	fab1 f181 	clz	r1, r1
 8016194:	9a07      	ldr	r2, [sp, #28]
 8016196:	0949      	lsrs	r1, r1, #5
 8016198:	7011      	strb	r1, [r2, #0]
 801619a:	fab3 f383 	clz	r3, r3
 801619e:	9a08      	ldr	r2, [sp, #32]
 80161a0:	095b      	lsrs	r3, r3, #5
 80161a2:	2000      	movs	r0, #0
 80161a4:	7013      	strb	r3, [r2, #0]
 80161a6:	e003      	b.n	80161b0 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80161a8:	f7f8 fe0a 	bl	800edc0 <rcutils_reset_error>
 80161ac:	f241 0006 	movw	r0, #4102	@ 0x1006
 80161b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80161b4:	2001      	movs	r0, #1
 80161b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80161ba:	200b      	movs	r0, #11
 80161bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80161c0:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80161c4:	4770      	bx	lr
 80161c6:	bf00      	nop

080161c8 <rcl_action_take_goal_request>:
 80161c8:	b3b0      	cbz	r0, 8016238 <rcl_action_take_goal_request+0x70>
 80161ca:	b570      	push	{r4, r5, r6, lr}
 80161cc:	4604      	mov	r4, r0
 80161ce:	6800      	ldr	r0, [r0, #0]
 80161d0:	b368      	cbz	r0, 801622e <rcl_action_take_goal_request+0x66>
 80161d2:	460d      	mov	r5, r1
 80161d4:	4616      	mov	r6, r2
 80161d6:	f7fe f9ef 	bl	80145b8 <rcl_service_is_valid>
 80161da:	b330      	cbz	r0, 801622a <rcl_action_take_goal_request+0x62>
 80161dc:	6820      	ldr	r0, [r4, #0]
 80161de:	3004      	adds	r0, #4
 80161e0:	f7fe f9ea 	bl	80145b8 <rcl_service_is_valid>
 80161e4:	b308      	cbz	r0, 801622a <rcl_action_take_goal_request+0x62>
 80161e6:	6820      	ldr	r0, [r4, #0]
 80161e8:	3008      	adds	r0, #8
 80161ea:	f7fe f9e5 	bl	80145b8 <rcl_service_is_valid>
 80161ee:	b1e0      	cbz	r0, 801622a <rcl_action_take_goal_request+0x62>
 80161f0:	6820      	ldr	r0, [r4, #0]
 80161f2:	300c      	adds	r0, #12
 80161f4:	f7f7 fe48 	bl	800de88 <rcl_publisher_is_valid>
 80161f8:	b1b8      	cbz	r0, 801622a <rcl_action_take_goal_request+0x62>
 80161fa:	6820      	ldr	r0, [r4, #0]
 80161fc:	3010      	adds	r0, #16
 80161fe:	f7f7 fe43 	bl	800de88 <rcl_publisher_is_valid>
 8016202:	b190      	cbz	r0, 801622a <rcl_action_take_goal_request+0x62>
 8016204:	b1b5      	cbz	r5, 8016234 <rcl_action_take_goal_request+0x6c>
 8016206:	b1ae      	cbz	r6, 8016234 <rcl_action_take_goal_request+0x6c>
 8016208:	6820      	ldr	r0, [r4, #0]
 801620a:	4632      	mov	r2, r6
 801620c:	4629      	mov	r1, r5
 801620e:	f7fe f953 	bl	80144b8 <rcl_take_request>
 8016212:	b148      	cbz	r0, 8016228 <rcl_action_take_goal_request+0x60>
 8016214:	280a      	cmp	r0, #10
 8016216:	d007      	beq.n	8016228 <rcl_action_take_goal_request+0x60>
 8016218:	f240 2259 	movw	r2, #601	@ 0x259
 801621c:	f241 0369 	movw	r3, #4201	@ 0x1069
 8016220:	4290      	cmp	r0, r2
 8016222:	bf0c      	ite	eq
 8016224:	4618      	moveq	r0, r3
 8016226:	2001      	movne	r0, #1
 8016228:	bd70      	pop	{r4, r5, r6, pc}
 801622a:	f7f8 fdc9 	bl	800edc0 <rcutils_reset_error>
 801622e:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016232:	bd70      	pop	{r4, r5, r6, pc}
 8016234:	200b      	movs	r0, #11
 8016236:	bd70      	pop	{r4, r5, r6, pc}
 8016238:	f241 0068 	movw	r0, #4200	@ 0x1068
 801623c:	4770      	bx	lr
 801623e:	bf00      	nop

08016240 <rcl_action_send_goal_response>:
 8016240:	b378      	cbz	r0, 80162a2 <rcl_action_send_goal_response+0x62>
 8016242:	b570      	push	{r4, r5, r6, lr}
 8016244:	4604      	mov	r4, r0
 8016246:	6800      	ldr	r0, [r0, #0]
 8016248:	b330      	cbz	r0, 8016298 <rcl_action_send_goal_response+0x58>
 801624a:	460d      	mov	r5, r1
 801624c:	4616      	mov	r6, r2
 801624e:	f7fe f9b3 	bl	80145b8 <rcl_service_is_valid>
 8016252:	b1f8      	cbz	r0, 8016294 <rcl_action_send_goal_response+0x54>
 8016254:	6820      	ldr	r0, [r4, #0]
 8016256:	3004      	adds	r0, #4
 8016258:	f7fe f9ae 	bl	80145b8 <rcl_service_is_valid>
 801625c:	b1d0      	cbz	r0, 8016294 <rcl_action_send_goal_response+0x54>
 801625e:	6820      	ldr	r0, [r4, #0]
 8016260:	3008      	adds	r0, #8
 8016262:	f7fe f9a9 	bl	80145b8 <rcl_service_is_valid>
 8016266:	b1a8      	cbz	r0, 8016294 <rcl_action_send_goal_response+0x54>
 8016268:	6820      	ldr	r0, [r4, #0]
 801626a:	300c      	adds	r0, #12
 801626c:	f7f7 fe0c 	bl	800de88 <rcl_publisher_is_valid>
 8016270:	b180      	cbz	r0, 8016294 <rcl_action_send_goal_response+0x54>
 8016272:	6820      	ldr	r0, [r4, #0]
 8016274:	3010      	adds	r0, #16
 8016276:	f7f7 fe07 	bl	800de88 <rcl_publisher_is_valid>
 801627a:	b158      	cbz	r0, 8016294 <rcl_action_send_goal_response+0x54>
 801627c:	b17d      	cbz	r5, 801629e <rcl_action_send_goal_response+0x5e>
 801627e:	b176      	cbz	r6, 801629e <rcl_action_send_goal_response+0x5e>
 8016280:	6820      	ldr	r0, [r4, #0]
 8016282:	4632      	mov	r2, r6
 8016284:	4629      	mov	r1, r5
 8016286:	f7fe f967 	bl	8014558 <rcl_send_response>
 801628a:	b110      	cbz	r0, 8016292 <rcl_action_send_goal_response+0x52>
 801628c:	2802      	cmp	r0, #2
 801628e:	bf18      	it	ne
 8016290:	2001      	movne	r0, #1
 8016292:	bd70      	pop	{r4, r5, r6, pc}
 8016294:	f7f8 fd94 	bl	800edc0 <rcutils_reset_error>
 8016298:	f241 0068 	movw	r0, #4200	@ 0x1068
 801629c:	bd70      	pop	{r4, r5, r6, pc}
 801629e:	200b      	movs	r0, #11
 80162a0:	bd70      	pop	{r4, r5, r6, pc}
 80162a2:	f241 0068 	movw	r0, #4200	@ 0x1068
 80162a6:	4770      	bx	lr

080162a8 <rcl_action_take_result_request>:
 80162a8:	2800      	cmp	r0, #0
 80162aa:	d037      	beq.n	801631c <rcl_action_take_result_request+0x74>
 80162ac:	b570      	push	{r4, r5, r6, lr}
 80162ae:	4604      	mov	r4, r0
 80162b0:	6800      	ldr	r0, [r0, #0]
 80162b2:	b370      	cbz	r0, 8016312 <rcl_action_take_result_request+0x6a>
 80162b4:	460d      	mov	r5, r1
 80162b6:	4616      	mov	r6, r2
 80162b8:	f7fe f97e 	bl	80145b8 <rcl_service_is_valid>
 80162bc:	b338      	cbz	r0, 801630e <rcl_action_take_result_request+0x66>
 80162be:	6820      	ldr	r0, [r4, #0]
 80162c0:	3004      	adds	r0, #4
 80162c2:	f7fe f979 	bl	80145b8 <rcl_service_is_valid>
 80162c6:	b310      	cbz	r0, 801630e <rcl_action_take_result_request+0x66>
 80162c8:	6820      	ldr	r0, [r4, #0]
 80162ca:	3008      	adds	r0, #8
 80162cc:	f7fe f974 	bl	80145b8 <rcl_service_is_valid>
 80162d0:	b1e8      	cbz	r0, 801630e <rcl_action_take_result_request+0x66>
 80162d2:	6820      	ldr	r0, [r4, #0]
 80162d4:	300c      	adds	r0, #12
 80162d6:	f7f7 fdd7 	bl	800de88 <rcl_publisher_is_valid>
 80162da:	b1c0      	cbz	r0, 801630e <rcl_action_take_result_request+0x66>
 80162dc:	6820      	ldr	r0, [r4, #0]
 80162de:	3010      	adds	r0, #16
 80162e0:	f7f7 fdd2 	bl	800de88 <rcl_publisher_is_valid>
 80162e4:	b198      	cbz	r0, 801630e <rcl_action_take_result_request+0x66>
 80162e6:	b1bd      	cbz	r5, 8016318 <rcl_action_take_result_request+0x70>
 80162e8:	b1b6      	cbz	r6, 8016318 <rcl_action_take_result_request+0x70>
 80162ea:	6820      	ldr	r0, [r4, #0]
 80162ec:	4632      	mov	r2, r6
 80162ee:	4629      	mov	r1, r5
 80162f0:	3008      	adds	r0, #8
 80162f2:	f7fe f8e1 	bl	80144b8 <rcl_take_request>
 80162f6:	b148      	cbz	r0, 801630c <rcl_action_take_result_request+0x64>
 80162f8:	280a      	cmp	r0, #10
 80162fa:	d007      	beq.n	801630c <rcl_action_take_result_request+0x64>
 80162fc:	f240 2259 	movw	r2, #601	@ 0x259
 8016300:	f241 0369 	movw	r3, #4201	@ 0x1069
 8016304:	4290      	cmp	r0, r2
 8016306:	bf0c      	ite	eq
 8016308:	4618      	moveq	r0, r3
 801630a:	2001      	movne	r0, #1
 801630c:	bd70      	pop	{r4, r5, r6, pc}
 801630e:	f7f8 fd57 	bl	800edc0 <rcutils_reset_error>
 8016312:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016316:	bd70      	pop	{r4, r5, r6, pc}
 8016318:	200b      	movs	r0, #11
 801631a:	bd70      	pop	{r4, r5, r6, pc}
 801631c:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016320:	4770      	bx	lr
 8016322:	bf00      	nop

08016324 <rcl_action_take_cancel_request>:
 8016324:	2800      	cmp	r0, #0
 8016326:	d037      	beq.n	8016398 <rcl_action_take_cancel_request+0x74>
 8016328:	b570      	push	{r4, r5, r6, lr}
 801632a:	4604      	mov	r4, r0
 801632c:	6800      	ldr	r0, [r0, #0]
 801632e:	b370      	cbz	r0, 801638e <rcl_action_take_cancel_request+0x6a>
 8016330:	460d      	mov	r5, r1
 8016332:	4616      	mov	r6, r2
 8016334:	f7fe f940 	bl	80145b8 <rcl_service_is_valid>
 8016338:	b338      	cbz	r0, 801638a <rcl_action_take_cancel_request+0x66>
 801633a:	6820      	ldr	r0, [r4, #0]
 801633c:	3004      	adds	r0, #4
 801633e:	f7fe f93b 	bl	80145b8 <rcl_service_is_valid>
 8016342:	b310      	cbz	r0, 801638a <rcl_action_take_cancel_request+0x66>
 8016344:	6820      	ldr	r0, [r4, #0]
 8016346:	3008      	adds	r0, #8
 8016348:	f7fe f936 	bl	80145b8 <rcl_service_is_valid>
 801634c:	b1e8      	cbz	r0, 801638a <rcl_action_take_cancel_request+0x66>
 801634e:	6820      	ldr	r0, [r4, #0]
 8016350:	300c      	adds	r0, #12
 8016352:	f7f7 fd99 	bl	800de88 <rcl_publisher_is_valid>
 8016356:	b1c0      	cbz	r0, 801638a <rcl_action_take_cancel_request+0x66>
 8016358:	6820      	ldr	r0, [r4, #0]
 801635a:	3010      	adds	r0, #16
 801635c:	f7f7 fd94 	bl	800de88 <rcl_publisher_is_valid>
 8016360:	b198      	cbz	r0, 801638a <rcl_action_take_cancel_request+0x66>
 8016362:	b1bd      	cbz	r5, 8016394 <rcl_action_take_cancel_request+0x70>
 8016364:	b1b6      	cbz	r6, 8016394 <rcl_action_take_cancel_request+0x70>
 8016366:	6820      	ldr	r0, [r4, #0]
 8016368:	4632      	mov	r2, r6
 801636a:	4629      	mov	r1, r5
 801636c:	3004      	adds	r0, #4
 801636e:	f7fe f8a3 	bl	80144b8 <rcl_take_request>
 8016372:	b148      	cbz	r0, 8016388 <rcl_action_take_cancel_request+0x64>
 8016374:	280a      	cmp	r0, #10
 8016376:	d007      	beq.n	8016388 <rcl_action_take_cancel_request+0x64>
 8016378:	f240 2259 	movw	r2, #601	@ 0x259
 801637c:	f241 0369 	movw	r3, #4201	@ 0x1069
 8016380:	4290      	cmp	r0, r2
 8016382:	bf0c      	ite	eq
 8016384:	4618      	moveq	r0, r3
 8016386:	2001      	movne	r0, #1
 8016388:	bd70      	pop	{r4, r5, r6, pc}
 801638a:	f7f8 fd19 	bl	800edc0 <rcutils_reset_error>
 801638e:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016392:	bd70      	pop	{r4, r5, r6, pc}
 8016394:	200b      	movs	r0, #11
 8016396:	bd70      	pop	{r4, r5, r6, pc}
 8016398:	f241 0068 	movw	r0, #4200	@ 0x1068
 801639c:	4770      	bx	lr
 801639e:	bf00      	nop

080163a0 <rcl_action_send_cancel_response>:
 80163a0:	b380      	cbz	r0, 8016404 <rcl_action_send_cancel_response+0x64>
 80163a2:	b570      	push	{r4, r5, r6, lr}
 80163a4:	4604      	mov	r4, r0
 80163a6:	6800      	ldr	r0, [r0, #0]
 80163a8:	b338      	cbz	r0, 80163fa <rcl_action_send_cancel_response+0x5a>
 80163aa:	460d      	mov	r5, r1
 80163ac:	4616      	mov	r6, r2
 80163ae:	f7fe f903 	bl	80145b8 <rcl_service_is_valid>
 80163b2:	b300      	cbz	r0, 80163f6 <rcl_action_send_cancel_response+0x56>
 80163b4:	6820      	ldr	r0, [r4, #0]
 80163b6:	3004      	adds	r0, #4
 80163b8:	f7fe f8fe 	bl	80145b8 <rcl_service_is_valid>
 80163bc:	b1d8      	cbz	r0, 80163f6 <rcl_action_send_cancel_response+0x56>
 80163be:	6820      	ldr	r0, [r4, #0]
 80163c0:	3008      	adds	r0, #8
 80163c2:	f7fe f8f9 	bl	80145b8 <rcl_service_is_valid>
 80163c6:	b1b0      	cbz	r0, 80163f6 <rcl_action_send_cancel_response+0x56>
 80163c8:	6820      	ldr	r0, [r4, #0]
 80163ca:	300c      	adds	r0, #12
 80163cc:	f7f7 fd5c 	bl	800de88 <rcl_publisher_is_valid>
 80163d0:	b188      	cbz	r0, 80163f6 <rcl_action_send_cancel_response+0x56>
 80163d2:	6820      	ldr	r0, [r4, #0]
 80163d4:	3010      	adds	r0, #16
 80163d6:	f7f7 fd57 	bl	800de88 <rcl_publisher_is_valid>
 80163da:	b160      	cbz	r0, 80163f6 <rcl_action_send_cancel_response+0x56>
 80163dc:	b185      	cbz	r5, 8016400 <rcl_action_send_cancel_response+0x60>
 80163de:	b17e      	cbz	r6, 8016400 <rcl_action_send_cancel_response+0x60>
 80163e0:	6820      	ldr	r0, [r4, #0]
 80163e2:	4632      	mov	r2, r6
 80163e4:	4629      	mov	r1, r5
 80163e6:	3004      	adds	r0, #4
 80163e8:	f7fe f8b6 	bl	8014558 <rcl_send_response>
 80163ec:	b110      	cbz	r0, 80163f4 <rcl_action_send_cancel_response+0x54>
 80163ee:	2802      	cmp	r0, #2
 80163f0:	bf18      	it	ne
 80163f2:	2001      	movne	r0, #1
 80163f4:	bd70      	pop	{r4, r5, r6, pc}
 80163f6:	f7f8 fce3 	bl	800edc0 <rcutils_reset_error>
 80163fa:	f241 0068 	movw	r0, #4200	@ 0x1068
 80163fe:	bd70      	pop	{r4, r5, r6, pc}
 8016400:	200b      	movs	r0, #11
 8016402:	bd70      	pop	{r4, r5, r6, pc}
 8016404:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016408:	4770      	bx	lr
 801640a:	bf00      	nop

0801640c <rcl_action_wait_set_add_action_server>:
 801640c:	2800      	cmp	r0, #0
 801640e:	d04a      	beq.n	80164a6 <rcl_action_wait_set_add_action_server+0x9a>
 8016410:	b570      	push	{r4, r5, r6, lr}
 8016412:	460c      	mov	r4, r1
 8016414:	2900      	cmp	r1, #0
 8016416:	d043      	beq.n	80164a0 <rcl_action_wait_set_add_action_server+0x94>
 8016418:	4605      	mov	r5, r0
 801641a:	6808      	ldr	r0, [r1, #0]
 801641c:	2800      	cmp	r0, #0
 801641e:	d03f      	beq.n	80164a0 <rcl_action_wait_set_add_action_server+0x94>
 8016420:	4616      	mov	r6, r2
 8016422:	f7fe f8c9 	bl	80145b8 <rcl_service_is_valid>
 8016426:	2800      	cmp	r0, #0
 8016428:	d038      	beq.n	801649c <rcl_action_wait_set_add_action_server+0x90>
 801642a:	6820      	ldr	r0, [r4, #0]
 801642c:	3004      	adds	r0, #4
 801642e:	f7fe f8c3 	bl	80145b8 <rcl_service_is_valid>
 8016432:	b398      	cbz	r0, 801649c <rcl_action_wait_set_add_action_server+0x90>
 8016434:	6820      	ldr	r0, [r4, #0]
 8016436:	3008      	adds	r0, #8
 8016438:	f7fe f8be 	bl	80145b8 <rcl_service_is_valid>
 801643c:	b370      	cbz	r0, 801649c <rcl_action_wait_set_add_action_server+0x90>
 801643e:	6820      	ldr	r0, [r4, #0]
 8016440:	300c      	adds	r0, #12
 8016442:	f7f7 fd3b 	bl	800debc <rcl_publisher_is_valid_except_context>
 8016446:	b348      	cbz	r0, 801649c <rcl_action_wait_set_add_action_server+0x90>
 8016448:	6820      	ldr	r0, [r4, #0]
 801644a:	3010      	adds	r0, #16
 801644c:	f7f7 fd36 	bl	800debc <rcl_publisher_is_valid_except_context>
 8016450:	b320      	cbz	r0, 801649c <rcl_action_wait_set_add_action_server+0x90>
 8016452:	6821      	ldr	r1, [r4, #0]
 8016454:	4628      	mov	r0, r5
 8016456:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 801645a:	f7ff fa8b 	bl	8015974 <rcl_wait_set_add_service>
 801645e:	b9e0      	cbnz	r0, 801649a <rcl_action_wait_set_add_action_server+0x8e>
 8016460:	6821      	ldr	r1, [r4, #0]
 8016462:	4628      	mov	r0, r5
 8016464:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 8016468:	3104      	adds	r1, #4
 801646a:	f7ff fa83 	bl	8015974 <rcl_wait_set_add_service>
 801646e:	b9a0      	cbnz	r0, 801649a <rcl_action_wait_set_add_action_server+0x8e>
 8016470:	6821      	ldr	r1, [r4, #0]
 8016472:	4628      	mov	r0, r5
 8016474:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 8016478:	3108      	adds	r1, #8
 801647a:	f7ff fa7b 	bl	8015974 <rcl_wait_set_add_service>
 801647e:	b960      	cbnz	r0, 801649a <rcl_action_wait_set_add_action_server+0x8e>
 8016480:	6821      	ldr	r1, [r4, #0]
 8016482:	4628      	mov	r0, r5
 8016484:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8016488:	3114      	adds	r1, #20
 801648a:	f7ff fa17 	bl	80158bc <rcl_wait_set_add_timer>
 801648e:	b920      	cbnz	r0, 801649a <rcl_action_wait_set_add_action_server+0x8e>
 8016490:	b11e      	cbz	r6, 801649a <rcl_action_wait_set_add_action_server+0x8e>
 8016492:	6823      	ldr	r3, [r4, #0]
 8016494:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8016498:	6033      	str	r3, [r6, #0]
 801649a:	bd70      	pop	{r4, r5, r6, pc}
 801649c:	f7f8 fc90 	bl	800edc0 <rcutils_reset_error>
 80164a0:	f241 0068 	movw	r0, #4200	@ 0x1068
 80164a4:	bd70      	pop	{r4, r5, r6, pc}
 80164a6:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80164aa:	4770      	bx	lr

080164ac <rcl_action_server_wait_set_get_entities_ready>:
 80164ac:	2800      	cmp	r0, #0
 80164ae:	d060      	beq.n	8016572 <rcl_action_server_wait_set_get_entities_ready+0xc6>
 80164b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80164b2:	460c      	mov	r4, r1
 80164b4:	2900      	cmp	r1, #0
 80164b6:	d057      	beq.n	8016568 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 80164b8:	4605      	mov	r5, r0
 80164ba:	6808      	ldr	r0, [r1, #0]
 80164bc:	2800      	cmp	r0, #0
 80164be:	d053      	beq.n	8016568 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 80164c0:	4616      	mov	r6, r2
 80164c2:	461f      	mov	r7, r3
 80164c4:	f7fe f878 	bl	80145b8 <rcl_service_is_valid>
 80164c8:	2800      	cmp	r0, #0
 80164ca:	d04b      	beq.n	8016564 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 80164cc:	6820      	ldr	r0, [r4, #0]
 80164ce:	3004      	adds	r0, #4
 80164d0:	f7fe f872 	bl	80145b8 <rcl_service_is_valid>
 80164d4:	2800      	cmp	r0, #0
 80164d6:	d045      	beq.n	8016564 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 80164d8:	6820      	ldr	r0, [r4, #0]
 80164da:	3008      	adds	r0, #8
 80164dc:	f7fe f86c 	bl	80145b8 <rcl_service_is_valid>
 80164e0:	2800      	cmp	r0, #0
 80164e2:	d03f      	beq.n	8016564 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 80164e4:	6820      	ldr	r0, [r4, #0]
 80164e6:	300c      	adds	r0, #12
 80164e8:	f7f7 fce8 	bl	800debc <rcl_publisher_is_valid_except_context>
 80164ec:	2800      	cmp	r0, #0
 80164ee:	d039      	beq.n	8016564 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 80164f0:	6820      	ldr	r0, [r4, #0]
 80164f2:	3010      	adds	r0, #16
 80164f4:	f7f7 fce2 	bl	800debc <rcl_publisher_is_valid_except_context>
 80164f8:	b3a0      	cbz	r0, 8016564 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 80164fa:	b3c6      	cbz	r6, 801656e <rcl_action_server_wait_set_get_entities_ready+0xc2>
 80164fc:	b3bf      	cbz	r7, 801656e <rcl_action_server_wait_set_get_entities_ready+0xc2>
 80164fe:	9b06      	ldr	r3, [sp, #24]
 8016500:	b3ab      	cbz	r3, 801656e <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016502:	9b07      	ldr	r3, [sp, #28]
 8016504:	b39b      	cbz	r3, 801656e <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016506:	6823      	ldr	r3, [r4, #0]
 8016508:	692a      	ldr	r2, [r5, #16]
 801650a:	6a2c      	ldr	r4, [r5, #32]
 801650c:	f8d3 11e0 	ldr.w	r1, [r3, #480]	@ 0x1e0
 8016510:	f8d3 51e8 	ldr.w	r5, [r3, #488]	@ 0x1e8
 8016514:	f854 0021 	ldr.w	r0, [r4, r1, lsl #2]
 8016518:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 801651c:	f8d3 11e4 	ldr.w	r1, [r3, #484]	@ 0x1e4
 8016520:	f8d3 51dc 	ldr.w	r5, [r3, #476]	@ 0x1dc
 8016524:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8016528:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 801652c:	1ae4      	subs	r4, r4, r3
 801652e:	fab4 f484 	clz	r4, r4
 8016532:	0964      	lsrs	r4, r4, #5
 8016534:	7034      	strb	r4, [r6, #0]
 8016536:	1d1c      	adds	r4, r3, #4
 8016538:	1b00      	subs	r0, r0, r4
 801653a:	fab0 f080 	clz	r0, r0
 801653e:	0940      	lsrs	r0, r0, #5
 8016540:	7038      	strb	r0, [r7, #0]
 8016542:	f103 0008 	add.w	r0, r3, #8
 8016546:	1a09      	subs	r1, r1, r0
 8016548:	3314      	adds	r3, #20
 801654a:	1ad3      	subs	r3, r2, r3
 801654c:	fab1 f181 	clz	r1, r1
 8016550:	9a06      	ldr	r2, [sp, #24]
 8016552:	0949      	lsrs	r1, r1, #5
 8016554:	7011      	strb	r1, [r2, #0]
 8016556:	fab3 f383 	clz	r3, r3
 801655a:	9a07      	ldr	r2, [sp, #28]
 801655c:	095b      	lsrs	r3, r3, #5
 801655e:	2000      	movs	r0, #0
 8016560:	7013      	strb	r3, [r2, #0]
 8016562:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016564:	f7f8 fc2c 	bl	800edc0 <rcutils_reset_error>
 8016568:	f241 0068 	movw	r0, #4200	@ 0x1068
 801656c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801656e:	200b      	movs	r0, #11
 8016570:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016572:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016576:	4770      	bx	lr

08016578 <_execute_event_handler>:
 8016578:	2002      	movs	r0, #2
 801657a:	4770      	bx	lr

0801657c <_cancel_goal_event_handler>:
 801657c:	2003      	movs	r0, #3
 801657e:	4770      	bx	lr

08016580 <_succeed_event_handler>:
 8016580:	2004      	movs	r0, #4
 8016582:	4770      	bx	lr

08016584 <_abort_event_handler>:
 8016584:	2006      	movs	r0, #6
 8016586:	4770      	bx	lr

08016588 <_canceled_event_handler>:
 8016588:	2005      	movs	r0, #5
 801658a:	4770      	bx	lr

0801658c <rcl_action_transition_goal_state>:
 801658c:	fa5f fc80 	uxtb.w	ip, r0
 8016590:	f1bc 0f06 	cmp.w	ip, #6
 8016594:	d80c      	bhi.n	80165b0 <rcl_action_transition_goal_state+0x24>
 8016596:	2904      	cmp	r1, #4
 8016598:	d80a      	bhi.n	80165b0 <rcl_action_transition_goal_state+0x24>
 801659a:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 801659e:	b410      	push	{r4}
 80165a0:	440b      	add	r3, r1
 80165a2:	4c06      	ldr	r4, [pc, #24]	@ (80165bc <rcl_action_transition_goal_state+0x30>)
 80165a4:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80165a8:	b123      	cbz	r3, 80165b4 <rcl_action_transition_goal_state+0x28>
 80165aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80165ae:	4718      	bx	r3
 80165b0:	2000      	movs	r0, #0
 80165b2:	4770      	bx	lr
 80165b4:	2000      	movs	r0, #0
 80165b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80165ba:	4770      	bx	lr
 80165bc:	0801fc30 	.word	0x0801fc30

080165c0 <rcl_action_get_zero_initialized_cancel_response>:
 80165c0:	b510      	push	{r4, lr}
 80165c2:	4c07      	ldr	r4, [pc, #28]	@ (80165e0 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 80165c4:	4686      	mov	lr, r0
 80165c6:	4684      	mov	ip, r0
 80165c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80165ca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80165ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80165d0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80165d4:	6823      	ldr	r3, [r4, #0]
 80165d6:	f8cc 3000 	str.w	r3, [ip]
 80165da:	4670      	mov	r0, lr
 80165dc:	bd10      	pop	{r4, pc}
 80165de:	bf00      	nop
 80165e0:	0801fcbc 	.word	0x0801fcbc

080165e4 <rclc_action_send_result_request>:
 80165e4:	b1d0      	cbz	r0, 801661c <rclc_action_send_result_request+0x38>
 80165e6:	b500      	push	{lr}
 80165e8:	4684      	mov	ip, r0
 80165ea:	b087      	sub	sp, #28
 80165ec:	f8d0 0009 	ldr.w	r0, [r0, #9]
 80165f0:	f8dc 100d 	ldr.w	r1, [ip, #13]
 80165f4:	f8dc 2011 	ldr.w	r2, [ip, #17]
 80165f8:	f8dc 3015 	ldr.w	r3, [ip, #21]
 80165fc:	f10d 0e08 	add.w	lr, sp, #8
 8016600:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016604:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8016608:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 801660c:	a902      	add	r1, sp, #8
 801660e:	3010      	adds	r0, #16
 8016610:	f7ff fbfa 	bl	8015e08 <rcl_action_send_result_request>
 8016614:	b920      	cbnz	r0, 8016620 <rclc_action_send_result_request+0x3c>
 8016616:	b007      	add	sp, #28
 8016618:	f85d fb04 	ldr.w	pc, [sp], #4
 801661c:	200b      	movs	r0, #11
 801661e:	4770      	bx	lr
 8016620:	9001      	str	r0, [sp, #4]
 8016622:	f7f8 fbcd 	bl	800edc0 <rcutils_reset_error>
 8016626:	9801      	ldr	r0, [sp, #4]
 8016628:	b007      	add	sp, #28
 801662a:	f85d fb04 	ldr.w	pc, [sp], #4
 801662e:	bf00      	nop

08016630 <rclc_action_take_goal_handle>:
 8016630:	4603      	mov	r3, r0
 8016632:	b158      	cbz	r0, 801664c <rclc_action_take_goal_handle+0x1c>
 8016634:	6880      	ldr	r0, [r0, #8]
 8016636:	b148      	cbz	r0, 801664c <rclc_action_take_goal_handle+0x1c>
 8016638:	6801      	ldr	r1, [r0, #0]
 801663a:	6099      	str	r1, [r3, #8]
 801663c:	2200      	movs	r2, #0
 801663e:	7202      	strb	r2, [r0, #8]
 8016640:	68d9      	ldr	r1, [r3, #12]
 8016642:	6001      	str	r1, [r0, #0]
 8016644:	6202      	str	r2, [r0, #32]
 8016646:	8482      	strh	r2, [r0, #36]	@ 0x24
 8016648:	60d8      	str	r0, [r3, #12]
 801664a:	4770      	bx	lr
 801664c:	4770      	bx	lr
 801664e:	bf00      	nop

08016650 <rclc_action_remove_used_goal_handle>:
 8016650:	b180      	cbz	r0, 8016674 <rclc_action_remove_used_goal_handle+0x24>
 8016652:	b179      	cbz	r1, 8016674 <rclc_action_remove_used_goal_handle+0x24>
 8016654:	68c3      	ldr	r3, [r0, #12]
 8016656:	4299      	cmp	r1, r3
 8016658:	d00d      	beq.n	8016676 <rclc_action_remove_used_goal_handle+0x26>
 801665a:	b12b      	cbz	r3, 8016668 <rclc_action_remove_used_goal_handle+0x18>
 801665c:	681a      	ldr	r2, [r3, #0]
 801665e:	4291      	cmp	r1, r2
 8016660:	d003      	beq.n	801666a <rclc_action_remove_used_goal_handle+0x1a>
 8016662:	4613      	mov	r3, r2
 8016664:	2b00      	cmp	r3, #0
 8016666:	d1f9      	bne.n	801665c <rclc_action_remove_used_goal_handle+0xc>
 8016668:	4770      	bx	lr
 801666a:	680a      	ldr	r2, [r1, #0]
 801666c:	601a      	str	r2, [r3, #0]
 801666e:	6883      	ldr	r3, [r0, #8]
 8016670:	600b      	str	r3, [r1, #0]
 8016672:	6081      	str	r1, [r0, #8]
 8016674:	4770      	bx	lr
 8016676:	680b      	ldr	r3, [r1, #0]
 8016678:	60c3      	str	r3, [r0, #12]
 801667a:	e7f8      	b.n	801666e <rclc_action_remove_used_goal_handle+0x1e>

0801667c <rclc_action_find_goal_handle_by_uuid>:
 801667c:	b538      	push	{r3, r4, r5, lr}
 801667e:	b180      	cbz	r0, 80166a2 <rclc_action_find_goal_handle_by_uuid+0x26>
 8016680:	460d      	mov	r5, r1
 8016682:	b181      	cbz	r1, 80166a6 <rclc_action_find_goal_handle_by_uuid+0x2a>
 8016684:	68c4      	ldr	r4, [r0, #12]
 8016686:	b914      	cbnz	r4, 801668e <rclc_action_find_goal_handle_by_uuid+0x12>
 8016688:	e009      	b.n	801669e <rclc_action_find_goal_handle_by_uuid+0x22>
 801668a:	6824      	ldr	r4, [r4, #0]
 801668c:	b13c      	cbz	r4, 801669e <rclc_action_find_goal_handle_by_uuid+0x22>
 801668e:	2210      	movs	r2, #16
 8016690:	4629      	mov	r1, r5
 8016692:	f104 0009 	add.w	r0, r4, #9
 8016696:	f005 fec1 	bl	801c41c <memcmp>
 801669a:	2800      	cmp	r0, #0
 801669c:	d1f5      	bne.n	801668a <rclc_action_find_goal_handle_by_uuid+0xe>
 801669e:	4620      	mov	r0, r4
 80166a0:	bd38      	pop	{r3, r4, r5, pc}
 80166a2:	4604      	mov	r4, r0
 80166a4:	e7fb      	b.n	801669e <rclc_action_find_goal_handle_by_uuid+0x22>
 80166a6:	460c      	mov	r4, r1
 80166a8:	e7f9      	b.n	801669e <rclc_action_find_goal_handle_by_uuid+0x22>
 80166aa:	bf00      	nop

080166ac <rclc_action_find_first_handle_by_status>:
 80166ac:	b140      	cbz	r0, 80166c0 <rclc_action_find_first_handle_by_status+0x14>
 80166ae:	68c0      	ldr	r0, [r0, #12]
 80166b0:	b910      	cbnz	r0, 80166b8 <rclc_action_find_first_handle_by_status+0xc>
 80166b2:	e005      	b.n	80166c0 <rclc_action_find_first_handle_by_status+0x14>
 80166b4:	6800      	ldr	r0, [r0, #0]
 80166b6:	b118      	cbz	r0, 80166c0 <rclc_action_find_first_handle_by_status+0x14>
 80166b8:	f990 3008 	ldrsb.w	r3, [r0, #8]
 80166bc:	428b      	cmp	r3, r1
 80166be:	d1f9      	bne.n	80166b4 <rclc_action_find_first_handle_by_status+0x8>
 80166c0:	4770      	bx	lr
 80166c2:	bf00      	nop

080166c4 <rclc_action_find_first_terminated_handle>:
 80166c4:	b140      	cbz	r0, 80166d8 <rclc_action_find_first_terminated_handle+0x14>
 80166c6:	68c0      	ldr	r0, [r0, #12]
 80166c8:	b910      	cbnz	r0, 80166d0 <rclc_action_find_first_terminated_handle+0xc>
 80166ca:	e005      	b.n	80166d8 <rclc_action_find_first_terminated_handle+0x14>
 80166cc:	6800      	ldr	r0, [r0, #0]
 80166ce:	b118      	cbz	r0, 80166d8 <rclc_action_find_first_terminated_handle+0x14>
 80166d0:	f990 3008 	ldrsb.w	r3, [r0, #8]
 80166d4:	2b03      	cmp	r3, #3
 80166d6:	ddf9      	ble.n	80166cc <rclc_action_find_first_terminated_handle+0x8>
 80166d8:	4770      	bx	lr
 80166da:	bf00      	nop

080166dc <rclc_action_find_handle_by_goal_request_sequence_number>:
 80166dc:	b170      	cbz	r0, 80166fc <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 80166de:	68c0      	ldr	r0, [r0, #12]
 80166e0:	b160      	cbz	r0, 80166fc <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 80166e2:	b410      	push	{r4}
 80166e4:	e001      	b.n	80166ea <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 80166e6:	6800      	ldr	r0, [r0, #0]
 80166e8:	b128      	cbz	r0, 80166f6 <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 80166ea:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 80166ee:	4299      	cmp	r1, r3
 80166f0:	bf08      	it	eq
 80166f2:	4294      	cmpeq	r4, r2
 80166f4:	d1f7      	bne.n	80166e6 <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 80166f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80166fa:	4770      	bx	lr
 80166fc:	4770      	bx	lr
 80166fe:	bf00      	nop

08016700 <rclc_action_find_handle_by_result_request_sequence_number>:
 8016700:	b170      	cbz	r0, 8016720 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8016702:	68c0      	ldr	r0, [r0, #12]
 8016704:	b160      	cbz	r0, 8016720 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8016706:	b410      	push	{r4}
 8016708:	e001      	b.n	801670e <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 801670a:	6800      	ldr	r0, [r0, #0]
 801670c:	b128      	cbz	r0, 801671a <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 801670e:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 8016712:	4299      	cmp	r1, r3
 8016714:	bf08      	it	eq
 8016716:	4294      	cmpeq	r4, r2
 8016718:	d1f7      	bne.n	801670a <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 801671a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801671e:	4770      	bx	lr
 8016720:	4770      	bx	lr
 8016722:	bf00      	nop

08016724 <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8016724:	b170      	cbz	r0, 8016744 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8016726:	68c0      	ldr	r0, [r0, #12]
 8016728:	b160      	cbz	r0, 8016744 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 801672a:	b410      	push	{r4}
 801672c:	e001      	b.n	8016732 <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 801672e:	6800      	ldr	r0, [r0, #0]
 8016730:	b128      	cbz	r0, 801673e <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8016732:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 8016736:	4299      	cmp	r1, r3
 8016738:	bf08      	it	eq
 801673a:	4294      	cmpeq	r4, r2
 801673c:	d1f7      	bne.n	801672e <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 801673e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016742:	4770      	bx	lr
 8016744:	4770      	bx	lr
 8016746:	bf00      	nop

08016748 <rclc_action_find_first_handle_with_goal_response>:
 8016748:	b140      	cbz	r0, 801675c <rclc_action_find_first_handle_with_goal_response+0x14>
 801674a:	68c0      	ldr	r0, [r0, #12]
 801674c:	b910      	cbnz	r0, 8016754 <rclc_action_find_first_handle_with_goal_response+0xc>
 801674e:	e005      	b.n	801675c <rclc_action_find_first_handle_with_goal_response+0x14>
 8016750:	6800      	ldr	r0, [r0, #0]
 8016752:	b118      	cbz	r0, 801675c <rclc_action_find_first_handle_with_goal_response+0x14>
 8016754:	f890 3020 	ldrb.w	r3, [r0, #32]
 8016758:	2b00      	cmp	r3, #0
 801675a:	d0f9      	beq.n	8016750 <rclc_action_find_first_handle_with_goal_response+0x8>
 801675c:	4770      	bx	lr
 801675e:	bf00      	nop

08016760 <rclc_action_find_first_handle_with_result_response>:
 8016760:	b140      	cbz	r0, 8016774 <rclc_action_find_first_handle_with_result_response+0x14>
 8016762:	68c0      	ldr	r0, [r0, #12]
 8016764:	b910      	cbnz	r0, 801676c <rclc_action_find_first_handle_with_result_response+0xc>
 8016766:	e005      	b.n	8016774 <rclc_action_find_first_handle_with_result_response+0x14>
 8016768:	6800      	ldr	r0, [r0, #0]
 801676a:	b118      	cbz	r0, 8016774 <rclc_action_find_first_handle_with_result_response+0x14>
 801676c:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8016770:	2b00      	cmp	r3, #0
 8016772:	d0f9      	beq.n	8016768 <rclc_action_find_first_handle_with_result_response+0x8>
 8016774:	4770      	bx	lr
 8016776:	bf00      	nop

08016778 <rclc_action_server_response_goal_request>:
 8016778:	b198      	cbz	r0, 80167a2 <rclc_action_server_response_goal_request+0x2a>
 801677a:	b510      	push	{r4, lr}
 801677c:	6844      	ldr	r4, [r0, #4]
 801677e:	b086      	sub	sp, #24
 8016780:	2200      	movs	r2, #0
 8016782:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8016786:	460b      	mov	r3, r1
 8016788:	9205      	str	r2, [sp, #20]
 801678a:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 801678e:	aa03      	add	r2, sp, #12
 8016790:	f104 0010 	add.w	r0, r4, #16
 8016794:	f88d 300c 	strb.w	r3, [sp, #12]
 8016798:	f7ff fd52 	bl	8016240 <rcl_action_send_goal_response>
 801679c:	b918      	cbnz	r0, 80167a6 <rclc_action_server_response_goal_request+0x2e>
 801679e:	b006      	add	sp, #24
 80167a0:	bd10      	pop	{r4, pc}
 80167a2:	200b      	movs	r0, #11
 80167a4:	4770      	bx	lr
 80167a6:	9001      	str	r0, [sp, #4]
 80167a8:	f7f8 fb0a 	bl	800edc0 <rcutils_reset_error>
 80167ac:	9801      	ldr	r0, [sp, #4]
 80167ae:	b006      	add	sp, #24
 80167b0:	bd10      	pop	{r4, pc}
 80167b2:	bf00      	nop
 80167b4:	0000      	movs	r0, r0
	...

080167b8 <rclc_action_server_goal_cancel_accept>:
 80167b8:	b310      	cbz	r0, 8016800 <rclc_action_server_goal_cancel_accept+0x48>
 80167ba:	b510      	push	{r4, lr}
 80167bc:	b090      	sub	sp, #64	@ 0x40
 80167be:	4604      	mov	r4, r0
 80167c0:	a806      	add	r0, sp, #24
 80167c2:	f7ff fefd 	bl	80165c0 <rcl_action_get_zero_initialized_cancel_response>
 80167c6:	2300      	movs	r3, #0
 80167c8:	f8d4 0009 	ldr.w	r0, [r4, #9]
 80167cc:	f8d4 100d 	ldr.w	r1, [r4, #13]
 80167d0:	f8d4 2011 	ldr.w	r2, [r4, #17]
 80167d4:	f88d 3018 	strb.w	r3, [sp, #24]
 80167d8:	f8d4 3015 	ldr.w	r3, [r4, #21]
 80167dc:	f8cd d01c 	str.w	sp, [sp, #28]
 80167e0:	46ec      	mov	ip, sp
 80167e2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80167e6:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8016808 <rclc_action_server_goal_cancel_accept+0x50>
 80167ea:	6860      	ldr	r0, [r4, #4]
 80167ec:	aa06      	add	r2, sp, #24
 80167ee:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 80167f2:	3010      	adds	r0, #16
 80167f4:	ed8d 7b08 	vstr	d7, [sp, #32]
 80167f8:	f7ff fdd2 	bl	80163a0 <rcl_action_send_cancel_response>
 80167fc:	b010      	add	sp, #64	@ 0x40
 80167fe:	bd10      	pop	{r4, pc}
 8016800:	200b      	movs	r0, #11
 8016802:	4770      	bx	lr
 8016804:	f3af 8000 	nop.w
 8016808:	00000001 	.word	0x00000001
 801680c:	00000001 	.word	0x00000001

08016810 <rclc_action_server_goal_cancel_reject>:
 8016810:	b082      	sub	sp, #8
 8016812:	b530      	push	{r4, r5, lr}
 8016814:	b08b      	sub	sp, #44	@ 0x2c
 8016816:	ac0e      	add	r4, sp, #56	@ 0x38
 8016818:	e884 000c 	stmia.w	r4, {r2, r3}
 801681c:	b188      	cbz	r0, 8016842 <rclc_action_server_goal_cancel_reject+0x32>
 801681e:	4604      	mov	r4, r0
 8016820:	a801      	add	r0, sp, #4
 8016822:	460d      	mov	r5, r1
 8016824:	f7ff fecc 	bl	80165c0 <rcl_action_get_zero_initialized_cancel_response>
 8016828:	aa01      	add	r2, sp, #4
 801682a:	a90e      	add	r1, sp, #56	@ 0x38
 801682c:	f104 0010 	add.w	r0, r4, #16
 8016830:	f88d 5004 	strb.w	r5, [sp, #4]
 8016834:	f7ff fdb4 	bl	80163a0 <rcl_action_send_cancel_response>
 8016838:	b00b      	add	sp, #44	@ 0x2c
 801683a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801683e:	b002      	add	sp, #8
 8016840:	4770      	bx	lr
 8016842:	200b      	movs	r0, #11
 8016844:	b00b      	add	sp, #44	@ 0x2c
 8016846:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801684a:	b002      	add	sp, #8
 801684c:	4770      	bx	lr
 801684e:	bf00      	nop

08016850 <__atomic_load_8>:
 8016850:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8016854:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8016858:	4a15      	ldr	r2, [pc, #84]	@ (80168b0 <__atomic_load_8+0x60>)
 801685a:	4b16      	ldr	r3, [pc, #88]	@ (80168b4 <__atomic_load_8+0x64>)
 801685c:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8016860:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8016864:	fb02 f101 	mul.w	r1, r2, r1
 8016868:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 801686c:	fba3 2301 	umull	r2, r3, r3, r1
 8016870:	091b      	lsrs	r3, r3, #4
 8016872:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8016876:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 801687a:	b4f0      	push	{r4, r5, r6, r7}
 801687c:	4d0e      	ldr	r5, [pc, #56]	@ (80168b8 <__atomic_load_8+0x68>)
 801687e:	1ac9      	subs	r1, r1, r3
 8016880:	194a      	adds	r2, r1, r5
 8016882:	f04f 0c01 	mov.w	ip, #1
 8016886:	e8d2 3f4f 	ldrexb	r3, [r2]
 801688a:	e8c2 cf44 	strexb	r4, ip, [r2]
 801688e:	2c00      	cmp	r4, #0
 8016890:	d1f9      	bne.n	8016886 <__atomic_load_8+0x36>
 8016892:	f3bf 8f5b 	dmb	ish
 8016896:	b2dc      	uxtb	r4, r3
 8016898:	2c00      	cmp	r4, #0
 801689a:	d1f4      	bne.n	8016886 <__atomic_load_8+0x36>
 801689c:	e9d0 6700 	ldrd	r6, r7, [r0]
 80168a0:	f3bf 8f5b 	dmb	ish
 80168a4:	546b      	strb	r3, [r5, r1]
 80168a6:	4630      	mov	r0, r6
 80168a8:	4639      	mov	r1, r7
 80168aa:	bcf0      	pop	{r4, r5, r6, r7}
 80168ac:	4770      	bx	lr
 80168ae:	bf00      	nop
 80168b0:	27d4eb2d 	.word	0x27d4eb2d
 80168b4:	b21642c9 	.word	0xb21642c9
 80168b8:	20011114 	.word	0x20011114

080168bc <__atomic_store_8>:
 80168bc:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 80168c0:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 80168c4:	b570      	push	{r4, r5, r6, lr}
 80168c6:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80168ca:	4c14      	ldr	r4, [pc, #80]	@ (801691c <__atomic_store_8+0x60>)
 80168cc:	4e14      	ldr	r6, [pc, #80]	@ (8016920 <__atomic_store_8+0x64>)
 80168ce:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 80168d2:	fb04 f101 	mul.w	r1, r4, r1
 80168d6:	4c13      	ldr	r4, [pc, #76]	@ (8016924 <__atomic_store_8+0x68>)
 80168d8:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 80168dc:	fba4 5401 	umull	r5, r4, r4, r1
 80168e0:	0924      	lsrs	r4, r4, #4
 80168e2:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 80168e6:	ebc4 04c5 	rsb	r4, r4, r5, lsl #3
 80168ea:	eba1 0e04 	sub.w	lr, r1, r4
 80168ee:	f04f 0501 	mov.w	r5, #1
 80168f2:	eb0e 0c06 	add.w	ip, lr, r6
 80168f6:	e8dc 1f4f 	ldrexb	r1, [ip]
 80168fa:	e8cc 5f44 	strexb	r4, r5, [ip]
 80168fe:	2c00      	cmp	r4, #0
 8016900:	d1f9      	bne.n	80168f6 <__atomic_store_8+0x3a>
 8016902:	f3bf 8f5b 	dmb	ish
 8016906:	b2cc      	uxtb	r4, r1
 8016908:	2c00      	cmp	r4, #0
 801690a:	d1f4      	bne.n	80168f6 <__atomic_store_8+0x3a>
 801690c:	e9c0 2300 	strd	r2, r3, [r0]
 8016910:	f3bf 8f5b 	dmb	ish
 8016914:	f806 100e 	strb.w	r1, [r6, lr]
 8016918:	bd70      	pop	{r4, r5, r6, pc}
 801691a:	bf00      	nop
 801691c:	27d4eb2d 	.word	0x27d4eb2d
 8016920:	20011114 	.word	0x20011114
 8016924:	b21642c9 	.word	0xb21642c9

08016928 <__atomic_exchange_8>:
 8016928:	b5f0      	push	{r4, r5, r6, r7, lr}
 801692a:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 801692e:	f08e 0e3d 	eor.w	lr, lr, #61	@ 0x3d
 8016932:	4917      	ldr	r1, [pc, #92]	@ (8016990 <__atomic_exchange_8+0x68>)
 8016934:	4f17      	ldr	r7, [pc, #92]	@ (8016994 <__atomic_exchange_8+0x6c>)
 8016936:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 801693a:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 801693e:	fb01 fe0e 	mul.w	lr, r1, lr
 8016942:	4915      	ldr	r1, [pc, #84]	@ (8016998 <__atomic_exchange_8+0x70>)
 8016944:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 8016948:	4606      	mov	r6, r0
 801694a:	fba1 010e 	umull	r0, r1, r1, lr
 801694e:	0909      	lsrs	r1, r1, #4
 8016950:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 8016954:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 8016958:	ebae 0e01 	sub.w	lr, lr, r1
 801695c:	f04f 0501 	mov.w	r5, #1
 8016960:	eb0e 0107 	add.w	r1, lr, r7
 8016964:	e8d1 cf4f 	ldrexb	ip, [r1]
 8016968:	e8c1 5f40 	strexb	r0, r5, [r1]
 801696c:	2800      	cmp	r0, #0
 801696e:	d1f9      	bne.n	8016964 <__atomic_exchange_8+0x3c>
 8016970:	f3bf 8f5b 	dmb	ish
 8016974:	fa5f f48c 	uxtb.w	r4, ip
 8016978:	2c00      	cmp	r4, #0
 801697a:	d1f3      	bne.n	8016964 <__atomic_exchange_8+0x3c>
 801697c:	e9d6 0100 	ldrd	r0, r1, [r6]
 8016980:	e9c6 2300 	strd	r2, r3, [r6]
 8016984:	f3bf 8f5b 	dmb	ish
 8016988:	f807 c00e 	strb.w	ip, [r7, lr]
 801698c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801698e:	bf00      	nop
 8016990:	27d4eb2d 	.word	0x27d4eb2d
 8016994:	20011114 	.word	0x20011114
 8016998:	b21642c9 	.word	0xb21642c9

0801699c <rcutils_get_env>:
 801699c:	b150      	cbz	r0, 80169b4 <rcutils_get_env+0x18>
 801699e:	b510      	push	{r4, lr}
 80169a0:	460c      	mov	r4, r1
 80169a2:	b909      	cbnz	r1, 80169a8 <rcutils_get_env+0xc>
 80169a4:	4806      	ldr	r0, [pc, #24]	@ (80169c0 <rcutils_get_env+0x24>)
 80169a6:	bd10      	pop	{r4, pc}
 80169a8:	f005 f842 	bl	801ba30 <getenv>
 80169ac:	b120      	cbz	r0, 80169b8 <rcutils_get_env+0x1c>
 80169ae:	6020      	str	r0, [r4, #0]
 80169b0:	2000      	movs	r0, #0
 80169b2:	bd10      	pop	{r4, pc}
 80169b4:	4803      	ldr	r0, [pc, #12]	@ (80169c4 <rcutils_get_env+0x28>)
 80169b6:	4770      	bx	lr
 80169b8:	4b03      	ldr	r3, [pc, #12]	@ (80169c8 <rcutils_get_env+0x2c>)
 80169ba:	6023      	str	r3, [r4, #0]
 80169bc:	e7f8      	b.n	80169b0 <rcutils_get_env+0x14>
 80169be:	bf00      	nop
 80169c0:	0801f1b0 	.word	0x0801f1b0
 80169c4:	0801f194 	.word	0x0801f194
 80169c8:	0801f514 	.word	0x0801f514

080169cc <rcutils_format_string_limit>:
 80169cc:	b40f      	push	{r0, r1, r2, r3}
 80169ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80169d0:	b083      	sub	sp, #12
 80169d2:	ac08      	add	r4, sp, #32
 80169d4:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 80169d6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80169da:	b376      	cbz	r6, 8016a3a <rcutils_format_string_limit+0x6e>
 80169dc:	4620      	mov	r0, r4
 80169de:	f7f8 f9c3 	bl	800ed68 <rcutils_allocator_is_valid>
 80169e2:	b350      	cbz	r0, 8016a3a <rcutils_format_string_limit+0x6e>
 80169e4:	2100      	movs	r1, #0
 80169e6:	ab0f      	add	r3, sp, #60	@ 0x3c
 80169e8:	4632      	mov	r2, r6
 80169ea:	4608      	mov	r0, r1
 80169ec:	e9cd 3300 	strd	r3, r3, [sp]
 80169f0:	f000 f8f8 	bl	8016be4 <rcutils_vsnprintf>
 80169f4:	1c43      	adds	r3, r0, #1
 80169f6:	4605      	mov	r5, r0
 80169f8:	d01f      	beq.n	8016a3a <rcutils_format_string_limit+0x6e>
 80169fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80169fc:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80169fe:	1c47      	adds	r7, r0, #1
 8016a00:	429f      	cmp	r7, r3
 8016a02:	bf84      	itt	hi
 8016a04:	461f      	movhi	r7, r3
 8016a06:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 8016a0a:	4638      	mov	r0, r7
 8016a0c:	9b08      	ldr	r3, [sp, #32]
 8016a0e:	4798      	blx	r3
 8016a10:	4604      	mov	r4, r0
 8016a12:	b190      	cbz	r0, 8016a3a <rcutils_format_string_limit+0x6e>
 8016a14:	9b01      	ldr	r3, [sp, #4]
 8016a16:	4632      	mov	r2, r6
 8016a18:	4639      	mov	r1, r7
 8016a1a:	f000 f8e3 	bl	8016be4 <rcutils_vsnprintf>
 8016a1e:	2800      	cmp	r0, #0
 8016a20:	db07      	blt.n	8016a32 <rcutils_format_string_limit+0x66>
 8016a22:	2300      	movs	r3, #0
 8016a24:	5563      	strb	r3, [r4, r5]
 8016a26:	4620      	mov	r0, r4
 8016a28:	b003      	add	sp, #12
 8016a2a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8016a2e:	b004      	add	sp, #16
 8016a30:	4770      	bx	lr
 8016a32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016a34:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8016a36:	4620      	mov	r0, r4
 8016a38:	4798      	blx	r3
 8016a3a:	2400      	movs	r4, #0
 8016a3c:	e7f3      	b.n	8016a26 <rcutils_format_string_limit+0x5a>
 8016a3e:	bf00      	nop

08016a40 <rcutils_repl_str>:
 8016a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a44:	4699      	mov	r9, r3
 8016a46:	b089      	sub	sp, #36	@ 0x24
 8016a48:	4603      	mov	r3, r0
 8016a4a:	4648      	mov	r0, r9
 8016a4c:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8016a50:	4698      	mov	r8, r3
 8016a52:	9300      	str	r3, [sp, #0]
 8016a54:	460c      	mov	r4, r1
 8016a56:	f7f8 f987 	bl	800ed68 <rcutils_allocator_is_valid>
 8016a5a:	2800      	cmp	r0, #0
 8016a5c:	f000 80a3 	beq.w	8016ba6 <rcutils_repl_str+0x166>
 8016a60:	4620      	mov	r0, r4
 8016a62:	f7e9 fc1d 	bl	80002a0 <strlen>
 8016a66:	f04f 0a00 	mov.w	sl, #0
 8016a6a:	f8d9 b010 	ldr.w	fp, [r9, #16]
 8016a6e:	9001      	str	r0, [sp, #4]
 8016a70:	4657      	mov	r7, sl
 8016a72:	4655      	mov	r5, sl
 8016a74:	2610      	movs	r6, #16
 8016a76:	e01e      	b.n	8016ab6 <rcutils_repl_str+0x76>
 8016a78:	3501      	adds	r5, #1
 8016a7a:	45aa      	cmp	sl, r5
 8016a7c:	d212      	bcs.n	8016aa4 <rcutils_repl_str+0x64>
 8016a7e:	44b2      	add	sl, r6
 8016a80:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8016a84:	ea4f 018a 	mov.w	r1, sl, lsl #2
 8016a88:	4798      	blx	r3
 8016a8a:	2800      	cmp	r0, #0
 8016a8c:	f000 8088 	beq.w	8016ba0 <rcutils_repl_str+0x160>
 8016a90:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8016a94:	f5b6 1f80 	cmp.w	r6, #1048576	@ 0x100000
 8016a98:	f8d9 b010 	ldr.w	fp, [r9, #16]
 8016a9c:	4607      	mov	r7, r0
 8016a9e:	bf28      	it	cs
 8016aa0:	f44f 1680 	movcs.w	r6, #1048576	@ 0x100000
 8016aa4:	9a00      	ldr	r2, [sp, #0]
 8016aa6:	eb07 0385 	add.w	r3, r7, r5, lsl #2
 8016aaa:	1aa2      	subs	r2, r4, r2
 8016aac:	f843 2c04 	str.w	r2, [r3, #-4]
 8016ab0:	9b01      	ldr	r3, [sp, #4]
 8016ab2:	eb04 0803 	add.w	r8, r4, r3
 8016ab6:	9902      	ldr	r1, [sp, #8]
 8016ab8:	4640      	mov	r0, r8
 8016aba:	f005 fd13 	bl	801c4e4 <strstr>
 8016abe:	4604      	mov	r4, r0
 8016ac0:	465a      	mov	r2, fp
 8016ac2:	4638      	mov	r0, r7
 8016ac4:	2c00      	cmp	r4, #0
 8016ac6:	d1d7      	bne.n	8016a78 <rcutils_repl_str+0x38>
 8016ac8:	4640      	mov	r0, r8
 8016aca:	f7e9 fbe9 	bl	80002a0 <strlen>
 8016ace:	9b00      	ldr	r3, [sp, #0]
 8016ad0:	eba8 0803 	sub.w	r8, r8, r3
 8016ad4:	eb08 0300 	add.w	r3, r8, r0
 8016ad8:	9304      	str	r3, [sp, #16]
 8016ada:	f8d9 8000 	ldr.w	r8, [r9]
 8016ade:	2d00      	cmp	r5, #0
 8016ae0:	d03f      	beq.n	8016b62 <rcutils_repl_str+0x122>
 8016ae2:	9803      	ldr	r0, [sp, #12]
 8016ae4:	f7e9 fbdc 	bl	80002a0 <strlen>
 8016ae8:	4606      	mov	r6, r0
 8016aea:	9801      	ldr	r0, [sp, #4]
 8016aec:	9a04      	ldr	r2, [sp, #16]
 8016aee:	1a33      	subs	r3, r6, r0
 8016af0:	fb05 2a03 	mla	sl, r5, r3, r2
 8016af4:	4659      	mov	r1, fp
 8016af6:	f10a 0001 	add.w	r0, sl, #1
 8016afa:	47c0      	blx	r8
 8016afc:	4683      	mov	fp, r0
 8016afe:	2800      	cmp	r0, #0
 8016b00:	d04e      	beq.n	8016ba0 <rcutils_repl_str+0x160>
 8016b02:	683a      	ldr	r2, [r7, #0]
 8016b04:	9900      	ldr	r1, [sp, #0]
 8016b06:	f005 fdec 	bl	801c6e2 <memcpy>
 8016b0a:	683b      	ldr	r3, [r7, #0]
 8016b0c:	9706      	str	r7, [sp, #24]
 8016b0e:	1e6a      	subs	r2, r5, #1
 8016b10:	445b      	add	r3, fp
 8016b12:	46a8      	mov	r8, r5
 8016b14:	9202      	str	r2, [sp, #8]
 8016b16:	4625      	mov	r5, r4
 8016b18:	f8cd 901c 	str.w	r9, [sp, #28]
 8016b1c:	461c      	mov	r4, r3
 8016b1e:	9903      	ldr	r1, [sp, #12]
 8016b20:	4632      	mov	r2, r6
 8016b22:	4620      	mov	r0, r4
 8016b24:	f005 fddd 	bl	801c6e2 <memcpy>
 8016b28:	9b01      	ldr	r3, [sp, #4]
 8016b2a:	f857 2b04 	ldr.w	r2, [r7], #4
 8016b2e:	eb02 0c03 	add.w	ip, r2, r3
 8016b32:	9b00      	ldr	r3, [sp, #0]
 8016b34:	eb03 010c 	add.w	r1, r3, ip
 8016b38:	9b02      	ldr	r3, [sp, #8]
 8016b3a:	4434      	add	r4, r6
 8016b3c:	429d      	cmp	r5, r3
 8016b3e:	4620      	mov	r0, r4
 8016b40:	d022      	beq.n	8016b88 <rcutils_repl_str+0x148>
 8016b42:	683a      	ldr	r2, [r7, #0]
 8016b44:	eba2 090c 	sub.w	r9, r2, ip
 8016b48:	464a      	mov	r2, r9
 8016b4a:	3501      	adds	r5, #1
 8016b4c:	f005 fdc9 	bl	801c6e2 <memcpy>
 8016b50:	45a8      	cmp	r8, r5
 8016b52:	444c      	add	r4, r9
 8016b54:	d1e3      	bne.n	8016b1e <rcutils_repl_str+0xde>
 8016b56:	2300      	movs	r3, #0
 8016b58:	e9dd 7906 	ldrd	r7, r9, [sp, #24]
 8016b5c:	f80b 300a 	strb.w	r3, [fp, sl]
 8016b60:	e008      	b.n	8016b74 <rcutils_repl_str+0x134>
 8016b62:	4618      	mov	r0, r3
 8016b64:	4659      	mov	r1, fp
 8016b66:	3001      	adds	r0, #1
 8016b68:	47c0      	blx	r8
 8016b6a:	4683      	mov	fp, r0
 8016b6c:	b110      	cbz	r0, 8016b74 <rcutils_repl_str+0x134>
 8016b6e:	9900      	ldr	r1, [sp, #0]
 8016b70:	f005 fdaf 	bl	801c6d2 <strcpy>
 8016b74:	4638      	mov	r0, r7
 8016b76:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8016b7a:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8016b7e:	4798      	blx	r3
 8016b80:	4658      	mov	r0, fp
 8016b82:	b009      	add	sp, #36	@ 0x24
 8016b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b88:	9b04      	ldr	r3, [sp, #16]
 8016b8a:	eba3 020c 	sub.w	r2, r3, ip
 8016b8e:	9205      	str	r2, [sp, #20]
 8016b90:	3501      	adds	r5, #1
 8016b92:	f005 fda6 	bl	801c6e2 <memcpy>
 8016b96:	9a05      	ldr	r2, [sp, #20]
 8016b98:	45a8      	cmp	r8, r5
 8016b9a:	4414      	add	r4, r2
 8016b9c:	d1bf      	bne.n	8016b1e <rcutils_repl_str+0xde>
 8016b9e:	e7da      	b.n	8016b56 <rcutils_repl_str+0x116>
 8016ba0:	f04f 0b00 	mov.w	fp, #0
 8016ba4:	e7e6      	b.n	8016b74 <rcutils_repl_str+0x134>
 8016ba6:	4683      	mov	fp, r0
 8016ba8:	4658      	mov	r0, fp
 8016baa:	b009      	add	sp, #36	@ 0x24
 8016bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016bb0 <rcutils_snprintf>:
 8016bb0:	b40c      	push	{r2, r3}
 8016bb2:	b530      	push	{r4, r5, lr}
 8016bb4:	b083      	sub	sp, #12
 8016bb6:	ab06      	add	r3, sp, #24
 8016bb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8016bbc:	9301      	str	r3, [sp, #4]
 8016bbe:	b152      	cbz	r2, 8016bd6 <rcutils_snprintf+0x26>
 8016bc0:	b138      	cbz	r0, 8016bd2 <rcutils_snprintf+0x22>
 8016bc2:	b141      	cbz	r1, 8016bd6 <rcutils_snprintf+0x26>
 8016bc4:	f005 fb88 	bl	801c2d8 <vsniprintf>
 8016bc8:	b003      	add	sp, #12
 8016bca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016bce:	b002      	add	sp, #8
 8016bd0:	4770      	bx	lr
 8016bd2:	2900      	cmp	r1, #0
 8016bd4:	d0f6      	beq.n	8016bc4 <rcutils_snprintf+0x14>
 8016bd6:	f005 fd4f 	bl	801c678 <__errno>
 8016bda:	2316      	movs	r3, #22
 8016bdc:	6003      	str	r3, [r0, #0]
 8016bde:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016be2:	e7f1      	b.n	8016bc8 <rcutils_snprintf+0x18>

08016be4 <rcutils_vsnprintf>:
 8016be4:	b570      	push	{r4, r5, r6, lr}
 8016be6:	b13a      	cbz	r2, 8016bf8 <rcutils_vsnprintf+0x14>
 8016be8:	b120      	cbz	r0, 8016bf4 <rcutils_vsnprintf+0x10>
 8016bea:	b129      	cbz	r1, 8016bf8 <rcutils_vsnprintf+0x14>
 8016bec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016bf0:	f005 bb72 	b.w	801c2d8 <vsniprintf>
 8016bf4:	2900      	cmp	r1, #0
 8016bf6:	d0f9      	beq.n	8016bec <rcutils_vsnprintf+0x8>
 8016bf8:	f005 fd3e 	bl	801c678 <__errno>
 8016bfc:	2316      	movs	r3, #22
 8016bfe:	6003      	str	r3, [r0, #0]
 8016c00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016c04:	bd70      	pop	{r4, r5, r6, pc}
 8016c06:	bf00      	nop

08016c08 <rcutils_strdup>:
 8016c08:	b084      	sub	sp, #16
 8016c0a:	b570      	push	{r4, r5, r6, lr}
 8016c0c:	b086      	sub	sp, #24
 8016c0e:	f10d 0c2c 	add.w	ip, sp, #44	@ 0x2c
 8016c12:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 8016c16:	4604      	mov	r4, r0
 8016c18:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016c1c:	f10d 0e04 	add.w	lr, sp, #4
 8016c20:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016c24:	f8dc 3000 	ldr.w	r3, [ip]
 8016c28:	f8ce 3000 	str.w	r3, [lr]
 8016c2c:	b304      	cbz	r4, 8016c70 <rcutils_strdup+0x68>
 8016c2e:	a801      	add	r0, sp, #4
 8016c30:	f7f8 f89a 	bl	800ed68 <rcutils_allocator_is_valid>
 8016c34:	b1e0      	cbz	r0, 8016c70 <rcutils_strdup+0x68>
 8016c36:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016c3a:	2100      	movs	r1, #0
 8016c3c:	4620      	mov	r0, r4
 8016c3e:	f7e9 fadf 	bl	8000200 <memchr>
 8016c42:	b190      	cbz	r0, 8016c6a <rcutils_strdup+0x62>
 8016c44:	1b06      	subs	r6, r0, r4
 8016c46:	1c70      	adds	r0, r6, #1
 8016c48:	9b01      	ldr	r3, [sp, #4]
 8016c4a:	9905      	ldr	r1, [sp, #20]
 8016c4c:	4798      	blx	r3
 8016c4e:	4605      	mov	r5, r0
 8016c50:	b128      	cbz	r0, 8016c5e <rcutils_strdup+0x56>
 8016c52:	4632      	mov	r2, r6
 8016c54:	4621      	mov	r1, r4
 8016c56:	f005 fd44 	bl	801c6e2 <memcpy>
 8016c5a:	2300      	movs	r3, #0
 8016c5c:	55ab      	strb	r3, [r5, r6]
 8016c5e:	4628      	mov	r0, r5
 8016c60:	b006      	add	sp, #24
 8016c62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016c66:	b004      	add	sp, #16
 8016c68:	4770      	bx	lr
 8016c6a:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8016c6e:	e7eb      	b.n	8016c48 <rcutils_strdup+0x40>
 8016c70:	2500      	movs	r5, #0
 8016c72:	e7f4      	b.n	8016c5e <rcutils_strdup+0x56>

08016c74 <rcutils_strndup>:
 8016c74:	b082      	sub	sp, #8
 8016c76:	b570      	push	{r4, r5, r6, lr}
 8016c78:	ac04      	add	r4, sp, #16
 8016c7a:	e884 000c 	stmia.w	r4, {r2, r3}
 8016c7e:	b1e8      	cbz	r0, 8016cbc <rcutils_strndup+0x48>
 8016c80:	4605      	mov	r5, r0
 8016c82:	a804      	add	r0, sp, #16
 8016c84:	460c      	mov	r4, r1
 8016c86:	f7f8 f86f 	bl	800ed68 <rcutils_allocator_is_valid>
 8016c8a:	b1b8      	cbz	r0, 8016cbc <rcutils_strndup+0x48>
 8016c8c:	4622      	mov	r2, r4
 8016c8e:	2100      	movs	r1, #0
 8016c90:	4628      	mov	r0, r5
 8016c92:	f7e9 fab5 	bl	8000200 <memchr>
 8016c96:	b100      	cbz	r0, 8016c9a <rcutils_strndup+0x26>
 8016c98:	1b44      	subs	r4, r0, r5
 8016c9a:	9b04      	ldr	r3, [sp, #16]
 8016c9c:	9908      	ldr	r1, [sp, #32]
 8016c9e:	1c60      	adds	r0, r4, #1
 8016ca0:	4798      	blx	r3
 8016ca2:	4606      	mov	r6, r0
 8016ca4:	b128      	cbz	r0, 8016cb2 <rcutils_strndup+0x3e>
 8016ca6:	4622      	mov	r2, r4
 8016ca8:	4629      	mov	r1, r5
 8016caa:	f005 fd1a 	bl	801c6e2 <memcpy>
 8016cae:	2300      	movs	r3, #0
 8016cb0:	5533      	strb	r3, [r6, r4]
 8016cb2:	4630      	mov	r0, r6
 8016cb4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016cb8:	b002      	add	sp, #8
 8016cba:	4770      	bx	lr
 8016cbc:	2600      	movs	r6, #0
 8016cbe:	4630      	mov	r0, r6
 8016cc0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016cc4:	b002      	add	sp, #8
 8016cc6:	4770      	bx	lr

08016cc8 <rcutils_get_zero_initialized_string_map>:
 8016cc8:	4b01      	ldr	r3, [pc, #4]	@ (8016cd0 <rcutils_get_zero_initialized_string_map+0x8>)
 8016cca:	6818      	ldr	r0, [r3, #0]
 8016ccc:	4770      	bx	lr
 8016cce:	bf00      	nop
 8016cd0:	0801fce0 	.word	0x0801fce0

08016cd4 <rcutils_string_map_reserve>:
 8016cd4:	2800      	cmp	r0, #0
 8016cd6:	d04e      	beq.n	8016d76 <rcutils_string_map_reserve+0xa2>
 8016cd8:	b530      	push	{r4, r5, lr}
 8016cda:	6803      	ldr	r3, [r0, #0]
 8016cdc:	b087      	sub	sp, #28
 8016cde:	4604      	mov	r4, r0
 8016ce0:	2b00      	cmp	r3, #0
 8016ce2:	d043      	beq.n	8016d6c <rcutils_string_map_reserve+0x98>
 8016ce4:	f103 0c0c 	add.w	ip, r3, #12
 8016ce8:	460d      	mov	r5, r1
 8016cea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016cee:	f10d 0e04 	add.w	lr, sp, #4
 8016cf2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016cf6:	f8dc 3000 	ldr.w	r3, [ip]
 8016cfa:	f8ce 3000 	str.w	r3, [lr]
 8016cfe:	a801      	add	r0, sp, #4
 8016d00:	f7f8 f832 	bl	800ed68 <rcutils_allocator_is_valid>
 8016d04:	b308      	cbz	r0, 8016d4a <rcutils_string_map_reserve+0x76>
 8016d06:	6823      	ldr	r3, [r4, #0]
 8016d08:	6899      	ldr	r1, [r3, #8]
 8016d0a:	42a9      	cmp	r1, r5
 8016d0c:	d829      	bhi.n	8016d62 <rcutils_string_map_reserve+0x8e>
 8016d0e:	685a      	ldr	r2, [r3, #4]
 8016d10:	42aa      	cmp	r2, r5
 8016d12:	d024      	beq.n	8016d5e <rcutils_string_map_reserve+0x8a>
 8016d14:	b1e5      	cbz	r5, 8016d50 <rcutils_string_map_reserve+0x7c>
 8016d16:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
 8016d1a:	d22a      	bcs.n	8016d72 <rcutils_string_map_reserve+0x9e>
 8016d1c:	6818      	ldr	r0, [r3, #0]
 8016d1e:	9a05      	ldr	r2, [sp, #20]
 8016d20:	9b03      	ldr	r3, [sp, #12]
 8016d22:	00e9      	lsls	r1, r5, #3
 8016d24:	4798      	blx	r3
 8016d26:	b320      	cbz	r0, 8016d72 <rcutils_string_map_reserve+0x9e>
 8016d28:	6824      	ldr	r4, [r4, #0]
 8016d2a:	6861      	ldr	r1, [r4, #4]
 8016d2c:	6020      	str	r0, [r4, #0]
 8016d2e:	42a9      	cmp	r1, r5
 8016d30:	d214      	bcs.n	8016d5c <rcutils_string_map_reserve+0x88>
 8016d32:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
 8016d36:	1a69      	subs	r1, r5, r1
 8016d38:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8016d3c:	2200      	movs	r2, #0
 8016d3e:	e9c3 2200 	strd	r2, r2, [r3]
 8016d42:	3308      	adds	r3, #8
 8016d44:	428b      	cmp	r3, r1
 8016d46:	d1fa      	bne.n	8016d3e <rcutils_string_map_reserve+0x6a>
 8016d48:	e008      	b.n	8016d5c <rcutils_string_map_reserve+0x88>
 8016d4a:	200b      	movs	r0, #11
 8016d4c:	b007      	add	sp, #28
 8016d4e:	bd30      	pop	{r4, r5, pc}
 8016d50:	9a02      	ldr	r2, [sp, #8]
 8016d52:	9905      	ldr	r1, [sp, #20]
 8016d54:	6818      	ldr	r0, [r3, #0]
 8016d56:	4790      	blx	r2
 8016d58:	6824      	ldr	r4, [r4, #0]
 8016d5a:	6025      	str	r5, [r4, #0]
 8016d5c:	6065      	str	r5, [r4, #4]
 8016d5e:	2000      	movs	r0, #0
 8016d60:	e7f4      	b.n	8016d4c <rcutils_string_map_reserve+0x78>
 8016d62:	4620      	mov	r0, r4
 8016d64:	f7ff ffb6 	bl	8016cd4 <rcutils_string_map_reserve>
 8016d68:	b007      	add	sp, #28
 8016d6a:	bd30      	pop	{r4, r5, pc}
 8016d6c:	201f      	movs	r0, #31
 8016d6e:	b007      	add	sp, #28
 8016d70:	bd30      	pop	{r4, r5, pc}
 8016d72:	200a      	movs	r0, #10
 8016d74:	e7ea      	b.n	8016d4c <rcutils_string_map_reserve+0x78>
 8016d76:	200b      	movs	r0, #11
 8016d78:	4770      	bx	lr
 8016d7a:	bf00      	nop

08016d7c <rcutils_string_map_init>:
 8016d7c:	b082      	sub	sp, #8
 8016d7e:	b570      	push	{r4, r5, r6, lr}
 8016d80:	ac04      	add	r4, sp, #16
 8016d82:	e884 000c 	stmia.w	r4, {r2, r3}
 8016d86:	b378      	cbz	r0, 8016de8 <rcutils_string_map_init+0x6c>
 8016d88:	6806      	ldr	r6, [r0, #0]
 8016d8a:	4604      	mov	r4, r0
 8016d8c:	b12e      	cbz	r6, 8016d9a <rcutils_string_map_init+0x1e>
 8016d8e:	251e      	movs	r5, #30
 8016d90:	4628      	mov	r0, r5
 8016d92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016d96:	b002      	add	sp, #8
 8016d98:	4770      	bx	lr
 8016d9a:	a804      	add	r0, sp, #16
 8016d9c:	460d      	mov	r5, r1
 8016d9e:	f7f7 ffe3 	bl	800ed68 <rcutils_allocator_is_valid>
 8016da2:	b308      	cbz	r0, 8016de8 <rcutils_string_map_init+0x6c>
 8016da4:	9b04      	ldr	r3, [sp, #16]
 8016da6:	9908      	ldr	r1, [sp, #32]
 8016da8:	2020      	movs	r0, #32
 8016daa:	4798      	blx	r3
 8016dac:	6020      	str	r0, [r4, #0]
 8016dae:	b308      	cbz	r0, 8016df4 <rcutils_string_map_init+0x78>
 8016db0:	f10d 0e10 	add.w	lr, sp, #16
 8016db4:	e9c0 6600 	strd	r6, r6, [r0]
 8016db8:	6086      	str	r6, [r0, #8]
 8016dba:	f100 0c0c 	add.w	ip, r0, #12
 8016dbe:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016dc2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016dc6:	f8de 3000 	ldr.w	r3, [lr]
 8016dca:	f8cc 3000 	str.w	r3, [ip]
 8016dce:	4629      	mov	r1, r5
 8016dd0:	4620      	mov	r0, r4
 8016dd2:	f7ff ff7f 	bl	8016cd4 <rcutils_string_map_reserve>
 8016dd6:	4605      	mov	r5, r0
 8016dd8:	2800      	cmp	r0, #0
 8016dda:	d0d9      	beq.n	8016d90 <rcutils_string_map_init+0x14>
 8016ddc:	9b05      	ldr	r3, [sp, #20]
 8016dde:	9908      	ldr	r1, [sp, #32]
 8016de0:	6820      	ldr	r0, [r4, #0]
 8016de2:	4798      	blx	r3
 8016de4:	6026      	str	r6, [r4, #0]
 8016de6:	e7d3      	b.n	8016d90 <rcutils_string_map_init+0x14>
 8016de8:	250b      	movs	r5, #11
 8016dea:	4628      	mov	r0, r5
 8016dec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016df0:	b002      	add	sp, #8
 8016df2:	4770      	bx	lr
 8016df4:	250a      	movs	r5, #10
 8016df6:	e7cb      	b.n	8016d90 <rcutils_string_map_init+0x14>

08016df8 <rcutils_string_map_fini>:
 8016df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016dfc:	b086      	sub	sp, #24
 8016dfe:	2800      	cmp	r0, #0
 8016e00:	d04f      	beq.n	8016ea2 <rcutils_string_map_fini+0xaa>
 8016e02:	6805      	ldr	r5, [r0, #0]
 8016e04:	4606      	mov	r6, r0
 8016e06:	2d00      	cmp	r5, #0
 8016e08:	d046      	beq.n	8016e98 <rcutils_string_map_fini+0xa0>
 8016e0a:	686b      	ldr	r3, [r5, #4]
 8016e0c:	b353      	cbz	r3, 8016e64 <rcutils_string_map_fini+0x6c>
 8016e0e:	2400      	movs	r4, #0
 8016e10:	682a      	ldr	r2, [r5, #0]
 8016e12:	4627      	mov	r7, r4
 8016e14:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 8016e18:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8016e1c:	b1f8      	cbz	r0, 8016e5e <rcutils_string_map_fini+0x66>
 8016e1e:	f8d5 a01c 	ldr.w	sl, [r5, #28]
 8016e22:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8016e26:	4651      	mov	r1, sl
 8016e28:	47c8      	blx	r9
 8016e2a:	682b      	ldr	r3, [r5, #0]
 8016e2c:	eb03 0208 	add.w	r2, r3, r8
 8016e30:	f843 7034 	str.w	r7, [r3, r4, lsl #3]
 8016e34:	6850      	ldr	r0, [r2, #4]
 8016e36:	4651      	mov	r1, sl
 8016e38:	47c8      	blx	r9
 8016e3a:	682a      	ldr	r2, [r5, #0]
 8016e3c:	68ab      	ldr	r3, [r5, #8]
 8016e3e:	4442      	add	r2, r8
 8016e40:	3b01      	subs	r3, #1
 8016e42:	6057      	str	r7, [r2, #4]
 8016e44:	60ab      	str	r3, [r5, #8]
 8016e46:	6835      	ldr	r5, [r6, #0]
 8016e48:	686b      	ldr	r3, [r5, #4]
 8016e4a:	3401      	adds	r4, #1
 8016e4c:	429c      	cmp	r4, r3
 8016e4e:	d209      	bcs.n	8016e64 <rcutils_string_map_fini+0x6c>
 8016e50:	682a      	ldr	r2, [r5, #0]
 8016e52:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 8016e56:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8016e5a:	2800      	cmp	r0, #0
 8016e5c:	d1df      	bne.n	8016e1e <rcutils_string_map_fini+0x26>
 8016e5e:	3401      	adds	r4, #1
 8016e60:	42a3      	cmp	r3, r4
 8016e62:	d8d7      	bhi.n	8016e14 <rcutils_string_map_fini+0x1c>
 8016e64:	2100      	movs	r1, #0
 8016e66:	4630      	mov	r0, r6
 8016e68:	f7ff ff34 	bl	8016cd4 <rcutils_string_map_reserve>
 8016e6c:	4604      	mov	r4, r0
 8016e6e:	b118      	cbz	r0, 8016e78 <rcutils_string_map_fini+0x80>
 8016e70:	4620      	mov	r0, r4
 8016e72:	b006      	add	sp, #24
 8016e74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016e78:	6835      	ldr	r5, [r6, #0]
 8016e7a:	350c      	adds	r5, #12
 8016e7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016e7e:	af01      	add	r7, sp, #4
 8016e80:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8016e82:	682b      	ldr	r3, [r5, #0]
 8016e84:	603b      	str	r3, [r7, #0]
 8016e86:	a801      	add	r0, sp, #4
 8016e88:	f7f7 ff6e 	bl	800ed68 <rcutils_allocator_is_valid>
 8016e8c:	b148      	cbz	r0, 8016ea2 <rcutils_string_map_fini+0xaa>
 8016e8e:	9b02      	ldr	r3, [sp, #8]
 8016e90:	9905      	ldr	r1, [sp, #20]
 8016e92:	6830      	ldr	r0, [r6, #0]
 8016e94:	4798      	blx	r3
 8016e96:	6034      	str	r4, [r6, #0]
 8016e98:	2400      	movs	r4, #0
 8016e9a:	4620      	mov	r0, r4
 8016e9c:	b006      	add	sp, #24
 8016e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016ea2:	240b      	movs	r4, #11
 8016ea4:	4620      	mov	r0, r4
 8016ea6:	b006      	add	sp, #24
 8016ea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08016eac <rcutils_string_map_getn>:
 8016eac:	b338      	cbz	r0, 8016efe <rcutils_string_map_getn+0x52>
 8016eae:	6800      	ldr	r0, [r0, #0]
 8016eb0:	b328      	cbz	r0, 8016efe <rcutils_string_map_getn+0x52>
 8016eb2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016eb6:	460e      	mov	r6, r1
 8016eb8:	b1c1      	cbz	r1, 8016eec <rcutils_string_map_getn+0x40>
 8016eba:	e9d0 9800 	ldrd	r9, r8, [r0]
 8016ebe:	f1b8 0f00 	cmp.w	r8, #0
 8016ec2:	d013      	beq.n	8016eec <rcutils_string_map_getn+0x40>
 8016ec4:	4617      	mov	r7, r2
 8016ec6:	2400      	movs	r4, #0
 8016ec8:	f859 5034 	ldr.w	r5, [r9, r4, lsl #3]
 8016ecc:	4628      	mov	r0, r5
 8016ece:	b155      	cbz	r5, 8016ee6 <rcutils_string_map_getn+0x3a>
 8016ed0:	f7e9 f9e6 	bl	80002a0 <strlen>
 8016ed4:	42b8      	cmp	r0, r7
 8016ed6:	4602      	mov	r2, r0
 8016ed8:	4629      	mov	r1, r5
 8016eda:	bf38      	it	cc
 8016edc:	463a      	movcc	r2, r7
 8016ede:	4630      	mov	r0, r6
 8016ee0:	f005 fadb 	bl	801c49a <strncmp>
 8016ee4:	b128      	cbz	r0, 8016ef2 <rcutils_string_map_getn+0x46>
 8016ee6:	3401      	adds	r4, #1
 8016ee8:	45a0      	cmp	r8, r4
 8016eea:	d1ed      	bne.n	8016ec8 <rcutils_string_map_getn+0x1c>
 8016eec:	2000      	movs	r0, #0
 8016eee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016ef2:	eb09 09c4 	add.w	r9, r9, r4, lsl #3
 8016ef6:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8016efa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016efe:	4770      	bx	lr

08016f00 <rmw_get_zero_initialized_context>:
 8016f00:	b510      	push	{r4, lr}
 8016f02:	4903      	ldr	r1, [pc, #12]	@ (8016f10 <rmw_get_zero_initialized_context+0x10>)
 8016f04:	4604      	mov	r4, r0
 8016f06:	2270      	movs	r2, #112	@ 0x70
 8016f08:	f005 fbeb 	bl	801c6e2 <memcpy>
 8016f0c:	4620      	mov	r0, r4
 8016f0e:	bd10      	pop	{r4, pc}
 8016f10:	0801fce8 	.word	0x0801fce8

08016f14 <rmw_get_zero_initialized_init_options>:
 8016f14:	b510      	push	{r4, lr}
 8016f16:	4903      	ldr	r1, [pc, #12]	@ (8016f24 <rmw_get_zero_initialized_init_options+0x10>)
 8016f18:	4604      	mov	r4, r0
 8016f1a:	2258      	movs	r2, #88	@ 0x58
 8016f1c:	f005 fbe1 	bl	801c6e2 <memcpy>
 8016f20:	4620      	mov	r0, r4
 8016f22:	bd10      	pop	{r4, pc}
 8016f24:	0801fd58 	.word	0x0801fd58

08016f28 <rmw_subscription_content_filter_options_fini>:
 8016f28:	b1b0      	cbz	r0, 8016f58 <rmw_subscription_content_filter_options_fini+0x30>
 8016f2a:	b538      	push	{r3, r4, r5, lr}
 8016f2c:	4604      	mov	r4, r0
 8016f2e:	4608      	mov	r0, r1
 8016f30:	460d      	mov	r5, r1
 8016f32:	f7f7 ff19 	bl	800ed68 <rcutils_allocator_is_valid>
 8016f36:	b168      	cbz	r0, 8016f54 <rmw_subscription_content_filter_options_fini+0x2c>
 8016f38:	6820      	ldr	r0, [r4, #0]
 8016f3a:	b120      	cbz	r0, 8016f46 <rmw_subscription_content_filter_options_fini+0x1e>
 8016f3c:	686b      	ldr	r3, [r5, #4]
 8016f3e:	6929      	ldr	r1, [r5, #16]
 8016f40:	4798      	blx	r3
 8016f42:	2300      	movs	r3, #0
 8016f44:	6023      	str	r3, [r4, #0]
 8016f46:	1d20      	adds	r0, r4, #4
 8016f48:	f004 fab0 	bl	801b4ac <rcutils_string_array_fini>
 8016f4c:	3800      	subs	r0, #0
 8016f4e:	bf18      	it	ne
 8016f50:	2001      	movne	r0, #1
 8016f52:	bd38      	pop	{r3, r4, r5, pc}
 8016f54:	200b      	movs	r0, #11
 8016f56:	bd38      	pop	{r3, r4, r5, pc}
 8016f58:	200b      	movs	r0, #11
 8016f5a:	4770      	bx	lr

08016f5c <rmw_get_default_subscription_options>:
 8016f5c:	2200      	movs	r2, #0
 8016f5e:	e9c0 2200 	strd	r2, r2, [r0]
 8016f62:	6082      	str	r2, [r0, #8]
 8016f64:	4770      	bx	lr
 8016f66:	bf00      	nop

08016f68 <rmw_time_equal>:
 8016f68:	b570      	push	{r4, r5, r6, lr}
 8016f6a:	b084      	sub	sp, #16
 8016f6c:	ac04      	add	r4, sp, #16
 8016f6e:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8016f72:	4925      	ldr	r1, [pc, #148]	@ (8017008 <rmw_time_equal+0xa0>)
 8016f74:	9c01      	ldr	r4, [sp, #4]
 8016f76:	2202      	movs	r2, #2
 8016f78:	4281      	cmp	r1, r0
 8016f7a:	41a2      	sbcs	r2, r4
 8016f7c:	d333      	bcc.n	8016fe6 <rmw_time_equal+0x7e>
 8016f7e:	4603      	mov	r3, r0
 8016f80:	4822      	ldr	r0, [pc, #136]	@ (801700c <rmw_time_equal+0xa4>)
 8016f82:	e9dd 1502 	ldrd	r1, r5, [sp, #8]
 8016f86:	fba3 3200 	umull	r3, r2, r3, r0
 8016f8a:	fb00 2204 	mla	r2, r0, r4, r2
 8016f8e:	43de      	mvns	r6, r3
 8016f90:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8016f94:	1a84      	subs	r4, r0, r2
 8016f96:	428e      	cmp	r6, r1
 8016f98:	41ac      	sbcs	r4, r5
 8016f9a:	d332      	bcc.n	8017002 <rmw_time_equal+0x9a>
 8016f9c:	eb11 0e03 	adds.w	lr, r1, r3
 8016fa0:	eb42 0005 	adc.w	r0, r2, r5
 8016fa4:	9b08      	ldr	r3, [sp, #32]
 8016fa6:	4918      	ldr	r1, [pc, #96]	@ (8017008 <rmw_time_equal+0xa0>)
 8016fa8:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8016faa:	2202      	movs	r2, #2
 8016fac:	4299      	cmp	r1, r3
 8016fae:	41aa      	sbcs	r2, r5
 8016fb0:	d31e      	bcc.n	8016ff0 <rmw_time_equal+0x88>
 8016fb2:	4c16      	ldr	r4, [pc, #88]	@ (801700c <rmw_time_equal+0xa4>)
 8016fb4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016fb6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8016fb8:	fba3 3104 	umull	r3, r1, r3, r4
 8016fbc:	fb04 1105 	mla	r1, r4, r5, r1
 8016fc0:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 8016fc4:	43dd      	mvns	r5, r3
 8016fc6:	ebac 0401 	sub.w	r4, ip, r1
 8016fca:	4295      	cmp	r5, r2
 8016fcc:	41b4      	sbcs	r4, r6
 8016fce:	d314      	bcc.n	8016ffa <rmw_time_equal+0x92>
 8016fd0:	18d2      	adds	r2, r2, r3
 8016fd2:	eb41 0306 	adc.w	r3, r1, r6
 8016fd6:	4283      	cmp	r3, r0
 8016fd8:	bf08      	it	eq
 8016fda:	4572      	cmpeq	r2, lr
 8016fdc:	bf0c      	ite	eq
 8016fde:	2001      	moveq	r0, #1
 8016fe0:	2000      	movne	r0, #0
 8016fe2:	b004      	add	sp, #16
 8016fe4:	bd70      	pop	{r4, r5, r6, pc}
 8016fe6:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8016fea:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8016fee:	e7d9      	b.n	8016fa4 <rmw_time_equal+0x3c>
 8016ff0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016ff4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8016ff8:	e7ed      	b.n	8016fd6 <rmw_time_equal+0x6e>
 8016ffa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016ffe:	4663      	mov	r3, ip
 8017000:	e7e9      	b.n	8016fd6 <rmw_time_equal+0x6e>
 8017002:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8017006:	e7cd      	b.n	8016fa4 <rmw_time_equal+0x3c>
 8017008:	25c17d04 	.word	0x25c17d04
 801700c:	3b9aca00 	.word	0x3b9aca00

08017010 <rmw_time_total_nsec>:
 8017010:	b430      	push	{r4, r5}
 8017012:	b084      	sub	sp, #16
 8017014:	ac04      	add	r4, sp, #16
 8017016:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801701a:	4914      	ldr	r1, [pc, #80]	@ (801706c <rmw_time_total_nsec+0x5c>)
 801701c:	9c01      	ldr	r4, [sp, #4]
 801701e:	2202      	movs	r2, #2
 8017020:	4281      	cmp	r1, r0
 8017022:	41a2      	sbcs	r2, r4
 8017024:	d315      	bcc.n	8017052 <rmw_time_total_nsec+0x42>
 8017026:	4912      	ldr	r1, [pc, #72]	@ (8017070 <rmw_time_total_nsec+0x60>)
 8017028:	4603      	mov	r3, r0
 801702a:	e9dd 0502 	ldrd	r0, r5, [sp, #8]
 801702e:	fba3 3201 	umull	r3, r2, r3, r1
 8017032:	fb01 2204 	mla	r2, r1, r4, r2
 8017036:	ea6f 0c03 	mvn.w	ip, r3
 801703a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801703e:	1a8c      	subs	r4, r1, r2
 8017040:	4584      	cmp	ip, r0
 8017042:	41ac      	sbcs	r4, r5
 8017044:	d30c      	bcc.n	8017060 <rmw_time_total_nsec+0x50>
 8017046:	1818      	adds	r0, r3, r0
 8017048:	eb42 0105 	adc.w	r1, r2, r5
 801704c:	b004      	add	sp, #16
 801704e:	bc30      	pop	{r4, r5}
 8017050:	4770      	bx	lr
 8017052:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017056:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801705a:	b004      	add	sp, #16
 801705c:	bc30      	pop	{r4, r5}
 801705e:	4770      	bx	lr
 8017060:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017064:	b004      	add	sp, #16
 8017066:	bc30      	pop	{r4, r5}
 8017068:	4770      	bx	lr
 801706a:	bf00      	nop
 801706c:	25c17d04 	.word	0x25c17d04
 8017070:	3b9aca00 	.word	0x3b9aca00

08017074 <rmw_get_zero_initialized_message_info>:
 8017074:	b510      	push	{r4, lr}
 8017076:	4c09      	ldr	r4, [pc, #36]	@ (801709c <rmw_get_zero_initialized_message_info+0x28>)
 8017078:	4686      	mov	lr, r0
 801707a:	4684      	mov	ip, r0
 801707c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801707e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017082:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8017084:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017088:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801708a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801708e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8017092:	e88c 0003 	stmia.w	ip, {r0, r1}
 8017096:	4670      	mov	r0, lr
 8017098:	bd10      	pop	{r4, pc}
 801709a:	bf00      	nop
 801709c:	0801fdb0 	.word	0x0801fdb0

080170a0 <rmw_validate_full_topic_name>:
 80170a0:	2800      	cmp	r0, #0
 80170a2:	d049      	beq.n	8017138 <rmw_validate_full_topic_name+0x98>
 80170a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80170a8:	460e      	mov	r6, r1
 80170aa:	2900      	cmp	r1, #0
 80170ac:	d056      	beq.n	801715c <rmw_validate_full_topic_name+0xbc>
 80170ae:	4615      	mov	r5, r2
 80170b0:	4604      	mov	r4, r0
 80170b2:	f7e9 f8f5 	bl	80002a0 <strlen>
 80170b6:	b150      	cbz	r0, 80170ce <rmw_validate_full_topic_name+0x2e>
 80170b8:	7823      	ldrb	r3, [r4, #0]
 80170ba:	2b2f      	cmp	r3, #47	@ 0x2f
 80170bc:	d00c      	beq.n	80170d8 <rmw_validate_full_topic_name+0x38>
 80170be:	2302      	movs	r3, #2
 80170c0:	6033      	str	r3, [r6, #0]
 80170c2:	b10d      	cbz	r5, 80170c8 <rmw_validate_full_topic_name+0x28>
 80170c4:	2300      	movs	r3, #0
 80170c6:	602b      	str	r3, [r5, #0]
 80170c8:	2000      	movs	r0, #0
 80170ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80170ce:	2301      	movs	r3, #1
 80170d0:	6033      	str	r3, [r6, #0]
 80170d2:	2d00      	cmp	r5, #0
 80170d4:	d1f6      	bne.n	80170c4 <rmw_validate_full_topic_name+0x24>
 80170d6:	e7f7      	b.n	80170c8 <rmw_validate_full_topic_name+0x28>
 80170d8:	1e47      	subs	r7, r0, #1
 80170da:	5de3      	ldrb	r3, [r4, r7]
 80170dc:	2b2f      	cmp	r3, #47	@ 0x2f
 80170de:	d03f      	beq.n	8017160 <rmw_validate_full_topic_name+0xc0>
 80170e0:	1e63      	subs	r3, r4, #1
 80170e2:	4621      	mov	r1, r4
 80170e4:	eb03 0e00 	add.w	lr, r3, r0
 80170e8:	469c      	mov	ip, r3
 80170ea:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 80170ee:	2a5f      	cmp	r2, #95	@ 0x5f
 80170f0:	d006      	beq.n	8017100 <rmw_validate_full_topic_name+0x60>
 80170f2:	d823      	bhi.n	801713c <rmw_validate_full_topic_name+0x9c>
 80170f4:	2a39      	cmp	r2, #57	@ 0x39
 80170f6:	f1a2 0841 	sub.w	r8, r2, #65	@ 0x41
 80170fa:	d82b      	bhi.n	8017154 <rmw_validate_full_topic_name+0xb4>
 80170fc:	2a2e      	cmp	r2, #46	@ 0x2e
 80170fe:	d920      	bls.n	8017142 <rmw_validate_full_topic_name+0xa2>
 8017100:	4573      	cmp	r3, lr
 8017102:	d1f1      	bne.n	80170e8 <rmw_validate_full_topic_name+0x48>
 8017104:	4c21      	ldr	r4, [pc, #132]	@ (801718c <rmw_validate_full_topic_name+0xec>)
 8017106:	2300      	movs	r3, #0
 8017108:	e003      	b.n	8017112 <rmw_validate_full_topic_name+0x72>
 801710a:	4298      	cmp	r0, r3
 801710c:	f101 0101 	add.w	r1, r1, #1
 8017110:	d02c      	beq.n	801716c <rmw_validate_full_topic_name+0xcc>
 8017112:	429f      	cmp	r7, r3
 8017114:	f103 0301 	add.w	r3, r3, #1
 8017118:	d0f7      	beq.n	801710a <rmw_validate_full_topic_name+0x6a>
 801711a:	780a      	ldrb	r2, [r1, #0]
 801711c:	2a2f      	cmp	r2, #47	@ 0x2f
 801711e:	d1f4      	bne.n	801710a <rmw_validate_full_topic_name+0x6a>
 8017120:	784a      	ldrb	r2, [r1, #1]
 8017122:	2a2f      	cmp	r2, #47	@ 0x2f
 8017124:	d02d      	beq.n	8017182 <rmw_validate_full_topic_name+0xe2>
 8017126:	5ca2      	ldrb	r2, [r4, r2]
 8017128:	0752      	lsls	r2, r2, #29
 801712a:	d5ee      	bpl.n	801710a <rmw_validate_full_topic_name+0x6a>
 801712c:	2206      	movs	r2, #6
 801712e:	6032      	str	r2, [r6, #0]
 8017130:	2d00      	cmp	r5, #0
 8017132:	d0c9      	beq.n	80170c8 <rmw_validate_full_topic_name+0x28>
 8017134:	602b      	str	r3, [r5, #0]
 8017136:	e7c7      	b.n	80170c8 <rmw_validate_full_topic_name+0x28>
 8017138:	200b      	movs	r0, #11
 801713a:	4770      	bx	lr
 801713c:	3a61      	subs	r2, #97	@ 0x61
 801713e:	2a19      	cmp	r2, #25
 8017140:	d9de      	bls.n	8017100 <rmw_validate_full_topic_name+0x60>
 8017142:	2304      	movs	r3, #4
 8017144:	6033      	str	r3, [r6, #0]
 8017146:	2d00      	cmp	r5, #0
 8017148:	d0be      	beq.n	80170c8 <rmw_validate_full_topic_name+0x28>
 801714a:	f1c4 0401 	rsb	r4, r4, #1
 801714e:	4464      	add	r4, ip
 8017150:	602c      	str	r4, [r5, #0]
 8017152:	e7b9      	b.n	80170c8 <rmw_validate_full_topic_name+0x28>
 8017154:	f1b8 0f19 	cmp.w	r8, #25
 8017158:	d9d2      	bls.n	8017100 <rmw_validate_full_topic_name+0x60>
 801715a:	e7f2      	b.n	8017142 <rmw_validate_full_topic_name+0xa2>
 801715c:	200b      	movs	r0, #11
 801715e:	e7b4      	b.n	80170ca <rmw_validate_full_topic_name+0x2a>
 8017160:	2303      	movs	r3, #3
 8017162:	6033      	str	r3, [r6, #0]
 8017164:	2d00      	cmp	r5, #0
 8017166:	d0af      	beq.n	80170c8 <rmw_validate_full_topic_name+0x28>
 8017168:	602f      	str	r7, [r5, #0]
 801716a:	e7ad      	b.n	80170c8 <rmw_validate_full_topic_name+0x28>
 801716c:	28f7      	cmp	r0, #247	@ 0xf7
 801716e:	d802      	bhi.n	8017176 <rmw_validate_full_topic_name+0xd6>
 8017170:	2300      	movs	r3, #0
 8017172:	6033      	str	r3, [r6, #0]
 8017174:	e7a8      	b.n	80170c8 <rmw_validate_full_topic_name+0x28>
 8017176:	2307      	movs	r3, #7
 8017178:	6033      	str	r3, [r6, #0]
 801717a:	2d00      	cmp	r5, #0
 801717c:	d0a4      	beq.n	80170c8 <rmw_validate_full_topic_name+0x28>
 801717e:	23f6      	movs	r3, #246	@ 0xf6
 8017180:	e7d8      	b.n	8017134 <rmw_validate_full_topic_name+0x94>
 8017182:	2205      	movs	r2, #5
 8017184:	6032      	str	r2, [r6, #0]
 8017186:	2d00      	cmp	r5, #0
 8017188:	d1d4      	bne.n	8017134 <rmw_validate_full_topic_name+0x94>
 801718a:	e79d      	b.n	80170c8 <rmw_validate_full_topic_name+0x28>
 801718c:	080204ff 	.word	0x080204ff

08017190 <rmw_validate_namespace_with_size>:
 8017190:	2800      	cmp	r0, #0
 8017192:	d031      	beq.n	80171f8 <rmw_validate_namespace_with_size+0x68>
 8017194:	b570      	push	{r4, r5, r6, lr}
 8017196:	4614      	mov	r4, r2
 8017198:	b0c2      	sub	sp, #264	@ 0x108
 801719a:	b1ba      	cbz	r2, 80171cc <rmw_validate_namespace_with_size+0x3c>
 801719c:	2901      	cmp	r1, #1
 801719e:	460e      	mov	r6, r1
 80171a0:	461d      	mov	r5, r3
 80171a2:	d102      	bne.n	80171aa <rmw_validate_namespace_with_size+0x1a>
 80171a4:	7803      	ldrb	r3, [r0, #0]
 80171a6:	2b2f      	cmp	r3, #47	@ 0x2f
 80171a8:	d015      	beq.n	80171d6 <rmw_validate_namespace_with_size+0x46>
 80171aa:	aa01      	add	r2, sp, #4
 80171ac:	4669      	mov	r1, sp
 80171ae:	f7ff ff77 	bl	80170a0 <rmw_validate_full_topic_name>
 80171b2:	b960      	cbnz	r0, 80171ce <rmw_validate_namespace_with_size+0x3e>
 80171b4:	9b00      	ldr	r3, [sp, #0]
 80171b6:	b163      	cbz	r3, 80171d2 <rmw_validate_namespace_with_size+0x42>
 80171b8:	2b07      	cmp	r3, #7
 80171ba:	d00a      	beq.n	80171d2 <rmw_validate_namespace_with_size+0x42>
 80171bc:	1e5a      	subs	r2, r3, #1
 80171be:	2a05      	cmp	r2, #5
 80171c0:	d81c      	bhi.n	80171fc <rmw_validate_namespace_with_size+0x6c>
 80171c2:	e8df f002 	tbb	[pc, r2]
 80171c6:	0c0c      	.short	0x0c0c
 80171c8:	0c0c0c0c 	.word	0x0c0c0c0c
 80171cc:	200b      	movs	r0, #11
 80171ce:	b042      	add	sp, #264	@ 0x108
 80171d0:	bd70      	pop	{r4, r5, r6, pc}
 80171d2:	2ef5      	cmp	r6, #245	@ 0xf5
 80171d4:	d809      	bhi.n	80171ea <rmw_validate_namespace_with_size+0x5a>
 80171d6:	2300      	movs	r3, #0
 80171d8:	6023      	str	r3, [r4, #0]
 80171da:	2000      	movs	r0, #0
 80171dc:	e7f7      	b.n	80171ce <rmw_validate_namespace_with_size+0x3e>
 80171de:	6023      	str	r3, [r4, #0]
 80171e0:	2d00      	cmp	r5, #0
 80171e2:	d0fa      	beq.n	80171da <rmw_validate_namespace_with_size+0x4a>
 80171e4:	9b01      	ldr	r3, [sp, #4]
 80171e6:	602b      	str	r3, [r5, #0]
 80171e8:	e7f7      	b.n	80171da <rmw_validate_namespace_with_size+0x4a>
 80171ea:	2307      	movs	r3, #7
 80171ec:	6023      	str	r3, [r4, #0]
 80171ee:	2d00      	cmp	r5, #0
 80171f0:	d0f3      	beq.n	80171da <rmw_validate_namespace_with_size+0x4a>
 80171f2:	23f4      	movs	r3, #244	@ 0xf4
 80171f4:	602b      	str	r3, [r5, #0]
 80171f6:	e7f0      	b.n	80171da <rmw_validate_namespace_with_size+0x4a>
 80171f8:	200b      	movs	r0, #11
 80171fa:	4770      	bx	lr
 80171fc:	4a03      	ldr	r2, [pc, #12]	@ (801720c <rmw_validate_namespace_with_size+0x7c>)
 80171fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8017202:	a802      	add	r0, sp, #8
 8017204:	f7ff fcd4 	bl	8016bb0 <rcutils_snprintf>
 8017208:	2001      	movs	r0, #1
 801720a:	e7e0      	b.n	80171ce <rmw_validate_namespace_with_size+0x3e>
 801720c:	0801f1cc 	.word	0x0801f1cc

08017210 <rmw_validate_namespace>:
 8017210:	b168      	cbz	r0, 801722e <rmw_validate_namespace+0x1e>
 8017212:	b570      	push	{r4, r5, r6, lr}
 8017214:	460d      	mov	r5, r1
 8017216:	4616      	mov	r6, r2
 8017218:	4604      	mov	r4, r0
 801721a:	f7e9 f841 	bl	80002a0 <strlen>
 801721e:	4633      	mov	r3, r6
 8017220:	4601      	mov	r1, r0
 8017222:	462a      	mov	r2, r5
 8017224:	4620      	mov	r0, r4
 8017226:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801722a:	f7ff bfb1 	b.w	8017190 <rmw_validate_namespace_with_size>
 801722e:	200b      	movs	r0, #11
 8017230:	4770      	bx	lr
 8017232:	bf00      	nop

08017234 <rmw_namespace_validation_result_string>:
 8017234:	2807      	cmp	r0, #7
 8017236:	bf9a      	itte	ls
 8017238:	4b02      	ldrls	r3, [pc, #8]	@ (8017244 <rmw_namespace_validation_result_string+0x10>)
 801723a:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 801723e:	4802      	ldrhi	r0, [pc, #8]	@ (8017248 <rmw_namespace_validation_result_string+0x14>)
 8017240:	4770      	bx	lr
 8017242:	bf00      	nop
 8017244:	0801fde8 	.word	0x0801fde8
 8017248:	0801f21c 	.word	0x0801f21c

0801724c <rmw_validate_node_name>:
 801724c:	2800      	cmp	r0, #0
 801724e:	d037      	beq.n	80172c0 <rmw_validate_node_name+0x74>
 8017250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017252:	460e      	mov	r6, r1
 8017254:	2900      	cmp	r1, #0
 8017256:	d035      	beq.n	80172c4 <rmw_validate_node_name+0x78>
 8017258:	4617      	mov	r7, r2
 801725a:	4604      	mov	r4, r0
 801725c:	f7e9 f820 	bl	80002a0 <strlen>
 8017260:	b1d8      	cbz	r0, 801729a <rmw_validate_node_name+0x4e>
 8017262:	1e63      	subs	r3, r4, #1
 8017264:	1819      	adds	r1, r3, r0
 8017266:	461a      	mov	r2, r3
 8017268:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 801726c:	f1ae 0530 	sub.w	r5, lr, #48	@ 0x30
 8017270:	f02e 0c20 	bic.w	ip, lr, #32
 8017274:	2d09      	cmp	r5, #9
 8017276:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 801727a:	d915      	bls.n	80172a8 <rmw_validate_node_name+0x5c>
 801727c:	f1bc 0f19 	cmp.w	ip, #25
 8017280:	d912      	bls.n	80172a8 <rmw_validate_node_name+0x5c>
 8017282:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 8017286:	d00f      	beq.n	80172a8 <rmw_validate_node_name+0x5c>
 8017288:	2302      	movs	r3, #2
 801728a:	6033      	str	r3, [r6, #0]
 801728c:	b11f      	cbz	r7, 8017296 <rmw_validate_node_name+0x4a>
 801728e:	f1c4 0401 	rsb	r4, r4, #1
 8017292:	4414      	add	r4, r2
 8017294:	603c      	str	r4, [r7, #0]
 8017296:	2000      	movs	r0, #0
 8017298:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801729a:	2301      	movs	r3, #1
 801729c:	6033      	str	r3, [r6, #0]
 801729e:	2f00      	cmp	r7, #0
 80172a0:	d0f9      	beq.n	8017296 <rmw_validate_node_name+0x4a>
 80172a2:	2300      	movs	r3, #0
 80172a4:	603b      	str	r3, [r7, #0]
 80172a6:	e7f6      	b.n	8017296 <rmw_validate_node_name+0x4a>
 80172a8:	4299      	cmp	r1, r3
 80172aa:	d1dc      	bne.n	8017266 <rmw_validate_node_name+0x1a>
 80172ac:	7823      	ldrb	r3, [r4, #0]
 80172ae:	4a0c      	ldr	r2, [pc, #48]	@ (80172e0 <rmw_validate_node_name+0x94>)
 80172b0:	5cd3      	ldrb	r3, [r2, r3]
 80172b2:	f013 0304 	ands.w	r3, r3, #4
 80172b6:	d10e      	bne.n	80172d6 <rmw_validate_node_name+0x8a>
 80172b8:	28ff      	cmp	r0, #255	@ 0xff
 80172ba:	d805      	bhi.n	80172c8 <rmw_validate_node_name+0x7c>
 80172bc:	6033      	str	r3, [r6, #0]
 80172be:	e7ea      	b.n	8017296 <rmw_validate_node_name+0x4a>
 80172c0:	200b      	movs	r0, #11
 80172c2:	4770      	bx	lr
 80172c4:	200b      	movs	r0, #11
 80172c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80172c8:	2304      	movs	r3, #4
 80172ca:	6033      	str	r3, [r6, #0]
 80172cc:	2f00      	cmp	r7, #0
 80172ce:	d0e2      	beq.n	8017296 <rmw_validate_node_name+0x4a>
 80172d0:	23fe      	movs	r3, #254	@ 0xfe
 80172d2:	603b      	str	r3, [r7, #0]
 80172d4:	e7df      	b.n	8017296 <rmw_validate_node_name+0x4a>
 80172d6:	2303      	movs	r3, #3
 80172d8:	6033      	str	r3, [r6, #0]
 80172da:	2f00      	cmp	r7, #0
 80172dc:	d1e1      	bne.n	80172a2 <rmw_validate_node_name+0x56>
 80172de:	e7da      	b.n	8017296 <rmw_validate_node_name+0x4a>
 80172e0:	080204ff 	.word	0x080204ff

080172e4 <rmw_node_name_validation_result_string>:
 80172e4:	2804      	cmp	r0, #4
 80172e6:	bf9a      	itte	ls
 80172e8:	4b02      	ldrls	r3, [pc, #8]	@ (80172f4 <rmw_node_name_validation_result_string+0x10>)
 80172ea:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 80172ee:	4802      	ldrhi	r0, [pc, #8]	@ (80172f8 <rmw_node_name_validation_result_string+0x14>)
 80172f0:	4770      	bx	lr
 80172f2:	bf00      	nop
 80172f4:	0801fe08 	.word	0x0801fe08
 80172f8:	0801f3c4 	.word	0x0801f3c4

080172fc <get_memory>:
 80172fc:	4603      	mov	r3, r0
 80172fe:	6840      	ldr	r0, [r0, #4]
 8017300:	b158      	cbz	r0, 801731a <get_memory+0x1e>
 8017302:	6842      	ldr	r2, [r0, #4]
 8017304:	605a      	str	r2, [r3, #4]
 8017306:	b10a      	cbz	r2, 801730c <get_memory+0x10>
 8017308:	2100      	movs	r1, #0
 801730a:	6011      	str	r1, [r2, #0]
 801730c:	681a      	ldr	r2, [r3, #0]
 801730e:	6042      	str	r2, [r0, #4]
 8017310:	b102      	cbz	r2, 8017314 <get_memory+0x18>
 8017312:	6010      	str	r0, [r2, #0]
 8017314:	2200      	movs	r2, #0
 8017316:	6002      	str	r2, [r0, #0]
 8017318:	6018      	str	r0, [r3, #0]
 801731a:	4770      	bx	lr

0801731c <put_memory>:
 801731c:	680b      	ldr	r3, [r1, #0]
 801731e:	b10b      	cbz	r3, 8017324 <put_memory+0x8>
 8017320:	684a      	ldr	r2, [r1, #4]
 8017322:	605a      	str	r2, [r3, #4]
 8017324:	684a      	ldr	r2, [r1, #4]
 8017326:	b102      	cbz	r2, 801732a <put_memory+0xe>
 8017328:	6013      	str	r3, [r2, #0]
 801732a:	6803      	ldr	r3, [r0, #0]
 801732c:	428b      	cmp	r3, r1
 801732e:	6843      	ldr	r3, [r0, #4]
 8017330:	bf08      	it	eq
 8017332:	6002      	streq	r2, [r0, #0]
 8017334:	604b      	str	r3, [r1, #4]
 8017336:	b103      	cbz	r3, 801733a <put_memory+0x1e>
 8017338:	6019      	str	r1, [r3, #0]
 801733a:	2300      	movs	r3, #0
 801733c:	600b      	str	r3, [r1, #0]
 801733e:	6041      	str	r1, [r0, #4]
 8017340:	4770      	bx	lr
 8017342:	bf00      	nop

08017344 <rmw_destroy_client>:
 8017344:	b570      	push	{r4, r5, r6, lr}
 8017346:	b128      	cbz	r0, 8017354 <rmw_destroy_client+0x10>
 8017348:	4604      	mov	r4, r0
 801734a:	6800      	ldr	r0, [r0, #0]
 801734c:	460d      	mov	r5, r1
 801734e:	f7f8 fae7 	bl	800f920 <is_uxrce_rmw_identifier_valid>
 8017352:	b910      	cbnz	r0, 801735a <rmw_destroy_client+0x16>
 8017354:	2401      	movs	r4, #1
 8017356:	4620      	mov	r0, r4
 8017358:	bd70      	pop	{r4, r5, r6, pc}
 801735a:	6863      	ldr	r3, [r4, #4]
 801735c:	2b00      	cmp	r3, #0
 801735e:	d0f9      	beq.n	8017354 <rmw_destroy_client+0x10>
 8017360:	2d00      	cmp	r5, #0
 8017362:	d0f7      	beq.n	8017354 <rmw_destroy_client+0x10>
 8017364:	6828      	ldr	r0, [r5, #0]
 8017366:	f7f8 fadb 	bl	800f920 <is_uxrce_rmw_identifier_valid>
 801736a:	2800      	cmp	r0, #0
 801736c:	d0f2      	beq.n	8017354 <rmw_destroy_client+0x10>
 801736e:	686e      	ldr	r6, [r5, #4]
 8017370:	2e00      	cmp	r6, #0
 8017372:	d0ef      	beq.n	8017354 <rmw_destroy_client+0x10>
 8017374:	6864      	ldr	r4, [r4, #4]
 8017376:	6932      	ldr	r2, [r6, #16]
 8017378:	6920      	ldr	r0, [r4, #16]
 801737a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801737e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017382:	6819      	ldr	r1, [r3, #0]
 8017384:	f002 fdf8 	bl	8019f78 <uxr_buffer_cancel_data>
 8017388:	4602      	mov	r2, r0
 801738a:	6920      	ldr	r0, [r4, #16]
 801738c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017390:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017394:	f7f8 fa3e 	bl	800f814 <run_xrce_session>
 8017398:	6920      	ldr	r0, [r4, #16]
 801739a:	6932      	ldr	r2, [r6, #16]
 801739c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80173a0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80173a4:	6819      	ldr	r1, [r3, #0]
 80173a6:	f7f9 fb11 	bl	80109cc <uxr_buffer_delete_entity>
 80173aa:	4602      	mov	r2, r0
 80173ac:	6920      	ldr	r0, [r4, #16]
 80173ae:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80173b2:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80173b6:	f7f8 fa2d 	bl	800f814 <run_xrce_session>
 80173ba:	f080 0401 	eor.w	r4, r0, #1
 80173be:	b2e4      	uxtb	r4, r4
 80173c0:	4628      	mov	r0, r5
 80173c2:	0064      	lsls	r4, r4, #1
 80173c4:	f7f8 f906 	bl	800f5d4 <rmw_uxrce_fini_client_memory>
 80173c8:	e7c5      	b.n	8017356 <rmw_destroy_client+0x12>
 80173ca:	bf00      	nop

080173cc <rmw_get_gid_for_client>:
 80173cc:	b1a8      	cbz	r0, 80173fa <rmw_get_gid_for_client+0x2e>
 80173ce:	b538      	push	{r3, r4, r5, lr}
 80173d0:	460c      	mov	r4, r1
 80173d2:	b1a1      	cbz	r1, 80173fe <rmw_get_gid_for_client+0x32>
 80173d4:	4605      	mov	r5, r0
 80173d6:	6800      	ldr	r0, [r0, #0]
 80173d8:	b120      	cbz	r0, 80173e4 <rmw_get_gid_for_client+0x18>
 80173da:	4b0a      	ldr	r3, [pc, #40]	@ (8017404 <rmw_get_gid_for_client+0x38>)
 80173dc:	6819      	ldr	r1, [r3, #0]
 80173de:	f7e8 feff 	bl	80001e0 <strcmp>
 80173e2:	b940      	cbnz	r0, 80173f6 <rmw_get_gid_for_client+0x2a>
 80173e4:	686b      	ldr	r3, [r5, #4]
 80173e6:	2000      	movs	r0, #0
 80173e8:	6060      	str	r0, [r4, #4]
 80173ea:	60a0      	str	r0, [r4, #8]
 80173ec:	60e0      	str	r0, [r4, #12]
 80173ee:	6120      	str	r0, [r4, #16]
 80173f0:	691b      	ldr	r3, [r3, #16]
 80173f2:	6063      	str	r3, [r4, #4]
 80173f4:	bd38      	pop	{r3, r4, r5, pc}
 80173f6:	200c      	movs	r0, #12
 80173f8:	bd38      	pop	{r3, r4, r5, pc}
 80173fa:	200b      	movs	r0, #11
 80173fc:	4770      	bx	lr
 80173fe:	200b      	movs	r0, #11
 8017400:	bd38      	pop	{r3, r4, r5, pc}
 8017402:	bf00      	nop
 8017404:	0801fe1c 	.word	0x0801fe1c

08017408 <rmw_get_implementation_identifier>:
 8017408:	4b01      	ldr	r3, [pc, #4]	@ (8017410 <rmw_get_implementation_identifier+0x8>)
 801740a:	6818      	ldr	r0, [r3, #0]
 801740c:	4770      	bx	lr
 801740e:	bf00      	nop
 8017410:	0801fe1c 	.word	0x0801fe1c

08017414 <rmw_init_options_init>:
 8017414:	b084      	sub	sp, #16
 8017416:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017418:	b083      	sub	sp, #12
 801741a:	ad09      	add	r5, sp, #36	@ 0x24
 801741c:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8017420:	b130      	cbz	r0, 8017430 <rmw_init_options_init+0x1c>
 8017422:	4604      	mov	r4, r0
 8017424:	4628      	mov	r0, r5
 8017426:	f7f7 fc9f 	bl	800ed68 <rcutils_allocator_is_valid>
 801742a:	b108      	cbz	r0, 8017430 <rmw_init_options_init+0x1c>
 801742c:	68a6      	ldr	r6, [r4, #8]
 801742e:	b12e      	cbz	r6, 801743c <rmw_init_options_init+0x28>
 8017430:	200b      	movs	r0, #11
 8017432:	b003      	add	sp, #12
 8017434:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8017438:	b004      	add	sp, #16
 801743a:	4770      	bx	lr
 801743c:	2200      	movs	r2, #0
 801743e:	2300      	movs	r3, #0
 8017440:	e9c4 2300 	strd	r2, r3, [r4]
 8017444:	4b20      	ldr	r3, [pc, #128]	@ (80174c8 <rmw_init_options_init+0xb4>)
 8017446:	681b      	ldr	r3, [r3, #0]
 8017448:	60a3      	str	r3, [r4, #8]
 801744a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801744c:	f104 0c3c 	add.w	ip, r4, #60	@ 0x3c
 8017450:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017454:	466f      	mov	r7, sp
 8017456:	682b      	ldr	r3, [r5, #0]
 8017458:	f8cc 3000 	str.w	r3, [ip]
 801745c:	4638      	mov	r0, r7
 801745e:	63a6      	str	r6, [r4, #56]	@ 0x38
 8017460:	60e6      	str	r6, [r4, #12]
 8017462:	f004 f8a9 	bl	801b5b8 <rmw_get_default_security_options>
 8017466:	e897 0003 	ldmia.w	r7, {r0, r1}
 801746a:	f104 0310 	add.w	r3, r4, #16
 801746e:	e883 0003 	stmia.w	r3, {r0, r1}
 8017472:	2203      	movs	r2, #3
 8017474:	4815      	ldr	r0, [pc, #84]	@ (80174cc <rmw_init_options_init+0xb8>)
 8017476:	4916      	ldr	r1, [pc, #88]	@ (80174d0 <rmw_init_options_init+0xbc>)
 8017478:	f7f7 ffec 	bl	800f454 <rmw_uxrce_init_init_options_impl_memory>
 801747c:	4813      	ldr	r0, [pc, #76]	@ (80174cc <rmw_init_options_init+0xb8>)
 801747e:	f7ff ff3d 	bl	80172fc <get_memory>
 8017482:	b1f0      	cbz	r0, 80174c2 <rmw_init_options_init+0xae>
 8017484:	4a13      	ldr	r2, [pc, #76]	@ (80174d4 <rmw_init_options_init+0xc0>)
 8017486:	6883      	ldr	r3, [r0, #8]
 8017488:	6851      	ldr	r1, [r2, #4]
 801748a:	7810      	ldrb	r0, [r2, #0]
 801748c:	6523      	str	r3, [r4, #80]	@ 0x50
 801748e:	7418      	strb	r0, [r3, #16]
 8017490:	6159      	str	r1, [r3, #20]
 8017492:	68d1      	ldr	r1, [r2, #12]
 8017494:	61d9      	str	r1, [r3, #28]
 8017496:	6911      	ldr	r1, [r2, #16]
 8017498:	6219      	str	r1, [r3, #32]
 801749a:	6951      	ldr	r1, [r2, #20]
 801749c:	6892      	ldr	r2, [r2, #8]
 801749e:	619a      	str	r2, [r3, #24]
 80174a0:	6259      	str	r1, [r3, #36]	@ 0x24
 80174a2:	f7fa febf 	bl	8012224 <uxr_nanos>
 80174a6:	f004 fbc9 	bl	801bc3c <srand>
 80174aa:	f004 fbf5 	bl	801bc98 <rand>
 80174ae:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80174b0:	6298      	str	r0, [r3, #40]	@ 0x28
 80174b2:	2800      	cmp	r0, #0
 80174b4:	d0f9      	beq.n	80174aa <rmw_init_options_init+0x96>
 80174b6:	2000      	movs	r0, #0
 80174b8:	b003      	add	sp, #12
 80174ba:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80174be:	b004      	add	sp, #16
 80174c0:	4770      	bx	lr
 80174c2:	2001      	movs	r0, #1
 80174c4:	e7b5      	b.n	8017432 <rmw_init_options_init+0x1e>
 80174c6:	bf00      	nop
 80174c8:	0801fe1c 	.word	0x0801fe1c
 80174cc:	2000c770 	.word	0x2000c770
 80174d0:	2000c6ec 	.word	0x2000c6ec
 80174d4:	2000c5c0 	.word	0x2000c5c0

080174d8 <rmw_init_options_copy>:
 80174d8:	2800      	cmp	r0, #0
 80174da:	d03e      	beq.n	801755a <rmw_init_options_copy+0x82>
 80174dc:	b570      	push	{r4, r5, r6, lr}
 80174de:	460d      	mov	r5, r1
 80174e0:	b149      	cbz	r1, 80174f6 <rmw_init_options_copy+0x1e>
 80174e2:	4604      	mov	r4, r0
 80174e4:	6880      	ldr	r0, [r0, #8]
 80174e6:	b120      	cbz	r0, 80174f2 <rmw_init_options_copy+0x1a>
 80174e8:	4b21      	ldr	r3, [pc, #132]	@ (8017570 <rmw_init_options_copy+0x98>)
 80174ea:	6819      	ldr	r1, [r3, #0]
 80174ec:	f7e8 fe78 	bl	80001e0 <strcmp>
 80174f0:	bb78      	cbnz	r0, 8017552 <rmw_init_options_copy+0x7a>
 80174f2:	68ab      	ldr	r3, [r5, #8]
 80174f4:	b11b      	cbz	r3, 80174fe <rmw_init_options_copy+0x26>
 80174f6:	f04f 0c0b 	mov.w	ip, #11
 80174fa:	4660      	mov	r0, ip
 80174fc:	bd70      	pop	{r4, r5, r6, pc}
 80174fe:	2258      	movs	r2, #88	@ 0x58
 8017500:	4621      	mov	r1, r4
 8017502:	4628      	mov	r0, r5
 8017504:	f104 063c 	add.w	r6, r4, #60	@ 0x3c
 8017508:	f005 f8eb 	bl	801c6e2 <memcpy>
 801750c:	4630      	mov	r0, r6
 801750e:	f7f7 fc2b 	bl	800ed68 <rcutils_allocator_is_valid>
 8017512:	2800      	cmp	r0, #0
 8017514:	d0ef      	beq.n	80174f6 <rmw_init_options_copy+0x1e>
 8017516:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8017518:	b138      	cbz	r0, 801752a <rmw_init_options_copy+0x52>
 801751a:	f105 0238 	add.w	r2, r5, #56	@ 0x38
 801751e:	4631      	mov	r1, r6
 8017520:	f004 f816 	bl	801b550 <rmw_enclave_options_copy>
 8017524:	4684      	mov	ip, r0
 8017526:	2800      	cmp	r0, #0
 8017528:	d1e7      	bne.n	80174fa <rmw_init_options_copy+0x22>
 801752a:	4812      	ldr	r0, [pc, #72]	@ (8017574 <rmw_init_options_copy+0x9c>)
 801752c:	f7ff fee6 	bl	80172fc <get_memory>
 8017530:	b1b8      	cbz	r0, 8017562 <rmw_init_options_copy+0x8a>
 8017532:	6883      	ldr	r3, [r0, #8]
 8017534:	652b      	str	r3, [r5, #80]	@ 0x50
 8017536:	6d25      	ldr	r5, [r4, #80]	@ 0x50
 8017538:	3510      	adds	r5, #16
 801753a:	f103 0410 	add.w	r4, r3, #16
 801753e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017540:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017542:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8017546:	f04f 0c00 	mov.w	ip, #0
 801754a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801754e:	4660      	mov	r0, ip
 8017550:	bd70      	pop	{r4, r5, r6, pc}
 8017552:	f04f 0c0c 	mov.w	ip, #12
 8017556:	4660      	mov	r0, ip
 8017558:	bd70      	pop	{r4, r5, r6, pc}
 801755a:	f04f 0c0b 	mov.w	ip, #11
 801755e:	4660      	mov	r0, ip
 8017560:	4770      	bx	lr
 8017562:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8017564:	4631      	mov	r1, r6
 8017566:	f004 f815 	bl	801b594 <rmw_enclave_options_fini>
 801756a:	f04f 0c01 	mov.w	ip, #1
 801756e:	e7c4      	b.n	80174fa <rmw_init_options_copy+0x22>
 8017570:	0801fe1c 	.word	0x0801fe1c
 8017574:	2000c770 	.word	0x2000c770

08017578 <rmw_init_options_fini>:
 8017578:	2800      	cmp	r0, #0
 801757a:	d035      	beq.n	80175e8 <rmw_init_options_fini+0x70>
 801757c:	b530      	push	{r4, r5, lr}
 801757e:	f100 053c 	add.w	r5, r0, #60	@ 0x3c
 8017582:	b097      	sub	sp, #92	@ 0x5c
 8017584:	4604      	mov	r4, r0
 8017586:	4628      	mov	r0, r5
 8017588:	f7f7 fbee 	bl	800ed68 <rcutils_allocator_is_valid>
 801758c:	b320      	cbz	r0, 80175d8 <rmw_init_options_fini+0x60>
 801758e:	68a0      	ldr	r0, [r4, #8]
 8017590:	b120      	cbz	r0, 801759c <rmw_init_options_fini+0x24>
 8017592:	4b16      	ldr	r3, [pc, #88]	@ (80175ec <rmw_init_options_fini+0x74>)
 8017594:	6819      	ldr	r1, [r3, #0]
 8017596:	f7e8 fe23 	bl	80001e0 <strcmp>
 801759a:	bb18      	cbnz	r0, 80175e4 <rmw_init_options_fini+0x6c>
 801759c:	4b14      	ldr	r3, [pc, #80]	@ (80175f0 <rmw_init_options_fini+0x78>)
 801759e:	6819      	ldr	r1, [r3, #0]
 80175a0:	b1e9      	cbz	r1, 80175de <rmw_init_options_fini+0x66>
 80175a2:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80175a4:	e001      	b.n	80175aa <rmw_init_options_fini+0x32>
 80175a6:	6849      	ldr	r1, [r1, #4]
 80175a8:	b1c9      	cbz	r1, 80175de <rmw_init_options_fini+0x66>
 80175aa:	688b      	ldr	r3, [r1, #8]
 80175ac:	429a      	cmp	r2, r3
 80175ae:	d1fa      	bne.n	80175a6 <rmw_init_options_fini+0x2e>
 80175b0:	480f      	ldr	r0, [pc, #60]	@ (80175f0 <rmw_init_options_fini+0x78>)
 80175b2:	f7ff feb3 	bl	801731c <put_memory>
 80175b6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80175b8:	b118      	cbz	r0, 80175c2 <rmw_init_options_fini+0x4a>
 80175ba:	4629      	mov	r1, r5
 80175bc:	f003 ffea 	bl	801b594 <rmw_enclave_options_fini>
 80175c0:	b940      	cbnz	r0, 80175d4 <rmw_init_options_fini+0x5c>
 80175c2:	4668      	mov	r0, sp
 80175c4:	f7ff fca6 	bl	8016f14 <rmw_get_zero_initialized_init_options>
 80175c8:	2258      	movs	r2, #88	@ 0x58
 80175ca:	4669      	mov	r1, sp
 80175cc:	4620      	mov	r0, r4
 80175ce:	f005 f888 	bl	801c6e2 <memcpy>
 80175d2:	2000      	movs	r0, #0
 80175d4:	b017      	add	sp, #92	@ 0x5c
 80175d6:	bd30      	pop	{r4, r5, pc}
 80175d8:	200b      	movs	r0, #11
 80175da:	b017      	add	sp, #92	@ 0x5c
 80175dc:	bd30      	pop	{r4, r5, pc}
 80175de:	2001      	movs	r0, #1
 80175e0:	b017      	add	sp, #92	@ 0x5c
 80175e2:	bd30      	pop	{r4, r5, pc}
 80175e4:	200c      	movs	r0, #12
 80175e6:	e7f5      	b.n	80175d4 <rmw_init_options_fini+0x5c>
 80175e8:	200b      	movs	r0, #11
 80175ea:	4770      	bx	lr
 80175ec:	0801fe1c 	.word	0x0801fe1c
 80175f0:	2000c770 	.word	0x2000c770

080175f4 <rmw_init>:
 80175f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80175f8:	b083      	sub	sp, #12
 80175fa:	2800      	cmp	r0, #0
 80175fc:	f000 80d4 	beq.w	80177a8 <rmw_init+0x1b4>
 8017600:	460e      	mov	r6, r1
 8017602:	2900      	cmp	r1, #0
 8017604:	f000 80d0 	beq.w	80177a8 <rmw_init+0x1b4>
 8017608:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 801760a:	4605      	mov	r5, r0
 801760c:	2b00      	cmp	r3, #0
 801760e:	f000 80cb 	beq.w	80177a8 <rmw_init+0x1b4>
 8017612:	4b77      	ldr	r3, [pc, #476]	@ (80177f0 <rmw_init+0x1fc>)
 8017614:	6880      	ldr	r0, [r0, #8]
 8017616:	681f      	ldr	r7, [r3, #0]
 8017618:	b128      	cbz	r0, 8017626 <rmw_init+0x32>
 801761a:	4639      	mov	r1, r7
 801761c:	f7e8 fde0 	bl	80001e0 <strcmp>
 8017620:	2800      	cmp	r0, #0
 8017622:	f040 80d3 	bne.w	80177cc <rmw_init+0x1d8>
 8017626:	e9d5 2300 	ldrd	r2, r3, [r5]
 801762a:	4c72      	ldr	r4, [pc, #456]	@ (80177f4 <rmw_init+0x200>)
 801762c:	4972      	ldr	r1, [pc, #456]	@ (80177f8 <rmw_init+0x204>)
 801762e:	4873      	ldr	r0, [pc, #460]	@ (80177fc <rmw_init+0x208>)
 8017630:	60b7      	str	r7, [r6, #8]
 8017632:	e9c6 2300 	strd	r2, r3, [r6]
 8017636:	68eb      	ldr	r3, [r5, #12]
 8017638:	66b3      	str	r3, [r6, #104]	@ 0x68
 801763a:	2201      	movs	r2, #1
 801763c:	f7f7 feaa 	bl	800f394 <rmw_uxrce_init_session_memory>
 8017640:	4620      	mov	r0, r4
 8017642:	496f      	ldr	r1, [pc, #444]	@ (8017800 <rmw_init+0x20c>)
 8017644:	2204      	movs	r2, #4
 8017646:	f7f7 fee5 	bl	800f414 <rmw_uxrce_init_static_input_buffer_memory>
 801764a:	f04f 0800 	mov.w	r8, #0
 801764e:	486b      	ldr	r0, [pc, #428]	@ (80177fc <rmw_init+0x208>)
 8017650:	f884 800d 	strb.w	r8, [r4, #13]
 8017654:	f7ff fe52 	bl	80172fc <get_memory>
 8017658:	2800      	cmp	r0, #0
 801765a:	f000 80b2 	beq.w	80177c2 <rmw_init+0x1ce>
 801765e:	6884      	ldr	r4, [r0, #8]
 8017660:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8017662:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 8017664:	f890 c010 	ldrb.w	ip, [r0, #16]
 8017668:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 801766c:	9101      	str	r1, [sp, #4]
 801766e:	6a00      	ldr	r0, [r0, #32]
 8017670:	9000      	str	r0, [sp, #0]
 8017672:	f104 0910 	add.w	r9, r4, #16
 8017676:	4661      	mov	r1, ip
 8017678:	4648      	mov	r0, r9
 801767a:	f001 fed1 	bl	8019420 <uxr_set_custom_transport_callbacks>
 801767e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017682:	e9c4 33e3 	strd	r3, r3, [r4, #908]	@ 0x38c
 8017686:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 801768a:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 801768e:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 8017692:	495c      	ldr	r1, [pc, #368]	@ (8017804 <rmw_init+0x210>)
 8017694:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 8017698:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 801769c:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 80176a0:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 80176a4:	4858      	ldr	r0, [pc, #352]	@ (8017808 <rmw_init+0x214>)
 80176a6:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 80176aa:	2201      	movs	r2, #1
 80176ac:	66f4      	str	r4, [r6, #108]	@ 0x6c
 80176ae:	f7f7 fe51 	bl	800f354 <rmw_uxrce_init_node_memory>
 80176b2:	4956      	ldr	r1, [pc, #344]	@ (801780c <rmw_init+0x218>)
 80176b4:	4856      	ldr	r0, [pc, #344]	@ (8017810 <rmw_init+0x21c>)
 80176b6:	2205      	movs	r2, #5
 80176b8:	f7f7 fe2c 	bl	800f314 <rmw_uxrce_init_subscription_memory>
 80176bc:	4955      	ldr	r1, [pc, #340]	@ (8017814 <rmw_init+0x220>)
 80176be:	4856      	ldr	r0, [pc, #344]	@ (8017818 <rmw_init+0x224>)
 80176c0:	220a      	movs	r2, #10
 80176c2:	f7f7 fe07 	bl	800f2d4 <rmw_uxrce_init_publisher_memory>
 80176c6:	4955      	ldr	r1, [pc, #340]	@ (801781c <rmw_init+0x228>)
 80176c8:	4855      	ldr	r0, [pc, #340]	@ (8017820 <rmw_init+0x22c>)
 80176ca:	2201      	movs	r2, #1
 80176cc:	f7f7 fdc2 	bl	800f254 <rmw_uxrce_init_service_memory>
 80176d0:	4954      	ldr	r1, [pc, #336]	@ (8017824 <rmw_init+0x230>)
 80176d2:	4855      	ldr	r0, [pc, #340]	@ (8017828 <rmw_init+0x234>)
 80176d4:	2201      	movs	r2, #1
 80176d6:	f7f7 fddd 	bl	800f294 <rmw_uxrce_init_client_memory>
 80176da:	4954      	ldr	r1, [pc, #336]	@ (801782c <rmw_init+0x238>)
 80176dc:	4854      	ldr	r0, [pc, #336]	@ (8017830 <rmw_init+0x23c>)
 80176de:	220f      	movs	r2, #15
 80176e0:	f7f7 fe78 	bl	800f3d4 <rmw_uxrce_init_topic_memory>
 80176e4:	4953      	ldr	r1, [pc, #332]	@ (8017834 <rmw_init+0x240>)
 80176e6:	4854      	ldr	r0, [pc, #336]	@ (8017838 <rmw_init+0x244>)
 80176e8:	2203      	movs	r2, #3
 80176ea:	f7f7 feb3 	bl	800f454 <rmw_uxrce_init_init_options_impl_memory>
 80176ee:	4953      	ldr	r1, [pc, #332]	@ (801783c <rmw_init+0x248>)
 80176f0:	4853      	ldr	r0, [pc, #332]	@ (8017840 <rmw_init+0x24c>)
 80176f2:	2204      	movs	r2, #4
 80176f4:	f7f7 fece 	bl	800f494 <rmw_uxrce_init_wait_set_memory>
 80176f8:	4952      	ldr	r1, [pc, #328]	@ (8017844 <rmw_init+0x250>)
 80176fa:	4853      	ldr	r0, [pc, #332]	@ (8017848 <rmw_init+0x254>)
 80176fc:	2204      	movs	r2, #4
 80176fe:	f7f7 fee9 	bl	800f4d4 <rmw_uxrce_init_guard_condition_memory>
 8017702:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 8017704:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 8017706:	4642      	mov	r2, r8
 8017708:	f000 fd92 	bl	8018230 <rmw_uxrce_transport_init>
 801770c:	4607      	mov	r7, r0
 801770e:	2800      	cmp	r0, #0
 8017710:	d161      	bne.n	80177d6 <rmw_init+0x1e2>
 8017712:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 8017714:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 8017718:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801771a:	4628      	mov	r0, r5
 801771c:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 8017720:	f7f9 fbea 	bl	8010ef8 <uxr_init_session>
 8017724:	4628      	mov	r0, r5
 8017726:	4949      	ldr	r1, [pc, #292]	@ (801784c <rmw_init+0x258>)
 8017728:	4622      	mov	r2, r4
 801772a:	f7f9 fc09 	bl	8010f40 <uxr_set_topic_callback>
 801772e:	4628      	mov	r0, r5
 8017730:	4947      	ldr	r1, [pc, #284]	@ (8017850 <rmw_init+0x25c>)
 8017732:	463a      	mov	r2, r7
 8017734:	f7f9 fc00 	bl	8010f38 <uxr_set_status_callback>
 8017738:	4628      	mov	r0, r5
 801773a:	4946      	ldr	r1, [pc, #280]	@ (8017854 <rmw_init+0x260>)
 801773c:	463a      	mov	r2, r7
 801773e:	f7f9 fc03 	bl	8010f48 <uxr_set_request_callback>
 8017742:	4628      	mov	r0, r5
 8017744:	4944      	ldr	r1, [pc, #272]	@ (8017858 <rmw_init+0x264>)
 8017746:	463a      	mov	r2, r7
 8017748:	f7f9 fc02 	bl	8010f50 <uxr_set_reply_callback>
 801774c:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017750:	2304      	movs	r3, #4
 8017752:	0092      	lsls	r2, r2, #2
 8017754:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 8017758:	4628      	mov	r0, r5
 801775a:	f7f9 fc27 	bl	8010fac <uxr_create_input_reliable_stream>
 801775e:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017762:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 8017766:	2304      	movs	r3, #4
 8017768:	0092      	lsls	r2, r2, #2
 801776a:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 801776e:	4628      	mov	r0, r5
 8017770:	f7f9 fc04 	bl	8010f7c <uxr_create_output_reliable_stream>
 8017774:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 8017778:	4628      	mov	r0, r5
 801777a:	f7f9 fc11 	bl	8010fa0 <uxr_create_input_best_effort_stream>
 801777e:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 8017782:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017786:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 801778a:	3114      	adds	r1, #20
 801778c:	4628      	mov	r0, r5
 801778e:	f7f9 fbe3 	bl	8010f58 <uxr_create_output_best_effort_stream>
 8017792:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 8017796:	4628      	mov	r0, r5
 8017798:	f7fa f97a 	bl	8011a90 <uxr_create_session>
 801779c:	4605      	mov	r5, r0
 801779e:	b140      	cbz	r0, 80177b2 <rmw_init+0x1be>
 80177a0:	4638      	mov	r0, r7
 80177a2:	b003      	add	sp, #12
 80177a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80177a8:	270b      	movs	r7, #11
 80177aa:	4638      	mov	r0, r7
 80177ac:	b003      	add	sp, #12
 80177ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80177b2:	4648      	mov	r0, r9
 80177b4:	f001 fe76 	bl	80194a4 <uxr_close_custom_transport>
 80177b8:	4810      	ldr	r0, [pc, #64]	@ (80177fc <rmw_init+0x208>)
 80177ba:	4621      	mov	r1, r4
 80177bc:	f7ff fdae 	bl	801731c <put_memory>
 80177c0:	66f5      	str	r5, [r6, #108]	@ 0x6c
 80177c2:	2701      	movs	r7, #1
 80177c4:	4638      	mov	r0, r7
 80177c6:	b003      	add	sp, #12
 80177c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80177cc:	270c      	movs	r7, #12
 80177ce:	4638      	mov	r0, r7
 80177d0:	b003      	add	sp, #12
 80177d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80177d6:	4648      	mov	r0, r9
 80177d8:	f001 fe64 	bl	80194a4 <uxr_close_custom_transport>
 80177dc:	4807      	ldr	r0, [pc, #28]	@ (80177fc <rmw_init+0x208>)
 80177de:	4621      	mov	r1, r4
 80177e0:	f7ff fd9c 	bl	801731c <put_memory>
 80177e4:	4638      	mov	r0, r7
 80177e6:	f8c6 806c 	str.w	r8, [r6, #108]	@ 0x6c
 80177ea:	b003      	add	sp, #12
 80177ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80177f0:	0801fe1c 	.word	0x0801fe1c
 80177f4:	2000e880 	.word	0x2000e880
 80177f8:	2000f978 	.word	0x2000f978
 80177fc:	20010f20 	.word	0x20010f20
 8017800:	2000c780 	.word	0x2000c780
 8017804:	2000f8c0 	.word	0x2000f8c0
 8017808:	2000f964 	.word	0x2000f964
 801780c:	2000ebf8 	.word	0x2000ebf8
 8017810:	2000f030 	.word	0x2000f030
 8017814:	2000f040 	.word	0x2000f040
 8017818:	2000f8b0 	.word	0x2000f8b0
 801781c:	2000eb20 	.word	0x2000eb20
 8017820:	2000ebe8 	.word	0x2000ebe8
 8017824:	2000ea48 	.word	0x2000ea48
 8017828:	2000eb10 	.word	0x2000eb10
 801782c:	2000e890 	.word	0x2000e890
 8017830:	2000ea34 	.word	0x2000ea34
 8017834:	2000c6ec 	.word	0x2000c6ec
 8017838:	2000c770 	.word	0x2000c770
 801783c:	2000c66c 	.word	0x2000c66c
 8017840:	2000c6dc 	.word	0x2000c6dc
 8017844:	2000c5dc 	.word	0x2000c5dc
 8017848:	2000c65c 	.word	0x2000c65c
 801784c:	0801b5c9 	.word	0x0801b5c9
 8017850:	0801b5c1 	.word	0x0801b5c1
 8017854:	0801b661 	.word	0x0801b661
 8017858:	0801b6fd 	.word	0x0801b6fd

0801785c <rmw_context_fini>:
 801785c:	4b17      	ldr	r3, [pc, #92]	@ (80178bc <rmw_context_fini+0x60>)
 801785e:	b570      	push	{r4, r5, r6, lr}
 8017860:	681c      	ldr	r4, [r3, #0]
 8017862:	4605      	mov	r5, r0
 8017864:	6ec0      	ldr	r0, [r0, #108]	@ 0x6c
 8017866:	b33c      	cbz	r4, 80178b8 <rmw_context_fini+0x5c>
 8017868:	2600      	movs	r6, #0
 801786a:	e9d4 4301 	ldrd	r4, r3, [r4, #4]
 801786e:	691a      	ldr	r2, [r3, #16]
 8017870:	4282      	cmp	r2, r0
 8017872:	d018      	beq.n	80178a6 <rmw_context_fini+0x4a>
 8017874:	2c00      	cmp	r4, #0
 8017876:	d1f8      	bne.n	801786a <rmw_context_fini+0xe>
 8017878:	b188      	cbz	r0, 801789e <rmw_context_fini+0x42>
 801787a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801787e:	789b      	ldrb	r3, [r3, #2]
 8017880:	2b01      	cmp	r3, #1
 8017882:	bf14      	ite	ne
 8017884:	210a      	movne	r1, #10
 8017886:	2100      	moveq	r1, #0
 8017888:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801788c:	f7fa f8d8 	bl	8011a40 <uxr_delete_session_retries>
 8017890:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8017892:	f7f7 fe3f 	bl	800f514 <rmw_uxrce_fini_session_memory>
 8017896:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8017898:	3010      	adds	r0, #16
 801789a:	f001 fe03 	bl	80194a4 <uxr_close_custom_transport>
 801789e:	2300      	movs	r3, #0
 80178a0:	66eb      	str	r3, [r5, #108]	@ 0x6c
 80178a2:	4630      	mov	r0, r6
 80178a4:	bd70      	pop	{r4, r5, r6, pc}
 80178a6:	f103 0018 	add.w	r0, r3, #24
 80178aa:	f000 f911 	bl	8017ad0 <rmw_destroy_node>
 80178ae:	4606      	mov	r6, r0
 80178b0:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 80178b2:	2c00      	cmp	r4, #0
 80178b4:	d1d9      	bne.n	801786a <rmw_context_fini+0xe>
 80178b6:	e7df      	b.n	8017878 <rmw_context_fini+0x1c>
 80178b8:	4626      	mov	r6, r4
 80178ba:	e7dd      	b.n	8017878 <rmw_context_fini+0x1c>
 80178bc:	2000f964 	.word	0x2000f964

080178c0 <create_topic>:
 80178c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80178c4:	4604      	mov	r4, r0
 80178c6:	b084      	sub	sp, #16
 80178c8:	4824      	ldr	r0, [pc, #144]	@ (801795c <create_topic+0x9c>)
 80178ca:	460f      	mov	r7, r1
 80178cc:	4616      	mov	r6, r2
 80178ce:	f7ff fd15 	bl	80172fc <get_memory>
 80178d2:	2800      	cmp	r0, #0
 80178d4:	d03c      	beq.n	8017950 <create_topic+0x90>
 80178d6:	6923      	ldr	r3, [r4, #16]
 80178d8:	6885      	ldr	r5, [r0, #8]
 80178da:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 8017964 <create_topic+0xa4>
 80178de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80178e2:	e9c5 6405 	strd	r6, r4, [r5, #20]
 80178e6:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 80178ea:	1c42      	adds	r2, r0, #1
 80178ec:	2102      	movs	r1, #2
 80178ee:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 80178f2:	f7f9 fa43 	bl	8010d7c <uxr_object_id>
 80178f6:	223c      	movs	r2, #60	@ 0x3c
 80178f8:	6128      	str	r0, [r5, #16]
 80178fa:	4641      	mov	r1, r8
 80178fc:	4638      	mov	r0, r7
 80178fe:	f7f7 fff5 	bl	800f8ec <generate_topic_name>
 8017902:	b310      	cbz	r0, 801794a <create_topic+0x8a>
 8017904:	4f16      	ldr	r7, [pc, #88]	@ (8017960 <create_topic+0xa0>)
 8017906:	4630      	mov	r0, r6
 8017908:	2264      	movs	r2, #100	@ 0x64
 801790a:	4639      	mov	r1, r7
 801790c:	f7f7 ffbe 	bl	800f88c <generate_type_name>
 8017910:	b1d8      	cbz	r0, 801794a <create_topic+0x8a>
 8017912:	6920      	ldr	r0, [r4, #16]
 8017914:	2306      	movs	r3, #6
 8017916:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 801791a:	f8cd 8000 	str.w	r8, [sp]
 801791e:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8017922:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017926:	6811      	ldr	r1, [r2, #0]
 8017928:	6963      	ldr	r3, [r4, #20]
 801792a:	692a      	ldr	r2, [r5, #16]
 801792c:	f7f9 f8ca 	bl	8010ac4 <uxr_buffer_create_topic_bin>
 8017930:	4602      	mov	r2, r0
 8017932:	6920      	ldr	r0, [r4, #16]
 8017934:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8017938:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801793c:	f7f7 ff6a 	bl	800f814 <run_xrce_session>
 8017940:	b118      	cbz	r0, 801794a <create_topic+0x8a>
 8017942:	4628      	mov	r0, r5
 8017944:	b004      	add	sp, #16
 8017946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801794a:	4628      	mov	r0, r5
 801794c:	f7f7 fe58 	bl	800f600 <rmw_uxrce_fini_topic_memory>
 8017950:	2500      	movs	r5, #0
 8017952:	4628      	mov	r0, r5
 8017954:	b004      	add	sp, #16
 8017956:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801795a:	bf00      	nop
 801795c:	2000ea34 	.word	0x2000ea34
 8017960:	2001112c 	.word	0x2001112c
 8017964:	20011190 	.word	0x20011190

08017968 <destroy_topic>:
 8017968:	b538      	push	{r3, r4, r5, lr}
 801796a:	6984      	ldr	r4, [r0, #24]
 801796c:	b1d4      	cbz	r4, 80179a4 <destroy_topic+0x3c>
 801796e:	4605      	mov	r5, r0
 8017970:	6920      	ldr	r0, [r4, #16]
 8017972:	692a      	ldr	r2, [r5, #16]
 8017974:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017978:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801797c:	6819      	ldr	r1, [r3, #0]
 801797e:	f7f9 f825 	bl	80109cc <uxr_buffer_delete_entity>
 8017982:	4602      	mov	r2, r0
 8017984:	6920      	ldr	r0, [r4, #16]
 8017986:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801798a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801798e:	f7f7 ff41 	bl	800f814 <run_xrce_session>
 8017992:	f080 0401 	eor.w	r4, r0, #1
 8017996:	b2e4      	uxtb	r4, r4
 8017998:	4628      	mov	r0, r5
 801799a:	0064      	lsls	r4, r4, #1
 801799c:	f7f7 fe30 	bl	800f600 <rmw_uxrce_fini_topic_memory>
 80179a0:	4620      	mov	r0, r4
 80179a2:	bd38      	pop	{r3, r4, r5, pc}
 80179a4:	2401      	movs	r4, #1
 80179a6:	4620      	mov	r0, r4
 80179a8:	bd38      	pop	{r3, r4, r5, pc}
 80179aa:	bf00      	nop

080179ac <create_node>:
 80179ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80179b0:	b083      	sub	sp, #12
 80179b2:	2b00      	cmp	r3, #0
 80179b4:	d063      	beq.n	8017a7e <create_node+0xd2>
 80179b6:	4606      	mov	r6, r0
 80179b8:	4836      	ldr	r0, [pc, #216]	@ (8017a94 <create_node+0xe8>)
 80179ba:	460f      	mov	r7, r1
 80179bc:	4690      	mov	r8, r2
 80179be:	461d      	mov	r5, r3
 80179c0:	f7ff fc9c 	bl	80172fc <get_memory>
 80179c4:	2800      	cmp	r0, #0
 80179c6:	d05a      	beq.n	8017a7e <create_node+0xd2>
 80179c8:	6884      	ldr	r4, [r0, #8]
 80179ca:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 80179cc:	6123      	str	r3, [r4, #16]
 80179ce:	f7ff fd1b 	bl	8017408 <rmw_get_implementation_identifier>
 80179d2:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 80179d6:	e9c4 0406 	strd	r0, r4, [r4, #24]
 80179da:	f8c4 9020 	str.w	r9, [r4, #32]
 80179de:	4630      	mov	r0, r6
 80179e0:	f7e8 fc5e 	bl	80002a0 <strlen>
 80179e4:	1c42      	adds	r2, r0, #1
 80179e6:	2a3c      	cmp	r2, #60	@ 0x3c
 80179e8:	f104 0518 	add.w	r5, r4, #24
 80179ec:	d844      	bhi.n	8017a78 <create_node+0xcc>
 80179ee:	4648      	mov	r0, r9
 80179f0:	4631      	mov	r1, r6
 80179f2:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 80179f6:	f004 fe74 	bl	801c6e2 <memcpy>
 80179fa:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 80179fe:	4638      	mov	r0, r7
 8017a00:	f7e8 fc4e 	bl	80002a0 <strlen>
 8017a04:	1c42      	adds	r2, r0, #1
 8017a06:	2a3c      	cmp	r2, #60	@ 0x3c
 8017a08:	d836      	bhi.n	8017a78 <create_node+0xcc>
 8017a0a:	4639      	mov	r1, r7
 8017a0c:	4648      	mov	r0, r9
 8017a0e:	f004 fe68 	bl	801c6e2 <memcpy>
 8017a12:	6923      	ldr	r3, [r4, #16]
 8017a14:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8017a18:	2101      	movs	r1, #1
 8017a1a:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 8017a1e:	1842      	adds	r2, r0, r1
 8017a20:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 8017a24:	f7f9 f9aa 	bl	8010d7c <uxr_object_id>
 8017a28:	6160      	str	r0, [r4, #20]
 8017a2a:	783b      	ldrb	r3, [r7, #0]
 8017a2c:	2b2f      	cmp	r3, #47	@ 0x2f
 8017a2e:	d128      	bne.n	8017a82 <create_node+0xd6>
 8017a30:	787b      	ldrb	r3, [r7, #1]
 8017a32:	bb33      	cbnz	r3, 8017a82 <create_node+0xd6>
 8017a34:	4a18      	ldr	r2, [pc, #96]	@ (8017a98 <create_node+0xec>)
 8017a36:	4819      	ldr	r0, [pc, #100]	@ (8017a9c <create_node+0xf0>)
 8017a38:	4633      	mov	r3, r6
 8017a3a:	213c      	movs	r1, #60	@ 0x3c
 8017a3c:	f004 fba4 	bl	801c188 <sniprintf>
 8017a40:	6920      	ldr	r0, [r4, #16]
 8017a42:	4916      	ldr	r1, [pc, #88]	@ (8017a9c <create_node+0xf0>)
 8017a44:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8017a48:	9100      	str	r1, [sp, #0]
 8017a4a:	2106      	movs	r1, #6
 8017a4c:	9101      	str	r1, [sp, #4]
 8017a4e:	6811      	ldr	r1, [r2, #0]
 8017a50:	6962      	ldr	r2, [r4, #20]
 8017a52:	fa1f f388 	uxth.w	r3, r8
 8017a56:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017a5a:	f7f9 f801 	bl	8010a60 <uxr_buffer_create_participant_bin>
 8017a5e:	4602      	mov	r2, r0
 8017a60:	6920      	ldr	r0, [r4, #16]
 8017a62:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8017a66:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8017a6a:	f7f7 fed3 	bl	800f814 <run_xrce_session>
 8017a6e:	b118      	cbz	r0, 8017a78 <create_node+0xcc>
 8017a70:	4628      	mov	r0, r5
 8017a72:	b003      	add	sp, #12
 8017a74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017a78:	4628      	mov	r0, r5
 8017a7a:	f7f7 fd51 	bl	800f520 <rmw_uxrce_fini_node_memory>
 8017a7e:	2500      	movs	r5, #0
 8017a80:	e7f6      	b.n	8017a70 <create_node+0xc4>
 8017a82:	4a07      	ldr	r2, [pc, #28]	@ (8017aa0 <create_node+0xf4>)
 8017a84:	9600      	str	r6, [sp, #0]
 8017a86:	463b      	mov	r3, r7
 8017a88:	213c      	movs	r1, #60	@ 0x3c
 8017a8a:	4804      	ldr	r0, [pc, #16]	@ (8017a9c <create_node+0xf0>)
 8017a8c:	f004 fb7c 	bl	801c188 <sniprintf>
 8017a90:	e7d6      	b.n	8017a40 <create_node+0x94>
 8017a92:	bf00      	nop
 8017a94:	2000f964 	.word	0x2000f964
 8017a98:	0801ef70 	.word	0x0801ef70
 8017a9c:	200111cc 	.word	0x200111cc
 8017aa0:	0801f170 	.word	0x0801f170

08017aa4 <rmw_create_node>:
 8017aa4:	b191      	cbz	r1, 8017acc <rmw_create_node+0x28>
 8017aa6:	b410      	push	{r4}
 8017aa8:	4614      	mov	r4, r2
 8017aaa:	780a      	ldrb	r2, [r1, #0]
 8017aac:	4603      	mov	r3, r0
 8017aae:	4608      	mov	r0, r1
 8017ab0:	b142      	cbz	r2, 8017ac4 <rmw_create_node+0x20>
 8017ab2:	b13c      	cbz	r4, 8017ac4 <rmw_create_node+0x20>
 8017ab4:	7822      	ldrb	r2, [r4, #0]
 8017ab6:	b12a      	cbz	r2, 8017ac4 <rmw_create_node+0x20>
 8017ab8:	4621      	mov	r1, r4
 8017aba:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8017abc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017ac0:	f7ff bf74 	b.w	80179ac <create_node>
 8017ac4:	2000      	movs	r0, #0
 8017ac6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017aca:	4770      	bx	lr
 8017acc:	2000      	movs	r0, #0
 8017ace:	4770      	bx	lr

08017ad0 <rmw_destroy_node>:
 8017ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ad2:	b328      	cbz	r0, 8017b20 <rmw_destroy_node+0x50>
 8017ad4:	4607      	mov	r7, r0
 8017ad6:	6800      	ldr	r0, [r0, #0]
 8017ad8:	b120      	cbz	r0, 8017ae4 <rmw_destroy_node+0x14>
 8017ada:	4b36      	ldr	r3, [pc, #216]	@ (8017bb4 <rmw_destroy_node+0xe4>)
 8017adc:	6819      	ldr	r1, [r3, #0]
 8017ade:	f7e8 fb7f 	bl	80001e0 <strcmp>
 8017ae2:	b9e8      	cbnz	r0, 8017b20 <rmw_destroy_node+0x50>
 8017ae4:	687d      	ldr	r5, [r7, #4]
 8017ae6:	b1dd      	cbz	r5, 8017b20 <rmw_destroy_node+0x50>
 8017ae8:	4b33      	ldr	r3, [pc, #204]	@ (8017bb8 <rmw_destroy_node+0xe8>)
 8017aea:	681c      	ldr	r4, [r3, #0]
 8017aec:	2c00      	cmp	r4, #0
 8017aee:	d05f      	beq.n	8017bb0 <rmw_destroy_node+0xe0>
 8017af0:	2600      	movs	r6, #0
 8017af2:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8017af6:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 8017afa:	429d      	cmp	r5, r3
 8017afc:	d013      	beq.n	8017b26 <rmw_destroy_node+0x56>
 8017afe:	2c00      	cmp	r4, #0
 8017b00:	d1f7      	bne.n	8017af2 <rmw_destroy_node+0x22>
 8017b02:	4b2e      	ldr	r3, [pc, #184]	@ (8017bbc <rmw_destroy_node+0xec>)
 8017b04:	681c      	ldr	r4, [r3, #0]
 8017b06:	b1c4      	cbz	r4, 8017b3a <rmw_destroy_node+0x6a>
 8017b08:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8017b0c:	6a0b      	ldr	r3, [r1, #32]
 8017b0e:	429d      	cmp	r5, r3
 8017b10:	d1f9      	bne.n	8017b06 <rmw_destroy_node+0x36>
 8017b12:	317c      	adds	r1, #124	@ 0x7c
 8017b14:	4638      	mov	r0, r7
 8017b16:	f000 fad9 	bl	80180cc <rmw_destroy_subscription>
 8017b1a:	2801      	cmp	r0, #1
 8017b1c:	4606      	mov	r6, r0
 8017b1e:	d1f2      	bne.n	8017b06 <rmw_destroy_node+0x36>
 8017b20:	2601      	movs	r6, #1
 8017b22:	4630      	mov	r0, r6
 8017b24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017b26:	3184      	adds	r1, #132	@ 0x84
 8017b28:	4638      	mov	r0, r7
 8017b2a:	f7f7 fb21 	bl	800f170 <rmw_destroy_publisher>
 8017b2e:	2801      	cmp	r0, #1
 8017b30:	4606      	mov	r6, r0
 8017b32:	d0f5      	beq.n	8017b20 <rmw_destroy_node+0x50>
 8017b34:	2c00      	cmp	r4, #0
 8017b36:	d1dc      	bne.n	8017af2 <rmw_destroy_node+0x22>
 8017b38:	e7e3      	b.n	8017b02 <rmw_destroy_node+0x32>
 8017b3a:	4b21      	ldr	r3, [pc, #132]	@ (8017bc0 <rmw_destroy_node+0xf0>)
 8017b3c:	681c      	ldr	r4, [r3, #0]
 8017b3e:	b16c      	cbz	r4, 8017b5c <rmw_destroy_node+0x8c>
 8017b40:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8017b44:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 8017b46:	429d      	cmp	r5, r3
 8017b48:	d1f9      	bne.n	8017b3e <rmw_destroy_node+0x6e>
 8017b4a:	317c      	adds	r1, #124	@ 0x7c
 8017b4c:	4638      	mov	r0, r7
 8017b4e:	f000 f98b 	bl	8017e68 <rmw_destroy_service>
 8017b52:	2801      	cmp	r0, #1
 8017b54:	4606      	mov	r6, r0
 8017b56:	d0e3      	beq.n	8017b20 <rmw_destroy_node+0x50>
 8017b58:	2c00      	cmp	r4, #0
 8017b5a:	d1f1      	bne.n	8017b40 <rmw_destroy_node+0x70>
 8017b5c:	4b19      	ldr	r3, [pc, #100]	@ (8017bc4 <rmw_destroy_node+0xf4>)
 8017b5e:	681c      	ldr	r4, [r3, #0]
 8017b60:	b16c      	cbz	r4, 8017b7e <rmw_destroy_node+0xae>
 8017b62:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8017b66:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 8017b68:	429d      	cmp	r5, r3
 8017b6a:	d1f9      	bne.n	8017b60 <rmw_destroy_node+0x90>
 8017b6c:	317c      	adds	r1, #124	@ 0x7c
 8017b6e:	4638      	mov	r0, r7
 8017b70:	f7ff fbe8 	bl	8017344 <rmw_destroy_client>
 8017b74:	2801      	cmp	r0, #1
 8017b76:	4606      	mov	r6, r0
 8017b78:	d0d2      	beq.n	8017b20 <rmw_destroy_node+0x50>
 8017b7a:	2c00      	cmp	r4, #0
 8017b7c:	d1f1      	bne.n	8017b62 <rmw_destroy_node+0x92>
 8017b7e:	6928      	ldr	r0, [r5, #16]
 8017b80:	696a      	ldr	r2, [r5, #20]
 8017b82:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017b86:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017b8a:	6819      	ldr	r1, [r3, #0]
 8017b8c:	f7f8 ff1e 	bl	80109cc <uxr_buffer_delete_entity>
 8017b90:	4602      	mov	r2, r0
 8017b92:	6928      	ldr	r0, [r5, #16]
 8017b94:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017b98:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017b9c:	f7f7 fe3a 	bl	800f814 <run_xrce_session>
 8017ba0:	2800      	cmp	r0, #0
 8017ba2:	bf08      	it	eq
 8017ba4:	2602      	moveq	r6, #2
 8017ba6:	4638      	mov	r0, r7
 8017ba8:	f7f7 fcba 	bl	800f520 <rmw_uxrce_fini_node_memory>
 8017bac:	4630      	mov	r0, r6
 8017bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017bb0:	4626      	mov	r6, r4
 8017bb2:	e7a6      	b.n	8017b02 <rmw_destroy_node+0x32>
 8017bb4:	0801fe1c 	.word	0x0801fe1c
 8017bb8:	2000f8b0 	.word	0x2000f8b0
 8017bbc:	2000f030 	.word	0x2000f030
 8017bc0:	2000ebe8 	.word	0x2000ebe8
 8017bc4:	2000eb10 	.word	0x2000eb10

08017bc8 <rmw_node_get_graph_guard_condition>:
 8017bc8:	6843      	ldr	r3, [r0, #4]
 8017bca:	6918      	ldr	r0, [r3, #16]
 8017bcc:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 8017bd0:	4770      	bx	lr
 8017bd2:	bf00      	nop

08017bd4 <rmw_send_request>:
 8017bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017bd8:	4604      	mov	r4, r0
 8017bda:	6800      	ldr	r0, [r0, #0]
 8017bdc:	b08a      	sub	sp, #40	@ 0x28
 8017bde:	460e      	mov	r6, r1
 8017be0:	4615      	mov	r5, r2
 8017be2:	b128      	cbz	r0, 8017bf0 <rmw_send_request+0x1c>
 8017be4:	4b1e      	ldr	r3, [pc, #120]	@ (8017c60 <rmw_send_request+0x8c>)
 8017be6:	6819      	ldr	r1, [r3, #0]
 8017be8:	f7e8 fafa 	bl	80001e0 <strcmp>
 8017bec:	2800      	cmp	r0, #0
 8017bee:	d133      	bne.n	8017c58 <rmw_send_request+0x84>
 8017bf0:	6864      	ldr	r4, [r4, #4]
 8017bf2:	6963      	ldr	r3, [r4, #20]
 8017bf4:	6fa7      	ldr	r7, [r4, #120]	@ 0x78
 8017bf6:	689b      	ldr	r3, [r3, #8]
 8017bf8:	4798      	blx	r3
 8017bfa:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8017bfe:	4630      	mov	r0, r6
 8017c00:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8017c04:	4798      	blx	r3
 8017c06:	693b      	ldr	r3, [r7, #16]
 8017c08:	9000      	str	r0, [sp, #0]
 8017c0a:	6922      	ldr	r2, [r4, #16]
 8017c0c:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8017c0e:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 8017c12:	ab02      	add	r3, sp, #8
 8017c14:	f7fa fba8 	bl	8012368 <uxr_prepare_output_stream>
 8017c18:	2300      	movs	r3, #0
 8017c1a:	6028      	str	r0, [r5, #0]
 8017c1c:	606b      	str	r3, [r5, #4]
 8017c1e:	b190      	cbz	r0, 8017c46 <rmw_send_request+0x72>
 8017c20:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017c24:	a902      	add	r1, sp, #8
 8017c26:	4630      	mov	r0, r6
 8017c28:	4798      	blx	r3
 8017c2a:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 8017c2e:	6938      	ldr	r0, [r7, #16]
 8017c30:	2b01      	cmp	r3, #1
 8017c32:	d00c      	beq.n	8017c4e <rmw_send_request+0x7a>
 8017c34:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8017c36:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017c3a:	f7f9 fd65 	bl	8011708 <uxr_run_session_until_confirm_delivery>
 8017c3e:	2000      	movs	r0, #0
 8017c40:	b00a      	add	sp, #40	@ 0x28
 8017c42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017c46:	2001      	movs	r0, #1
 8017c48:	b00a      	add	sp, #40	@ 0x28
 8017c4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017c4e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017c52:	f7f9 f9c1 	bl	8010fd8 <uxr_flash_output_streams>
 8017c56:	e7f2      	b.n	8017c3e <rmw_send_request+0x6a>
 8017c58:	200c      	movs	r0, #12
 8017c5a:	b00a      	add	sp, #40	@ 0x28
 8017c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017c60:	0801fe1c 	.word	0x0801fe1c

08017c64 <rmw_take_request>:
 8017c64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017c68:	4605      	mov	r5, r0
 8017c6a:	6800      	ldr	r0, [r0, #0]
 8017c6c:	b089      	sub	sp, #36	@ 0x24
 8017c6e:	460c      	mov	r4, r1
 8017c70:	4690      	mov	r8, r2
 8017c72:	461e      	mov	r6, r3
 8017c74:	b128      	cbz	r0, 8017c82 <rmw_take_request+0x1e>
 8017c76:	4b28      	ldr	r3, [pc, #160]	@ (8017d18 <rmw_take_request+0xb4>)
 8017c78:	6819      	ldr	r1, [r3, #0]
 8017c7a:	f7e8 fab1 	bl	80001e0 <strcmp>
 8017c7e:	2800      	cmp	r0, #0
 8017c80:	d146      	bne.n	8017d10 <rmw_take_request+0xac>
 8017c82:	b10e      	cbz	r6, 8017c88 <rmw_take_request+0x24>
 8017c84:	2300      	movs	r3, #0
 8017c86:	7033      	strb	r3, [r6, #0]
 8017c88:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8017c8c:	f7f7 fd44 	bl	800f718 <rmw_uxrce_clean_expired_static_input_buffer>
 8017c90:	4648      	mov	r0, r9
 8017c92:	f7f7 fd19 	bl	800f6c8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017c96:	4607      	mov	r7, r0
 8017c98:	b3b0      	cbz	r0, 8017d08 <rmw_take_request+0xa4>
 8017c9a:	6885      	ldr	r5, [r0, #8]
 8017c9c:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 8017ca0:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 8017ca4:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8017ca8:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 8017cac:	7423      	strb	r3, [r4, #16]
 8017cae:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 8017cb2:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 8017cb6:	74e2      	strb	r2, [r4, #19]
 8017cb8:	f8a4 3011 	strh.w	r3, [r4, #17]
 8017cbc:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 8017cc0:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 8017cc4:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 8017cc8:	61e1      	str	r1, [r4, #28]
 8017cca:	6162      	str	r2, [r4, #20]
 8017ccc:	61a3      	str	r3, [r4, #24]
 8017cce:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8017cd2:	689b      	ldr	r3, [r3, #8]
 8017cd4:	4798      	blx	r3
 8017cd6:	6844      	ldr	r4, [r0, #4]
 8017cd8:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 8017cdc:	f105 0110 	add.w	r1, r5, #16
 8017ce0:	4668      	mov	r0, sp
 8017ce2:	f7f5 fe77 	bl	800d9d4 <ucdr_init_buffer>
 8017ce6:	68e3      	ldr	r3, [r4, #12]
 8017ce8:	4641      	mov	r1, r8
 8017cea:	4668      	mov	r0, sp
 8017cec:	4798      	blx	r3
 8017cee:	4639      	mov	r1, r7
 8017cf0:	4604      	mov	r4, r0
 8017cf2:	480a      	ldr	r0, [pc, #40]	@ (8017d1c <rmw_take_request+0xb8>)
 8017cf4:	f7ff fb12 	bl	801731c <put_memory>
 8017cf8:	b106      	cbz	r6, 8017cfc <rmw_take_request+0x98>
 8017cfa:	7034      	strb	r4, [r6, #0]
 8017cfc:	f084 0001 	eor.w	r0, r4, #1
 8017d00:	b2c0      	uxtb	r0, r0
 8017d02:	b009      	add	sp, #36	@ 0x24
 8017d04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017d08:	2001      	movs	r0, #1
 8017d0a:	b009      	add	sp, #36	@ 0x24
 8017d0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017d10:	200c      	movs	r0, #12
 8017d12:	b009      	add	sp, #36	@ 0x24
 8017d14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017d18:	0801fe1c 	.word	0x0801fe1c
 8017d1c:	2000e880 	.word	0x2000e880

08017d20 <rmw_send_response>:
 8017d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017d22:	4605      	mov	r5, r0
 8017d24:	6800      	ldr	r0, [r0, #0]
 8017d26:	b091      	sub	sp, #68	@ 0x44
 8017d28:	460c      	mov	r4, r1
 8017d2a:	4616      	mov	r6, r2
 8017d2c:	b128      	cbz	r0, 8017d3a <rmw_send_response+0x1a>
 8017d2e:	4b28      	ldr	r3, [pc, #160]	@ (8017dd0 <rmw_send_response+0xb0>)
 8017d30:	6819      	ldr	r1, [r3, #0]
 8017d32:	f7e8 fa55 	bl	80001e0 <strcmp>
 8017d36:	2800      	cmp	r0, #0
 8017d38:	d141      	bne.n	8017dbe <rmw_send_response+0x9e>
 8017d3a:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 8017d3e:	9306      	str	r3, [sp, #24]
 8017d40:	4623      	mov	r3, r4
 8017d42:	9207      	str	r2, [sp, #28]
 8017d44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017d48:	686d      	ldr	r5, [r5, #4]
 8017d4a:	789b      	ldrb	r3, [r3, #2]
 8017d4c:	68a1      	ldr	r1, [r4, #8]
 8017d4e:	f88d 2017 	strb.w	r2, [sp, #23]
 8017d52:	f88d 3016 	strb.w	r3, [sp, #22]
 8017d56:	68e2      	ldr	r2, [r4, #12]
 8017d58:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8017d5c:	6860      	ldr	r0, [r4, #4]
 8017d5e:	f8ad 3014 	strh.w	r3, [sp, #20]
 8017d62:	ab02      	add	r3, sp, #8
 8017d64:	c307      	stmia	r3!, {r0, r1, r2}
 8017d66:	696b      	ldr	r3, [r5, #20]
 8017d68:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 8017d6a:	68db      	ldr	r3, [r3, #12]
 8017d6c:	4798      	blx	r3
 8017d6e:	6844      	ldr	r4, [r0, #4]
 8017d70:	4630      	mov	r0, r6
 8017d72:	6923      	ldr	r3, [r4, #16]
 8017d74:	4798      	blx	r3
 8017d76:	f100 0318 	add.w	r3, r0, #24
 8017d7a:	6938      	ldr	r0, [r7, #16]
 8017d7c:	9300      	str	r3, [sp, #0]
 8017d7e:	692a      	ldr	r2, [r5, #16]
 8017d80:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 8017d82:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017d86:	ab08      	add	r3, sp, #32
 8017d88:	f7fa faee 	bl	8012368 <uxr_prepare_output_stream>
 8017d8c:	b910      	cbnz	r0, 8017d94 <rmw_send_response+0x74>
 8017d8e:	2001      	movs	r0, #1
 8017d90:	b011      	add	sp, #68	@ 0x44
 8017d92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017d94:	a902      	add	r1, sp, #8
 8017d96:	a808      	add	r0, sp, #32
 8017d98:	f7fb fc04 	bl	80135a4 <uxr_serialize_SampleIdentity>
 8017d9c:	68a3      	ldr	r3, [r4, #8]
 8017d9e:	a908      	add	r1, sp, #32
 8017da0:	4630      	mov	r0, r6
 8017da2:	4798      	blx	r3
 8017da4:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 8017da8:	6938      	ldr	r0, [r7, #16]
 8017daa:	2b01      	cmp	r3, #1
 8017dac:	d00a      	beq.n	8017dc4 <rmw_send_response+0xa4>
 8017dae:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 8017db0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017db4:	f7f9 fca8 	bl	8011708 <uxr_run_session_until_confirm_delivery>
 8017db8:	2000      	movs	r0, #0
 8017dba:	b011      	add	sp, #68	@ 0x44
 8017dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017dbe:	200c      	movs	r0, #12
 8017dc0:	b011      	add	sp, #68	@ 0x44
 8017dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017dc4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017dc8:	f7f9 f906 	bl	8010fd8 <uxr_flash_output_streams>
 8017dcc:	e7f4      	b.n	8017db8 <rmw_send_response+0x98>
 8017dce:	bf00      	nop
 8017dd0:	0801fe1c 	.word	0x0801fe1c

08017dd4 <rmw_take_response>:
 8017dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017dd8:	4604      	mov	r4, r0
 8017dda:	6800      	ldr	r0, [r0, #0]
 8017ddc:	b088      	sub	sp, #32
 8017dde:	4688      	mov	r8, r1
 8017de0:	4617      	mov	r7, r2
 8017de2:	461d      	mov	r5, r3
 8017de4:	b120      	cbz	r0, 8017df0 <rmw_take_response+0x1c>
 8017de6:	4b1e      	ldr	r3, [pc, #120]	@ (8017e60 <rmw_take_response+0x8c>)
 8017de8:	6819      	ldr	r1, [r3, #0]
 8017dea:	f7e8 f9f9 	bl	80001e0 <strcmp>
 8017dee:	bb78      	cbnz	r0, 8017e50 <rmw_take_response+0x7c>
 8017df0:	b10d      	cbz	r5, 8017df6 <rmw_take_response+0x22>
 8017df2:	2300      	movs	r3, #0
 8017df4:	702b      	strb	r3, [r5, #0]
 8017df6:	6864      	ldr	r4, [r4, #4]
 8017df8:	f7f7 fc8e 	bl	800f718 <rmw_uxrce_clean_expired_static_input_buffer>
 8017dfc:	4620      	mov	r0, r4
 8017dfe:	f7f7 fc63 	bl	800f6c8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017e02:	4606      	mov	r6, r0
 8017e04:	b340      	cbz	r0, 8017e58 <rmw_take_response+0x84>
 8017e06:	6963      	ldr	r3, [r4, #20]
 8017e08:	6884      	ldr	r4, [r0, #8]
 8017e0a:	68db      	ldr	r3, [r3, #12]
 8017e0c:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 8017e10:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 8017e14:	e9c8 0108 	strd	r0, r1, [r8, #32]
 8017e18:	4798      	blx	r3
 8017e1a:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8017e1e:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 8017e22:	f104 0110 	add.w	r1, r4, #16
 8017e26:	4668      	mov	r0, sp
 8017e28:	f7f5 fdd4 	bl	800d9d4 <ucdr_init_buffer>
 8017e2c:	4639      	mov	r1, r7
 8017e2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017e32:	4668      	mov	r0, sp
 8017e34:	4798      	blx	r3
 8017e36:	4631      	mov	r1, r6
 8017e38:	4604      	mov	r4, r0
 8017e3a:	480a      	ldr	r0, [pc, #40]	@ (8017e64 <rmw_take_response+0x90>)
 8017e3c:	f7ff fa6e 	bl	801731c <put_memory>
 8017e40:	b105      	cbz	r5, 8017e44 <rmw_take_response+0x70>
 8017e42:	702c      	strb	r4, [r5, #0]
 8017e44:	f084 0001 	eor.w	r0, r4, #1
 8017e48:	b2c0      	uxtb	r0, r0
 8017e4a:	b008      	add	sp, #32
 8017e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017e50:	200c      	movs	r0, #12
 8017e52:	b008      	add	sp, #32
 8017e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017e58:	2001      	movs	r0, #1
 8017e5a:	b008      	add	sp, #32
 8017e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017e60:	0801fe1c 	.word	0x0801fe1c
 8017e64:	2000e880 	.word	0x2000e880

08017e68 <rmw_destroy_service>:
 8017e68:	b570      	push	{r4, r5, r6, lr}
 8017e6a:	b128      	cbz	r0, 8017e78 <rmw_destroy_service+0x10>
 8017e6c:	4604      	mov	r4, r0
 8017e6e:	6800      	ldr	r0, [r0, #0]
 8017e70:	460d      	mov	r5, r1
 8017e72:	f7f7 fd55 	bl	800f920 <is_uxrce_rmw_identifier_valid>
 8017e76:	b910      	cbnz	r0, 8017e7e <rmw_destroy_service+0x16>
 8017e78:	2401      	movs	r4, #1
 8017e7a:	4620      	mov	r0, r4
 8017e7c:	bd70      	pop	{r4, r5, r6, pc}
 8017e7e:	6863      	ldr	r3, [r4, #4]
 8017e80:	2b00      	cmp	r3, #0
 8017e82:	d0f9      	beq.n	8017e78 <rmw_destroy_service+0x10>
 8017e84:	2d00      	cmp	r5, #0
 8017e86:	d0f7      	beq.n	8017e78 <rmw_destroy_service+0x10>
 8017e88:	6828      	ldr	r0, [r5, #0]
 8017e8a:	f7f7 fd49 	bl	800f920 <is_uxrce_rmw_identifier_valid>
 8017e8e:	2800      	cmp	r0, #0
 8017e90:	d0f2      	beq.n	8017e78 <rmw_destroy_service+0x10>
 8017e92:	686e      	ldr	r6, [r5, #4]
 8017e94:	2e00      	cmp	r6, #0
 8017e96:	d0ef      	beq.n	8017e78 <rmw_destroy_service+0x10>
 8017e98:	6864      	ldr	r4, [r4, #4]
 8017e9a:	6932      	ldr	r2, [r6, #16]
 8017e9c:	6920      	ldr	r0, [r4, #16]
 8017e9e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017ea2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017ea6:	6819      	ldr	r1, [r3, #0]
 8017ea8:	f002 f866 	bl	8019f78 <uxr_buffer_cancel_data>
 8017eac:	4602      	mov	r2, r0
 8017eae:	6920      	ldr	r0, [r4, #16]
 8017eb0:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017eb4:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017eb8:	f7f7 fcac 	bl	800f814 <run_xrce_session>
 8017ebc:	6920      	ldr	r0, [r4, #16]
 8017ebe:	6932      	ldr	r2, [r6, #16]
 8017ec0:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017ec4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017ec8:	6819      	ldr	r1, [r3, #0]
 8017eca:	f7f8 fd7f 	bl	80109cc <uxr_buffer_delete_entity>
 8017ece:	4602      	mov	r2, r0
 8017ed0:	6920      	ldr	r0, [r4, #16]
 8017ed2:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017ed6:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017eda:	f7f7 fc9b 	bl	800f814 <run_xrce_session>
 8017ede:	f080 0401 	eor.w	r4, r0, #1
 8017ee2:	b2e4      	uxtb	r4, r4
 8017ee4:	4628      	mov	r0, r5
 8017ee6:	0064      	lsls	r4, r4, #1
 8017ee8:	f7f7 fb5e 	bl	800f5a8 <rmw_uxrce_fini_service_memory>
 8017eec:	e7c5      	b.n	8017e7a <rmw_destroy_service+0x12>
 8017eee:	bf00      	nop

08017ef0 <rmw_create_subscription>:
 8017ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ef4:	b08d      	sub	sp, #52	@ 0x34
 8017ef6:	2800      	cmp	r0, #0
 8017ef8:	f000 80d1 	beq.w	801809e <rmw_create_subscription+0x1ae>
 8017efc:	460f      	mov	r7, r1
 8017efe:	2900      	cmp	r1, #0
 8017f00:	f000 80cd 	beq.w	801809e <rmw_create_subscription+0x1ae>
 8017f04:	4604      	mov	r4, r0
 8017f06:	6800      	ldr	r0, [r0, #0]
 8017f08:	4615      	mov	r5, r2
 8017f0a:	461e      	mov	r6, r3
 8017f0c:	f7f7 fd08 	bl	800f920 <is_uxrce_rmw_identifier_valid>
 8017f10:	2800      	cmp	r0, #0
 8017f12:	f000 80c4 	beq.w	801809e <rmw_create_subscription+0x1ae>
 8017f16:	2d00      	cmp	r5, #0
 8017f18:	f000 80c1 	beq.w	801809e <rmw_create_subscription+0x1ae>
 8017f1c:	782b      	ldrb	r3, [r5, #0]
 8017f1e:	2b00      	cmp	r3, #0
 8017f20:	f000 80bd 	beq.w	801809e <rmw_create_subscription+0x1ae>
 8017f24:	2e00      	cmp	r6, #0
 8017f26:	f000 80ba 	beq.w	801809e <rmw_create_subscription+0x1ae>
 8017f2a:	485e      	ldr	r0, [pc, #376]	@ (80180a4 <rmw_create_subscription+0x1b4>)
 8017f2c:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8017f30:	f7ff f9e4 	bl	80172fc <get_memory>
 8017f34:	2800      	cmp	r0, #0
 8017f36:	f000 80b2 	beq.w	801809e <rmw_create_subscription+0x1ae>
 8017f3a:	6884      	ldr	r4, [r0, #8]
 8017f3c:	f8c4 4080 	str.w	r4, [r4, #128]	@ 0x80
 8017f40:	f7ff fa62 	bl	8017408 <rmw_get_implementation_identifier>
 8017f44:	f104 0a98 	add.w	sl, r4, #152	@ 0x98
 8017f48:	67e0      	str	r0, [r4, #124]	@ 0x7c
 8017f4a:	f8c4 a084 	str.w	sl, [r4, #132]	@ 0x84
 8017f4e:	4628      	mov	r0, r5
 8017f50:	f7e8 f9a6 	bl	80002a0 <strlen>
 8017f54:	3001      	adds	r0, #1
 8017f56:	283c      	cmp	r0, #60	@ 0x3c
 8017f58:	f104 087c 	add.w	r8, r4, #124	@ 0x7c
 8017f5c:	f200 8098 	bhi.w	8018090 <rmw_create_subscription+0x1a0>
 8017f60:	4a51      	ldr	r2, [pc, #324]	@ (80180a8 <rmw_create_subscription+0x1b8>)
 8017f62:	462b      	mov	r3, r5
 8017f64:	213c      	movs	r1, #60	@ 0x3c
 8017f66:	4650      	mov	r0, sl
 8017f68:	f004 f90e 	bl	801c188 <sniprintf>
 8017f6c:	4631      	mov	r1, r6
 8017f6e:	f8c4 9020 	str.w	r9, [r4, #32]
 8017f72:	2250      	movs	r2, #80	@ 0x50
 8017f74:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8017f78:	f004 fbb3 	bl	801c6e2 <memcpy>
 8017f7c:	494b      	ldr	r1, [pc, #300]	@ (80180ac <rmw_create_subscription+0x1bc>)
 8017f7e:	4638      	mov	r0, r7
 8017f80:	f7f7 fcdc 	bl	800f93c <get_message_typesupport_handle>
 8017f84:	2800      	cmp	r0, #0
 8017f86:	f000 8083 	beq.w	8018090 <rmw_create_subscription+0x1a0>
 8017f8a:	6842      	ldr	r2, [r0, #4]
 8017f8c:	61a2      	str	r2, [r4, #24]
 8017f8e:	2a00      	cmp	r2, #0
 8017f90:	d07e      	beq.n	8018090 <rmw_create_subscription+0x1a0>
 8017f92:	4629      	mov	r1, r5
 8017f94:	4633      	mov	r3, r6
 8017f96:	4648      	mov	r0, r9
 8017f98:	f7ff fc92 	bl	80178c0 <create_topic>
 8017f9c:	61e0      	str	r0, [r4, #28]
 8017f9e:	2800      	cmp	r0, #0
 8017fa0:	d07a      	beq.n	8018098 <rmw_create_subscription+0x1a8>
 8017fa2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8017fa6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8017faa:	2104      	movs	r1, #4
 8017fac:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 8017fb0:	1c42      	adds	r2, r0, #1
 8017fb2:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 8017fb6:	f7f8 fee1 	bl	8010d7c <uxr_object_id>
 8017fba:	6120      	str	r0, [r4, #16]
 8017fbc:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8017fc0:	2506      	movs	r5, #6
 8017fc2:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 8017fc6:	9500      	str	r5, [sp, #0]
 8017fc8:	6819      	ldr	r1, [r3, #0]
 8017fca:	6922      	ldr	r2, [r4, #16]
 8017fcc:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8017fd0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017fd4:	f7f8 fdd8 	bl	8010b88 <uxr_buffer_create_subscriber_bin>
 8017fd8:	4602      	mov	r2, r0
 8017fda:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8017fde:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8017fe2:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8017fe6:	f7f7 fc15 	bl	800f814 <run_xrce_session>
 8017fea:	2800      	cmp	r0, #0
 8017fec:	d050      	beq.n	8018090 <rmw_create_subscription+0x1a0>
 8017fee:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8017ff2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8017ff6:	4629      	mov	r1, r5
 8017ff8:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 8017ffc:	1c42      	adds	r2, r0, #1
 8017ffe:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 8018002:	f7f8 febb 	bl	8010d7c <uxr_object_id>
 8018006:	af08      	add	r7, sp, #32
 8018008:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801800c:	69e3      	ldr	r3, [r4, #28]
 801800e:	6160      	str	r0, [r4, #20]
 8018010:	4631      	mov	r1, r6
 8018012:	4638      	mov	r0, r7
 8018014:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 8018018:	9305      	str	r3, [sp, #20]
 801801a:	f7f7 fc1b 	bl	800f854 <convert_qos_profile>
 801801e:	9503      	str	r5, [sp, #12]
 8018020:	e897 0003 	ldmia.w	r7, {r0, r1}
 8018024:	9b05      	ldr	r3, [sp, #20]
 8018026:	9001      	str	r0, [sp, #4]
 8018028:	f8ad 1008 	strh.w	r1, [sp, #8]
 801802c:	691b      	ldr	r3, [r3, #16]
 801802e:	9300      	str	r3, [sp, #0]
 8018030:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8018034:	f8db 1000 	ldr.w	r1, [fp]
 8018038:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 801803c:	f7f8 fe38 	bl	8010cb0 <uxr_buffer_create_datareader_bin>
 8018040:	4602      	mov	r2, r0
 8018042:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8018046:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801804a:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801804e:	f7f7 fbe1 	bl	800f814 <run_xrce_session>
 8018052:	b1e8      	cbz	r0, 8018090 <rmw_create_subscription+0x1a0>
 8018054:	7a33      	ldrb	r3, [r6, #8]
 8018056:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801805a:	2b02      	cmp	r3, #2
 801805c:	bf0c      	ite	eq
 801805e:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 8018062:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 8018066:	9307      	str	r3, [sp, #28]
 8018068:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801806c:	2200      	movs	r2, #0
 801806e:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 8018072:	ab0a      	add	r3, sp, #40	@ 0x28
 8018074:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8018078:	9300      	str	r3, [sp, #0]
 801807a:	6962      	ldr	r2, [r4, #20]
 801807c:	9b07      	ldr	r3, [sp, #28]
 801807e:	6809      	ldr	r1, [r1, #0]
 8018080:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018084:	f001 ff40 	bl	8019f08 <uxr_buffer_request_data>
 8018088:	4640      	mov	r0, r8
 801808a:	b00d      	add	sp, #52	@ 0x34
 801808c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018090:	69e0      	ldr	r0, [r4, #28]
 8018092:	b108      	cbz	r0, 8018098 <rmw_create_subscription+0x1a8>
 8018094:	f7f7 fab4 	bl	800f600 <rmw_uxrce_fini_topic_memory>
 8018098:	4640      	mov	r0, r8
 801809a:	f7f7 fa6f 	bl	800f57c <rmw_uxrce_fini_subscription_memory>
 801809e:	f04f 0800 	mov.w	r8, #0
 80180a2:	e7f1      	b.n	8018088 <rmw_create_subscription+0x198>
 80180a4:	2000f030 	.word	0x2000f030
 80180a8:	0801ef70 	.word	0x0801ef70
 80180ac:	0801ede0 	.word	0x0801ede0

080180b0 <rmw_subscription_get_actual_qos>:
 80180b0:	b508      	push	{r3, lr}
 80180b2:	4603      	mov	r3, r0
 80180b4:	b140      	cbz	r0, 80180c8 <rmw_subscription_get_actual_qos+0x18>
 80180b6:	4608      	mov	r0, r1
 80180b8:	b131      	cbz	r1, 80180c8 <rmw_subscription_get_actual_qos+0x18>
 80180ba:	6859      	ldr	r1, [r3, #4]
 80180bc:	2250      	movs	r2, #80	@ 0x50
 80180be:	3128      	adds	r1, #40	@ 0x28
 80180c0:	f004 fb0f 	bl	801c6e2 <memcpy>
 80180c4:	2000      	movs	r0, #0
 80180c6:	bd08      	pop	{r3, pc}
 80180c8:	200b      	movs	r0, #11
 80180ca:	bd08      	pop	{r3, pc}

080180cc <rmw_destroy_subscription>:
 80180cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80180d0:	b128      	cbz	r0, 80180de <rmw_destroy_subscription+0x12>
 80180d2:	4604      	mov	r4, r0
 80180d4:	6800      	ldr	r0, [r0, #0]
 80180d6:	460d      	mov	r5, r1
 80180d8:	f7f7 fc22 	bl	800f920 <is_uxrce_rmw_identifier_valid>
 80180dc:	b918      	cbnz	r0, 80180e6 <rmw_destroy_subscription+0x1a>
 80180de:	2401      	movs	r4, #1
 80180e0:	4620      	mov	r0, r4
 80180e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80180e6:	6863      	ldr	r3, [r4, #4]
 80180e8:	2b00      	cmp	r3, #0
 80180ea:	d0f8      	beq.n	80180de <rmw_destroy_subscription+0x12>
 80180ec:	2d00      	cmp	r5, #0
 80180ee:	d0f6      	beq.n	80180de <rmw_destroy_subscription+0x12>
 80180f0:	6828      	ldr	r0, [r5, #0]
 80180f2:	f7f7 fc15 	bl	800f920 <is_uxrce_rmw_identifier_valid>
 80180f6:	2800      	cmp	r0, #0
 80180f8:	d0f1      	beq.n	80180de <rmw_destroy_subscription+0x12>
 80180fa:	686c      	ldr	r4, [r5, #4]
 80180fc:	2c00      	cmp	r4, #0
 80180fe:	d0ee      	beq.n	80180de <rmw_destroy_subscription+0x12>
 8018100:	6a26      	ldr	r6, [r4, #32]
 8018102:	6962      	ldr	r2, [r4, #20]
 8018104:	6930      	ldr	r0, [r6, #16]
 8018106:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801810a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801810e:	6819      	ldr	r1, [r3, #0]
 8018110:	f001 ff32 	bl	8019f78 <uxr_buffer_cancel_data>
 8018114:	4602      	mov	r2, r0
 8018116:	6930      	ldr	r0, [r6, #16]
 8018118:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801811c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018120:	f7f7 fb78 	bl	800f814 <run_xrce_session>
 8018124:	69e0      	ldr	r0, [r4, #28]
 8018126:	f7ff fc1f 	bl	8017968 <destroy_topic>
 801812a:	6a23      	ldr	r3, [r4, #32]
 801812c:	6962      	ldr	r2, [r4, #20]
 801812e:	6918      	ldr	r0, [r3, #16]
 8018130:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8018134:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018138:	6819      	ldr	r1, [r3, #0]
 801813a:	f7f8 fc47 	bl	80109cc <uxr_buffer_delete_entity>
 801813e:	6a23      	ldr	r3, [r4, #32]
 8018140:	6922      	ldr	r2, [r4, #16]
 8018142:	4680      	mov	r8, r0
 8018144:	6918      	ldr	r0, [r3, #16]
 8018146:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801814a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801814e:	6819      	ldr	r1, [r3, #0]
 8018150:	f7f8 fc3c 	bl	80109cc <uxr_buffer_delete_entity>
 8018154:	4607      	mov	r7, r0
 8018156:	6930      	ldr	r0, [r6, #16]
 8018158:	4642      	mov	r2, r8
 801815a:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801815e:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018162:	f7f7 fb57 	bl	800f814 <run_xrce_session>
 8018166:	4604      	mov	r4, r0
 8018168:	6930      	ldr	r0, [r6, #16]
 801816a:	463a      	mov	r2, r7
 801816c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018170:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018174:	f7f7 fb4e 	bl	800f814 <run_xrce_session>
 8018178:	4004      	ands	r4, r0
 801817a:	f084 0401 	eor.w	r4, r4, #1
 801817e:	b2e4      	uxtb	r4, r4
 8018180:	4628      	mov	r0, r5
 8018182:	0064      	lsls	r4, r4, #1
 8018184:	f7f7 f9fa 	bl	800f57c <rmw_uxrce_fini_subscription_memory>
 8018188:	e7aa      	b.n	80180e0 <rmw_destroy_subscription+0x14>
 801818a:	bf00      	nop

0801818c <rmw_take_with_info>:
 801818c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801818e:	4604      	mov	r4, r0
 8018190:	6800      	ldr	r0, [r0, #0]
 8018192:	b089      	sub	sp, #36	@ 0x24
 8018194:	460f      	mov	r7, r1
 8018196:	4615      	mov	r5, r2
 8018198:	b128      	cbz	r0, 80181a6 <rmw_take_with_info+0x1a>
 801819a:	4b23      	ldr	r3, [pc, #140]	@ (8018228 <rmw_take_with_info+0x9c>)
 801819c:	6819      	ldr	r1, [r3, #0]
 801819e:	f7e8 f81f 	bl	80001e0 <strcmp>
 80181a2:	2800      	cmp	r0, #0
 80181a4:	d13d      	bne.n	8018222 <rmw_take_with_info+0x96>
 80181a6:	6864      	ldr	r4, [r4, #4]
 80181a8:	b1fd      	cbz	r5, 80181ea <rmw_take_with_info+0x5e>
 80181aa:	2300      	movs	r3, #0
 80181ac:	702b      	strb	r3, [r5, #0]
 80181ae:	f7f7 fab3 	bl	800f718 <rmw_uxrce_clean_expired_static_input_buffer>
 80181b2:	4620      	mov	r0, r4
 80181b4:	f7f7 fa88 	bl	800f6c8 <rmw_uxrce_find_static_input_buffer_by_owner>
 80181b8:	4606      	mov	r6, r0
 80181ba:	b1e8      	cbz	r0, 80181f8 <rmw_take_with_info+0x6c>
 80181bc:	6881      	ldr	r1, [r0, #8]
 80181be:	4668      	mov	r0, sp
 80181c0:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 80181c4:	3110      	adds	r1, #16
 80181c6:	f7f5 fc05 	bl	800d9d4 <ucdr_init_buffer>
 80181ca:	69a3      	ldr	r3, [r4, #24]
 80181cc:	4639      	mov	r1, r7
 80181ce:	68db      	ldr	r3, [r3, #12]
 80181d0:	4668      	mov	r0, sp
 80181d2:	4798      	blx	r3
 80181d4:	4631      	mov	r1, r6
 80181d6:	4604      	mov	r4, r0
 80181d8:	4814      	ldr	r0, [pc, #80]	@ (801822c <rmw_take_with_info+0xa0>)
 80181da:	f7ff f89f 	bl	801731c <put_memory>
 80181de:	702c      	strb	r4, [r5, #0]
 80181e0:	f084 0001 	eor.w	r0, r4, #1
 80181e4:	b2c0      	uxtb	r0, r0
 80181e6:	b009      	add	sp, #36	@ 0x24
 80181e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80181ea:	f7f7 fa95 	bl	800f718 <rmw_uxrce_clean_expired_static_input_buffer>
 80181ee:	4620      	mov	r0, r4
 80181f0:	f7f7 fa6a 	bl	800f6c8 <rmw_uxrce_find_static_input_buffer_by_owner>
 80181f4:	4605      	mov	r5, r0
 80181f6:	b910      	cbnz	r0, 80181fe <rmw_take_with_info+0x72>
 80181f8:	2001      	movs	r0, #1
 80181fa:	b009      	add	sp, #36	@ 0x24
 80181fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80181fe:	68a9      	ldr	r1, [r5, #8]
 8018200:	4668      	mov	r0, sp
 8018202:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 8018206:	3110      	adds	r1, #16
 8018208:	f7f5 fbe4 	bl	800d9d4 <ucdr_init_buffer>
 801820c:	69a3      	ldr	r3, [r4, #24]
 801820e:	4639      	mov	r1, r7
 8018210:	68db      	ldr	r3, [r3, #12]
 8018212:	4668      	mov	r0, sp
 8018214:	4798      	blx	r3
 8018216:	4629      	mov	r1, r5
 8018218:	4604      	mov	r4, r0
 801821a:	4804      	ldr	r0, [pc, #16]	@ (801822c <rmw_take_with_info+0xa0>)
 801821c:	f7ff f87e 	bl	801731c <put_memory>
 8018220:	e7de      	b.n	80181e0 <rmw_take_with_info+0x54>
 8018222:	200c      	movs	r0, #12
 8018224:	b009      	add	sp, #36	@ 0x24
 8018226:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018228:	0801fe1c 	.word	0x0801fe1c
 801822c:	2000e880 	.word	0x2000e880

08018230 <rmw_uxrce_transport_init>:
 8018230:	b508      	push	{r3, lr}
 8018232:	b108      	cbz	r0, 8018238 <rmw_uxrce_transport_init+0x8>
 8018234:	f100 0210 	add.w	r2, r0, #16
 8018238:	b139      	cbz	r1, 801824a <rmw_uxrce_transport_init+0x1a>
 801823a:	6949      	ldr	r1, [r1, #20]
 801823c:	4610      	mov	r0, r2
 801823e:	f001 f8fd 	bl	801943c <uxr_init_custom_transport>
 8018242:	f080 0001 	eor.w	r0, r0, #1
 8018246:	b2c0      	uxtb	r0, r0
 8018248:	bd08      	pop	{r3, pc}
 801824a:	4b04      	ldr	r3, [pc, #16]	@ (801825c <rmw_uxrce_transport_init+0x2c>)
 801824c:	4610      	mov	r0, r2
 801824e:	6859      	ldr	r1, [r3, #4]
 8018250:	f001 f8f4 	bl	801943c <uxr_init_custom_transport>
 8018254:	f080 0001 	eor.w	r0, r0, #1
 8018258:	b2c0      	uxtb	r0, r0
 801825a:	bd08      	pop	{r3, pc}
 801825c:	2000c5c0 	.word	0x2000c5c0

08018260 <rmw_wait>:
 8018260:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018264:	b089      	sub	sp, #36	@ 0x24
 8018266:	4607      	mov	r7, r0
 8018268:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 801826a:	460e      	mov	r6, r1
 801826c:	4698      	mov	r8, r3
 801826e:	4691      	mov	r9, r2
 8018270:	2a00      	cmp	r2, #0
 8018272:	f000 811e 	beq.w	80184b2 <rmw_wait+0x252>
 8018276:	2c00      	cmp	r4, #0
 8018278:	f000 80ef 	beq.w	801845a <rmw_wait+0x1fa>
 801827c:	4bb5      	ldr	r3, [pc, #724]	@ (8018554 <rmw_wait+0x2f4>)
 801827e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018280:	ad04      	add	r5, sp, #16
 8018282:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8018286:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801828a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801828e:	f7fe fe6b 	bl	8016f68 <rmw_time_equal>
 8018292:	2800      	cmp	r0, #0
 8018294:	f000 811b 	beq.w	80184ce <rmw_wait+0x26e>
 8018298:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801829c:	f7f7 fa3c 	bl	800f718 <rmw_uxrce_clean_expired_static_input_buffer>
 80182a0:	4bad      	ldr	r3, [pc, #692]	@ (8018558 <rmw_wait+0x2f8>)
 80182a2:	681c      	ldr	r4, [r3, #0]
 80182a4:	b14c      	cbz	r4, 80182ba <rmw_wait+0x5a>
 80182a6:	4623      	mov	r3, r4
 80182a8:	2100      	movs	r1, #0
 80182aa:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 80182ae:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80182b2:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 80182b6:	2b00      	cmp	r3, #0
 80182b8:	d1f7      	bne.n	80182aa <rmw_wait+0x4a>
 80182ba:	f1b9 0f00 	cmp.w	r9, #0
 80182be:	d011      	beq.n	80182e4 <rmw_wait+0x84>
 80182c0:	f8d9 1000 	ldr.w	r1, [r9]
 80182c4:	b171      	cbz	r1, 80182e4 <rmw_wait+0x84>
 80182c6:	f8d9 c004 	ldr.w	ip, [r9, #4]
 80182ca:	2300      	movs	r3, #0
 80182cc:	2001      	movs	r0, #1
 80182ce:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80182d2:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 80182d4:	6912      	ldr	r2, [r2, #16]
 80182d6:	3301      	adds	r3, #1
 80182d8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80182dc:	4299      	cmp	r1, r3
 80182de:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 80182e2:	d1f4      	bne.n	80182ce <rmw_wait+0x6e>
 80182e4:	f1b8 0f00 	cmp.w	r8, #0
 80182e8:	f000 8109 	beq.w	80184fe <rmw_wait+0x29e>
 80182ec:	f8d8 1000 	ldr.w	r1, [r8]
 80182f0:	2900      	cmp	r1, #0
 80182f2:	f000 8116 	beq.w	8018522 <rmw_wait+0x2c2>
 80182f6:	f8d8 c004 	ldr.w	ip, [r8, #4]
 80182fa:	2300      	movs	r3, #0
 80182fc:	2001      	movs	r0, #1
 80182fe:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8018302:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8018304:	6912      	ldr	r2, [r2, #16]
 8018306:	3301      	adds	r3, #1
 8018308:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801830c:	4299      	cmp	r1, r3
 801830e:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8018312:	d1f4      	bne.n	80182fe <rmw_wait+0x9e>
 8018314:	2f00      	cmp	r7, #0
 8018316:	f000 8114 	beq.w	8018542 <rmw_wait+0x2e2>
 801831a:	6839      	ldr	r1, [r7, #0]
 801831c:	b171      	cbz	r1, 801833c <rmw_wait+0xdc>
 801831e:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8018322:	2300      	movs	r3, #0
 8018324:	2001      	movs	r0, #1
 8018326:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801832a:	6a12      	ldr	r2, [r2, #32]
 801832c:	6912      	ldr	r2, [r2, #16]
 801832e:	3301      	adds	r3, #1
 8018330:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8018334:	4299      	cmp	r1, r3
 8018336:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 801833a:	d1f4      	bne.n	8018326 <rmw_wait+0xc6>
 801833c:	b344      	cbz	r4, 8018390 <rmw_wait+0x130>
 801833e:	4622      	mov	r2, r4
 8018340:	2300      	movs	r3, #0
 8018342:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8018346:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 801834a:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 801834e:	440b      	add	r3, r1
 8018350:	b2db      	uxtb	r3, r3
 8018352:	2a00      	cmp	r2, #0
 8018354:	d1f5      	bne.n	8018342 <rmw_wait+0xe2>
 8018356:	2b00      	cmp	r3, #0
 8018358:	d075      	beq.n	8018446 <rmw_wait+0x1e6>
 801835a:	1c6a      	adds	r2, r5, #1
 801835c:	d00d      	beq.n	801837a <rmw_wait+0x11a>
 801835e:	ee07 5a90 	vmov	s15, r5
 8018362:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8018366:	ee07 3a90 	vmov	s15, r3
 801836a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801836e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8018372:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8018376:	ee17 5a90 	vmov	r5, s15
 801837a:	68a0      	ldr	r0, [r4, #8]
 801837c:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 8018380:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 8018384:	2b00      	cmp	r3, #0
 8018386:	f040 808a 	bne.w	801849e <rmw_wait+0x23e>
 801838a:	6864      	ldr	r4, [r4, #4]
 801838c:	2c00      	cmp	r4, #0
 801838e:	d1f4      	bne.n	801837a <rmw_wait+0x11a>
 8018390:	f1b9 0f00 	cmp.w	r9, #0
 8018394:	f000 80c3 	beq.w	801851e <rmw_wait+0x2be>
 8018398:	f8d9 5000 	ldr.w	r5, [r9]
 801839c:	b185      	cbz	r5, 80183c0 <rmw_wait+0x160>
 801839e:	2400      	movs	r4, #0
 80183a0:	4625      	mov	r5, r4
 80183a2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80183a6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80183aa:	f7f7 f98d 	bl	800f6c8 <rmw_uxrce_find_static_input_buffer_by_owner>
 80183ae:	2800      	cmp	r0, #0
 80183b0:	d06d      	beq.n	801848e <rmw_wait+0x22e>
 80183b2:	f8d9 3000 	ldr.w	r3, [r9]
 80183b6:	3401      	adds	r4, #1
 80183b8:	42a3      	cmp	r3, r4
 80183ba:	f04f 0501 	mov.w	r5, #1
 80183be:	d8f0      	bhi.n	80183a2 <rmw_wait+0x142>
 80183c0:	f1b8 0f00 	cmp.w	r8, #0
 80183c4:	d012      	beq.n	80183ec <rmw_wait+0x18c>
 80183c6:	f8d8 1000 	ldr.w	r1, [r8]
 80183ca:	2400      	movs	r4, #0
 80183cc:	b171      	cbz	r1, 80183ec <rmw_wait+0x18c>
 80183ce:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80183d2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80183d6:	f7f7 f977 	bl	800f6c8 <rmw_uxrce_find_static_input_buffer_by_owner>
 80183da:	2800      	cmp	r0, #0
 80183dc:	d047      	beq.n	801846e <rmw_wait+0x20e>
 80183de:	f8d8 3000 	ldr.w	r3, [r8]
 80183e2:	3401      	adds	r4, #1
 80183e4:	42a3      	cmp	r3, r4
 80183e6:	f04f 0501 	mov.w	r5, #1
 80183ea:	d8f0      	bhi.n	80183ce <rmw_wait+0x16e>
 80183ec:	b17f      	cbz	r7, 801840e <rmw_wait+0x1ae>
 80183ee:	683b      	ldr	r3, [r7, #0]
 80183f0:	2400      	movs	r4, #0
 80183f2:	b163      	cbz	r3, 801840e <rmw_wait+0x1ae>
 80183f4:	687b      	ldr	r3, [r7, #4]
 80183f6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80183fa:	f7f7 f965 	bl	800f6c8 <rmw_uxrce_find_static_input_buffer_by_owner>
 80183fe:	2800      	cmp	r0, #0
 8018400:	d03d      	beq.n	801847e <rmw_wait+0x21e>
 8018402:	683b      	ldr	r3, [r7, #0]
 8018404:	3401      	adds	r4, #1
 8018406:	42a3      	cmp	r3, r4
 8018408:	f04f 0501 	mov.w	r5, #1
 801840c:	d8f2      	bhi.n	80183f4 <rmw_wait+0x194>
 801840e:	b1a6      	cbz	r6, 801843a <rmw_wait+0x1da>
 8018410:	6834      	ldr	r4, [r6, #0]
 8018412:	b194      	cbz	r4, 801843a <rmw_wait+0x1da>
 8018414:	2300      	movs	r3, #0
 8018416:	461f      	mov	r7, r3
 8018418:	e004      	b.n	8018424 <rmw_wait+0x1c4>
 801841a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 801841e:	3301      	adds	r3, #1
 8018420:	429c      	cmp	r4, r3
 8018422:	d00a      	beq.n	801843a <rmw_wait+0x1da>
 8018424:	6870      	ldr	r0, [r6, #4]
 8018426:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 801842a:	7c0a      	ldrb	r2, [r1, #16]
 801842c:	2a00      	cmp	r2, #0
 801842e:	d0f4      	beq.n	801841a <rmw_wait+0x1ba>
 8018430:	3301      	adds	r3, #1
 8018432:	429c      	cmp	r4, r3
 8018434:	740f      	strb	r7, [r1, #16]
 8018436:	4615      	mov	r5, r2
 8018438:	d1f4      	bne.n	8018424 <rmw_wait+0x1c4>
 801843a:	f085 0001 	eor.w	r0, r5, #1
 801843e:	0040      	lsls	r0, r0, #1
 8018440:	b009      	add	sp, #36	@ 0x24
 8018442:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018446:	68a0      	ldr	r0, [r4, #8]
 8018448:	2100      	movs	r1, #0
 801844a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801844e:	f7f9 f921 	bl	8011694 <uxr_run_session_timeout>
 8018452:	6864      	ldr	r4, [r4, #4]
 8018454:	2c00      	cmp	r4, #0
 8018456:	d1f6      	bne.n	8018446 <rmw_wait+0x1e6>
 8018458:	e79a      	b.n	8018390 <rmw_wait+0x130>
 801845a:	f7f7 f95d 	bl	800f718 <rmw_uxrce_clean_expired_static_input_buffer>
 801845e:	4b3e      	ldr	r3, [pc, #248]	@ (8018558 <rmw_wait+0x2f8>)
 8018460:	681c      	ldr	r4, [r3, #0]
 8018462:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018466:	2c00      	cmp	r4, #0
 8018468:	f47f af1d 	bne.w	80182a6 <rmw_wait+0x46>
 801846c:	e728      	b.n	80182c0 <rmw_wait+0x60>
 801846e:	e9d8 3200 	ldrd	r3, r2, [r8]
 8018472:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018476:	3401      	adds	r4, #1
 8018478:	429c      	cmp	r4, r3
 801847a:	d3a8      	bcc.n	80183ce <rmw_wait+0x16e>
 801847c:	e7b6      	b.n	80183ec <rmw_wait+0x18c>
 801847e:	e9d7 3200 	ldrd	r3, r2, [r7]
 8018482:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018486:	3401      	adds	r4, #1
 8018488:	42a3      	cmp	r3, r4
 801848a:	d8b3      	bhi.n	80183f4 <rmw_wait+0x194>
 801848c:	e7bf      	b.n	801840e <rmw_wait+0x1ae>
 801848e:	e9d9 3200 	ldrd	r3, r2, [r9]
 8018492:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018496:	3401      	adds	r4, #1
 8018498:	42a3      	cmp	r3, r4
 801849a:	d882      	bhi.n	80183a2 <rmw_wait+0x142>
 801849c:	e790      	b.n	80183c0 <rmw_wait+0x160>
 801849e:	4629      	mov	r1, r5
 80184a0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80184a4:	f7f9 f910 	bl	80116c8 <uxr_run_session_until_data>
 80184a8:	6864      	ldr	r4, [r4, #4]
 80184aa:	2c00      	cmp	r4, #0
 80184ac:	f47f af65 	bne.w	801837a <rmw_wait+0x11a>
 80184b0:	e76e      	b.n	8018390 <rmw_wait+0x130>
 80184b2:	b1f3      	cbz	r3, 80184f2 <rmw_wait+0x292>
 80184b4:	2c00      	cmp	r4, #0
 80184b6:	f47f aee1 	bne.w	801827c <rmw_wait+0x1c>
 80184ba:	f7f7 f92d 	bl	800f718 <rmw_uxrce_clean_expired_static_input_buffer>
 80184be:	4b26      	ldr	r3, [pc, #152]	@ (8018558 <rmw_wait+0x2f8>)
 80184c0:	681c      	ldr	r4, [r3, #0]
 80184c2:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80184c6:	2c00      	cmp	r4, #0
 80184c8:	f47f aeed 	bne.w	80182a6 <rmw_wait+0x46>
 80184cc:	e70a      	b.n	80182e4 <rmw_wait+0x84>
 80184ce:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80184d2:	f7fe fd9d 	bl	8017010 <rmw_time_total_nsec>
 80184d6:	4a21      	ldr	r2, [pc, #132]	@ (801855c <rmw_wait+0x2fc>)
 80184d8:	2300      	movs	r3, #0
 80184da:	f7e8 fc3d 	bl	8000d58 <__aeabi_uldivmod>
 80184de:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 80184e2:	f171 0100 	sbcs.w	r1, r1, #0
 80184e6:	4605      	mov	r5, r0
 80184e8:	f6ff aed8 	blt.w	801829c <rmw_wait+0x3c>
 80184ec:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 80184f0:	e6d4      	b.n	801829c <rmw_wait+0x3c>
 80184f2:	2800      	cmp	r0, #0
 80184f4:	d1de      	bne.n	80184b4 <rmw_wait+0x254>
 80184f6:	2900      	cmp	r1, #0
 80184f8:	d1dc      	bne.n	80184b4 <rmw_wait+0x254>
 80184fa:	4608      	mov	r0, r1
 80184fc:	e7a0      	b.n	8018440 <rmw_wait+0x1e0>
 80184fe:	2f00      	cmp	r7, #0
 8018500:	f47f af0b 	bne.w	801831a <rmw_wait+0xba>
 8018504:	2c00      	cmp	r4, #0
 8018506:	f47f af1a 	bne.w	801833e <rmw_wait+0xde>
 801850a:	f1b9 0f00 	cmp.w	r9, #0
 801850e:	d027      	beq.n	8018560 <rmw_wait+0x300>
 8018510:	f8d9 3000 	ldr.w	r3, [r9]
 8018514:	4625      	mov	r5, r4
 8018516:	2b00      	cmp	r3, #0
 8018518:	f47f af41 	bne.w	801839e <rmw_wait+0x13e>
 801851c:	e777      	b.n	801840e <rmw_wait+0x1ae>
 801851e:	464d      	mov	r5, r9
 8018520:	e74e      	b.n	80183c0 <rmw_wait+0x160>
 8018522:	2f00      	cmp	r7, #0
 8018524:	f47f aef9 	bne.w	801831a <rmw_wait+0xba>
 8018528:	2c00      	cmp	r4, #0
 801852a:	f47f af08 	bne.w	801833e <rmw_wait+0xde>
 801852e:	f1b9 0f00 	cmp.w	r9, #0
 8018532:	d015      	beq.n	8018560 <rmw_wait+0x300>
 8018534:	f8d9 3000 	ldr.w	r3, [r9]
 8018538:	2b00      	cmp	r3, #0
 801853a:	f47f af30 	bne.w	801839e <rmw_wait+0x13e>
 801853e:	2500      	movs	r5, #0
 8018540:	e743      	b.n	80183ca <rmw_wait+0x16a>
 8018542:	2c00      	cmp	r4, #0
 8018544:	f47f aefb 	bne.w	801833e <rmw_wait+0xde>
 8018548:	f1b9 0f00 	cmp.w	r9, #0
 801854c:	f47f af24 	bne.w	8018398 <rmw_wait+0x138>
 8018550:	e7f5      	b.n	801853e <rmw_wait+0x2de>
 8018552:	bf00      	nop
 8018554:	0801ec50 	.word	0x0801ec50
 8018558:	20010f20 	.word	0x20010f20
 801855c:	000f4240 	.word	0x000f4240
 8018560:	464d      	mov	r5, r9
 8018562:	e754      	b.n	801840e <rmw_wait+0x1ae>

08018564 <rmw_create_wait_set>:
 8018564:	b508      	push	{r3, lr}
 8018566:	4803      	ldr	r0, [pc, #12]	@ (8018574 <rmw_create_wait_set+0x10>)
 8018568:	f7fe fec8 	bl	80172fc <get_memory>
 801856c:	b108      	cbz	r0, 8018572 <rmw_create_wait_set+0xe>
 801856e:	6880      	ldr	r0, [r0, #8]
 8018570:	3010      	adds	r0, #16
 8018572:	bd08      	pop	{r3, pc}
 8018574:	2000c6dc 	.word	0x2000c6dc

08018578 <rmw_destroy_wait_set>:
 8018578:	b508      	push	{r3, lr}
 801857a:	4b08      	ldr	r3, [pc, #32]	@ (801859c <rmw_destroy_wait_set+0x24>)
 801857c:	6819      	ldr	r1, [r3, #0]
 801857e:	b911      	cbnz	r1, 8018586 <rmw_destroy_wait_set+0xe>
 8018580:	e00a      	b.n	8018598 <rmw_destroy_wait_set+0x20>
 8018582:	6849      	ldr	r1, [r1, #4]
 8018584:	b141      	cbz	r1, 8018598 <rmw_destroy_wait_set+0x20>
 8018586:	688b      	ldr	r3, [r1, #8]
 8018588:	3310      	adds	r3, #16
 801858a:	4298      	cmp	r0, r3
 801858c:	d1f9      	bne.n	8018582 <rmw_destroy_wait_set+0xa>
 801858e:	4803      	ldr	r0, [pc, #12]	@ (801859c <rmw_destroy_wait_set+0x24>)
 8018590:	f7fe fec4 	bl	801731c <put_memory>
 8018594:	2000      	movs	r0, #0
 8018596:	bd08      	pop	{r3, pc}
 8018598:	2001      	movs	r0, #1
 801859a:	bd08      	pop	{r3, pc}
 801859c:	2000c6dc 	.word	0x2000c6dc

080185a0 <rosidl_runtime_c__String__init>:
 80185a0:	b1b0      	cbz	r0, 80185d0 <rosidl_runtime_c__String__init+0x30>
 80185a2:	b510      	push	{r4, lr}
 80185a4:	b086      	sub	sp, #24
 80185a6:	4604      	mov	r4, r0
 80185a8:	a801      	add	r0, sp, #4
 80185aa:	f7f6 fbb1 	bl	800ed10 <rcutils_get_default_allocator>
 80185ae:	9b01      	ldr	r3, [sp, #4]
 80185b0:	9905      	ldr	r1, [sp, #20]
 80185b2:	2001      	movs	r0, #1
 80185b4:	4798      	blx	r3
 80185b6:	6020      	str	r0, [r4, #0]
 80185b8:	b138      	cbz	r0, 80185ca <rosidl_runtime_c__String__init+0x2a>
 80185ba:	2200      	movs	r2, #0
 80185bc:	2301      	movs	r3, #1
 80185be:	7002      	strb	r2, [r0, #0]
 80185c0:	4618      	mov	r0, r3
 80185c2:	e9c4 2301 	strd	r2, r3, [r4, #4]
 80185c6:	b006      	add	sp, #24
 80185c8:	bd10      	pop	{r4, pc}
 80185ca:	2000      	movs	r0, #0
 80185cc:	b006      	add	sp, #24
 80185ce:	bd10      	pop	{r4, pc}
 80185d0:	2000      	movs	r0, #0
 80185d2:	4770      	bx	lr

080185d4 <rosidl_runtime_c__String__fini>:
 80185d4:	b320      	cbz	r0, 8018620 <rosidl_runtime_c__String__fini+0x4c>
 80185d6:	b510      	push	{r4, lr}
 80185d8:	6803      	ldr	r3, [r0, #0]
 80185da:	b086      	sub	sp, #24
 80185dc:	4604      	mov	r4, r0
 80185de:	b173      	cbz	r3, 80185fe <rosidl_runtime_c__String__fini+0x2a>
 80185e0:	6883      	ldr	r3, [r0, #8]
 80185e2:	b1f3      	cbz	r3, 8018622 <rosidl_runtime_c__String__fini+0x4e>
 80185e4:	a801      	add	r0, sp, #4
 80185e6:	f7f6 fb93 	bl	800ed10 <rcutils_get_default_allocator>
 80185ea:	9b02      	ldr	r3, [sp, #8]
 80185ec:	9905      	ldr	r1, [sp, #20]
 80185ee:	6820      	ldr	r0, [r4, #0]
 80185f0:	4798      	blx	r3
 80185f2:	2300      	movs	r3, #0
 80185f4:	e9c4 3300 	strd	r3, r3, [r4]
 80185f8:	60a3      	str	r3, [r4, #8]
 80185fa:	b006      	add	sp, #24
 80185fc:	bd10      	pop	{r4, pc}
 80185fe:	6843      	ldr	r3, [r0, #4]
 8018600:	b9db      	cbnz	r3, 801863a <rosidl_runtime_c__String__fini+0x66>
 8018602:	6883      	ldr	r3, [r0, #8]
 8018604:	2b00      	cmp	r3, #0
 8018606:	d0f8      	beq.n	80185fa <rosidl_runtime_c__String__fini+0x26>
 8018608:	4b12      	ldr	r3, [pc, #72]	@ (8018654 <rosidl_runtime_c__String__fini+0x80>)
 801860a:	4813      	ldr	r0, [pc, #76]	@ (8018658 <rosidl_runtime_c__String__fini+0x84>)
 801860c:	681b      	ldr	r3, [r3, #0]
 801860e:	2251      	movs	r2, #81	@ 0x51
 8018610:	68db      	ldr	r3, [r3, #12]
 8018612:	2101      	movs	r1, #1
 8018614:	f003 fd3a 	bl	801c08c <fwrite>
 8018618:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801861c:	f003 f9f6 	bl	801ba0c <exit>
 8018620:	4770      	bx	lr
 8018622:	4b0c      	ldr	r3, [pc, #48]	@ (8018654 <rosidl_runtime_c__String__fini+0x80>)
 8018624:	480d      	ldr	r0, [pc, #52]	@ (801865c <rosidl_runtime_c__String__fini+0x88>)
 8018626:	681b      	ldr	r3, [r3, #0]
 8018628:	224c      	movs	r2, #76	@ 0x4c
 801862a:	68db      	ldr	r3, [r3, #12]
 801862c:	2101      	movs	r1, #1
 801862e:	f003 fd2d 	bl	801c08c <fwrite>
 8018632:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018636:	f003 f9e9 	bl	801ba0c <exit>
 801863a:	4b06      	ldr	r3, [pc, #24]	@ (8018654 <rosidl_runtime_c__String__fini+0x80>)
 801863c:	4808      	ldr	r0, [pc, #32]	@ (8018660 <rosidl_runtime_c__String__fini+0x8c>)
 801863e:	681b      	ldr	r3, [r3, #0]
 8018640:	224e      	movs	r2, #78	@ 0x4e
 8018642:	68db      	ldr	r3, [r3, #12]
 8018644:	2101      	movs	r1, #1
 8018646:	f003 fd21 	bl	801c08c <fwrite>
 801864a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801864e:	f003 f9dd 	bl	801ba0c <exit>
 8018652:	bf00      	nop
 8018654:	20002e40 	.word	0x20002e40
 8018658:	0801f568 	.word	0x0801f568
 801865c:	0801f4c8 	.word	0x0801f4c8
 8018660:	0801f518 	.word	0x0801f518

08018664 <std_msgs__msg__Header__get_type_hash>:
 8018664:	4800      	ldr	r0, [pc, #0]	@ (8018668 <std_msgs__msg__Header__get_type_hash+0x4>)
 8018666:	4770      	bx	lr
 8018668:	200011d4 	.word	0x200011d4

0801866c <std_msgs__msg__Header__get_type_description>:
 801866c:	b510      	push	{r4, lr}
 801866e:	4c08      	ldr	r4, [pc, #32]	@ (8018690 <std_msgs__msg__Header__get_type_description+0x24>)
 8018670:	7820      	ldrb	r0, [r4, #0]
 8018672:	b108      	cbz	r0, 8018678 <std_msgs__msg__Header__get_type_description+0xc>
 8018674:	4807      	ldr	r0, [pc, #28]	@ (8018694 <std_msgs__msg__Header__get_type_description+0x28>)
 8018676:	bd10      	pop	{r4, pc}
 8018678:	f000 f93c 	bl	80188f4 <builtin_interfaces__msg__Time__get_type_description>
 801867c:	300c      	adds	r0, #12
 801867e:	c807      	ldmia	r0, {r0, r1, r2}
 8018680:	4b05      	ldr	r3, [pc, #20]	@ (8018698 <std_msgs__msg__Header__get_type_description+0x2c>)
 8018682:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018686:	2301      	movs	r3, #1
 8018688:	4802      	ldr	r0, [pc, #8]	@ (8018694 <std_msgs__msg__Header__get_type_description+0x28>)
 801868a:	7023      	strb	r3, [r4, #0]
 801868c:	bd10      	pop	{r4, pc}
 801868e:	bf00      	nop
 8018690:	20011251 	.word	0x20011251
 8018694:	0801fe50 	.word	0x0801fe50
 8018698:	2000134c 	.word	0x2000134c

0801869c <std_msgs__msg__Header__get_individual_type_description_source>:
 801869c:	4800      	ldr	r0, [pc, #0]	@ (80186a0 <std_msgs__msg__Header__get_individual_type_description_source+0x4>)
 801869e:	4770      	bx	lr
 80186a0:	0801fe2c 	.word	0x0801fe2c

080186a4 <std_msgs__msg__Header__get_type_description_sources>:
 80186a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80186a6:	4e0f      	ldr	r6, [pc, #60]	@ (80186e4 <std_msgs__msg__Header__get_type_description_sources+0x40>)
 80186a8:	7837      	ldrb	r7, [r6, #0]
 80186aa:	b10f      	cbz	r7, 80186b0 <std_msgs__msg__Header__get_type_description_sources+0xc>
 80186ac:	480e      	ldr	r0, [pc, #56]	@ (80186e8 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 80186ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80186b0:	4d0e      	ldr	r5, [pc, #56]	@ (80186ec <std_msgs__msg__Header__get_type_description_sources+0x48>)
 80186b2:	4c0f      	ldr	r4, [pc, #60]	@ (80186f0 <std_msgs__msg__Header__get_type_description_sources+0x4c>)
 80186b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80186b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80186b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80186ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80186bc:	682b      	ldr	r3, [r5, #0]
 80186be:	f844 3b04 	str.w	r3, [r4], #4
 80186c2:	4638      	mov	r0, r7
 80186c4:	f000 f922 	bl	801890c <builtin_interfaces__msg__Time__get_individual_type_description_source>
 80186c8:	2301      	movs	r3, #1
 80186ca:	4684      	mov	ip, r0
 80186cc:	7033      	strb	r3, [r6, #0]
 80186ce:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80186d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80186d4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80186d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80186da:	f8dc 3000 	ldr.w	r3, [ip]
 80186de:	4802      	ldr	r0, [pc, #8]	@ (80186e8 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 80186e0:	6023      	str	r3, [r4, #0]
 80186e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80186e4:	20011250 	.word	0x20011250
 80186e8:	0801fe20 	.word	0x0801fe20
 80186ec:	0801fe2c 	.word	0x0801fe2c
 80186f0:	20011208 	.word	0x20011208

080186f4 <std_msgs__msg__Header__init>:
 80186f4:	b1d8      	cbz	r0, 801872e <std_msgs__msg__Header__init+0x3a>
 80186f6:	b538      	push	{r3, r4, r5, lr}
 80186f8:	4604      	mov	r4, r0
 80186fa:	f000 f927 	bl	801894c <builtin_interfaces__msg__Time__init>
 80186fe:	b130      	cbz	r0, 801870e <std_msgs__msg__Header__init+0x1a>
 8018700:	f104 0508 	add.w	r5, r4, #8
 8018704:	4628      	mov	r0, r5
 8018706:	f7ff ff4b 	bl	80185a0 <rosidl_runtime_c__String__init>
 801870a:	b148      	cbz	r0, 8018720 <std_msgs__msg__Header__init+0x2c>
 801870c:	bd38      	pop	{r3, r4, r5, pc}
 801870e:	4620      	mov	r0, r4
 8018710:	f000 f920 	bl	8018954 <builtin_interfaces__msg__Time__fini>
 8018714:	f104 0008 	add.w	r0, r4, #8
 8018718:	f7ff ff5c 	bl	80185d4 <rosidl_runtime_c__String__fini>
 801871c:	2000      	movs	r0, #0
 801871e:	bd38      	pop	{r3, r4, r5, pc}
 8018720:	4620      	mov	r0, r4
 8018722:	f000 f917 	bl	8018954 <builtin_interfaces__msg__Time__fini>
 8018726:	4628      	mov	r0, r5
 8018728:	f7ff ff54 	bl	80185d4 <rosidl_runtime_c__String__fini>
 801872c:	e7f6      	b.n	801871c <std_msgs__msg__Header__init+0x28>
 801872e:	2000      	movs	r0, #0
 8018730:	4770      	bx	lr
 8018732:	bf00      	nop

08018734 <std_msgs__msg__Header__fini>:
 8018734:	b148      	cbz	r0, 801874a <std_msgs__msg__Header__fini+0x16>
 8018736:	b510      	push	{r4, lr}
 8018738:	4604      	mov	r4, r0
 801873a:	f000 f90b 	bl	8018954 <builtin_interfaces__msg__Time__fini>
 801873e:	f104 0008 	add.w	r0, r4, #8
 8018742:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018746:	f7ff bf45 	b.w	80185d4 <rosidl_runtime_c__String__fini>
 801874a:	4770      	bx	lr

0801874c <tf2_msgs__msg__TFMessage__get_type_hash>:
 801874c:	4800      	ldr	r0, [pc, #0]	@ (8018750 <tf2_msgs__msg__TFMessage__get_type_hash+0x4>)
 801874e:	4770      	bx	lr
 8018750:	2000142c 	.word	0x2000142c

08018754 <tf2_msgs__msg__TFMessage__get_type_description>:
 8018754:	b570      	push	{r4, r5, r6, lr}
 8018756:	4e1e      	ldr	r6, [pc, #120]	@ (80187d0 <tf2_msgs__msg__TFMessage__get_type_description+0x7c>)
 8018758:	7835      	ldrb	r5, [r6, #0]
 801875a:	b10d      	cbz	r5, 8018760 <tf2_msgs__msg__TFMessage__get_type_description+0xc>
 801875c:	481d      	ldr	r0, [pc, #116]	@ (80187d4 <tf2_msgs__msg__TFMessage__get_type_description+0x80>)
 801875e:	bd70      	pop	{r4, r5, r6, pc}
 8018760:	4628      	mov	r0, r5
 8018762:	f000 f8c7 	bl	80188f4 <builtin_interfaces__msg__Time__get_type_description>
 8018766:	300c      	adds	r0, #12
 8018768:	c807      	ldmia	r0, {r0, r1, r2}
 801876a:	4c1b      	ldr	r4, [pc, #108]	@ (80187d8 <tf2_msgs__msg__TFMessage__get_type_description+0x84>)
 801876c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018770:	4628      	mov	r0, r5
 8018772:	f000 fa0f 	bl	8018b94 <geometry_msgs__msg__Quaternion__get_type_description>
 8018776:	300c      	adds	r0, #12
 8018778:	c807      	ldmia	r0, {r0, r1, r2}
 801877a:	f104 0318 	add.w	r3, r4, #24
 801877e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018782:	4628      	mov	r0, r5
 8018784:	f000 fa36 	bl	8018bf4 <geometry_msgs__msg__Transform__get_type_description>
 8018788:	300c      	adds	r0, #12
 801878a:	c807      	ldmia	r0, {r0, r1, r2}
 801878c:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8018790:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018794:	4628      	mov	r0, r5
 8018796:	f000 fab9 	bl	8018d0c <geometry_msgs__msg__TransformStamped__get_type_description>
 801879a:	300c      	adds	r0, #12
 801879c:	c807      	ldmia	r0, {r0, r1, r2}
 801879e:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 80187a2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80187a6:	4628      	mov	r0, r5
 80187a8:	f7f7 fca4 	bl	80100f4 <geometry_msgs__msg__Vector3__get_type_description>
 80187ac:	300c      	adds	r0, #12
 80187ae:	c807      	ldmia	r0, {r0, r1, r2}
 80187b0:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 80187b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80187b8:	4628      	mov	r0, r5
 80187ba:	f7ff ff57 	bl	801866c <std_msgs__msg__Header__get_type_description>
 80187be:	300c      	adds	r0, #12
 80187c0:	c807      	ldmia	r0, {r0, r1, r2}
 80187c2:	3478      	adds	r4, #120	@ 0x78
 80187c4:	2301      	movs	r3, #1
 80187c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80187ca:	7033      	strb	r3, [r6, #0]
 80187cc:	4801      	ldr	r0, [pc, #4]	@ (80187d4 <tf2_msgs__msg__TFMessage__get_type_description+0x80>)
 80187ce:	bd70      	pop	{r4, r5, r6, pc}
 80187d0:	20011351 	.word	0x20011351
 80187d4:	0801fea4 	.word	0x0801fea4
 80187d8:	2000148c 	.word	0x2000148c

080187dc <tf2_msgs__msg__TFMessage__get_type_description_sources>:
 80187dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80187de:	4d35      	ldr	r5, [pc, #212]	@ (80188b4 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xd8>)
 80187e0:	782e      	ldrb	r6, [r5, #0]
 80187e2:	b10e      	cbz	r6, 80187e8 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xc>
 80187e4:	4834      	ldr	r0, [pc, #208]	@ (80188b8 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xdc>)
 80187e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80187e8:	4f34      	ldr	r7, [pc, #208]	@ (80188bc <tf2_msgs__msg__TFMessage__get_type_description_sources+0xe0>)
 80187ea:	4c35      	ldr	r4, [pc, #212]	@ (80188c0 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xe4>)
 80187ec:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80187ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80187f0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80187f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80187f4:	683b      	ldr	r3, [r7, #0]
 80187f6:	4627      	mov	r7, r4
 80187f8:	4630      	mov	r0, r6
 80187fa:	f847 3b04 	str.w	r3, [r7], #4
 80187fe:	f000 f885 	bl	801890c <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8018802:	4684      	mov	ip, r0
 8018804:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018808:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801880a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801880e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018810:	4630      	mov	r0, r6
 8018812:	f8dc 3000 	ldr.w	r3, [ip]
 8018816:	603b      	str	r3, [r7, #0]
 8018818:	f000 f9c8 	bl	8018bac <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 801881c:	4684      	mov	ip, r0
 801881e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018822:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8018826:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018828:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801882c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801882e:	4630      	mov	r0, r6
 8018830:	f8dc 3000 	ldr.w	r3, [ip]
 8018834:	603b      	str	r3, [r7, #0]
 8018836:	f000 f9fd 	bl	8018c34 <geometry_msgs__msg__Transform__get_individual_type_description_source>
 801883a:	4684      	mov	ip, r0
 801883c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018840:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8018844:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018846:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801884a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801884c:	4630      	mov	r0, r6
 801884e:	f8dc 3000 	ldr.w	r3, [ip]
 8018852:	603b      	str	r3, [r7, #0]
 8018854:	f000 fa96 	bl	8018d84 <geometry_msgs__msg__TransformStamped__get_individual_type_description_source>
 8018858:	4684      	mov	ip, r0
 801885a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801885e:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8018862:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018864:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018868:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801886a:	4630      	mov	r0, r6
 801886c:	f8dc 3000 	ldr.w	r3, [ip]
 8018870:	603b      	str	r3, [r7, #0]
 8018872:	f7f7 fc4b 	bl	801010c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8018876:	4684      	mov	ip, r0
 8018878:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801887c:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8018880:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018882:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018886:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018888:	4630      	mov	r0, r6
 801888a:	f8dc 3000 	ldr.w	r3, [ip]
 801888e:	603b      	str	r3, [r7, #0]
 8018890:	f7ff ff04 	bl	801869c <std_msgs__msg__Header__get_individual_type_description_source>
 8018894:	2301      	movs	r3, #1
 8018896:	4684      	mov	ip, r0
 8018898:	702b      	strb	r3, [r5, #0]
 801889a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801889e:	34b8      	adds	r4, #184	@ 0xb8
 80188a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80188a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80188a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80188a8:	f8dc 3000 	ldr.w	r3, [ip]
 80188ac:	4802      	ldr	r0, [pc, #8]	@ (80188b8 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xdc>)
 80188ae:	6023      	str	r3, [r4, #0]
 80188b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80188b2:	bf00      	nop
 80188b4:	20011350 	.word	0x20011350
 80188b8:	0801fe74 	.word	0x0801fe74
 80188bc:	0801fe80 	.word	0x0801fe80
 80188c0:	20011254 	.word	0x20011254

080188c4 <tf2_msgs__msg__TFMessage__init>:
 80188c4:	b158      	cbz	r0, 80188de <tf2_msgs__msg__TFMessage__init+0x1a>
 80188c6:	b510      	push	{r4, lr}
 80188c8:	2100      	movs	r1, #0
 80188ca:	4604      	mov	r4, r0
 80188cc:	f7f7 faf2 	bl	800feb4 <geometry_msgs__msg__TransformStamped__Sequence__init>
 80188d0:	b100      	cbz	r0, 80188d4 <tf2_msgs__msg__TFMessage__init+0x10>
 80188d2:	bd10      	pop	{r4, pc}
 80188d4:	4620      	mov	r0, r4
 80188d6:	f7f7 fb65 	bl	800ffa4 <geometry_msgs__msg__TransformStamped__Sequence__fini>
 80188da:	2000      	movs	r0, #0
 80188dc:	bd10      	pop	{r4, pc}
 80188de:	2000      	movs	r0, #0
 80188e0:	4770      	bx	lr
 80188e2:	bf00      	nop

080188e4 <tf2_msgs__msg__TFMessage__fini>:
 80188e4:	b108      	cbz	r0, 80188ea <tf2_msgs__msg__TFMessage__fini+0x6>
 80188e6:	f7f7 bb5d 	b.w	800ffa4 <geometry_msgs__msg__TransformStamped__Sequence__fini>
 80188ea:	4770      	bx	lr

080188ec <builtin_interfaces__msg__Time__get_type_hash>:
 80188ec:	4800      	ldr	r0, [pc, #0]	@ (80188f0 <builtin_interfaces__msg__Time__get_type_hash+0x4>)
 80188ee:	4770      	bx	lr
 80188f0:	20001628 	.word	0x20001628

080188f4 <builtin_interfaces__msg__Time__get_type_description>:
 80188f4:	4b03      	ldr	r3, [pc, #12]	@ (8018904 <builtin_interfaces__msg__Time__get_type_description+0x10>)
 80188f6:	781a      	ldrb	r2, [r3, #0]
 80188f8:	b90a      	cbnz	r2, 80188fe <builtin_interfaces__msg__Time__get_type_description+0xa>
 80188fa:	2201      	movs	r2, #1
 80188fc:	701a      	strb	r2, [r3, #0]
 80188fe:	4802      	ldr	r0, [pc, #8]	@ (8018908 <builtin_interfaces__msg__Time__get_type_description+0x14>)
 8018900:	4770      	bx	lr
 8018902:	bf00      	nop
 8018904:	20011379 	.word	0x20011379
 8018908:	0801fef8 	.word	0x0801fef8

0801890c <builtin_interfaces__msg__Time__get_individual_type_description_source>:
 801890c:	4800      	ldr	r0, [pc, #0]	@ (8018910 <builtin_interfaces__msg__Time__get_individual_type_description_source+0x4>)
 801890e:	4770      	bx	lr
 8018910:	0801fed4 	.word	0x0801fed4

08018914 <builtin_interfaces__msg__Time__get_type_description_sources>:
 8018914:	4b09      	ldr	r3, [pc, #36]	@ (801893c <builtin_interfaces__msg__Time__get_type_description_sources+0x28>)
 8018916:	781a      	ldrb	r2, [r3, #0]
 8018918:	b96a      	cbnz	r2, 8018936 <builtin_interfaces__msg__Time__get_type_description_sources+0x22>
 801891a:	b430      	push	{r4, r5}
 801891c:	4d08      	ldr	r5, [pc, #32]	@ (8018940 <builtin_interfaces__msg__Time__get_type_description_sources+0x2c>)
 801891e:	4c09      	ldr	r4, [pc, #36]	@ (8018944 <builtin_interfaces__msg__Time__get_type_description_sources+0x30>)
 8018920:	2201      	movs	r2, #1
 8018922:	701a      	strb	r2, [r3, #0]
 8018924:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018926:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018928:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801892a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801892c:	682b      	ldr	r3, [r5, #0]
 801892e:	4806      	ldr	r0, [pc, #24]	@ (8018948 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 8018930:	6023      	str	r3, [r4, #0]
 8018932:	bc30      	pop	{r4, r5}
 8018934:	4770      	bx	lr
 8018936:	4804      	ldr	r0, [pc, #16]	@ (8018948 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 8018938:	4770      	bx	lr
 801893a:	bf00      	nop
 801893c:	20011378 	.word	0x20011378
 8018940:	0801fed4 	.word	0x0801fed4
 8018944:	20011354 	.word	0x20011354
 8018948:	0801fec8 	.word	0x0801fec8

0801894c <builtin_interfaces__msg__Time__init>:
 801894c:	3800      	subs	r0, #0
 801894e:	bf18      	it	ne
 8018950:	2001      	movne	r0, #1
 8018952:	4770      	bx	lr

08018954 <builtin_interfaces__msg__Time__fini>:
 8018954:	4770      	bx	lr
 8018956:	bf00      	nop

08018958 <geometry_msgs__msg__Point__get_type_hash>:
 8018958:	4800      	ldr	r0, [pc, #0]	@ (801895c <geometry_msgs__msg__Point__get_type_hash+0x4>)
 801895a:	4770      	bx	lr
 801895c:	200018b0 	.word	0x200018b0

08018960 <geometry_msgs__msg__Point__get_type_description>:
 8018960:	4b03      	ldr	r3, [pc, #12]	@ (8018970 <geometry_msgs__msg__Point__get_type_description+0x10>)
 8018962:	781a      	ldrb	r2, [r3, #0]
 8018964:	b90a      	cbnz	r2, 801896a <geometry_msgs__msg__Point__get_type_description+0xa>
 8018966:	2201      	movs	r2, #1
 8018968:	701a      	strb	r2, [r3, #0]
 801896a:	4802      	ldr	r0, [pc, #8]	@ (8018974 <geometry_msgs__msg__Point__get_type_description+0x14>)
 801896c:	4770      	bx	lr
 801896e:	bf00      	nop
 8018970:	200113a1 	.word	0x200113a1
 8018974:	0801ff4c 	.word	0x0801ff4c

08018978 <geometry_msgs__msg__Point__get_individual_type_description_source>:
 8018978:	4800      	ldr	r0, [pc, #0]	@ (801897c <geometry_msgs__msg__Point__get_individual_type_description_source+0x4>)
 801897a:	4770      	bx	lr
 801897c:	0801ff28 	.word	0x0801ff28

08018980 <geometry_msgs__msg__Point__get_type_description_sources>:
 8018980:	4b09      	ldr	r3, [pc, #36]	@ (80189a8 <geometry_msgs__msg__Point__get_type_description_sources+0x28>)
 8018982:	781a      	ldrb	r2, [r3, #0]
 8018984:	b96a      	cbnz	r2, 80189a2 <geometry_msgs__msg__Point__get_type_description_sources+0x22>
 8018986:	b430      	push	{r4, r5}
 8018988:	4d08      	ldr	r5, [pc, #32]	@ (80189ac <geometry_msgs__msg__Point__get_type_description_sources+0x2c>)
 801898a:	4c09      	ldr	r4, [pc, #36]	@ (80189b0 <geometry_msgs__msg__Point__get_type_description_sources+0x30>)
 801898c:	2201      	movs	r2, #1
 801898e:	701a      	strb	r2, [r3, #0]
 8018990:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018992:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018994:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018996:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018998:	682b      	ldr	r3, [r5, #0]
 801899a:	4806      	ldr	r0, [pc, #24]	@ (80189b4 <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 801899c:	6023      	str	r3, [r4, #0]
 801899e:	bc30      	pop	{r4, r5}
 80189a0:	4770      	bx	lr
 80189a2:	4804      	ldr	r0, [pc, #16]	@ (80189b4 <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 80189a4:	4770      	bx	lr
 80189a6:	bf00      	nop
 80189a8:	200113a0 	.word	0x200113a0
 80189ac:	0801ff28 	.word	0x0801ff28
 80189b0:	2001137c 	.word	0x2001137c
 80189b4:	0801ff1c 	.word	0x0801ff1c

080189b8 <geometry_msgs__msg__Pose__get_type_hash>:
 80189b8:	4800      	ldr	r0, [pc, #0]	@ (80189bc <geometry_msgs__msg__Pose__get_type_hash+0x4>)
 80189ba:	4770      	bx	lr
 80189bc:	20001a2c 	.word	0x20001a2c

080189c0 <geometry_msgs__msg__Pose__get_type_description>:
 80189c0:	b570      	push	{r4, r5, r6, lr}
 80189c2:	4e0c      	ldr	r6, [pc, #48]	@ (80189f4 <geometry_msgs__msg__Pose__get_type_description+0x34>)
 80189c4:	7835      	ldrb	r5, [r6, #0]
 80189c6:	b10d      	cbz	r5, 80189cc <geometry_msgs__msg__Pose__get_type_description+0xc>
 80189c8:	480b      	ldr	r0, [pc, #44]	@ (80189f8 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 80189ca:	bd70      	pop	{r4, r5, r6, pc}
 80189cc:	4628      	mov	r0, r5
 80189ce:	f7ff ffc7 	bl	8018960 <geometry_msgs__msg__Point__get_type_description>
 80189d2:	300c      	adds	r0, #12
 80189d4:	c807      	ldmia	r0, {r0, r1, r2}
 80189d6:	4c09      	ldr	r4, [pc, #36]	@ (80189fc <geometry_msgs__msg__Pose__get_type_description+0x3c>)
 80189d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80189dc:	4628      	mov	r0, r5
 80189de:	f000 f8d9 	bl	8018b94 <geometry_msgs__msg__Quaternion__get_type_description>
 80189e2:	300c      	adds	r0, #12
 80189e4:	c807      	ldmia	r0, {r0, r1, r2}
 80189e6:	3418      	adds	r4, #24
 80189e8:	2301      	movs	r3, #1
 80189ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80189ee:	7033      	strb	r3, [r6, #0]
 80189f0:	4801      	ldr	r0, [pc, #4]	@ (80189f8 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 80189f2:	bd70      	pop	{r4, r5, r6, pc}
 80189f4:	20011411 	.word	0x20011411
 80189f8:	0801ffa0 	.word	0x0801ffa0
 80189fc:	20001ad8 	.word	0x20001ad8

08018a00 <geometry_msgs__msg__Pose__get_individual_type_description_source>:
 8018a00:	4800      	ldr	r0, [pc, #0]	@ (8018a04 <geometry_msgs__msg__Pose__get_individual_type_description_source+0x4>)
 8018a02:	4770      	bx	lr
 8018a04:	0801ff7c 	.word	0x0801ff7c

08018a08 <geometry_msgs__msg__Pose__get_type_description_sources>:
 8018a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018a0a:	4e17      	ldr	r6, [pc, #92]	@ (8018a68 <geometry_msgs__msg__Pose__get_type_description_sources+0x60>)
 8018a0c:	7837      	ldrb	r7, [r6, #0]
 8018a0e:	b10f      	cbz	r7, 8018a14 <geometry_msgs__msg__Pose__get_type_description_sources+0xc>
 8018a10:	4816      	ldr	r0, [pc, #88]	@ (8018a6c <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 8018a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018a14:	4d16      	ldr	r5, [pc, #88]	@ (8018a70 <geometry_msgs__msg__Pose__get_type_description_sources+0x68>)
 8018a16:	4c17      	ldr	r4, [pc, #92]	@ (8018a74 <geometry_msgs__msg__Pose__get_type_description_sources+0x6c>)
 8018a18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018a1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018a1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018a1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018a20:	682b      	ldr	r3, [r5, #0]
 8018a22:	4625      	mov	r5, r4
 8018a24:	4638      	mov	r0, r7
 8018a26:	f845 3b04 	str.w	r3, [r5], #4
 8018a2a:	f7ff ffa5 	bl	8018978 <geometry_msgs__msg__Point__get_individual_type_description_source>
 8018a2e:	4684      	mov	ip, r0
 8018a30:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018a34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018a36:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018a3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018a3c:	4638      	mov	r0, r7
 8018a3e:	f8dc 3000 	ldr.w	r3, [ip]
 8018a42:	602b      	str	r3, [r5, #0]
 8018a44:	f000 f8b2 	bl	8018bac <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8018a48:	2301      	movs	r3, #1
 8018a4a:	4684      	mov	ip, r0
 8018a4c:	7033      	strb	r3, [r6, #0]
 8018a4e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018a52:	3428      	adds	r4, #40	@ 0x28
 8018a54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018a56:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018a5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018a5c:	f8dc 3000 	ldr.w	r3, [ip]
 8018a60:	4802      	ldr	r0, [pc, #8]	@ (8018a6c <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 8018a62:	6023      	str	r3, [r4, #0]
 8018a64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018a66:	bf00      	nop
 8018a68:	20011410 	.word	0x20011410
 8018a6c:	0801ff70 	.word	0x0801ff70
 8018a70:	0801ff7c 	.word	0x0801ff7c
 8018a74:	200113a4 	.word	0x200113a4

08018a78 <geometry_msgs__msg__PoseWithCovariance__get_type_hash>:
 8018a78:	4800      	ldr	r0, [pc, #0]	@ (8018a7c <geometry_msgs__msg__PoseWithCovariance__get_type_hash+0x4>)
 8018a7a:	4770      	bx	lr
 8018a7c:	20001bf8 	.word	0x20001bf8

08018a80 <geometry_msgs__msg__PoseWithCovariance__get_type_description>:
 8018a80:	b570      	push	{r4, r5, r6, lr}
 8018a82:	4e11      	ldr	r6, [pc, #68]	@ (8018ac8 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x48>)
 8018a84:	7835      	ldrb	r5, [r6, #0]
 8018a86:	b10d      	cbz	r5, 8018a8c <geometry_msgs__msg__PoseWithCovariance__get_type_description+0xc>
 8018a88:	4810      	ldr	r0, [pc, #64]	@ (8018acc <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 8018a8a:	bd70      	pop	{r4, r5, r6, pc}
 8018a8c:	4628      	mov	r0, r5
 8018a8e:	f7ff ff67 	bl	8018960 <geometry_msgs__msg__Point__get_type_description>
 8018a92:	300c      	adds	r0, #12
 8018a94:	c807      	ldmia	r0, {r0, r1, r2}
 8018a96:	4c0e      	ldr	r4, [pc, #56]	@ (8018ad0 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x50>)
 8018a98:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018a9c:	4628      	mov	r0, r5
 8018a9e:	f7ff ff8f 	bl	80189c0 <geometry_msgs__msg__Pose__get_type_description>
 8018aa2:	300c      	adds	r0, #12
 8018aa4:	c807      	ldmia	r0, {r0, r1, r2}
 8018aa6:	f104 0318 	add.w	r3, r4, #24
 8018aaa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018aae:	4628      	mov	r0, r5
 8018ab0:	f000 f870 	bl	8018b94 <geometry_msgs__msg__Quaternion__get_type_description>
 8018ab4:	300c      	adds	r0, #12
 8018ab6:	c807      	ldmia	r0, {r0, r1, r2}
 8018ab8:	3430      	adds	r4, #48	@ 0x30
 8018aba:	2301      	movs	r3, #1
 8018abc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018ac0:	7033      	strb	r3, [r6, #0]
 8018ac2:	4802      	ldr	r0, [pc, #8]	@ (8018acc <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 8018ac4:	bd70      	pop	{r4, r5, r6, pc}
 8018ac6:	bf00      	nop
 8018ac8:	200114a5 	.word	0x200114a5
 8018acc:	0801fff4 	.word	0x0801fff4
 8018ad0:	20001d70 	.word	0x20001d70

08018ad4 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>:
 8018ad4:	4800      	ldr	r0, [pc, #0]	@ (8018ad8 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source+0x4>)
 8018ad6:	4770      	bx	lr
 8018ad8:	0801ffd0 	.word	0x0801ffd0

08018adc <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources>:
 8018adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018ade:	4e1e      	ldr	r6, [pc, #120]	@ (8018b58 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x7c>)
 8018ae0:	7837      	ldrb	r7, [r6, #0]
 8018ae2:	b10f      	cbz	r7, 8018ae8 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0xc>
 8018ae4:	481d      	ldr	r0, [pc, #116]	@ (8018b5c <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 8018ae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018ae8:	4d1d      	ldr	r5, [pc, #116]	@ (8018b60 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x84>)
 8018aea:	4c1e      	ldr	r4, [pc, #120]	@ (8018b64 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x88>)
 8018aec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018aee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018af0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018af2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018af4:	682b      	ldr	r3, [r5, #0]
 8018af6:	4625      	mov	r5, r4
 8018af8:	4638      	mov	r0, r7
 8018afa:	f845 3b04 	str.w	r3, [r5], #4
 8018afe:	f7ff ff3b 	bl	8018978 <geometry_msgs__msg__Point__get_individual_type_description_source>
 8018b02:	4684      	mov	ip, r0
 8018b04:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018b08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018b0a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018b0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018b10:	4638      	mov	r0, r7
 8018b12:	f8dc 3000 	ldr.w	r3, [ip]
 8018b16:	602b      	str	r3, [r5, #0]
 8018b18:	f7ff ff72 	bl	8018a00 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 8018b1c:	4684      	mov	ip, r0
 8018b1e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018b22:	f104 0528 	add.w	r5, r4, #40	@ 0x28
 8018b26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018b28:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018b2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018b2e:	4638      	mov	r0, r7
 8018b30:	f8dc 3000 	ldr.w	r3, [ip]
 8018b34:	602b      	str	r3, [r5, #0]
 8018b36:	f000 f839 	bl	8018bac <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8018b3a:	2301      	movs	r3, #1
 8018b3c:	4684      	mov	ip, r0
 8018b3e:	7033      	strb	r3, [r6, #0]
 8018b40:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018b44:	344c      	adds	r4, #76	@ 0x4c
 8018b46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018b48:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018b4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018b4e:	f8dc 3000 	ldr.w	r3, [ip]
 8018b52:	4802      	ldr	r0, [pc, #8]	@ (8018b5c <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 8018b54:	6023      	str	r3, [r4, #0]
 8018b56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018b58:	200114a4 	.word	0x200114a4
 8018b5c:	0801ffc4 	.word	0x0801ffc4
 8018b60:	0801ffd0 	.word	0x0801ffd0
 8018b64:	20011414 	.word	0x20011414

08018b68 <geometry_msgs__msg__PoseWithCovariance__init>:
 8018b68:	b150      	cbz	r0, 8018b80 <geometry_msgs__msg__PoseWithCovariance__init+0x18>
 8018b6a:	b510      	push	{r4, lr}
 8018b6c:	4604      	mov	r4, r0
 8018b6e:	f002 fe47 	bl	801b800 <geometry_msgs__msg__Pose__init>
 8018b72:	b100      	cbz	r0, 8018b76 <geometry_msgs__msg__PoseWithCovariance__init+0xe>
 8018b74:	bd10      	pop	{r4, pc}
 8018b76:	4620      	mov	r0, r4
 8018b78:	f002 fe62 	bl	801b840 <geometry_msgs__msg__Pose__fini>
 8018b7c:	2000      	movs	r0, #0
 8018b7e:	bd10      	pop	{r4, pc}
 8018b80:	2000      	movs	r0, #0
 8018b82:	4770      	bx	lr

08018b84 <geometry_msgs__msg__PoseWithCovariance__fini>:
 8018b84:	b108      	cbz	r0, 8018b8a <geometry_msgs__msg__PoseWithCovariance__fini+0x6>
 8018b86:	f002 be5b 	b.w	801b840 <geometry_msgs__msg__Pose__fini>
 8018b8a:	4770      	bx	lr

08018b8c <geometry_msgs__msg__Quaternion__get_type_hash>:
 8018b8c:	4800      	ldr	r0, [pc, #0]	@ (8018b90 <geometry_msgs__msg__Quaternion__get_type_hash+0x4>)
 8018b8e:	4770      	bx	lr
 8018b90:	20001ecc 	.word	0x20001ecc

08018b94 <geometry_msgs__msg__Quaternion__get_type_description>:
 8018b94:	4b03      	ldr	r3, [pc, #12]	@ (8018ba4 <geometry_msgs__msg__Quaternion__get_type_description+0x10>)
 8018b96:	781a      	ldrb	r2, [r3, #0]
 8018b98:	b90a      	cbnz	r2, 8018b9e <geometry_msgs__msg__Quaternion__get_type_description+0xa>
 8018b9a:	2201      	movs	r2, #1
 8018b9c:	701a      	strb	r2, [r3, #0]
 8018b9e:	4802      	ldr	r0, [pc, #8]	@ (8018ba8 <geometry_msgs__msg__Quaternion__get_type_description+0x14>)
 8018ba0:	4770      	bx	lr
 8018ba2:	bf00      	nop
 8018ba4:	200114cd 	.word	0x200114cd
 8018ba8:	08020048 	.word	0x08020048

08018bac <geometry_msgs__msg__Quaternion__get_individual_type_description_source>:
 8018bac:	4800      	ldr	r0, [pc, #0]	@ (8018bb0 <geometry_msgs__msg__Quaternion__get_individual_type_description_source+0x4>)
 8018bae:	4770      	bx	lr
 8018bb0:	08020024 	.word	0x08020024

08018bb4 <geometry_msgs__msg__Quaternion__get_type_description_sources>:
 8018bb4:	4b09      	ldr	r3, [pc, #36]	@ (8018bdc <geometry_msgs__msg__Quaternion__get_type_description_sources+0x28>)
 8018bb6:	781a      	ldrb	r2, [r3, #0]
 8018bb8:	b96a      	cbnz	r2, 8018bd6 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x22>
 8018bba:	b430      	push	{r4, r5}
 8018bbc:	4d08      	ldr	r5, [pc, #32]	@ (8018be0 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x2c>)
 8018bbe:	4c09      	ldr	r4, [pc, #36]	@ (8018be4 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x30>)
 8018bc0:	2201      	movs	r2, #1
 8018bc2:	701a      	strb	r2, [r3, #0]
 8018bc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018bc6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018bc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018bca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018bcc:	682b      	ldr	r3, [r5, #0]
 8018bce:	4806      	ldr	r0, [pc, #24]	@ (8018be8 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 8018bd0:	6023      	str	r3, [r4, #0]
 8018bd2:	bc30      	pop	{r4, r5}
 8018bd4:	4770      	bx	lr
 8018bd6:	4804      	ldr	r0, [pc, #16]	@ (8018be8 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 8018bd8:	4770      	bx	lr
 8018bda:	bf00      	nop
 8018bdc:	200114cc 	.word	0x200114cc
 8018be0:	08020024 	.word	0x08020024
 8018be4:	200114a8 	.word	0x200114a8
 8018be8:	08020018 	.word	0x08020018

08018bec <geometry_msgs__msg__Transform__get_type_hash>:
 8018bec:	4800      	ldr	r0, [pc, #0]	@ (8018bf0 <geometry_msgs__msg__Transform__get_type_hash+0x4>)
 8018bee:	4770      	bx	lr
 8018bf0:	200020c8 	.word	0x200020c8

08018bf4 <geometry_msgs__msg__Transform__get_type_description>:
 8018bf4:	b570      	push	{r4, r5, r6, lr}
 8018bf6:	4e0c      	ldr	r6, [pc, #48]	@ (8018c28 <geometry_msgs__msg__Transform__get_type_description+0x34>)
 8018bf8:	7835      	ldrb	r5, [r6, #0]
 8018bfa:	b10d      	cbz	r5, 8018c00 <geometry_msgs__msg__Transform__get_type_description+0xc>
 8018bfc:	480b      	ldr	r0, [pc, #44]	@ (8018c2c <geometry_msgs__msg__Transform__get_type_description+0x38>)
 8018bfe:	bd70      	pop	{r4, r5, r6, pc}
 8018c00:	4628      	mov	r0, r5
 8018c02:	f7ff ffc7 	bl	8018b94 <geometry_msgs__msg__Quaternion__get_type_description>
 8018c06:	300c      	adds	r0, #12
 8018c08:	c807      	ldmia	r0, {r0, r1, r2}
 8018c0a:	4c09      	ldr	r4, [pc, #36]	@ (8018c30 <geometry_msgs__msg__Transform__get_type_description+0x3c>)
 8018c0c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018c10:	4628      	mov	r0, r5
 8018c12:	f7f7 fa6f 	bl	80100f4 <geometry_msgs__msg__Vector3__get_type_description>
 8018c16:	300c      	adds	r0, #12
 8018c18:	c807      	ldmia	r0, {r0, r1, r2}
 8018c1a:	3418      	adds	r4, #24
 8018c1c:	2301      	movs	r3, #1
 8018c1e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018c22:	7033      	strb	r3, [r6, #0]
 8018c24:	4801      	ldr	r0, [pc, #4]	@ (8018c2c <geometry_msgs__msg__Transform__get_type_description+0x38>)
 8018c26:	bd70      	pop	{r4, r5, r6, pc}
 8018c28:	2001153d 	.word	0x2001153d
 8018c2c:	0802009c 	.word	0x0802009c
 8018c30:	20002174 	.word	0x20002174

08018c34 <geometry_msgs__msg__Transform__get_individual_type_description_source>:
 8018c34:	4800      	ldr	r0, [pc, #0]	@ (8018c38 <geometry_msgs__msg__Transform__get_individual_type_description_source+0x4>)
 8018c36:	4770      	bx	lr
 8018c38:	08020078 	.word	0x08020078

08018c3c <geometry_msgs__msg__Transform__get_type_description_sources>:
 8018c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018c3e:	4e17      	ldr	r6, [pc, #92]	@ (8018c9c <geometry_msgs__msg__Transform__get_type_description_sources+0x60>)
 8018c40:	7837      	ldrb	r7, [r6, #0]
 8018c42:	b10f      	cbz	r7, 8018c48 <geometry_msgs__msg__Transform__get_type_description_sources+0xc>
 8018c44:	4816      	ldr	r0, [pc, #88]	@ (8018ca0 <geometry_msgs__msg__Transform__get_type_description_sources+0x64>)
 8018c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018c48:	4d16      	ldr	r5, [pc, #88]	@ (8018ca4 <geometry_msgs__msg__Transform__get_type_description_sources+0x68>)
 8018c4a:	4c17      	ldr	r4, [pc, #92]	@ (8018ca8 <geometry_msgs__msg__Transform__get_type_description_sources+0x6c>)
 8018c4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018c4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018c50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018c52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018c54:	682b      	ldr	r3, [r5, #0]
 8018c56:	4625      	mov	r5, r4
 8018c58:	4638      	mov	r0, r7
 8018c5a:	f845 3b04 	str.w	r3, [r5], #4
 8018c5e:	f7ff ffa5 	bl	8018bac <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8018c62:	4684      	mov	ip, r0
 8018c64:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018c68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018c6a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018c6e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018c70:	4638      	mov	r0, r7
 8018c72:	f8dc 3000 	ldr.w	r3, [ip]
 8018c76:	602b      	str	r3, [r5, #0]
 8018c78:	f7f7 fa48 	bl	801010c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8018c7c:	2301      	movs	r3, #1
 8018c7e:	4684      	mov	ip, r0
 8018c80:	7033      	strb	r3, [r6, #0]
 8018c82:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018c86:	3428      	adds	r4, #40	@ 0x28
 8018c88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018c8a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018c8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018c90:	f8dc 3000 	ldr.w	r3, [ip]
 8018c94:	4802      	ldr	r0, [pc, #8]	@ (8018ca0 <geometry_msgs__msg__Transform__get_type_description_sources+0x64>)
 8018c96:	6023      	str	r3, [r4, #0]
 8018c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018c9a:	bf00      	nop
 8018c9c:	2001153c 	.word	0x2001153c
 8018ca0:	0802006c 	.word	0x0802006c
 8018ca4:	08020078 	.word	0x08020078
 8018ca8:	200114d0 	.word	0x200114d0

08018cac <geometry_msgs__msg__Transform__init>:
 8018cac:	b1d8      	cbz	r0, 8018ce6 <geometry_msgs__msg__Transform__init+0x3a>
 8018cae:	b538      	push	{r3, r4, r5, lr}
 8018cb0:	4604      	mov	r4, r0
 8018cb2:	f7f7 fa4b 	bl	801014c <geometry_msgs__msg__Vector3__init>
 8018cb6:	b130      	cbz	r0, 8018cc6 <geometry_msgs__msg__Transform__init+0x1a>
 8018cb8:	f104 0518 	add.w	r5, r4, #24
 8018cbc:	4628      	mov	r0, r5
 8018cbe:	f002 fdcb 	bl	801b858 <geometry_msgs__msg__Quaternion__init>
 8018cc2:	b148      	cbz	r0, 8018cd8 <geometry_msgs__msg__Transform__init+0x2c>
 8018cc4:	bd38      	pop	{r3, r4, r5, pc}
 8018cc6:	4620      	mov	r0, r4
 8018cc8:	f7f7 fa44 	bl	8010154 <geometry_msgs__msg__Vector3__fini>
 8018ccc:	f104 0018 	add.w	r0, r4, #24
 8018cd0:	f002 fdd6 	bl	801b880 <geometry_msgs__msg__Quaternion__fini>
 8018cd4:	2000      	movs	r0, #0
 8018cd6:	bd38      	pop	{r3, r4, r5, pc}
 8018cd8:	4620      	mov	r0, r4
 8018cda:	f7f7 fa3b 	bl	8010154 <geometry_msgs__msg__Vector3__fini>
 8018cde:	4628      	mov	r0, r5
 8018ce0:	f002 fdce 	bl	801b880 <geometry_msgs__msg__Quaternion__fini>
 8018ce4:	e7f6      	b.n	8018cd4 <geometry_msgs__msg__Transform__init+0x28>
 8018ce6:	2000      	movs	r0, #0
 8018ce8:	4770      	bx	lr
 8018cea:	bf00      	nop

08018cec <geometry_msgs__msg__Transform__fini>:
 8018cec:	b148      	cbz	r0, 8018d02 <geometry_msgs__msg__Transform__fini+0x16>
 8018cee:	b510      	push	{r4, lr}
 8018cf0:	4604      	mov	r4, r0
 8018cf2:	f7f7 fa2f 	bl	8010154 <geometry_msgs__msg__Vector3__fini>
 8018cf6:	f104 0018 	add.w	r0, r4, #24
 8018cfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018cfe:	f002 bdbf 	b.w	801b880 <geometry_msgs__msg__Quaternion__fini>
 8018d02:	4770      	bx	lr

08018d04 <geometry_msgs__msg__TransformStamped__get_type_hash>:
 8018d04:	4800      	ldr	r0, [pc, #0]	@ (8018d08 <geometry_msgs__msg__TransformStamped__get_type_hash+0x4>)
 8018d06:	4770      	bx	lr
 8018d08:	20002298 	.word	0x20002298

08018d0c <geometry_msgs__msg__TransformStamped__get_type_description>:
 8018d0c:	b570      	push	{r4, r5, r6, lr}
 8018d0e:	4e1a      	ldr	r6, [pc, #104]	@ (8018d78 <geometry_msgs__msg__TransformStamped__get_type_description+0x6c>)
 8018d10:	7835      	ldrb	r5, [r6, #0]
 8018d12:	b10d      	cbz	r5, 8018d18 <geometry_msgs__msg__TransformStamped__get_type_description+0xc>
 8018d14:	4819      	ldr	r0, [pc, #100]	@ (8018d7c <geometry_msgs__msg__TransformStamped__get_type_description+0x70>)
 8018d16:	bd70      	pop	{r4, r5, r6, pc}
 8018d18:	4628      	mov	r0, r5
 8018d1a:	f7ff fdeb 	bl	80188f4 <builtin_interfaces__msg__Time__get_type_description>
 8018d1e:	300c      	adds	r0, #12
 8018d20:	c807      	ldmia	r0, {r0, r1, r2}
 8018d22:	4c17      	ldr	r4, [pc, #92]	@ (8018d80 <geometry_msgs__msg__TransformStamped__get_type_description+0x74>)
 8018d24:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018d28:	4628      	mov	r0, r5
 8018d2a:	f7ff ff33 	bl	8018b94 <geometry_msgs__msg__Quaternion__get_type_description>
 8018d2e:	300c      	adds	r0, #12
 8018d30:	c807      	ldmia	r0, {r0, r1, r2}
 8018d32:	f104 0318 	add.w	r3, r4, #24
 8018d36:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018d3a:	4628      	mov	r0, r5
 8018d3c:	f7ff ff5a 	bl	8018bf4 <geometry_msgs__msg__Transform__get_type_description>
 8018d40:	300c      	adds	r0, #12
 8018d42:	c807      	ldmia	r0, {r0, r1, r2}
 8018d44:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8018d48:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018d4c:	4628      	mov	r0, r5
 8018d4e:	f7f7 f9d1 	bl	80100f4 <geometry_msgs__msg__Vector3__get_type_description>
 8018d52:	300c      	adds	r0, #12
 8018d54:	c807      	ldmia	r0, {r0, r1, r2}
 8018d56:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8018d5a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018d5e:	4628      	mov	r0, r5
 8018d60:	f7ff fc84 	bl	801866c <std_msgs__msg__Header__get_type_description>
 8018d64:	300c      	adds	r0, #12
 8018d66:	c807      	ldmia	r0, {r0, r1, r2}
 8018d68:	3460      	adds	r4, #96	@ 0x60
 8018d6a:	2301      	movs	r3, #1
 8018d6c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018d70:	7033      	strb	r3, [r6, #0]
 8018d72:	4802      	ldr	r0, [pc, #8]	@ (8018d7c <geometry_msgs__msg__TransformStamped__get_type_description+0x70>)
 8018d74:	bd70      	pop	{r4, r5, r6, pc}
 8018d76:	bf00      	nop
 8018d78:	20011619 	.word	0x20011619
 8018d7c:	080200f0 	.word	0x080200f0
 8018d80:	200025b8 	.word	0x200025b8

08018d84 <geometry_msgs__msg__TransformStamped__get_individual_type_description_source>:
 8018d84:	4800      	ldr	r0, [pc, #0]	@ (8018d88 <geometry_msgs__msg__TransformStamped__get_individual_type_description_source+0x4>)
 8018d86:	4770      	bx	lr
 8018d88:	080200cc 	.word	0x080200cc

08018d8c <geometry_msgs__msg__TransformStamped__get_type_description_sources>:
 8018d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018d8e:	4d2d      	ldr	r5, [pc, #180]	@ (8018e44 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xb8>)
 8018d90:	782e      	ldrb	r6, [r5, #0]
 8018d92:	b10e      	cbz	r6, 8018d98 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc>
 8018d94:	482c      	ldr	r0, [pc, #176]	@ (8018e48 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xbc>)
 8018d96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018d98:	4f2c      	ldr	r7, [pc, #176]	@ (8018e4c <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc0>)
 8018d9a:	4c2d      	ldr	r4, [pc, #180]	@ (8018e50 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc4>)
 8018d9c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8018d9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018da0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8018da2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018da4:	683b      	ldr	r3, [r7, #0]
 8018da6:	4627      	mov	r7, r4
 8018da8:	4630      	mov	r0, r6
 8018daa:	f847 3b04 	str.w	r3, [r7], #4
 8018dae:	f7ff fdad 	bl	801890c <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8018db2:	4684      	mov	ip, r0
 8018db4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018db8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018dba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018dbe:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018dc0:	4630      	mov	r0, r6
 8018dc2:	f8dc 3000 	ldr.w	r3, [ip]
 8018dc6:	603b      	str	r3, [r7, #0]
 8018dc8:	f7ff fef0 	bl	8018bac <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8018dcc:	4684      	mov	ip, r0
 8018dce:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018dd2:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8018dd6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018dd8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018ddc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018dde:	4630      	mov	r0, r6
 8018de0:	f8dc 3000 	ldr.w	r3, [ip]
 8018de4:	603b      	str	r3, [r7, #0]
 8018de6:	f7ff ff25 	bl	8018c34 <geometry_msgs__msg__Transform__get_individual_type_description_source>
 8018dea:	4684      	mov	ip, r0
 8018dec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018df0:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8018df4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018df6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018dfa:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018dfc:	4630      	mov	r0, r6
 8018dfe:	f8dc 3000 	ldr.w	r3, [ip]
 8018e02:	603b      	str	r3, [r7, #0]
 8018e04:	f7f7 f982 	bl	801010c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8018e08:	4684      	mov	ip, r0
 8018e0a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018e0e:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8018e12:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018e14:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018e18:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018e1a:	4630      	mov	r0, r6
 8018e1c:	f8dc 3000 	ldr.w	r3, [ip]
 8018e20:	603b      	str	r3, [r7, #0]
 8018e22:	f7ff fc3b 	bl	801869c <std_msgs__msg__Header__get_individual_type_description_source>
 8018e26:	2301      	movs	r3, #1
 8018e28:	4684      	mov	ip, r0
 8018e2a:	702b      	strb	r3, [r5, #0]
 8018e2c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018e30:	3494      	adds	r4, #148	@ 0x94
 8018e32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018e34:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018e38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018e3a:	f8dc 3000 	ldr.w	r3, [ip]
 8018e3e:	4802      	ldr	r0, [pc, #8]	@ (8018e48 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xbc>)
 8018e40:	6023      	str	r3, [r4, #0]
 8018e42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018e44:	20011618 	.word	0x20011618
 8018e48:	080200c0 	.word	0x080200c0
 8018e4c:	080200cc 	.word	0x080200cc
 8018e50:	20011540 	.word	0x20011540

08018e54 <geometry_msgs__msg__TwistWithCovariance__get_type_hash>:
 8018e54:	4800      	ldr	r0, [pc, #0]	@ (8018e58 <geometry_msgs__msg__TwistWithCovariance__get_type_hash+0x4>)
 8018e56:	4770      	bx	lr
 8018e58:	200027d0 	.word	0x200027d0

08018e5c <geometry_msgs__msg__TwistWithCovariance__get_type_description>:
 8018e5c:	b570      	push	{r4, r5, r6, lr}
 8018e5e:	4e0c      	ldr	r6, [pc, #48]	@ (8018e90 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x34>)
 8018e60:	7835      	ldrb	r5, [r6, #0]
 8018e62:	b10d      	cbz	r5, 8018e68 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0xc>
 8018e64:	480b      	ldr	r0, [pc, #44]	@ (8018e94 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 8018e66:	bd70      	pop	{r4, r5, r6, pc}
 8018e68:	4628      	mov	r0, r5
 8018e6a:	f7f7 f8cf 	bl	801000c <geometry_msgs__msg__Twist__get_type_description>
 8018e6e:	300c      	adds	r0, #12
 8018e70:	c807      	ldmia	r0, {r0, r1, r2}
 8018e72:	4c09      	ldr	r4, [pc, #36]	@ (8018e98 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x3c>)
 8018e74:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018e78:	4628      	mov	r0, r5
 8018e7a:	f7f7 f93b 	bl	80100f4 <geometry_msgs__msg__Vector3__get_type_description>
 8018e7e:	300c      	adds	r0, #12
 8018e80:	c807      	ldmia	r0, {r0, r1, r2}
 8018e82:	3418      	adds	r4, #24
 8018e84:	2301      	movs	r3, #1
 8018e86:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018e8a:	7033      	strb	r3, [r6, #0]
 8018e8c:	4801      	ldr	r0, [pc, #4]	@ (8018e94 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 8018e8e:	bd70      	pop	{r4, r5, r6, pc}
 8018e90:	20011689 	.word	0x20011689
 8018e94:	08020144 	.word	0x08020144
 8018e98:	2000294c 	.word	0x2000294c

08018e9c <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>:
 8018e9c:	4800      	ldr	r0, [pc, #0]	@ (8018ea0 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source+0x4>)
 8018e9e:	4770      	bx	lr
 8018ea0:	08020120 	.word	0x08020120

08018ea4 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources>:
 8018ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018ea6:	4e17      	ldr	r6, [pc, #92]	@ (8018f04 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x60>)
 8018ea8:	7837      	ldrb	r7, [r6, #0]
 8018eaa:	b10f      	cbz	r7, 8018eb0 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0xc>
 8018eac:	4816      	ldr	r0, [pc, #88]	@ (8018f08 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 8018eae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018eb0:	4d16      	ldr	r5, [pc, #88]	@ (8018f0c <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x68>)
 8018eb2:	4c17      	ldr	r4, [pc, #92]	@ (8018f10 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x6c>)
 8018eb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018eb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018eb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018eba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018ebc:	682b      	ldr	r3, [r5, #0]
 8018ebe:	4625      	mov	r5, r4
 8018ec0:	4638      	mov	r0, r7
 8018ec2:	f845 3b04 	str.w	r3, [r5], #4
 8018ec6:	f7f7 f8b9 	bl	801003c <geometry_msgs__msg__Twist__get_individual_type_description_source>
 8018eca:	4684      	mov	ip, r0
 8018ecc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018ed0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018ed2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018ed6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018ed8:	4638      	mov	r0, r7
 8018eda:	f8dc 3000 	ldr.w	r3, [ip]
 8018ede:	602b      	str	r3, [r5, #0]
 8018ee0:	f7f7 f914 	bl	801010c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8018ee4:	2301      	movs	r3, #1
 8018ee6:	4684      	mov	ip, r0
 8018ee8:	7033      	strb	r3, [r6, #0]
 8018eea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018eee:	3428      	adds	r4, #40	@ 0x28
 8018ef0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018ef2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018ef6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018ef8:	f8dc 3000 	ldr.w	r3, [ip]
 8018efc:	4802      	ldr	r0, [pc, #8]	@ (8018f08 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 8018efe:	6023      	str	r3, [r4, #0]
 8018f00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018f02:	bf00      	nop
 8018f04:	20011688 	.word	0x20011688
 8018f08:	08020114 	.word	0x08020114
 8018f0c:	08020120 	.word	0x08020120
 8018f10:	2001161c 	.word	0x2001161c

08018f14 <geometry_msgs__msg__TwistWithCovariance__init>:
 8018f14:	b150      	cbz	r0, 8018f2c <geometry_msgs__msg__TwistWithCovariance__init+0x18>
 8018f16:	b510      	push	{r4, lr}
 8018f18:	4604      	mov	r4, r0
 8018f1a:	f7f7 f8bb 	bl	8010094 <geometry_msgs__msg__Twist__init>
 8018f1e:	b100      	cbz	r0, 8018f22 <geometry_msgs__msg__TwistWithCovariance__init+0xe>
 8018f20:	bd10      	pop	{r4, pc}
 8018f22:	4620      	mov	r0, r4
 8018f24:	f7f7 f8d6 	bl	80100d4 <geometry_msgs__msg__Twist__fini>
 8018f28:	2000      	movs	r0, #0
 8018f2a:	bd10      	pop	{r4, pc}
 8018f2c:	2000      	movs	r0, #0
 8018f2e:	4770      	bx	lr

08018f30 <geometry_msgs__msg__TwistWithCovariance__fini>:
 8018f30:	b108      	cbz	r0, 8018f36 <geometry_msgs__msg__TwistWithCovariance__fini+0x6>
 8018f32:	f7f7 b8cf 	b.w	80100d4 <geometry_msgs__msg__Twist__fini>
 8018f36:	4770      	bx	lr

08018f38 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_init_function>:
 8018f38:	f002 bc62 	b.w	801b800 <geometry_msgs__msg__Pose__init>

08018f3c <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_fini_function>:
 8018f3c:	f002 bc80 	b.w	801b840 <geometry_msgs__msg__Pose__fini>

08018f40 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 8018f40:	b510      	push	{r4, lr}
 8018f42:	f002 fca3 	bl	801b88c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 8018f46:	4c07      	ldr	r4, [pc, #28]	@ (8018f64 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x24>)
 8018f48:	60e0      	str	r0, [r4, #12]
 8018f4a:	f000 f815 	bl	8018f78 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8018f4e:	4b06      	ldr	r3, [pc, #24]	@ (8018f68 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8018f50:	64a0      	str	r0, [r4, #72]	@ 0x48
 8018f52:	681a      	ldr	r2, [r3, #0]
 8018f54:	b10a      	cbz	r2, 8018f5a <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x1a>
 8018f56:	4804      	ldr	r0, [pc, #16]	@ (8018f68 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8018f58:	bd10      	pop	{r4, pc}
 8018f5a:	4a04      	ldr	r2, [pc, #16]	@ (8018f6c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x2c>)
 8018f5c:	4802      	ldr	r0, [pc, #8]	@ (8018f68 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8018f5e:	6812      	ldr	r2, [r2, #0]
 8018f60:	601a      	str	r2, [r3, #0]
 8018f62:	bd10      	pop	{r4, pc}
 8018f64:	20002a88 	.word	0x20002a88
 8018f68:	20002a70 	.word	0x20002a70
 8018f6c:	2000037c 	.word	0x2000037c

08018f70 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_init_function>:
 8018f70:	f002 bc72 	b.w	801b858 <geometry_msgs__msg__Quaternion__init>

08018f74 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_fini_function>:
 8018f74:	f002 bc84 	b.w	801b880 <geometry_msgs__msg__Quaternion__fini>

08018f78 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 8018f78:	4b04      	ldr	r3, [pc, #16]	@ (8018f8c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8018f7a:	681a      	ldr	r2, [r3, #0]
 8018f7c:	b10a      	cbz	r2, 8018f82 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0xa>
 8018f7e:	4803      	ldr	r0, [pc, #12]	@ (8018f8c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8018f80:	4770      	bx	lr
 8018f82:	4a03      	ldr	r2, [pc, #12]	@ (8018f90 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x18>)
 8018f84:	4801      	ldr	r0, [pc, #4]	@ (8018f8c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8018f86:	6812      	ldr	r2, [r2, #0]
 8018f88:	601a      	str	r2, [r3, #0]
 8018f8a:	4770      	bx	lr
 8018f8c:	20002b00 	.word	0x20002b00
 8018f90:	2000037c 	.word	0x2000037c

08018f94 <geometry_msgs__msg__Transform__rosidl_typesupport_introspection_c__Transform_init_function>:
 8018f94:	f7ff be8a 	b.w	8018cac <geometry_msgs__msg__Transform__init>

08018f98 <geometry_msgs__msg__Transform__rosidl_typesupport_introspection_c__Transform_fini_function>:
 8018f98:	f7ff bea8 	b.w	8018cec <geometry_msgs__msg__Transform__fini>

08018f9c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform>:
 8018f9c:	b510      	push	{r4, lr}
 8018f9e:	f7f3 f91d 	bl	800c1dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8018fa2:	4c07      	ldr	r4, [pc, #28]	@ (8018fc0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x24>)
 8018fa4:	60e0      	str	r0, [r4, #12]
 8018fa6:	f7ff ffe7 	bl	8018f78 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8018faa:	4b06      	ldr	r3, [pc, #24]	@ (8018fc4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 8018fac:	64a0      	str	r0, [r4, #72]	@ 0x48
 8018fae:	681a      	ldr	r2, [r3, #0]
 8018fb0:	b10a      	cbz	r2, 8018fb6 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x1a>
 8018fb2:	4804      	ldr	r0, [pc, #16]	@ (8018fc4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 8018fb4:	bd10      	pop	{r4, pc}
 8018fb6:	4a04      	ldr	r2, [pc, #16]	@ (8018fc8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x2c>)
 8018fb8:	4802      	ldr	r0, [pc, #8]	@ (8018fc4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 8018fba:	6812      	ldr	r2, [r2, #0]
 8018fbc:	601a      	str	r2, [r3, #0]
 8018fbe:	bd10      	pop	{r4, pc}
 8018fc0:	20002c20 	.word	0x20002c20
 8018fc4:	20002c08 	.word	0x20002c08
 8018fc8:	2000037c 	.word	0x2000037c

08018fcc <get_serialized_size_geometry_msgs__msg__Pose>:
 8018fcc:	b570      	push	{r4, r5, r6, lr}
 8018fce:	4604      	mov	r4, r0
 8018fd0:	b148      	cbz	r0, 8018fe6 <get_serialized_size_geometry_msgs__msg__Pose+0x1a>
 8018fd2:	460d      	mov	r5, r1
 8018fd4:	f002 fc68 	bl	801b8a8 <get_serialized_size_geometry_msgs__msg__Point>
 8018fd8:	4606      	mov	r6, r0
 8018fda:	1829      	adds	r1, r5, r0
 8018fdc:	f104 0018 	add.w	r0, r4, #24
 8018fe0:	f000 f864 	bl	80190ac <get_serialized_size_geometry_msgs__msg__Quaternion>
 8018fe4:	4430      	add	r0, r6
 8018fe6:	bd70      	pop	{r4, r5, r6, pc}

08018fe8 <_Pose__cdr_deserialize>:
 8018fe8:	b570      	push	{r4, r5, r6, lr}
 8018fea:	460c      	mov	r4, r1
 8018fec:	b189      	cbz	r1, 8019012 <_Pose__cdr_deserialize+0x2a>
 8018fee:	4605      	mov	r5, r0
 8018ff0:	f002 fce6 	bl	801b9c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 8018ff4:	6843      	ldr	r3, [r0, #4]
 8018ff6:	4621      	mov	r1, r4
 8018ff8:	68db      	ldr	r3, [r3, #12]
 8018ffa:	4628      	mov	r0, r5
 8018ffc:	4798      	blx	r3
 8018ffe:	f000 f909 	bl	8019214 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019002:	6843      	ldr	r3, [r0, #4]
 8019004:	f104 0118 	add.w	r1, r4, #24
 8019008:	4628      	mov	r0, r5
 801900a:	68db      	ldr	r3, [r3, #12]
 801900c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019010:	4718      	bx	r3
 8019012:	4608      	mov	r0, r1
 8019014:	bd70      	pop	{r4, r5, r6, pc}
 8019016:	bf00      	nop

08019018 <_Pose__cdr_serialize>:
 8019018:	b198      	cbz	r0, 8019042 <_Pose__cdr_serialize+0x2a>
 801901a:	b570      	push	{r4, r5, r6, lr}
 801901c:	460d      	mov	r5, r1
 801901e:	4604      	mov	r4, r0
 8019020:	f002 fcce 	bl	801b9c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 8019024:	6843      	ldr	r3, [r0, #4]
 8019026:	4629      	mov	r1, r5
 8019028:	689b      	ldr	r3, [r3, #8]
 801902a:	4620      	mov	r0, r4
 801902c:	4798      	blx	r3
 801902e:	f000 f8f1 	bl	8019214 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019032:	6843      	ldr	r3, [r0, #4]
 8019034:	4629      	mov	r1, r5
 8019036:	f104 0018 	add.w	r0, r4, #24
 801903a:	689b      	ldr	r3, [r3, #8]
 801903c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019040:	4718      	bx	r3
 8019042:	4770      	bx	lr

08019044 <_Pose__get_serialized_size>:
 8019044:	b538      	push	{r3, r4, r5, lr}
 8019046:	4604      	mov	r4, r0
 8019048:	b148      	cbz	r0, 801905e <_Pose__get_serialized_size+0x1a>
 801904a:	2100      	movs	r1, #0
 801904c:	f002 fc2c 	bl	801b8a8 <get_serialized_size_geometry_msgs__msg__Point>
 8019050:	4605      	mov	r5, r0
 8019052:	4601      	mov	r1, r0
 8019054:	f104 0018 	add.w	r0, r4, #24
 8019058:	f000 f828 	bl	80190ac <get_serialized_size_geometry_msgs__msg__Quaternion>
 801905c:	4428      	add	r0, r5
 801905e:	bd38      	pop	{r3, r4, r5, pc}

08019060 <_Pose__max_serialized_size>:
 8019060:	b510      	push	{r4, lr}
 8019062:	b082      	sub	sp, #8
 8019064:	2301      	movs	r3, #1
 8019066:	2100      	movs	r1, #0
 8019068:	f10d 0007 	add.w	r0, sp, #7
 801906c:	f88d 3007 	strb.w	r3, [sp, #7]
 8019070:	f002 fc8c 	bl	801b98c <max_serialized_size_geometry_msgs__msg__Point>
 8019074:	4604      	mov	r4, r0
 8019076:	4601      	mov	r1, r0
 8019078:	f10d 0007 	add.w	r0, sp, #7
 801907c:	f000 f8a8 	bl	80191d0 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8019080:	4420      	add	r0, r4
 8019082:	b002      	add	sp, #8
 8019084:	bd10      	pop	{r4, pc}
 8019086:	bf00      	nop

08019088 <max_serialized_size_geometry_msgs__msg__Pose>:
 8019088:	2301      	movs	r3, #1
 801908a:	b570      	push	{r4, r5, r6, lr}
 801908c:	7003      	strb	r3, [r0, #0]
 801908e:	4605      	mov	r5, r0
 8019090:	460e      	mov	r6, r1
 8019092:	f002 fc7b 	bl	801b98c <max_serialized_size_geometry_msgs__msg__Point>
 8019096:	4604      	mov	r4, r0
 8019098:	1831      	adds	r1, r6, r0
 801909a:	4628      	mov	r0, r5
 801909c:	f000 f898 	bl	80191d0 <max_serialized_size_geometry_msgs__msg__Quaternion>
 80190a0:	4420      	add	r0, r4
 80190a2:	bd70      	pop	{r4, r5, r6, pc}

080190a4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 80190a4:	4800      	ldr	r0, [pc, #0]	@ (80190a8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x4>)
 80190a6:	4770      	bx	lr
 80190a8:	20002c98 	.word	0x20002c98

080190ac <get_serialized_size_geometry_msgs__msg__Quaternion>:
 80190ac:	b1f0      	cbz	r0, 80190ec <get_serialized_size_geometry_msgs__msg__Quaternion+0x40>
 80190ae:	b570      	push	{r4, r5, r6, lr}
 80190b0:	460d      	mov	r5, r1
 80190b2:	4628      	mov	r0, r5
 80190b4:	2108      	movs	r1, #8
 80190b6:	f7f4 fc91 	bl	800d9dc <ucdr_alignment>
 80190ba:	2108      	movs	r1, #8
 80190bc:	186c      	adds	r4, r5, r1
 80190be:	4404      	add	r4, r0
 80190c0:	4620      	mov	r0, r4
 80190c2:	f7f4 fc8b 	bl	800d9dc <ucdr_alignment>
 80190c6:	f100 0608 	add.w	r6, r0, #8
 80190ca:	4426      	add	r6, r4
 80190cc:	2108      	movs	r1, #8
 80190ce:	4630      	mov	r0, r6
 80190d0:	f7f4 fc84 	bl	800d9dc <ucdr_alignment>
 80190d4:	f100 0408 	add.w	r4, r0, #8
 80190d8:	4434      	add	r4, r6
 80190da:	2108      	movs	r1, #8
 80190dc:	4620      	mov	r0, r4
 80190de:	f7f4 fc7d 	bl	800d9dc <ucdr_alignment>
 80190e2:	f1c5 0508 	rsb	r5, r5, #8
 80190e6:	4405      	add	r5, r0
 80190e8:	1928      	adds	r0, r5, r4
 80190ea:	bd70      	pop	{r4, r5, r6, pc}
 80190ec:	4770      	bx	lr
 80190ee:	bf00      	nop

080190f0 <_Quaternion__cdr_deserialize>:
 80190f0:	b538      	push	{r3, r4, r5, lr}
 80190f2:	460c      	mov	r4, r1
 80190f4:	b199      	cbz	r1, 801911e <_Quaternion__cdr_deserialize+0x2e>
 80190f6:	4605      	mov	r5, r0
 80190f8:	f7f4 fa92 	bl	800d620 <ucdr_deserialize_double>
 80190fc:	f104 0108 	add.w	r1, r4, #8
 8019100:	4628      	mov	r0, r5
 8019102:	f7f4 fa8d 	bl	800d620 <ucdr_deserialize_double>
 8019106:	f104 0110 	add.w	r1, r4, #16
 801910a:	4628      	mov	r0, r5
 801910c:	f7f4 fa88 	bl	800d620 <ucdr_deserialize_double>
 8019110:	f104 0118 	add.w	r1, r4, #24
 8019114:	4628      	mov	r0, r5
 8019116:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801911a:	f7f4 ba81 	b.w	800d620 <ucdr_deserialize_double>
 801911e:	4608      	mov	r0, r1
 8019120:	bd38      	pop	{r3, r4, r5, pc}
 8019122:	bf00      	nop

08019124 <_Quaternion__cdr_serialize>:
 8019124:	b1c0      	cbz	r0, 8019158 <_Quaternion__cdr_serialize+0x34>
 8019126:	b538      	push	{r3, r4, r5, lr}
 8019128:	ed90 0b00 	vldr	d0, [r0]
 801912c:	460d      	mov	r5, r1
 801912e:	4604      	mov	r4, r0
 8019130:	4608      	mov	r0, r1
 8019132:	f7f4 f8e5 	bl	800d300 <ucdr_serialize_double>
 8019136:	ed94 0b02 	vldr	d0, [r4, #8]
 801913a:	4628      	mov	r0, r5
 801913c:	f7f4 f8e0 	bl	800d300 <ucdr_serialize_double>
 8019140:	ed94 0b04 	vldr	d0, [r4, #16]
 8019144:	4628      	mov	r0, r5
 8019146:	f7f4 f8db 	bl	800d300 <ucdr_serialize_double>
 801914a:	ed94 0b06 	vldr	d0, [r4, #24]
 801914e:	4628      	mov	r0, r5
 8019150:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019154:	f7f4 b8d4 	b.w	800d300 <ucdr_serialize_double>
 8019158:	4770      	bx	lr
 801915a:	bf00      	nop

0801915c <_Quaternion__get_serialized_size>:
 801915c:	b1d8      	cbz	r0, 8019196 <_Quaternion__get_serialized_size+0x3a>
 801915e:	b538      	push	{r3, r4, r5, lr}
 8019160:	2108      	movs	r1, #8
 8019162:	2000      	movs	r0, #0
 8019164:	f7f4 fc3a 	bl	800d9dc <ucdr_alignment>
 8019168:	f100 0408 	add.w	r4, r0, #8
 801916c:	2108      	movs	r1, #8
 801916e:	4620      	mov	r0, r4
 8019170:	f7f4 fc34 	bl	800d9dc <ucdr_alignment>
 8019174:	f100 0508 	add.w	r5, r0, #8
 8019178:	4425      	add	r5, r4
 801917a:	2108      	movs	r1, #8
 801917c:	4628      	mov	r0, r5
 801917e:	f7f4 fc2d 	bl	800d9dc <ucdr_alignment>
 8019182:	f100 0408 	add.w	r4, r0, #8
 8019186:	442c      	add	r4, r5
 8019188:	2108      	movs	r1, #8
 801918a:	4620      	mov	r0, r4
 801918c:	f7f4 fc26 	bl	800d9dc <ucdr_alignment>
 8019190:	3008      	adds	r0, #8
 8019192:	4420      	add	r0, r4
 8019194:	bd38      	pop	{r3, r4, r5, pc}
 8019196:	4770      	bx	lr

08019198 <_Quaternion__max_serialized_size>:
 8019198:	b538      	push	{r3, r4, r5, lr}
 801919a:	2108      	movs	r1, #8
 801919c:	2000      	movs	r0, #0
 801919e:	f7f4 fc1d 	bl	800d9dc <ucdr_alignment>
 80191a2:	f100 0408 	add.w	r4, r0, #8
 80191a6:	2108      	movs	r1, #8
 80191a8:	4620      	mov	r0, r4
 80191aa:	f7f4 fc17 	bl	800d9dc <ucdr_alignment>
 80191ae:	f100 0508 	add.w	r5, r0, #8
 80191b2:	4425      	add	r5, r4
 80191b4:	2108      	movs	r1, #8
 80191b6:	4628      	mov	r0, r5
 80191b8:	f7f4 fc10 	bl	800d9dc <ucdr_alignment>
 80191bc:	f100 0408 	add.w	r4, r0, #8
 80191c0:	442c      	add	r4, r5
 80191c2:	2108      	movs	r1, #8
 80191c4:	4620      	mov	r0, r4
 80191c6:	f7f4 fc09 	bl	800d9dc <ucdr_alignment>
 80191ca:	3008      	adds	r0, #8
 80191cc:	4420      	add	r0, r4
 80191ce:	bd38      	pop	{r3, r4, r5, pc}

080191d0 <max_serialized_size_geometry_msgs__msg__Quaternion>:
 80191d0:	b570      	push	{r4, r5, r6, lr}
 80191d2:	2301      	movs	r3, #1
 80191d4:	460c      	mov	r4, r1
 80191d6:	7003      	strb	r3, [r0, #0]
 80191d8:	2108      	movs	r1, #8
 80191da:	4620      	mov	r0, r4
 80191dc:	f7f4 fbfe 	bl	800d9dc <ucdr_alignment>
 80191e0:	2108      	movs	r1, #8
 80191e2:	1863      	adds	r3, r4, r1
 80191e4:	18c5      	adds	r5, r0, r3
 80191e6:	4628      	mov	r0, r5
 80191e8:	f7f4 fbf8 	bl	800d9dc <ucdr_alignment>
 80191ec:	f100 0608 	add.w	r6, r0, #8
 80191f0:	442e      	add	r6, r5
 80191f2:	2108      	movs	r1, #8
 80191f4:	4630      	mov	r0, r6
 80191f6:	f7f4 fbf1 	bl	800d9dc <ucdr_alignment>
 80191fa:	f100 0508 	add.w	r5, r0, #8
 80191fe:	4435      	add	r5, r6
 8019200:	2108      	movs	r1, #8
 8019202:	4628      	mov	r0, r5
 8019204:	f7f4 fbea 	bl	800d9dc <ucdr_alignment>
 8019208:	f1c4 0408 	rsb	r4, r4, #8
 801920c:	4420      	add	r0, r4
 801920e:	4428      	add	r0, r5
 8019210:	bd70      	pop	{r4, r5, r6, pc}
 8019212:	bf00      	nop

08019214 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 8019214:	4800      	ldr	r0, [pc, #0]	@ (8019218 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x4>)
 8019216:	4770      	bx	lr
 8019218:	20002ccc 	.word	0x20002ccc

0801921c <get_serialized_size_geometry_msgs__msg__Transform>:
 801921c:	b570      	push	{r4, r5, r6, lr}
 801921e:	4604      	mov	r4, r0
 8019220:	b148      	cbz	r0, 8019236 <get_serialized_size_geometry_msgs__msg__Transform+0x1a>
 8019222:	460d      	mov	r5, r1
 8019224:	f7f3 f858 	bl	800c2d8 <get_serialized_size_geometry_msgs__msg__Vector3>
 8019228:	4606      	mov	r6, r0
 801922a:	1829      	adds	r1, r5, r0
 801922c:	f104 0018 	add.w	r0, r4, #24
 8019230:	f7ff ff3c 	bl	80190ac <get_serialized_size_geometry_msgs__msg__Quaternion>
 8019234:	4430      	add	r0, r6
 8019236:	bd70      	pop	{r4, r5, r6, pc}

08019238 <_Transform__cdr_deserialize>:
 8019238:	b570      	push	{r4, r5, r6, lr}
 801923a:	460c      	mov	r4, r1
 801923c:	b189      	cbz	r1, 8019262 <_Transform__cdr_deserialize+0x2a>
 801923e:	4605      	mov	r5, r0
 8019240:	f7f3 f8d6 	bl	800c3f0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8019244:	6843      	ldr	r3, [r0, #4]
 8019246:	4621      	mov	r1, r4
 8019248:	68db      	ldr	r3, [r3, #12]
 801924a:	4628      	mov	r0, r5
 801924c:	4798      	blx	r3
 801924e:	f7ff ffe1 	bl	8019214 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019252:	6843      	ldr	r3, [r0, #4]
 8019254:	f104 0118 	add.w	r1, r4, #24
 8019258:	4628      	mov	r0, r5
 801925a:	68db      	ldr	r3, [r3, #12]
 801925c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019260:	4718      	bx	r3
 8019262:	4608      	mov	r0, r1
 8019264:	bd70      	pop	{r4, r5, r6, pc}
 8019266:	bf00      	nop

08019268 <_Transform__cdr_serialize>:
 8019268:	b198      	cbz	r0, 8019292 <_Transform__cdr_serialize+0x2a>
 801926a:	b570      	push	{r4, r5, r6, lr}
 801926c:	460d      	mov	r5, r1
 801926e:	4604      	mov	r4, r0
 8019270:	f7f3 f8be 	bl	800c3f0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8019274:	6843      	ldr	r3, [r0, #4]
 8019276:	4629      	mov	r1, r5
 8019278:	689b      	ldr	r3, [r3, #8]
 801927a:	4620      	mov	r0, r4
 801927c:	4798      	blx	r3
 801927e:	f7ff ffc9 	bl	8019214 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019282:	6843      	ldr	r3, [r0, #4]
 8019284:	4629      	mov	r1, r5
 8019286:	f104 0018 	add.w	r0, r4, #24
 801928a:	689b      	ldr	r3, [r3, #8]
 801928c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019290:	4718      	bx	r3
 8019292:	4770      	bx	lr

08019294 <_Transform__get_serialized_size>:
 8019294:	b538      	push	{r3, r4, r5, lr}
 8019296:	4604      	mov	r4, r0
 8019298:	b148      	cbz	r0, 80192ae <_Transform__get_serialized_size+0x1a>
 801929a:	2100      	movs	r1, #0
 801929c:	f7f3 f81c 	bl	800c2d8 <get_serialized_size_geometry_msgs__msg__Vector3>
 80192a0:	4605      	mov	r5, r0
 80192a2:	4601      	mov	r1, r0
 80192a4:	f104 0018 	add.w	r0, r4, #24
 80192a8:	f7ff ff00 	bl	80190ac <get_serialized_size_geometry_msgs__msg__Quaternion>
 80192ac:	4428      	add	r0, r5
 80192ae:	bd38      	pop	{r3, r4, r5, pc}

080192b0 <_Transform__max_serialized_size>:
 80192b0:	b510      	push	{r4, lr}
 80192b2:	b082      	sub	sp, #8
 80192b4:	2301      	movs	r3, #1
 80192b6:	2100      	movs	r1, #0
 80192b8:	f10d 0007 	add.w	r0, sp, #7
 80192bc:	f88d 3007 	strb.w	r3, [sp, #7]
 80192c0:	f7f3 f87c 	bl	800c3bc <max_serialized_size_geometry_msgs__msg__Vector3>
 80192c4:	4604      	mov	r4, r0
 80192c6:	4601      	mov	r1, r0
 80192c8:	f10d 0007 	add.w	r0, sp, #7
 80192cc:	f7ff ff80 	bl	80191d0 <max_serialized_size_geometry_msgs__msg__Quaternion>
 80192d0:	4420      	add	r0, r4
 80192d2:	b002      	add	sp, #8
 80192d4:	bd10      	pop	{r4, pc}
 80192d6:	bf00      	nop

080192d8 <max_serialized_size_geometry_msgs__msg__Transform>:
 80192d8:	2301      	movs	r3, #1
 80192da:	b570      	push	{r4, r5, r6, lr}
 80192dc:	7003      	strb	r3, [r0, #0]
 80192de:	4605      	mov	r5, r0
 80192e0:	460e      	mov	r6, r1
 80192e2:	f7f3 f86b 	bl	800c3bc <max_serialized_size_geometry_msgs__msg__Vector3>
 80192e6:	4604      	mov	r4, r0
 80192e8:	1831      	adds	r1, r6, r0
 80192ea:	4628      	mov	r0, r5
 80192ec:	f7ff ff70 	bl	80191d0 <max_serialized_size_geometry_msgs__msg__Quaternion>
 80192f0:	4420      	add	r0, r4
 80192f2:	bd70      	pop	{r4, r5, r6, pc}

080192f4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>:
 80192f4:	4800      	ldr	r0, [pc, #0]	@ (80192f8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x4>)
 80192f6:	4770      	bx	lr
 80192f8:	20002d00 	.word	0x20002d00

080192fc <ucdr_serialize_string>:
 80192fc:	b538      	push	{r3, r4, r5, lr}
 80192fe:	4605      	mov	r5, r0
 8019300:	4608      	mov	r0, r1
 8019302:	460c      	mov	r4, r1
 8019304:	f7e6 ffcc 	bl	80002a0 <strlen>
 8019308:	4621      	mov	r1, r4
 801930a:	1c42      	adds	r2, r0, #1
 801930c:	4628      	mov	r0, r5
 801930e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019312:	f7f7 baff 	b.w	8010914 <ucdr_serialize_sequence_char>
 8019316:	bf00      	nop

08019318 <ucdr_deserialize_string>:
 8019318:	b500      	push	{lr}
 801931a:	b083      	sub	sp, #12
 801931c:	ab01      	add	r3, sp, #4
 801931e:	f7f7 fb0b 	bl	8010938 <ucdr_deserialize_sequence_char>
 8019322:	b003      	add	sp, #12
 8019324:	f85d fb04 	ldr.w	pc, [sp], #4

08019328 <get_custom_error>:
 8019328:	4b01      	ldr	r3, [pc, #4]	@ (8019330 <get_custom_error+0x8>)
 801932a:	7818      	ldrb	r0, [r3, #0]
 801932c:	4770      	bx	lr
 801932e:	bf00      	nop
 8019330:	2001168a 	.word	0x2001168a

08019334 <recv_custom_msg>:
 8019334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019338:	b089      	sub	sp, #36	@ 0x24
 801933a:	4693      	mov	fp, r2
 801933c:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 8019340:	9104      	str	r1, [sp, #16]
 8019342:	2100      	movs	r1, #0
 8019344:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 8019348:	9305      	str	r3, [sp, #20]
 801934a:	4604      	mov	r4, r0
 801934c:	f88d 101e 	strb.w	r1, [sp, #30]
 8019350:	b332      	cbz	r2, 80193a0 <recv_custom_msg+0x6c>
 8019352:	f200 2a02 	addw	sl, r0, #514	@ 0x202
 8019356:	f10d 091f 	add.w	r9, sp, #31
 801935a:	f10d 0814 	add.w	r8, sp, #20
 801935e:	f10d 071e 	add.w	r7, sp, #30
 8019362:	f44f 7600 	mov.w	r6, #512	@ 0x200
 8019366:	e004      	b.n	8019372 <recv_custom_msg+0x3e>
 8019368:	9b05      	ldr	r3, [sp, #20]
 801936a:	2b00      	cmp	r3, #0
 801936c:	dd10      	ble.n	8019390 <recv_custom_msg+0x5c>
 801936e:	f8d4 5274 	ldr.w	r5, [r4, #628]	@ 0x274
 8019372:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8019376:	e9cd 6700 	strd	r6, r7, [sp]
 801937a:	4623      	mov	r3, r4
 801937c:	4622      	mov	r2, r4
 801937e:	4629      	mov	r1, r5
 8019380:	4650      	mov	r0, sl
 8019382:	f001 f8f9 	bl	801a578 <uxr_read_framed_msg>
 8019386:	2800      	cmp	r0, #0
 8019388:	d0ee      	beq.n	8019368 <recv_custom_msg+0x34>
 801938a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801938e:	b1a3      	cbz	r3, 80193ba <recv_custom_msg+0x86>
 8019390:	4b0e      	ldr	r3, [pc, #56]	@ (80193cc <recv_custom_msg+0x98>)
 8019392:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8019396:	701a      	strb	r2, [r3, #0]
 8019398:	2000      	movs	r0, #0
 801939a:	b009      	add	sp, #36	@ 0x24
 801939c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80193a0:	f10d 021f 	add.w	r2, sp, #31
 80193a4:	9200      	str	r2, [sp, #0]
 80193a6:	4601      	mov	r1, r0
 80193a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80193ac:	47a8      	blx	r5
 80193ae:	2800      	cmp	r0, #0
 80193b0:	d0ee      	beq.n	8019390 <recv_custom_msg+0x5c>
 80193b2:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80193b6:	2b00      	cmp	r3, #0
 80193b8:	d1ea      	bne.n	8019390 <recv_custom_msg+0x5c>
 80193ba:	9b04      	ldr	r3, [sp, #16]
 80193bc:	f8cb 0000 	str.w	r0, [fp]
 80193c0:	2001      	movs	r0, #1
 80193c2:	601c      	str	r4, [r3, #0]
 80193c4:	b009      	add	sp, #36	@ 0x24
 80193c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80193ca:	bf00      	nop
 80193cc:	2001168a 	.word	0x2001168a

080193d0 <send_custom_msg>:
 80193d0:	b570      	push	{r4, r5, r6, lr}
 80193d2:	f890 5200 	ldrb.w	r5, [r0, #512]	@ 0x200
 80193d6:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 80193da:	b086      	sub	sp, #24
 80193dc:	4616      	mov	r6, r2
 80193de:	b965      	cbnz	r5, 80193fa <send_custom_msg+0x2a>
 80193e0:	f10d 0317 	add.w	r3, sp, #23
 80193e4:	47a0      	blx	r4
 80193e6:	b108      	cbz	r0, 80193ec <send_custom_msg+0x1c>
 80193e8:	42b0      	cmp	r0, r6
 80193ea:	d014      	beq.n	8019416 <send_custom_msg+0x46>
 80193ec:	4b0b      	ldr	r3, [pc, #44]	@ (801941c <send_custom_msg+0x4c>)
 80193ee:	f89d 2017 	ldrb.w	r2, [sp, #23]
 80193f2:	701a      	strb	r2, [r3, #0]
 80193f4:	2000      	movs	r0, #0
 80193f6:	b006      	add	sp, #24
 80193f8:	bd70      	pop	{r4, r5, r6, pc}
 80193fa:	f10d 0217 	add.w	r2, sp, #23
 80193fe:	9202      	str	r2, [sp, #8]
 8019400:	2200      	movs	r2, #0
 8019402:	e9cd 6200 	strd	r6, r2, [sp]
 8019406:	460b      	mov	r3, r1
 8019408:	4602      	mov	r2, r0
 801940a:	4621      	mov	r1, r4
 801940c:	f200 2002 	addw	r0, r0, #514	@ 0x202
 8019410:	f000 fed4 	bl	801a1bc <uxr_write_framed_msg>
 8019414:	e7e7      	b.n	80193e6 <send_custom_msg+0x16>
 8019416:	2001      	movs	r0, #1
 8019418:	b006      	add	sp, #24
 801941a:	bd70      	pop	{r4, r5, r6, pc}
 801941c:	2001168a 	.word	0x2001168a

08019420 <uxr_set_custom_transport_callbacks>:
 8019420:	b410      	push	{r4}
 8019422:	9c01      	ldr	r4, [sp, #4]
 8019424:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 8019428:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 801942c:	9b02      	ldr	r3, [sp, #8]
 801942e:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 8019432:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019436:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 801943a:	4770      	bx	lr

0801943c <uxr_init_custom_transport>:
 801943c:	b538      	push	{r3, r4, r5, lr}
 801943e:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 8019442:	b303      	cbz	r3, 8019486 <uxr_init_custom_transport+0x4a>
 8019444:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 8019448:	4604      	mov	r4, r0
 801944a:	b1e2      	cbz	r2, 8019486 <uxr_init_custom_transport+0x4a>
 801944c:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 8019450:	b1ca      	cbz	r2, 8019486 <uxr_init_custom_transport+0x4a>
 8019452:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 8019456:	b1b2      	cbz	r2, 8019486 <uxr_init_custom_transport+0x4a>
 8019458:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 801945c:	4798      	blx	r3
 801945e:	4605      	mov	r5, r0
 8019460:	b188      	cbz	r0, 8019486 <uxr_init_custom_transport+0x4a>
 8019462:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 8019466:	b98b      	cbnz	r3, 801948c <uxr_init_custom_transport+0x50>
 8019468:	490b      	ldr	r1, [pc, #44]	@ (8019498 <uxr_init_custom_transport+0x5c>)
 801946a:	4b0c      	ldr	r3, [pc, #48]	@ (801949c <uxr_init_custom_transport+0x60>)
 801946c:	4a0c      	ldr	r2, [pc, #48]	@ (80194a0 <uxr_init_custom_transport+0x64>)
 801946e:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 8019472:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8019476:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 801947a:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 801947e:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 8019482:	4628      	mov	r0, r5
 8019484:	bd38      	pop	{r3, r4, r5, pc}
 8019486:	2500      	movs	r5, #0
 8019488:	4628      	mov	r0, r5
 801948a:	bd38      	pop	{r3, r4, r5, pc}
 801948c:	2100      	movs	r1, #0
 801948e:	f204 2002 	addw	r0, r4, #514	@ 0x202
 8019492:	f000 fe8d 	bl	801a1b0 <uxr_init_framing_io>
 8019496:	e7e7      	b.n	8019468 <uxr_init_custom_transport+0x2c>
 8019498:	080193d1 	.word	0x080193d1
 801949c:	08019335 	.word	0x08019335
 80194a0:	08019329 	.word	0x08019329

080194a4 <uxr_close_custom_transport>:
 80194a4:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 80194a8:	4718      	bx	r3
 80194aa:	bf00      	nop

080194ac <uxr_init_input_best_effort_stream>:
 80194ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80194b0:	8003      	strh	r3, [r0, #0]
 80194b2:	4770      	bx	lr

080194b4 <uxr_reset_input_best_effort_stream>:
 80194b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80194b8:	8003      	strh	r3, [r0, #0]
 80194ba:	4770      	bx	lr

080194bc <uxr_receive_best_effort_message>:
 80194bc:	b538      	push	{r3, r4, r5, lr}
 80194be:	4604      	mov	r4, r0
 80194c0:	8800      	ldrh	r0, [r0, #0]
 80194c2:	460d      	mov	r5, r1
 80194c4:	f000 fe5e 	bl	801a184 <uxr_seq_num_cmp>
 80194c8:	4603      	mov	r3, r0
 80194ca:	2b00      	cmp	r3, #0
 80194cc:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 80194d0:	bfb8      	it	lt
 80194d2:	8025      	strhlt	r5, [r4, #0]
 80194d4:	bd38      	pop	{r3, r4, r5, pc}
 80194d6:	bf00      	nop

080194d8 <on_full_input_buffer>:
 80194d8:	b570      	push	{r4, r5, r6, lr}
 80194da:	4605      	mov	r5, r0
 80194dc:	460c      	mov	r4, r1
 80194de:	682b      	ldr	r3, [r5, #0]
 80194e0:	6809      	ldr	r1, [r1, #0]
 80194e2:	8920      	ldrh	r0, [r4, #8]
 80194e4:	6862      	ldr	r2, [r4, #4]
 80194e6:	fbb2 f2f0 	udiv	r2, r2, r0
 80194ea:	1a5b      	subs	r3, r3, r1
 80194ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80194f0:	3301      	adds	r3, #1
 80194f2:	b29b      	uxth	r3, r3
 80194f4:	fbb3 f6f0 	udiv	r6, r3, r0
 80194f8:	fb00 3316 	mls	r3, r0, r6, r3
 80194fc:	b29b      	uxth	r3, r3
 80194fe:	fb02 f303 	mul.w	r3, r2, r3
 8019502:	1d18      	adds	r0, r3, #4
 8019504:	4408      	add	r0, r1
 8019506:	7d26      	ldrb	r6, [r4, #20]
 8019508:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801950c:	b116      	cbz	r6, 8019514 <on_full_input_buffer+0x3c>
 801950e:	2600      	movs	r6, #0
 8019510:	f840 6c04 	str.w	r6, [r0, #-4]
 8019514:	2a03      	cmp	r2, #3
 8019516:	d801      	bhi.n	801951c <on_full_input_buffer+0x44>
 8019518:	2001      	movs	r0, #1
 801951a:	bd70      	pop	{r4, r5, r6, pc}
 801951c:	3308      	adds	r3, #8
 801951e:	4419      	add	r1, r3
 8019520:	4628      	mov	r0, r5
 8019522:	692b      	ldr	r3, [r5, #16]
 8019524:	3a04      	subs	r2, #4
 8019526:	f7f4 fa4d 	bl	800d9c4 <ucdr_init_buffer_origin>
 801952a:	4628      	mov	r0, r5
 801952c:	4902      	ldr	r1, [pc, #8]	@ (8019538 <on_full_input_buffer+0x60>)
 801952e:	4622      	mov	r2, r4
 8019530:	f7f4 fa24 	bl	800d97c <ucdr_set_on_full_buffer_callback>
 8019534:	2000      	movs	r0, #0
 8019536:	bd70      	pop	{r4, r5, r6, pc}
 8019538:	080194d9 	.word	0x080194d9

0801953c <uxr_init_input_reliable_stream>:
 801953c:	b500      	push	{lr}
 801953e:	e9c0 1200 	strd	r1, r2, [r0]
 8019542:	f04f 0e00 	mov.w	lr, #0
 8019546:	9a01      	ldr	r2, [sp, #4]
 8019548:	8103      	strh	r3, [r0, #8]
 801954a:	6102      	str	r2, [r0, #16]
 801954c:	f880 e014 	strb.w	lr, [r0, #20]
 8019550:	b1d3      	cbz	r3, 8019588 <uxr_init_input_reliable_stream+0x4c>
 8019552:	f8c1 e000 	str.w	lr, [r1]
 8019556:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801955a:	f1bc 0f01 	cmp.w	ip, #1
 801955e:	d913      	bls.n	8019588 <uxr_init_input_reliable_stream+0x4c>
 8019560:	2301      	movs	r3, #1
 8019562:	fbb3 f1fc 	udiv	r1, r3, ip
 8019566:	fb0c 3111 	mls	r1, ip, r1, r3
 801956a:	b289      	uxth	r1, r1
 801956c:	6842      	ldr	r2, [r0, #4]
 801956e:	fbb2 f2fc 	udiv	r2, r2, ip
 8019572:	fb01 f202 	mul.w	r2, r1, r2
 8019576:	6801      	ldr	r1, [r0, #0]
 8019578:	f841 e002 	str.w	lr, [r1, r2]
 801957c:	3301      	adds	r3, #1
 801957e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019582:	b29b      	uxth	r3, r3
 8019584:	459c      	cmp	ip, r3
 8019586:	d8ec      	bhi.n	8019562 <uxr_init_input_reliable_stream+0x26>
 8019588:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801958c:	60c3      	str	r3, [r0, #12]
 801958e:	f85d fb04 	ldr.w	pc, [sp], #4
 8019592:	bf00      	nop

08019594 <uxr_reset_input_reliable_stream>:
 8019594:	8901      	ldrh	r1, [r0, #8]
 8019596:	b1e9      	cbz	r1, 80195d4 <uxr_reset_input_reliable_stream+0x40>
 8019598:	f04f 0c00 	mov.w	ip, #0
 801959c:	b500      	push	{lr}
 801959e:	4663      	mov	r3, ip
 80195a0:	46e6      	mov	lr, ip
 80195a2:	fbb3 f2f1 	udiv	r2, r3, r1
 80195a6:	fb01 3312 	mls	r3, r1, r2, r3
 80195aa:	b29b      	uxth	r3, r3
 80195ac:	6842      	ldr	r2, [r0, #4]
 80195ae:	fbb2 f2f1 	udiv	r2, r2, r1
 80195b2:	fb03 f202 	mul.w	r2, r3, r2
 80195b6:	6803      	ldr	r3, [r0, #0]
 80195b8:	f843 e002 	str.w	lr, [r3, r2]
 80195bc:	f10c 0c01 	add.w	ip, ip, #1
 80195c0:	8901      	ldrh	r1, [r0, #8]
 80195c2:	fa1f f38c 	uxth.w	r3, ip
 80195c6:	4299      	cmp	r1, r3
 80195c8:	d8eb      	bhi.n	80195a2 <uxr_reset_input_reliable_stream+0xe>
 80195ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80195ce:	60c3      	str	r3, [r0, #12]
 80195d0:	f85d fb04 	ldr.w	pc, [sp], #4
 80195d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80195d8:	60c3      	str	r3, [r0, #12]
 80195da:	4770      	bx	lr

080195dc <uxr_receive_reliable_message>:
 80195dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80195e0:	4604      	mov	r4, r0
 80195e2:	460d      	mov	r5, r1
 80195e4:	8901      	ldrh	r1, [r0, #8]
 80195e6:	8980      	ldrh	r0, [r0, #12]
 80195e8:	4690      	mov	r8, r2
 80195ea:	461f      	mov	r7, r3
 80195ec:	f000 fdc2 	bl	801a174 <uxr_seq_num_add>
 80195f0:	4629      	mov	r1, r5
 80195f2:	4606      	mov	r6, r0
 80195f4:	89a0      	ldrh	r0, [r4, #12]
 80195f6:	f000 fdc5 	bl	801a184 <uxr_seq_num_cmp>
 80195fa:	2800      	cmp	r0, #0
 80195fc:	db0a      	blt.n	8019614 <uxr_receive_reliable_message+0x38>
 80195fe:	2600      	movs	r6, #0
 8019600:	89e0      	ldrh	r0, [r4, #14]
 8019602:	4629      	mov	r1, r5
 8019604:	f000 fdbe 	bl	801a184 <uxr_seq_num_cmp>
 8019608:	2800      	cmp	r0, #0
 801960a:	bfb8      	it	lt
 801960c:	81e5      	strhlt	r5, [r4, #14]
 801960e:	4630      	mov	r0, r6
 8019610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019614:	4630      	mov	r0, r6
 8019616:	4629      	mov	r1, r5
 8019618:	f000 fdb4 	bl	801a184 <uxr_seq_num_cmp>
 801961c:	2800      	cmp	r0, #0
 801961e:	dbee      	blt.n	80195fe <uxr_receive_reliable_message+0x22>
 8019620:	6923      	ldr	r3, [r4, #16]
 8019622:	4640      	mov	r0, r8
 8019624:	4798      	blx	r3
 8019626:	2101      	movs	r1, #1
 8019628:	4606      	mov	r6, r0
 801962a:	89a0      	ldrh	r0, [r4, #12]
 801962c:	f000 fda2 	bl	801a174 <uxr_seq_num_add>
 8019630:	b90e      	cbnz	r6, 8019636 <uxr_receive_reliable_message+0x5a>
 8019632:	4285      	cmp	r5, r0
 8019634:	d046      	beq.n	80196c4 <uxr_receive_reliable_message+0xe8>
 8019636:	8921      	ldrh	r1, [r4, #8]
 8019638:	fbb5 f2f1 	udiv	r2, r5, r1
 801963c:	fb01 5212 	mls	r2, r1, r2, r5
 8019640:	b292      	uxth	r2, r2
 8019642:	6863      	ldr	r3, [r4, #4]
 8019644:	6820      	ldr	r0, [r4, #0]
 8019646:	fbb3 f3f1 	udiv	r3, r3, r1
 801964a:	fb02 f303 	mul.w	r3, r2, r3
 801964e:	3304      	adds	r3, #4
 8019650:	4418      	add	r0, r3
 8019652:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019656:	2b00      	cmp	r3, #0
 8019658:	d1d1      	bne.n	80195fe <uxr_receive_reliable_message+0x22>
 801965a:	4641      	mov	r1, r8
 801965c:	463a      	mov	r2, r7
 801965e:	f003 f840 	bl	801c6e2 <memcpy>
 8019662:	8921      	ldrh	r1, [r4, #8]
 8019664:	fbb5 f2f1 	udiv	r2, r5, r1
 8019668:	fb01 5212 	mls	r2, r1, r2, r5
 801966c:	b292      	uxth	r2, r2
 801966e:	6863      	ldr	r3, [r4, #4]
 8019670:	fbb3 f3f1 	udiv	r3, r3, r1
 8019674:	fb02 f303 	mul.w	r3, r2, r3
 8019678:	6822      	ldr	r2, [r4, #0]
 801967a:	50d7      	str	r7, [r2, r3]
 801967c:	9a06      	ldr	r2, [sp, #24]
 801967e:	2301      	movs	r3, #1
 8019680:	7013      	strb	r3, [r2, #0]
 8019682:	2e00      	cmp	r6, #0
 8019684:	d0bb      	beq.n	80195fe <uxr_receive_reliable_message+0x22>
 8019686:	89a6      	ldrh	r6, [r4, #12]
 8019688:	2101      	movs	r1, #1
 801968a:	4630      	mov	r0, r6
 801968c:	f000 fd72 	bl	801a174 <uxr_seq_num_add>
 8019690:	8921      	ldrh	r1, [r4, #8]
 8019692:	fbb0 f2f1 	udiv	r2, r0, r1
 8019696:	fb01 0212 	mls	r2, r1, r2, r0
 801969a:	b292      	uxth	r2, r2
 801969c:	6863      	ldr	r3, [r4, #4]
 801969e:	fbb3 f3f1 	udiv	r3, r3, r1
 80196a2:	4606      	mov	r6, r0
 80196a4:	fb02 f303 	mul.w	r3, r2, r3
 80196a8:	6820      	ldr	r0, [r4, #0]
 80196aa:	3304      	adds	r3, #4
 80196ac:	4418      	add	r0, r3
 80196ae:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80196b2:	2b00      	cmp	r3, #0
 80196b4:	d0a3      	beq.n	80195fe <uxr_receive_reliable_message+0x22>
 80196b6:	6923      	ldr	r3, [r4, #16]
 80196b8:	4798      	blx	r3
 80196ba:	2802      	cmp	r0, #2
 80196bc:	d005      	beq.n	80196ca <uxr_receive_reliable_message+0xee>
 80196be:	2801      	cmp	r0, #1
 80196c0:	d0e2      	beq.n	8019688 <uxr_receive_reliable_message+0xac>
 80196c2:	e79c      	b.n	80195fe <uxr_receive_reliable_message+0x22>
 80196c4:	9b06      	ldr	r3, [sp, #24]
 80196c6:	81a5      	strh	r5, [r4, #12]
 80196c8:	701e      	strb	r6, [r3, #0]
 80196ca:	2601      	movs	r6, #1
 80196cc:	e798      	b.n	8019600 <uxr_receive_reliable_message+0x24>
 80196ce:	bf00      	nop

080196d0 <uxr_next_input_reliable_buffer_available>:
 80196d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80196d4:	4604      	mov	r4, r0
 80196d6:	460f      	mov	r7, r1
 80196d8:	8980      	ldrh	r0, [r0, #12]
 80196da:	2101      	movs	r1, #1
 80196dc:	4690      	mov	r8, r2
 80196de:	f000 fd49 	bl	801a174 <uxr_seq_num_add>
 80196e2:	8921      	ldrh	r1, [r4, #8]
 80196e4:	fbb0 f2f1 	udiv	r2, r0, r1
 80196e8:	fb01 0212 	mls	r2, r1, r2, r0
 80196ec:	b292      	uxth	r2, r2
 80196ee:	6863      	ldr	r3, [r4, #4]
 80196f0:	6826      	ldr	r6, [r4, #0]
 80196f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80196f6:	fb02 f303 	mul.w	r3, r2, r3
 80196fa:	3304      	adds	r3, #4
 80196fc:	441e      	add	r6, r3
 80196fe:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8019702:	f1b9 0f00 	cmp.w	r9, #0
 8019706:	d023      	beq.n	8019750 <uxr_next_input_reliable_buffer_available+0x80>
 8019708:	6923      	ldr	r3, [r4, #16]
 801970a:	4605      	mov	r5, r0
 801970c:	4630      	mov	r0, r6
 801970e:	4798      	blx	r3
 8019710:	4682      	mov	sl, r0
 8019712:	b300      	cbz	r0, 8019756 <uxr_next_input_reliable_buffer_available+0x86>
 8019714:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8019718:	2101      	movs	r1, #1
 801971a:	4650      	mov	r0, sl
 801971c:	f000 fd2a 	bl	801a174 <uxr_seq_num_add>
 8019720:	8921      	ldrh	r1, [r4, #8]
 8019722:	fbb0 f2f1 	udiv	r2, r0, r1
 8019726:	4682      	mov	sl, r0
 8019728:	fb01 0212 	mls	r2, r1, r2, r0
 801972c:	e9d4 0300 	ldrd	r0, r3, [r4]
 8019730:	b292      	uxth	r2, r2
 8019732:	fbb3 f3f1 	udiv	r3, r3, r1
 8019736:	fb02 f303 	mul.w	r3, r2, r3
 801973a:	3304      	adds	r3, #4
 801973c:	4418      	add	r0, r3
 801973e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019742:	b12b      	cbz	r3, 8019750 <uxr_next_input_reliable_buffer_available+0x80>
 8019744:	6923      	ldr	r3, [r4, #16]
 8019746:	4798      	blx	r3
 8019748:	2802      	cmp	r0, #2
 801974a:	d01b      	beq.n	8019784 <uxr_next_input_reliable_buffer_available+0xb4>
 801974c:	2801      	cmp	r0, #1
 801974e:	d0e3      	beq.n	8019718 <uxr_next_input_reliable_buffer_available+0x48>
 8019750:	2000      	movs	r0, #0
 8019752:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019756:	464a      	mov	r2, r9
 8019758:	4631      	mov	r1, r6
 801975a:	4638      	mov	r0, r7
 801975c:	f7f4 f93a 	bl	800d9d4 <ucdr_init_buffer>
 8019760:	8921      	ldrh	r1, [r4, #8]
 8019762:	fbb5 f2f1 	udiv	r2, r5, r1
 8019766:	fb01 5212 	mls	r2, r1, r2, r5
 801976a:	b292      	uxth	r2, r2
 801976c:	6863      	ldr	r3, [r4, #4]
 801976e:	fbb3 f3f1 	udiv	r3, r3, r1
 8019772:	fb02 f303 	mul.w	r3, r2, r3
 8019776:	6822      	ldr	r2, [r4, #0]
 8019778:	f842 a003 	str.w	sl, [r2, r3]
 801977c:	81a5      	strh	r5, [r4, #12]
 801977e:	2001      	movs	r0, #1
 8019780:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019784:	eb06 0108 	add.w	r1, r6, r8
 8019788:	8926      	ldrh	r6, [r4, #8]
 801978a:	fbb5 f0f6 	udiv	r0, r5, r6
 801978e:	fb06 5010 	mls	r0, r6, r0, r5
 8019792:	b280      	uxth	r0, r0
 8019794:	6863      	ldr	r3, [r4, #4]
 8019796:	fbb3 f3f6 	udiv	r3, r3, r6
 801979a:	fb00 f303 	mul.w	r3, r0, r3
 801979e:	6820      	ldr	r0, [r4, #0]
 80197a0:	2500      	movs	r5, #0
 80197a2:	50c5      	str	r5, [r0, r3]
 80197a4:	eba9 0208 	sub.w	r2, r9, r8
 80197a8:	4638      	mov	r0, r7
 80197aa:	f7f4 f913 	bl	800d9d4 <ucdr_init_buffer>
 80197ae:	4903      	ldr	r1, [pc, #12]	@ (80197bc <uxr_next_input_reliable_buffer_available+0xec>)
 80197b0:	4622      	mov	r2, r4
 80197b2:	4638      	mov	r0, r7
 80197b4:	f7f4 f8e2 	bl	800d97c <ucdr_set_on_full_buffer_callback>
 80197b8:	4655      	mov	r5, sl
 80197ba:	e7df      	b.n	801977c <uxr_next_input_reliable_buffer_available+0xac>
 80197bc:	080194d9 	.word	0x080194d9

080197c0 <uxr_process_heartbeat>:
 80197c0:	b538      	push	{r3, r4, r5, lr}
 80197c2:	4611      	mov	r1, r2
 80197c4:	4604      	mov	r4, r0
 80197c6:	89c0      	ldrh	r0, [r0, #14]
 80197c8:	4615      	mov	r5, r2
 80197ca:	f000 fcdb 	bl	801a184 <uxr_seq_num_cmp>
 80197ce:	2800      	cmp	r0, #0
 80197d0:	bfb8      	it	lt
 80197d2:	81e5      	strhlt	r5, [r4, #14]
 80197d4:	bd38      	pop	{r3, r4, r5, pc}
 80197d6:	bf00      	nop

080197d8 <uxr_compute_acknack>:
 80197d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80197dc:	8903      	ldrh	r3, [r0, #8]
 80197de:	8985      	ldrh	r5, [r0, #12]
 80197e0:	4604      	mov	r4, r0
 80197e2:	460e      	mov	r6, r1
 80197e4:	2b00      	cmp	r3, #0
 80197e6:	d048      	beq.n	801987a <uxr_compute_acknack+0xa2>
 80197e8:	4628      	mov	r0, r5
 80197ea:	2701      	movs	r7, #1
 80197ec:	e003      	b.n	80197f6 <uxr_compute_acknack+0x1e>
 80197ee:	4567      	cmp	r7, ip
 80197f0:	d243      	bcs.n	801987a <uxr_compute_acknack+0xa2>
 80197f2:	89a0      	ldrh	r0, [r4, #12]
 80197f4:	3701      	adds	r7, #1
 80197f6:	b2b9      	uxth	r1, r7
 80197f8:	f000 fcbc 	bl	801a174 <uxr_seq_num_add>
 80197fc:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019800:	fbb0 f2fc 	udiv	r2, r0, ip
 8019804:	e9d4 1300 	ldrd	r1, r3, [r4]
 8019808:	fb0c 0212 	mls	r2, ip, r2, r0
 801980c:	b292      	uxth	r2, r2
 801980e:	fbb3 f3fc 	udiv	r3, r3, ip
 8019812:	fb02 f303 	mul.w	r3, r2, r3
 8019816:	58cb      	ldr	r3, [r1, r3]
 8019818:	2b00      	cmp	r3, #0
 801981a:	d1e8      	bne.n	80197ee <uxr_compute_acknack+0x16>
 801981c:	8030      	strh	r0, [r6, #0]
 801981e:	2101      	movs	r1, #1
 8019820:	89e5      	ldrh	r5, [r4, #14]
 8019822:	f000 fcab 	bl	801a17c <uxr_seq_num_sub>
 8019826:	4601      	mov	r1, r0
 8019828:	4628      	mov	r0, r5
 801982a:	f000 fca7 	bl	801a17c <uxr_seq_num_sub>
 801982e:	4605      	mov	r5, r0
 8019830:	4607      	mov	r7, r0
 8019832:	b1f8      	cbz	r0, 8019874 <uxr_compute_acknack+0x9c>
 8019834:	f04f 0900 	mov.w	r9, #0
 8019838:	464d      	mov	r5, r9
 801983a:	f04f 0801 	mov.w	r8, #1
 801983e:	fa1f f189 	uxth.w	r1, r9
 8019842:	8830      	ldrh	r0, [r6, #0]
 8019844:	f000 fc96 	bl	801a174 <uxr_seq_num_add>
 8019848:	8921      	ldrh	r1, [r4, #8]
 801984a:	fbb0 f3f1 	udiv	r3, r0, r1
 801984e:	fb03 0011 	mls	r0, r3, r1, r0
 8019852:	e9d4 2300 	ldrd	r2, r3, [r4]
 8019856:	b280      	uxth	r0, r0
 8019858:	fbb3 f3f1 	udiv	r3, r3, r1
 801985c:	fb00 f303 	mul.w	r3, r0, r3
 8019860:	fa08 f109 	lsl.w	r1, r8, r9
 8019864:	58d3      	ldr	r3, [r2, r3]
 8019866:	f109 0901 	add.w	r9, r9, #1
 801986a:	b90b      	cbnz	r3, 8019870 <uxr_compute_acknack+0x98>
 801986c:	4329      	orrs	r1, r5
 801986e:	b28d      	uxth	r5, r1
 8019870:	454f      	cmp	r7, r9
 8019872:	d1e4      	bne.n	801983e <uxr_compute_acknack+0x66>
 8019874:	4628      	mov	r0, r5
 8019876:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801987a:	4628      	mov	r0, r5
 801987c:	e7ce      	b.n	801981c <uxr_compute_acknack+0x44>
 801987e:	bf00      	nop

08019880 <uxr_init_output_best_effort_stream>:
 8019880:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8019884:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8019888:	6001      	str	r1, [r0, #0]
 801988a:	7303      	strb	r3, [r0, #12]
 801988c:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8019890:	4770      	bx	lr
 8019892:	bf00      	nop

08019894 <uxr_reset_output_best_effort_stream>:
 8019894:	7b02      	ldrb	r2, [r0, #12]
 8019896:	6042      	str	r2, [r0, #4]
 8019898:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801989c:	81c3      	strh	r3, [r0, #14]
 801989e:	4770      	bx	lr

080198a0 <uxr_prepare_best_effort_buffer_to_write>:
 80198a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80198a2:	4604      	mov	r4, r0
 80198a4:	b083      	sub	sp, #12
 80198a6:	6840      	ldr	r0, [r0, #4]
 80198a8:	460d      	mov	r5, r1
 80198aa:	4616      	mov	r6, r2
 80198ac:	f7f8 fc9a 	bl	80121e4 <uxr_submessage_padding>
 80198b0:	6863      	ldr	r3, [r4, #4]
 80198b2:	4418      	add	r0, r3
 80198b4:	68a3      	ldr	r3, [r4, #8]
 80198b6:	1942      	adds	r2, r0, r5
 80198b8:	4293      	cmp	r3, r2
 80198ba:	bf2c      	ite	cs
 80198bc:	2701      	movcs	r7, #1
 80198be:	2700      	movcc	r7, #0
 80198c0:	d202      	bcs.n	80198c8 <uxr_prepare_best_effort_buffer_to_write+0x28>
 80198c2:	4638      	mov	r0, r7
 80198c4:	b003      	add	sp, #12
 80198c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80198c8:	9000      	str	r0, [sp, #0]
 80198ca:	6821      	ldr	r1, [r4, #0]
 80198cc:	4630      	mov	r0, r6
 80198ce:	2300      	movs	r3, #0
 80198d0:	f7f4 f86e 	bl	800d9b0 <ucdr_init_buffer_origin_offset>
 80198d4:	6863      	ldr	r3, [r4, #4]
 80198d6:	4638      	mov	r0, r7
 80198d8:	442b      	add	r3, r5
 80198da:	6063      	str	r3, [r4, #4]
 80198dc:	b003      	add	sp, #12
 80198de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080198e0 <uxr_prepare_best_effort_buffer_to_send>:
 80198e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80198e4:	4604      	mov	r4, r0
 80198e6:	461d      	mov	r5, r3
 80198e8:	6840      	ldr	r0, [r0, #4]
 80198ea:	7b23      	ldrb	r3, [r4, #12]
 80198ec:	4298      	cmp	r0, r3
 80198ee:	bf8c      	ite	hi
 80198f0:	2601      	movhi	r6, #1
 80198f2:	2600      	movls	r6, #0
 80198f4:	d802      	bhi.n	80198fc <uxr_prepare_best_effort_buffer_to_send+0x1c>
 80198f6:	4630      	mov	r0, r6
 80198f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80198fc:	4688      	mov	r8, r1
 80198fe:	89e0      	ldrh	r0, [r4, #14]
 8019900:	2101      	movs	r1, #1
 8019902:	4617      	mov	r7, r2
 8019904:	f000 fc36 	bl	801a174 <uxr_seq_num_add>
 8019908:	6823      	ldr	r3, [r4, #0]
 801990a:	81e0      	strh	r0, [r4, #14]
 801990c:	8028      	strh	r0, [r5, #0]
 801990e:	f8c8 3000 	str.w	r3, [r8]
 8019912:	6863      	ldr	r3, [r4, #4]
 8019914:	603b      	str	r3, [r7, #0]
 8019916:	7b23      	ldrb	r3, [r4, #12]
 8019918:	6063      	str	r3, [r4, #4]
 801991a:	4630      	mov	r0, r6
 801991c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08019920 <on_full_output_buffer>:
 8019920:	b538      	push	{r3, r4, r5, lr}
 8019922:	460c      	mov	r4, r1
 8019924:	6803      	ldr	r3, [r0, #0]
 8019926:	6809      	ldr	r1, [r1, #0]
 8019928:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801992c:	6862      	ldr	r2, [r4, #4]
 801992e:	fbb2 f2fc 	udiv	r2, r2, ip
 8019932:	1a5b      	subs	r3, r3, r1
 8019934:	fbb3 f3f2 	udiv	r3, r3, r2
 8019938:	3301      	adds	r3, #1
 801993a:	b29b      	uxth	r3, r3
 801993c:	fbb3 fefc 	udiv	lr, r3, ip
 8019940:	fb0c 331e 	mls	r3, ip, lr, r3
 8019944:	b29b      	uxth	r3, r3
 8019946:	fb02 f303 	mul.w	r3, r2, r3
 801994a:	f894 c00c 	ldrb.w	ip, [r4, #12]
 801994e:	58ca      	ldr	r2, [r1, r3]
 8019950:	4463      	add	r3, ip
 8019952:	eba2 020c 	sub.w	r2, r2, ip
 8019956:	3308      	adds	r3, #8
 8019958:	4605      	mov	r5, r0
 801995a:	4419      	add	r1, r3
 801995c:	3a04      	subs	r2, #4
 801995e:	6903      	ldr	r3, [r0, #16]
 8019960:	f7f4 f830 	bl	800d9c4 <ucdr_init_buffer_origin>
 8019964:	4628      	mov	r0, r5
 8019966:	4903      	ldr	r1, [pc, #12]	@ (8019974 <on_full_output_buffer+0x54>)
 8019968:	4622      	mov	r2, r4
 801996a:	f7f4 f807 	bl	800d97c <ucdr_set_on_full_buffer_callback>
 801996e:	2000      	movs	r0, #0
 8019970:	bd38      	pop	{r3, r4, r5, pc}
 8019972:	bf00      	nop
 8019974:	08019921 	.word	0x08019921

08019978 <uxr_init_output_reliable_stream>:
 8019978:	b410      	push	{r4}
 801997a:	f89d c004 	ldrb.w	ip, [sp, #4]
 801997e:	8103      	strh	r3, [r0, #8]
 8019980:	e9c0 1200 	strd	r1, r2, [r0]
 8019984:	f880 c00c 	strb.w	ip, [r0, #12]
 8019988:	b1d3      	cbz	r3, 80199c0 <uxr_init_output_reliable_stream+0x48>
 801998a:	f8c1 c000 	str.w	ip, [r1]
 801998e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019992:	f1bc 0f01 	cmp.w	ip, #1
 8019996:	d913      	bls.n	80199c0 <uxr_init_output_reliable_stream+0x48>
 8019998:	2301      	movs	r3, #1
 801999a:	fbb3 f1fc 	udiv	r1, r3, ip
 801999e:	fb0c 3111 	mls	r1, ip, r1, r3
 80199a2:	b289      	uxth	r1, r1
 80199a4:	6842      	ldr	r2, [r0, #4]
 80199a6:	6804      	ldr	r4, [r0, #0]
 80199a8:	fbb2 f2fc 	udiv	r2, r2, ip
 80199ac:	fb01 f202 	mul.w	r2, r1, r2
 80199b0:	7b01      	ldrb	r1, [r0, #12]
 80199b2:	50a1      	str	r1, [r4, r2]
 80199b4:	3301      	adds	r3, #1
 80199b6:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 80199ba:	b29b      	uxth	r3, r3
 80199bc:	459c      	cmp	ip, r3
 80199be:	d8ec      	bhi.n	801999a <uxr_init_output_reliable_stream+0x22>
 80199c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80199c4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80199c8:	e9c0 2306 	strd	r2, r3, [r0, #24]
 80199cc:	4905      	ldr	r1, [pc, #20]	@ (80199e4 <uxr_init_output_reliable_stream+0x6c>)
 80199ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80199d2:	f8c0 100e 	str.w	r1, [r0, #14]
 80199d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80199da:	2300      	movs	r3, #0
 80199dc:	8242      	strh	r2, [r0, #18]
 80199de:	8403      	strh	r3, [r0, #32]
 80199e0:	4770      	bx	lr
 80199e2:	bf00      	nop
 80199e4:	ffff0000 	.word	0xffff0000

080199e8 <uxr_reset_output_reliable_stream>:
 80199e8:	8901      	ldrh	r1, [r0, #8]
 80199ea:	b1b1      	cbz	r1, 8019a1a <uxr_reset_output_reliable_stream+0x32>
 80199ec:	f04f 0c00 	mov.w	ip, #0
 80199f0:	4663      	mov	r3, ip
 80199f2:	fbb3 f2f1 	udiv	r2, r3, r1
 80199f6:	fb01 3312 	mls	r3, r1, r2, r3
 80199fa:	b29b      	uxth	r3, r3
 80199fc:	6842      	ldr	r2, [r0, #4]
 80199fe:	fbb2 f2f1 	udiv	r2, r2, r1
 8019a02:	6801      	ldr	r1, [r0, #0]
 8019a04:	fb03 f202 	mul.w	r2, r3, r2
 8019a08:	7b03      	ldrb	r3, [r0, #12]
 8019a0a:	508b      	str	r3, [r1, r2]
 8019a0c:	f10c 0c01 	add.w	ip, ip, #1
 8019a10:	8901      	ldrh	r1, [r0, #8]
 8019a12:	fa1f f38c 	uxth.w	r3, ip
 8019a16:	4299      	cmp	r1, r3
 8019a18:	d8eb      	bhi.n	80199f2 <uxr_reset_output_reliable_stream+0xa>
 8019a1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019a1e:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8019a22:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8019a26:	4904      	ldr	r1, [pc, #16]	@ (8019a38 <uxr_reset_output_reliable_stream+0x50>)
 8019a28:	f8c0 100e 	str.w	r1, [r0, #14]
 8019a2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019a30:	2300      	movs	r3, #0
 8019a32:	8242      	strh	r2, [r0, #18]
 8019a34:	8403      	strh	r3, [r0, #32]
 8019a36:	4770      	bx	lr
 8019a38:	ffff0000 	.word	0xffff0000

08019a3c <uxr_prepare_reliable_buffer_to_write>:
 8019a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a40:	4604      	mov	r4, r0
 8019a42:	b091      	sub	sp, #68	@ 0x44
 8019a44:	8900      	ldrh	r0, [r0, #8]
 8019a46:	89e7      	ldrh	r7, [r4, #14]
 8019a48:	6823      	ldr	r3, [r4, #0]
 8019a4a:	9204      	str	r2, [sp, #16]
 8019a4c:	fbb7 f2f0 	udiv	r2, r7, r0
 8019a50:	fb00 7212 	mls	r2, r0, r2, r7
 8019a54:	b292      	uxth	r2, r2
 8019a56:	6865      	ldr	r5, [r4, #4]
 8019a58:	fbb5 f5f0 	udiv	r5, r5, r0
 8019a5c:	fb05 3202 	mla	r2, r5, r2, r3
 8019a60:	3204      	adds	r2, #4
 8019a62:	f852 ac04 	ldr.w	sl, [r2, #-4]
 8019a66:	f894 b00c 	ldrb.w	fp, [r4, #12]
 8019a6a:	9203      	str	r2, [sp, #12]
 8019a6c:	4688      	mov	r8, r1
 8019a6e:	f1a5 0904 	sub.w	r9, r5, #4
 8019a72:	2800      	cmp	r0, #0
 8019a74:	f000 8143 	beq.w	8019cfe <uxr_prepare_reliable_buffer_to_write+0x2c2>
 8019a78:	2100      	movs	r1, #0
 8019a7a:	460e      	mov	r6, r1
 8019a7c:	b28a      	uxth	r2, r1
 8019a7e:	fbb2 fcf0 	udiv	ip, r2, r0
 8019a82:	fb00 221c 	mls	r2, r0, ip, r2
 8019a86:	b292      	uxth	r2, r2
 8019a88:	fb05 f202 	mul.w	r2, r5, r2
 8019a8c:	3101      	adds	r1, #1
 8019a8e:	589a      	ldr	r2, [r3, r2]
 8019a90:	455a      	cmp	r2, fp
 8019a92:	bf04      	itt	eq
 8019a94:	3601      	addeq	r6, #1
 8019a96:	b2b6      	uxtheq	r6, r6
 8019a98:	4281      	cmp	r1, r0
 8019a9a:	d1ef      	bne.n	8019a7c <uxr_prepare_reliable_buffer_to_write+0x40>
 8019a9c:	4650      	mov	r0, sl
 8019a9e:	2104      	movs	r1, #4
 8019aa0:	9605      	str	r6, [sp, #20]
 8019aa2:	f7f3 ff9b 	bl	800d9dc <ucdr_alignment>
 8019aa6:	4482      	add	sl, r0
 8019aa8:	eb0a 0208 	add.w	r2, sl, r8
 8019aac:	454a      	cmp	r2, r9
 8019aae:	f240 80ca 	bls.w	8019c46 <uxr_prepare_reliable_buffer_to_write+0x20a>
 8019ab2:	7b22      	ldrb	r2, [r4, #12]
 8019ab4:	4442      	add	r2, r8
 8019ab6:	454a      	cmp	r2, r9
 8019ab8:	f240 80b2 	bls.w	8019c20 <uxr_prepare_reliable_buffer_to_write+0x1e4>
 8019abc:	f5cb 427f 	rsb	r2, fp, #65280	@ 0xff00
 8019ac0:	32fc      	adds	r2, #252	@ 0xfc
 8019ac2:	fa1f f389 	uxth.w	r3, r9
 8019ac6:	441a      	add	r2, r3
 8019ac8:	b292      	uxth	r2, r2
 8019aca:	fb06 fb02 	mul.w	fp, r6, r2
 8019ace:	45c3      	cmp	fp, r8
 8019ad0:	9205      	str	r2, [sp, #20]
 8019ad2:	9206      	str	r2, [sp, #24]
 8019ad4:	f0c0 80b3 	bcc.w	8019c3e <uxr_prepare_reliable_buffer_to_write+0x202>
 8019ad8:	f10a 0204 	add.w	r2, sl, #4
 8019adc:	454a      	cmp	r2, r9
 8019ade:	f080 80db 	bcs.w	8019c98 <uxr_prepare_reliable_buffer_to_write+0x25c>
 8019ae2:	f1a3 0b04 	sub.w	fp, r3, #4
 8019ae6:	ebab 0b0a 	sub.w	fp, fp, sl
 8019aea:	9b05      	ldr	r3, [sp, #20]
 8019aec:	fa1f fb8b 	uxth.w	fp, fp
 8019af0:	eba8 080b 	sub.w	r8, r8, fp
 8019af4:	fbb8 fcf3 	udiv	ip, r8, r3
 8019af8:	fb03 831c 	mls	r3, r3, ip, r8
 8019afc:	fa1f fc8c 	uxth.w	ip, ip
 8019b00:	2b00      	cmp	r3, #0
 8019b02:	f040 80c1 	bne.w	8019c88 <uxr_prepare_reliable_buffer_to_write+0x24c>
 8019b06:	45b4      	cmp	ip, r6
 8019b08:	f200 8099 	bhi.w	8019c3e <uxr_prepare_reliable_buffer_to_write+0x202>
 8019b0c:	f10d 0820 	add.w	r8, sp, #32
 8019b10:	f1bc 0f00 	cmp.w	ip, #0
 8019b14:	d040      	beq.n	8019b98 <uxr_prepare_reliable_buffer_to_write+0x15c>
 8019b16:	f8cd a01c 	str.w	sl, [sp, #28]
 8019b1a:	2600      	movs	r6, #0
 8019b1c:	f8dd a014 	ldr.w	sl, [sp, #20]
 8019b20:	9505      	str	r5, [sp, #20]
 8019b22:	f10d 0820 	add.w	r8, sp, #32
 8019b26:	4665      	mov	r5, ip
 8019b28:	e000      	b.n	8019b2c <uxr_prepare_reliable_buffer_to_write+0xf0>
 8019b2a:	46d3      	mov	fp, sl
 8019b2c:	8921      	ldrh	r1, [r4, #8]
 8019b2e:	fbb7 f2f1 	udiv	r2, r7, r1
 8019b32:	fb01 7212 	mls	r2, r1, r2, r7
 8019b36:	b292      	uxth	r2, r2
 8019b38:	6863      	ldr	r3, [r4, #4]
 8019b3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8019b3e:	6821      	ldr	r1, [r4, #0]
 8019b40:	fb02 f303 	mul.w	r3, r2, r3
 8019b44:	3304      	adds	r3, #4
 8019b46:	4419      	add	r1, r3
 8019b48:	4640      	mov	r0, r8
 8019b4a:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8019b4e:	9200      	str	r2, [sp, #0]
 8019b50:	2300      	movs	r3, #0
 8019b52:	464a      	mov	r2, r9
 8019b54:	f7f3 ff2c 	bl	800d9b0 <ucdr_init_buffer_origin_offset>
 8019b58:	465a      	mov	r2, fp
 8019b5a:	2300      	movs	r3, #0
 8019b5c:	210d      	movs	r1, #13
 8019b5e:	4640      	mov	r0, r8
 8019b60:	f7f8 fb00 	bl	8012164 <uxr_buffer_submessage_header>
 8019b64:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019b68:	fbb7 f2fc 	udiv	r2, r7, ip
 8019b6c:	fb0c 7212 	mls	r2, ip, r2, r7
 8019b70:	b292      	uxth	r2, r2
 8019b72:	6863      	ldr	r3, [r4, #4]
 8019b74:	fbb3 f3fc 	udiv	r3, r3, ip
 8019b78:	fb02 f303 	mul.w	r3, r2, r3
 8019b7c:	6822      	ldr	r2, [r4, #0]
 8019b7e:	4638      	mov	r0, r7
 8019b80:	f842 9003 	str.w	r9, [r2, r3]
 8019b84:	2101      	movs	r1, #1
 8019b86:	f000 faf5 	bl	801a174 <uxr_seq_num_add>
 8019b8a:	3601      	adds	r6, #1
 8019b8c:	42ae      	cmp	r6, r5
 8019b8e:	4607      	mov	r7, r0
 8019b90:	d1cb      	bne.n	8019b2a <uxr_prepare_reliable_buffer_to_write+0xee>
 8019b92:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8019b96:	9d05      	ldr	r5, [sp, #20]
 8019b98:	8920      	ldrh	r0, [r4, #8]
 8019b9a:	fbb7 f1f0 	udiv	r1, r7, r0
 8019b9e:	fb00 7111 	mls	r1, r0, r1, r7
 8019ba2:	b289      	uxth	r1, r1
 8019ba4:	6863      	ldr	r3, [r4, #4]
 8019ba6:	fbb3 f3f0 	udiv	r3, r3, r0
 8019baa:	fb01 f303 	mul.w	r3, r1, r3
 8019bae:	6821      	ldr	r1, [r4, #0]
 8019bb0:	3304      	adds	r3, #4
 8019bb2:	4419      	add	r1, r3
 8019bb4:	464a      	mov	r2, r9
 8019bb6:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8019bba:	9000      	str	r0, [sp, #0]
 8019bbc:	2300      	movs	r3, #0
 8019bbe:	4640      	mov	r0, r8
 8019bc0:	f7f3 fef6 	bl	800d9b0 <ucdr_init_buffer_origin_offset>
 8019bc4:	4640      	mov	r0, r8
 8019bc6:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8019bca:	2302      	movs	r3, #2
 8019bcc:	fa1f f288 	uxth.w	r2, r8
 8019bd0:	210d      	movs	r1, #13
 8019bd2:	f7f8 fac7 	bl	8012164 <uxr_buffer_submessage_header>
 8019bd6:	8926      	ldrh	r6, [r4, #8]
 8019bd8:	9b03      	ldr	r3, [sp, #12]
 8019bda:	7b20      	ldrb	r0, [r4, #12]
 8019bdc:	f1a5 0208 	sub.w	r2, r5, #8
 8019be0:	f10a 0104 	add.w	r1, sl, #4
 8019be4:	fbb7 f5f6 	udiv	r5, r7, r6
 8019be8:	fb06 7515 	mls	r5, r6, r5, r7
 8019bec:	440b      	add	r3, r1
 8019bee:	b2ad      	uxth	r5, r5
 8019bf0:	4619      	mov	r1, r3
 8019bf2:	3004      	adds	r0, #4
 8019bf4:	6863      	ldr	r3, [r4, #4]
 8019bf6:	fbb3 f3f6 	udiv	r3, r3, r6
 8019bfa:	fb05 f303 	mul.w	r3, r5, r3
 8019bfe:	6825      	ldr	r5, [r4, #0]
 8019c00:	4440      	add	r0, r8
 8019c02:	50e8      	str	r0, [r5, r3]
 8019c04:	9d04      	ldr	r5, [sp, #16]
 8019c06:	eba2 020a 	sub.w	r2, r2, sl
 8019c0a:	4628      	mov	r0, r5
 8019c0c:	f7f3 fee2 	bl	800d9d4 <ucdr_init_buffer>
 8019c10:	493c      	ldr	r1, [pc, #240]	@ (8019d04 <uxr_prepare_reliable_buffer_to_write+0x2c8>)
 8019c12:	4622      	mov	r2, r4
 8019c14:	4628      	mov	r0, r5
 8019c16:	f7f3 feb1 	bl	800d97c <ucdr_set_on_full_buffer_callback>
 8019c1a:	81e7      	strh	r7, [r4, #14]
 8019c1c:	2001      	movs	r0, #1
 8019c1e:	e00f      	b.n	8019c40 <uxr_prepare_reliable_buffer_to_write+0x204>
 8019c20:	2101      	movs	r1, #1
 8019c22:	89e0      	ldrh	r0, [r4, #14]
 8019c24:	f000 faa6 	bl	801a174 <uxr_seq_num_add>
 8019c28:	8921      	ldrh	r1, [r4, #8]
 8019c2a:	4605      	mov	r5, r0
 8019c2c:	8a60      	ldrh	r0, [r4, #18]
 8019c2e:	f000 faa1 	bl	801a174 <uxr_seq_num_add>
 8019c32:	4601      	mov	r1, r0
 8019c34:	4628      	mov	r0, r5
 8019c36:	f000 faa5 	bl	801a184 <uxr_seq_num_cmp>
 8019c3a:	2800      	cmp	r0, #0
 8019c3c:	dd45      	ble.n	8019cca <uxr_prepare_reliable_buffer_to_write+0x28e>
 8019c3e:	2000      	movs	r0, #0
 8019c40:	b011      	add	sp, #68	@ 0x44
 8019c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019c46:	8921      	ldrh	r1, [r4, #8]
 8019c48:	8a60      	ldrh	r0, [r4, #18]
 8019c4a:	9205      	str	r2, [sp, #20]
 8019c4c:	f000 fa92 	bl	801a174 <uxr_seq_num_add>
 8019c50:	4601      	mov	r1, r0
 8019c52:	4638      	mov	r0, r7
 8019c54:	f000 fa96 	bl	801a184 <uxr_seq_num_cmp>
 8019c58:	2800      	cmp	r0, #0
 8019c5a:	9a05      	ldr	r2, [sp, #20]
 8019c5c:	dcef      	bgt.n	8019c3e <uxr_prepare_reliable_buffer_to_write+0x202>
 8019c5e:	8926      	ldrh	r6, [r4, #8]
 8019c60:	fbb7 f5f6 	udiv	r5, r7, r6
 8019c64:	fb06 7515 	mls	r5, r6, r5, r7
 8019c68:	b2ad      	uxth	r5, r5
 8019c6a:	6863      	ldr	r3, [r4, #4]
 8019c6c:	6824      	ldr	r4, [r4, #0]
 8019c6e:	fbb3 f3f6 	udiv	r3, r3, r6
 8019c72:	fb05 f303 	mul.w	r3, r5, r3
 8019c76:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 8019c7a:	50e2      	str	r2, [r4, r3]
 8019c7c:	2300      	movs	r3, #0
 8019c7e:	f8cd a000 	str.w	sl, [sp]
 8019c82:	f7f3 fe95 	bl	800d9b0 <ucdr_init_buffer_origin_offset>
 8019c86:	e7c9      	b.n	8019c1c <uxr_prepare_reliable_buffer_to_write+0x1e0>
 8019c88:	f10c 0c01 	add.w	ip, ip, #1
 8019c8c:	fa1f fc8c 	uxth.w	ip, ip
 8019c90:	45b4      	cmp	ip, r6
 8019c92:	9306      	str	r3, [sp, #24]
 8019c94:	d8d3      	bhi.n	8019c3e <uxr_prepare_reliable_buffer_to_write+0x202>
 8019c96:	e739      	b.n	8019b0c <uxr_prepare_reliable_buffer_to_write+0xd0>
 8019c98:	4638      	mov	r0, r7
 8019c9a:	2101      	movs	r1, #1
 8019c9c:	9307      	str	r3, [sp, #28]
 8019c9e:	f000 fa69 	bl	801a174 <uxr_seq_num_add>
 8019ca2:	8921      	ldrh	r1, [r4, #8]
 8019ca4:	6862      	ldr	r2, [r4, #4]
 8019ca6:	4607      	mov	r7, r0
 8019ca8:	fbb0 f0f1 	udiv	r0, r0, r1
 8019cac:	fb01 7010 	mls	r0, r1, r0, r7
 8019cb0:	b280      	uxth	r0, r0
 8019cb2:	fbb2 f1f1 	udiv	r1, r2, r1
 8019cb6:	6822      	ldr	r2, [r4, #0]
 8019cb8:	fb00 f101 	mul.w	r1, r0, r1
 8019cbc:	3104      	adds	r1, #4
 8019cbe:	1853      	adds	r3, r2, r1
 8019cc0:	9303      	str	r3, [sp, #12]
 8019cc2:	f853 ac04 	ldr.w	sl, [r3, #-4]
 8019cc6:	9b07      	ldr	r3, [sp, #28]
 8019cc8:	e70b      	b.n	8019ae2 <uxr_prepare_reliable_buffer_to_write+0xa6>
 8019cca:	8921      	ldrh	r1, [r4, #8]
 8019ccc:	fbb5 f2f1 	udiv	r2, r5, r1
 8019cd0:	fb01 5212 	mls	r2, r1, r2, r5
 8019cd4:	b292      	uxth	r2, r2
 8019cd6:	6863      	ldr	r3, [r4, #4]
 8019cd8:	fbb3 f3f1 	udiv	r3, r3, r1
 8019cdc:	6821      	ldr	r1, [r4, #0]
 8019cde:	9804      	ldr	r0, [sp, #16]
 8019ce0:	fb02 f303 	mul.w	r3, r2, r3
 8019ce4:	3304      	adds	r3, #4
 8019ce6:	7b22      	ldrb	r2, [r4, #12]
 8019ce8:	4419      	add	r1, r3
 8019cea:	4442      	add	r2, r8
 8019cec:	f841 2c04 	str.w	r2, [r1, #-4]
 8019cf0:	7b23      	ldrb	r3, [r4, #12]
 8019cf2:	9300      	str	r3, [sp, #0]
 8019cf4:	2300      	movs	r3, #0
 8019cf6:	f7f3 fe5b 	bl	800d9b0 <ucdr_init_buffer_origin_offset>
 8019cfa:	81e5      	strh	r5, [r4, #14]
 8019cfc:	e78e      	b.n	8019c1c <uxr_prepare_reliable_buffer_to_write+0x1e0>
 8019cfe:	4606      	mov	r6, r0
 8019d00:	e6cc      	b.n	8019a9c <uxr_prepare_reliable_buffer_to_write+0x60>
 8019d02:	bf00      	nop
 8019d04:	08019921 	.word	0x08019921

08019d08 <uxr_prepare_next_reliable_buffer_to_send>:
 8019d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019d0a:	4604      	mov	r4, r0
 8019d0c:	460f      	mov	r7, r1
 8019d0e:	8a00      	ldrh	r0, [r0, #16]
 8019d10:	2101      	movs	r1, #1
 8019d12:	4615      	mov	r5, r2
 8019d14:	461e      	mov	r6, r3
 8019d16:	f000 fa2d 	bl	801a174 <uxr_seq_num_add>
 8019d1a:	8030      	strh	r0, [r6, #0]
 8019d1c:	8922      	ldrh	r2, [r4, #8]
 8019d1e:	fbb0 f3f2 	udiv	r3, r0, r2
 8019d22:	fb02 0c13 	mls	ip, r2, r3, r0
 8019d26:	fa1f fc8c 	uxth.w	ip, ip
 8019d2a:	6863      	ldr	r3, [r4, #4]
 8019d2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8019d30:	fb0c fc03 	mul.w	ip, ip, r3
 8019d34:	6823      	ldr	r3, [r4, #0]
 8019d36:	89e1      	ldrh	r1, [r4, #14]
 8019d38:	f10c 0c04 	add.w	ip, ip, #4
 8019d3c:	4463      	add	r3, ip
 8019d3e:	603b      	str	r3, [r7, #0]
 8019d40:	6823      	ldr	r3, [r4, #0]
 8019d42:	4463      	add	r3, ip
 8019d44:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8019d48:	602b      	str	r3, [r5, #0]
 8019d4a:	f000 fa1b 	bl	801a184 <uxr_seq_num_cmp>
 8019d4e:	2800      	cmp	r0, #0
 8019d50:	dd01      	ble.n	8019d56 <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 8019d52:	2000      	movs	r0, #0
 8019d54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019d56:	7b23      	ldrb	r3, [r4, #12]
 8019d58:	682a      	ldr	r2, [r5, #0]
 8019d5a:	429a      	cmp	r2, r3
 8019d5c:	d9f9      	bls.n	8019d52 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8019d5e:	8a61      	ldrh	r1, [r4, #18]
 8019d60:	8a20      	ldrh	r0, [r4, #16]
 8019d62:	f000 fa0b 	bl	801a17c <uxr_seq_num_sub>
 8019d66:	8923      	ldrh	r3, [r4, #8]
 8019d68:	4283      	cmp	r3, r0
 8019d6a:	d0f2      	beq.n	8019d52 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8019d6c:	8830      	ldrh	r0, [r6, #0]
 8019d6e:	89e3      	ldrh	r3, [r4, #14]
 8019d70:	8220      	strh	r0, [r4, #16]
 8019d72:	4298      	cmp	r0, r3
 8019d74:	d001      	beq.n	8019d7a <uxr_prepare_next_reliable_buffer_to_send+0x72>
 8019d76:	2001      	movs	r0, #1
 8019d78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019d7a:	2101      	movs	r1, #1
 8019d7c:	f000 f9fa 	bl	801a174 <uxr_seq_num_add>
 8019d80:	81e0      	strh	r0, [r4, #14]
 8019d82:	e7f8      	b.n	8019d76 <uxr_prepare_next_reliable_buffer_to_send+0x6e>

08019d84 <uxr_update_output_stream_heartbeat_timestamp>:
 8019d84:	b570      	push	{r4, r5, r6, lr}
 8019d86:	8a01      	ldrh	r1, [r0, #16]
 8019d88:	4604      	mov	r4, r0
 8019d8a:	8a40      	ldrh	r0, [r0, #18]
 8019d8c:	4615      	mov	r5, r2
 8019d8e:	461e      	mov	r6, r3
 8019d90:	f000 f9f8 	bl	801a184 <uxr_seq_num_cmp>
 8019d94:	2800      	cmp	r0, #0
 8019d96:	db07      	blt.n	8019da8 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 8019d98:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8019d9c:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8019da0:	e9c4 5606 	strd	r5, r6, [r4, #24]
 8019da4:	2000      	movs	r0, #0
 8019da6:	bd70      	pop	{r4, r5, r6, pc}
 8019da8:	f894 3020 	ldrb.w	r3, [r4, #32]
 8019dac:	b953      	cbnz	r3, 8019dc4 <uxr_update_output_stream_heartbeat_timestamp+0x40>
 8019dae:	2301      	movs	r3, #1
 8019db0:	f884 3020 	strb.w	r3, [r4, #32]
 8019db4:	3564      	adds	r5, #100	@ 0x64
 8019db6:	f04f 0000 	mov.w	r0, #0
 8019dba:	f146 0600 	adc.w	r6, r6, #0
 8019dbe:	e9c4 5606 	strd	r5, r6, [r4, #24]
 8019dc2:	bd70      	pop	{r4, r5, r6, pc}
 8019dc4:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8019dc8:	428d      	cmp	r5, r1
 8019dca:	eb76 0202 	sbcs.w	r2, r6, r2
 8019dce:	dbf1      	blt.n	8019db4 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 8019dd0:	3301      	adds	r3, #1
 8019dd2:	3564      	adds	r5, #100	@ 0x64
 8019dd4:	f884 3020 	strb.w	r3, [r4, #32]
 8019dd8:	f04f 0001 	mov.w	r0, #1
 8019ddc:	f146 0600 	adc.w	r6, r6, #0
 8019de0:	e7ed      	b.n	8019dbe <uxr_update_output_stream_heartbeat_timestamp+0x3a>
 8019de2:	bf00      	nop

08019de4 <uxr_begin_output_nack_buffer_it>:
 8019de4:	8a40      	ldrh	r0, [r0, #18]
 8019de6:	4770      	bx	lr

08019de8 <uxr_next_reliable_nack_buffer_to_send>:
 8019de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019dec:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 8019df0:	f1b8 0f00 	cmp.w	r8, #0
 8019df4:	d104      	bne.n	8019e00 <uxr_next_reliable_nack_buffer_to_send+0x18>
 8019df6:	f04f 0800 	mov.w	r8, #0
 8019dfa:	4640      	mov	r0, r8
 8019dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019e00:	4604      	mov	r4, r0
 8019e02:	460e      	mov	r6, r1
 8019e04:	8818      	ldrh	r0, [r3, #0]
 8019e06:	4617      	mov	r7, r2
 8019e08:	461d      	mov	r5, r3
 8019e0a:	e019      	b.n	8019e40 <uxr_next_reliable_nack_buffer_to_send+0x58>
 8019e0c:	8921      	ldrh	r1, [r4, #8]
 8019e0e:	8828      	ldrh	r0, [r5, #0]
 8019e10:	fbb0 fcf1 	udiv	ip, r0, r1
 8019e14:	e9d4 3200 	ldrd	r3, r2, [r4]
 8019e18:	fb01 0c1c 	mls	ip, r1, ip, r0
 8019e1c:	fa1f fc8c 	uxth.w	ip, ip
 8019e20:	fbb2 f2f1 	udiv	r2, r2, r1
 8019e24:	fb02 fc0c 	mul.w	ip, r2, ip
 8019e28:	f10c 0c04 	add.w	ip, ip, #4
 8019e2c:	4463      	add	r3, ip
 8019e2e:	6033      	str	r3, [r6, #0]
 8019e30:	6823      	ldr	r3, [r4, #0]
 8019e32:	4463      	add	r3, ip
 8019e34:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8019e38:	603b      	str	r3, [r7, #0]
 8019e3a:	7b22      	ldrb	r2, [r4, #12]
 8019e3c:	429a      	cmp	r2, r3
 8019e3e:	d1dc      	bne.n	8019dfa <uxr_next_reliable_nack_buffer_to_send+0x12>
 8019e40:	2101      	movs	r1, #1
 8019e42:	f000 f997 	bl	801a174 <uxr_seq_num_add>
 8019e46:	8028      	strh	r0, [r5, #0]
 8019e48:	8a21      	ldrh	r1, [r4, #16]
 8019e4a:	f000 f99b 	bl	801a184 <uxr_seq_num_cmp>
 8019e4e:	2800      	cmp	r0, #0
 8019e50:	dddc      	ble.n	8019e0c <uxr_next_reliable_nack_buffer_to_send+0x24>
 8019e52:	2300      	movs	r3, #0
 8019e54:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
 8019e58:	e7cd      	b.n	8019df6 <uxr_next_reliable_nack_buffer_to_send+0xe>
 8019e5a:	bf00      	nop

08019e5c <uxr_process_acknack>:
 8019e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019e5e:	4604      	mov	r4, r0
 8019e60:	460e      	mov	r6, r1
 8019e62:	4610      	mov	r0, r2
 8019e64:	2101      	movs	r1, #1
 8019e66:	f000 f989 	bl	801a17c <uxr_seq_num_sub>
 8019e6a:	8a61      	ldrh	r1, [r4, #18]
 8019e6c:	f000 f986 	bl	801a17c <uxr_seq_num_sub>
 8019e70:	b1c0      	cbz	r0, 8019ea4 <uxr_process_acknack+0x48>
 8019e72:	4605      	mov	r5, r0
 8019e74:	2700      	movs	r7, #0
 8019e76:	2101      	movs	r1, #1
 8019e78:	8a60      	ldrh	r0, [r4, #18]
 8019e7a:	f000 f97b 	bl	801a174 <uxr_seq_num_add>
 8019e7e:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019e82:	fbb0 f1fc 	udiv	r1, r0, ip
 8019e86:	e9d4 2300 	ldrd	r2, r3, [r4]
 8019e8a:	fb0c 0111 	mls	r1, ip, r1, r0
 8019e8e:	b289      	uxth	r1, r1
 8019e90:	3701      	adds	r7, #1
 8019e92:	fbb3 f3fc 	udiv	r3, r3, ip
 8019e96:	fb01 f303 	mul.w	r3, r1, r3
 8019e9a:	42bd      	cmp	r5, r7
 8019e9c:	7b21      	ldrb	r1, [r4, #12]
 8019e9e:	8260      	strh	r0, [r4, #18]
 8019ea0:	50d1      	str	r1, [r2, r3]
 8019ea2:	d1e8      	bne.n	8019e76 <uxr_process_acknack+0x1a>
 8019ea4:	3e00      	subs	r6, #0
 8019ea6:	f04f 0300 	mov.w	r3, #0
 8019eaa:	bf18      	it	ne
 8019eac:	2601      	movne	r6, #1
 8019eae:	f884 3020 	strb.w	r3, [r4, #32]
 8019eb2:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 8019eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08019eb8 <uxr_is_output_up_to_date>:
 8019eb8:	8a01      	ldrh	r1, [r0, #16]
 8019eba:	8a40      	ldrh	r0, [r0, #18]
 8019ebc:	b508      	push	{r3, lr}
 8019ebe:	f000 f961 	bl	801a184 <uxr_seq_num_cmp>
 8019ec2:	fab0 f080 	clz	r0, r0
 8019ec6:	0940      	lsrs	r0, r0, #5
 8019ec8:	bd08      	pop	{r3, pc}
 8019eca:	bf00      	nop

08019ecc <get_available_free_slots>:
 8019ecc:	8901      	ldrh	r1, [r0, #8]
 8019ece:	b1c1      	cbz	r1, 8019f02 <get_available_free_slots+0x36>
 8019ed0:	b530      	push	{r4, r5, lr}
 8019ed2:	2200      	movs	r2, #0
 8019ed4:	6843      	ldr	r3, [r0, #4]
 8019ed6:	6805      	ldr	r5, [r0, #0]
 8019ed8:	7b04      	ldrb	r4, [r0, #12]
 8019eda:	fbb3 fef1 	udiv	lr, r3, r1
 8019ede:	4610      	mov	r0, r2
 8019ee0:	b293      	uxth	r3, r2
 8019ee2:	fbb3 fcf1 	udiv	ip, r3, r1
 8019ee6:	fb01 331c 	mls	r3, r1, ip, r3
 8019eea:	b29b      	uxth	r3, r3
 8019eec:	fb0e f303 	mul.w	r3, lr, r3
 8019ef0:	3201      	adds	r2, #1
 8019ef2:	58eb      	ldr	r3, [r5, r3]
 8019ef4:	429c      	cmp	r4, r3
 8019ef6:	bf04      	itt	eq
 8019ef8:	3001      	addeq	r0, #1
 8019efa:	b280      	uxtheq	r0, r0
 8019efc:	4291      	cmp	r1, r2
 8019efe:	d1ef      	bne.n	8019ee0 <get_available_free_slots+0x14>
 8019f00:	bd30      	pop	{r4, r5, pc}
 8019f02:	4608      	mov	r0, r1
 8019f04:	4770      	bx	lr
 8019f06:	bf00      	nop

08019f08 <uxr_buffer_request_data>:
 8019f08:	b530      	push	{r4, r5, lr}
 8019f0a:	b095      	sub	sp, #84	@ 0x54
 8019f0c:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8019f10:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 8019f12:	f88d 301c 	strb.w	r3, [sp, #28]
 8019f16:	2200      	movs	r2, #0
 8019f18:	2d00      	cmp	r5, #0
 8019f1a:	bf14      	ite	ne
 8019f1c:	2101      	movne	r1, #1
 8019f1e:	4611      	moveq	r1, r2
 8019f20:	4604      	mov	r4, r0
 8019f22:	f88d 201d 	strb.w	r2, [sp, #29]
 8019f26:	f88d 201e 	strb.w	r2, [sp, #30]
 8019f2a:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 8019f2e:	d021      	beq.n	8019f74 <uxr_buffer_request_data+0x6c>
 8019f30:	682a      	ldr	r2, [r5, #0]
 8019f32:	686b      	ldr	r3, [r5, #4]
 8019f34:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 8019f38:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8019f3c:	2210      	movs	r2, #16
 8019f3e:	2308      	movs	r3, #8
 8019f40:	2100      	movs	r1, #0
 8019f42:	e9cd 3100 	strd	r3, r1, [sp]
 8019f46:	4620      	mov	r0, r4
 8019f48:	9905      	ldr	r1, [sp, #20]
 8019f4a:	ab0c      	add	r3, sp, #48	@ 0x30
 8019f4c:	f7f7 fe86 	bl	8011c5c <uxr_prepare_stream_to_write_submessage>
 8019f50:	b918      	cbnz	r0, 8019f5a <uxr_buffer_request_data+0x52>
 8019f52:	4604      	mov	r4, r0
 8019f54:	4620      	mov	r0, r4
 8019f56:	b015      	add	sp, #84	@ 0x54
 8019f58:	bd30      	pop	{r4, r5, pc}
 8019f5a:	9904      	ldr	r1, [sp, #16]
 8019f5c:	aa06      	add	r2, sp, #24
 8019f5e:	4620      	mov	r0, r4
 8019f60:	f7f7 ffb6 	bl	8011ed0 <uxr_init_base_object_request>
 8019f64:	a906      	add	r1, sp, #24
 8019f66:	4604      	mov	r4, r0
 8019f68:	a80c      	add	r0, sp, #48	@ 0x30
 8019f6a:	f7f9 fa6d 	bl	8013448 <uxr_serialize_READ_DATA_Payload>
 8019f6e:	4620      	mov	r0, r4
 8019f70:	b015      	add	sp, #84	@ 0x54
 8019f72:	bd30      	pop	{r4, r5, pc}
 8019f74:	2208      	movs	r2, #8
 8019f76:	e7e2      	b.n	8019f3e <uxr_buffer_request_data+0x36>

08019f78 <uxr_buffer_cancel_data>:
 8019f78:	b510      	push	{r4, lr}
 8019f7a:	b094      	sub	sp, #80	@ 0x50
 8019f7c:	2300      	movs	r3, #0
 8019f7e:	9301      	str	r3, [sp, #4]
 8019f80:	9205      	str	r2, [sp, #20]
 8019f82:	f8ad 301c 	strh.w	r3, [sp, #28]
 8019f86:	2201      	movs	r2, #1
 8019f88:	f88d 301e 	strb.w	r3, [sp, #30]
 8019f8c:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 8019f90:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8019f94:	2308      	movs	r3, #8
 8019f96:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 8019f9a:	9300      	str	r3, [sp, #0]
 8019f9c:	2210      	movs	r2, #16
 8019f9e:	ab0c      	add	r3, sp, #48	@ 0x30
 8019fa0:	4604      	mov	r4, r0
 8019fa2:	f7f7 fe5b 	bl	8011c5c <uxr_prepare_stream_to_write_submessage>
 8019fa6:	b918      	cbnz	r0, 8019fb0 <uxr_buffer_cancel_data+0x38>
 8019fa8:	4604      	mov	r4, r0
 8019faa:	4620      	mov	r0, r4
 8019fac:	b014      	add	sp, #80	@ 0x50
 8019fae:	bd10      	pop	{r4, pc}
 8019fb0:	9905      	ldr	r1, [sp, #20]
 8019fb2:	aa06      	add	r2, sp, #24
 8019fb4:	4620      	mov	r0, r4
 8019fb6:	f7f7 ff8b 	bl	8011ed0 <uxr_init_base_object_request>
 8019fba:	a906      	add	r1, sp, #24
 8019fbc:	4604      	mov	r4, r0
 8019fbe:	a80c      	add	r0, sp, #48	@ 0x30
 8019fc0:	f7f9 fa42 	bl	8013448 <uxr_serialize_READ_DATA_Payload>
 8019fc4:	4620      	mov	r0, r4
 8019fc6:	b014      	add	sp, #80	@ 0x50
 8019fc8:	bd10      	pop	{r4, pc}
 8019fca:	bf00      	nop

08019fcc <read_submessage_format>:
 8019fcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019fd0:	b095      	sub	sp, #84	@ 0x54
 8019fd2:	f8bd 7078 	ldrh.w	r7, [sp, #120]	@ 0x78
 8019fd6:	b113      	cbz	r3, 8019fde <read_submessage_format+0x12>
 8019fd8:	b015      	add	sp, #84	@ 0x54
 8019fda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019fde:	460c      	mov	r4, r1
 8019fe0:	4616      	mov	r6, r2
 8019fe2:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8019fe6:	461d      	mov	r5, r3
 8019fe8:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8019fea:	9304      	str	r3, [sp, #16]
 8019fec:	1a52      	subs	r2, r2, r1
 8019fee:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8019ff0:	9305      	str	r3, [sp, #20]
 8019ff2:	4680      	mov	r8, r0
 8019ff4:	a80c      	add	r0, sp, #48	@ 0x30
 8019ff6:	f89d 9076 	ldrb.w	r9, [sp, #118]	@ 0x76
 8019ffa:	f7f3 fceb 	bl	800d9d4 <ucdr_init_buffer>
 8019ffe:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a002:	a80c      	add	r0, sp, #48	@ 0x30
 801a004:	f7f3 fcba 	bl	800d97c <ucdr_set_on_full_buffer_callback>
 801a008:	69e3      	ldr	r3, [r4, #28]
 801a00a:	b35b      	cbz	r3, 801a064 <read_submessage_format+0x98>
 801a00c:	f1b9 0f07 	cmp.w	r9, #7
 801a010:	751d      	strb	r5, [r3, #20]
 801a012:	d043      	beq.n	801a09c <read_submessage_format+0xd0>
 801a014:	f1b9 0f08 	cmp.w	r9, #8
 801a018:	d032      	beq.n	801a080 <read_submessage_format+0xb4>
 801a01a:	f1b9 0f06 	cmp.w	r9, #6
 801a01e:	d008      	beq.n	801a032 <read_submessage_format+0x66>
 801a020:	2201      	movs	r2, #1
 801a022:	751a      	strb	r2, [r3, #20]
 801a024:	4631      	mov	r1, r6
 801a026:	4620      	mov	r0, r4
 801a028:	f7f3 fd24 	bl	800da74 <ucdr_advance_buffer>
 801a02c:	b015      	add	sp, #84	@ 0x54
 801a02e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a032:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 801a036:	2d00      	cmp	r5, #0
 801a038:	d0f2      	beq.n	801a020 <read_submessage_format+0x54>
 801a03a:	ab0c      	add	r3, sp, #48	@ 0x30
 801a03c:	e9cd 3600 	strd	r3, r6, [sp]
 801a040:	2306      	movs	r3, #6
 801a042:	f88d 3016 	strb.w	r3, [sp, #22]
 801a046:	f8d8 308c 	ldr.w	r3, [r8, #140]	@ 0x8c
 801a04a:	9302      	str	r3, [sp, #8]
 801a04c:	463a      	mov	r2, r7
 801a04e:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 801a052:	4640      	mov	r0, r8
 801a054:	47a8      	blx	r5
 801a056:	69e3      	ldr	r3, [r4, #28]
 801a058:	2201      	movs	r2, #1
 801a05a:	f888 20b4 	strb.w	r2, [r8, #180]	@ 0xb4
 801a05e:	2b00      	cmp	r3, #0
 801a060:	d1de      	bne.n	801a020 <read_submessage_format+0x54>
 801a062:	e7df      	b.n	801a024 <read_submessage_format+0x58>
 801a064:	f1b9 0f07 	cmp.w	r9, #7
 801a068:	d032      	beq.n	801a0d0 <read_submessage_format+0x104>
 801a06a:	f1b9 0f08 	cmp.w	r9, #8
 801a06e:	d02a      	beq.n	801a0c6 <read_submessage_format+0xfa>
 801a070:	f1b9 0f06 	cmp.w	r9, #6
 801a074:	d1d6      	bne.n	801a024 <read_submessage_format+0x58>
 801a076:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 801a07a:	2d00      	cmp	r5, #0
 801a07c:	d1dd      	bne.n	801a03a <read_submessage_format+0x6e>
 801a07e:	e7d1      	b.n	801a024 <read_submessage_format+0x58>
 801a080:	f8d8 20a4 	ldr.w	r2, [r8, #164]	@ 0xa4
 801a084:	2a00      	cmp	r2, #0
 801a086:	d0cb      	beq.n	801a020 <read_submessage_format+0x54>
 801a088:	a906      	add	r1, sp, #24
 801a08a:	a80c      	add	r0, sp, #48	@ 0x30
 801a08c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801a08e:	f7f9 faaf 	bl	80135f0 <uxr_deserialize_SampleIdentity>
 801a092:	bb28      	cbnz	r0, 801a0e0 <read_submessage_format+0x114>
 801a094:	69e3      	ldr	r3, [r4, #28]
 801a096:	2b00      	cmp	r3, #0
 801a098:	d1c2      	bne.n	801a020 <read_submessage_format+0x54>
 801a09a:	e7c3      	b.n	801a024 <read_submessage_format+0x58>
 801a09c:	f8d8 20ac 	ldr.w	r2, [r8, #172]	@ 0xac
 801a0a0:	b16a      	cbz	r2, 801a0be <read_submessage_format+0xf2>
 801a0a2:	a906      	add	r1, sp, #24
 801a0a4:	a80c      	add	r0, sp, #48	@ 0x30
 801a0a6:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801a0a8:	f7f8 ff82 	bl	8012fb0 <uxr_deserialize_BaseObjectRequest>
 801a0ac:	2800      	cmp	r0, #0
 801a0ae:	d13a      	bne.n	801a126 <read_submessage_format+0x15a>
 801a0b0:	68a2      	ldr	r2, [r4, #8]
 801a0b2:	69e3      	ldr	r3, [r4, #28]
 801a0b4:	4432      	add	r2, r6
 801a0b6:	60a2      	str	r2, [r4, #8]
 801a0b8:	2b00      	cmp	r3, #0
 801a0ba:	d1b1      	bne.n	801a020 <read_submessage_format+0x54>
 801a0bc:	e7b2      	b.n	801a024 <read_submessage_format+0x58>
 801a0be:	68a2      	ldr	r2, [r4, #8]
 801a0c0:	4432      	add	r2, r6
 801a0c2:	60a2      	str	r2, [r4, #8]
 801a0c4:	e7ac      	b.n	801a020 <read_submessage_format+0x54>
 801a0c6:	f8d8 30a4 	ldr.w	r3, [r8, #164]	@ 0xa4
 801a0ca:	2b00      	cmp	r3, #0
 801a0cc:	d1dc      	bne.n	801a088 <read_submessage_format+0xbc>
 801a0ce:	e7a9      	b.n	801a024 <read_submessage_format+0x58>
 801a0d0:	f8d8 30ac 	ldr.w	r3, [r8, #172]	@ 0xac
 801a0d4:	2b00      	cmp	r3, #0
 801a0d6:	d1e4      	bne.n	801a0a2 <read_submessage_format+0xd6>
 801a0d8:	68a3      	ldr	r3, [r4, #8]
 801a0da:	4433      	add	r3, r6
 801a0dc:	60a3      	str	r3, [r4, #8]
 801a0de:	e7a1      	b.n	801a024 <read_submessage_format+0x58>
 801a0e0:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801a0e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a0e6:	1a52      	subs	r2, r2, r1
 801a0e8:	1aed      	subs	r5, r5, r3
 801a0ea:	a80c      	add	r0, sp, #48	@ 0x30
 801a0ec:	f7f3 fc72 	bl	800d9d4 <ucdr_init_buffer>
 801a0f0:	4435      	add	r5, r6
 801a0f2:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a0f6:	a80c      	add	r0, sp, #48	@ 0x30
 801a0f8:	f7f3 fc40 	bl	800d97c <ucdr_set_on_full_buffer_callback>
 801a0fc:	b2ad      	uxth	r5, r5
 801a0fe:	ab0c      	add	r3, sp, #48	@ 0x30
 801a100:	9300      	str	r3, [sp, #0]
 801a102:	9501      	str	r5, [sp, #4]
 801a104:	2108      	movs	r1, #8
 801a106:	f88d 1016 	strb.w	r1, [sp, #22]
 801a10a:	f8d8 10a8 	ldr.w	r1, [r8, #168]	@ 0xa8
 801a10e:	9102      	str	r1, [sp, #8]
 801a110:	ab06      	add	r3, sp, #24
 801a112:	f8d8 50a4 	ldr.w	r5, [r8, #164]	@ 0xa4
 801a116:	9905      	ldr	r1, [sp, #20]
 801a118:	463a      	mov	r2, r7
 801a11a:	4640      	mov	r0, r8
 801a11c:	47a8      	blx	r5
 801a11e:	2301      	movs	r3, #1
 801a120:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 801a124:	e7b6      	b.n	801a094 <read_submessage_format+0xc8>
 801a126:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801a12a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a12c:	1a52      	subs	r2, r2, r1
 801a12e:	1aed      	subs	r5, r5, r3
 801a130:	a80c      	add	r0, sp, #48	@ 0x30
 801a132:	f7f3 fc4f 	bl	800d9d4 <ucdr_init_buffer>
 801a136:	4435      	add	r5, r6
 801a138:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a13c:	a80c      	add	r0, sp, #48	@ 0x30
 801a13e:	f7f3 fc1d 	bl	800d97c <ucdr_set_on_full_buffer_callback>
 801a142:	b2ad      	uxth	r5, r5
 801a144:	ab0c      	add	r3, sp, #48	@ 0x30
 801a146:	9300      	str	r3, [sp, #0]
 801a148:	9501      	str	r5, [sp, #4]
 801a14a:	f8bd 3018 	ldrh.w	r3, [sp, #24]
 801a14e:	2107      	movs	r1, #7
 801a150:	f88d 1016 	strb.w	r1, [sp, #22]
 801a154:	f8d8 10b0 	ldr.w	r1, [r8, #176]	@ 0xb0
 801a158:	9102      	str	r1, [sp, #8]
 801a15a:	ba5b      	rev16	r3, r3
 801a15c:	b29b      	uxth	r3, r3
 801a15e:	f8d8 50ac 	ldr.w	r5, [r8, #172]	@ 0xac
 801a162:	9905      	ldr	r1, [sp, #20]
 801a164:	463a      	mov	r2, r7
 801a166:	4640      	mov	r0, r8
 801a168:	47a8      	blx	r5
 801a16a:	2301      	movs	r3, #1
 801a16c:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 801a170:	e79e      	b.n	801a0b0 <read_submessage_format+0xe4>
 801a172:	bf00      	nop

0801a174 <uxr_seq_num_add>:
 801a174:	4408      	add	r0, r1
 801a176:	b280      	uxth	r0, r0
 801a178:	4770      	bx	lr
 801a17a:	bf00      	nop

0801a17c <uxr_seq_num_sub>:
 801a17c:	1a40      	subs	r0, r0, r1
 801a17e:	b280      	uxth	r0, r0
 801a180:	4770      	bx	lr
 801a182:	bf00      	nop

0801a184 <uxr_seq_num_cmp>:
 801a184:	4288      	cmp	r0, r1
 801a186:	d010      	beq.n	801a1aa <uxr_seq_num_cmp+0x26>
 801a188:	d207      	bcs.n	801a19a <uxr_seq_num_cmp+0x16>
 801a18a:	1a09      	subs	r1, r1, r0
 801a18c:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 801a190:	bfb4      	ite	lt
 801a192:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 801a196:	2001      	movge	r0, #1
 801a198:	4770      	bx	lr
 801a19a:	1a41      	subs	r1, r0, r1
 801a19c:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 801a1a0:	bfcc      	ite	gt
 801a1a2:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 801a1a6:	2001      	movle	r0, #1
 801a1a8:	4770      	bx	lr
 801a1aa:	2000      	movs	r0, #0
 801a1ac:	4770      	bx	lr
 801a1ae:	bf00      	nop

0801a1b0 <uxr_init_framing_io>:
 801a1b0:	2300      	movs	r3, #0
 801a1b2:	7041      	strb	r1, [r0, #1]
 801a1b4:	7003      	strb	r3, [r0, #0]
 801a1b6:	8583      	strh	r3, [r0, #44]	@ 0x2c
 801a1b8:	4770      	bx	lr
 801a1ba:	bf00      	nop

0801a1bc <uxr_write_framed_msg>:
 801a1bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a1c0:	f890 c001 	ldrb.w	ip, [r0, #1]
 801a1c4:	4617      	mov	r7, r2
 801a1c6:	227e      	movs	r2, #126	@ 0x7e
 801a1c8:	b085      	sub	sp, #20
 801a1ca:	f880 2038 	strb.w	r2, [r0, #56]	@ 0x38
 801a1ce:	f1ac 027d 	sub.w	r2, ip, #125	@ 0x7d
 801a1d2:	2a01      	cmp	r2, #1
 801a1d4:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 801a1d8:	f89d 503c 	ldrb.w	r5, [sp, #60]	@ 0x3c
 801a1dc:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 801a1e0:	4604      	mov	r4, r0
 801a1e2:	460e      	mov	r6, r1
 801a1e4:	469a      	mov	sl, r3
 801a1e6:	f240 812e 	bls.w	801a446 <uxr_write_framed_msg+0x28a>
 801a1ea:	2003      	movs	r0, #3
 801a1ec:	2102      	movs	r1, #2
 801a1ee:	f04f 0905 	mov.w	r9, #5
 801a1f2:	2204      	movs	r2, #4
 801a1f4:	4686      	mov	lr, r0
 801a1f6:	460b      	mov	r3, r1
 801a1f8:	f884 c039 	strb.w	ip, [r4, #57]	@ 0x39
 801a1fc:	f1a5 0c7d 	sub.w	ip, r5, #125	@ 0x7d
 801a200:	f1bc 0f01 	cmp.w	ip, #1
 801a204:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801a208:	4421      	add	r1, r4
 801a20a:	f240 8110 	bls.w	801a42e <uxr_write_framed_msg+0x272>
 801a20e:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 801a212:	fa5f fc8b 	uxtb.w	ip, fp
 801a216:	f3cb 2107 	ubfx	r1, fp, #8, #8
 801a21a:	f1ac 0e7d 	sub.w	lr, ip, #125	@ 0x7d
 801a21e:	f1a1 057d 	sub.w	r5, r1, #125	@ 0x7d
 801a222:	f1be 0f01 	cmp.w	lr, #1
 801a226:	f884 0062 	strb.w	r0, [r4, #98]	@ 0x62
 801a22a:	b2ed      	uxtb	r5, r5
 801a22c:	d94c      	bls.n	801a2c8 <uxr_write_framed_msg+0x10c>
 801a22e:	4420      	add	r0, r4
 801a230:	2d01      	cmp	r5, #1
 801a232:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 801a236:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a23a:	d95d      	bls.n	801a2f8 <uxr_write_framed_msg+0x13c>
 801a23c:	18a0      	adds	r0, r4, r2
 801a23e:	3201      	adds	r2, #1
 801a240:	b2d2      	uxtb	r2, r2
 801a242:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801a246:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a24a:	f1bb 0f00 	cmp.w	fp, #0
 801a24e:	f000 8108 	beq.w	801a462 <uxr_write_framed_msg+0x2a6>
 801a252:	f04f 0c00 	mov.w	ip, #0
 801a256:	4661      	mov	r1, ip
 801a258:	46de      	mov	lr, fp
 801a25a:	46e3      	mov	fp, ip
 801a25c:	46d4      	mov	ip, sl
 801a25e:	468a      	mov	sl, r1
 801a260:	f8df 9208 	ldr.w	r9, [pc, #520]	@ 801a46c <uxr_write_framed_msg+0x2b0>
 801a264:	f81c 300a 	ldrb.w	r3, [ip, sl]
 801a268:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 801a26c:	2901      	cmp	r1, #1
 801a26e:	d91b      	bls.n	801a2a8 <uxr_write_framed_msg+0xec>
 801a270:	2a29      	cmp	r2, #41	@ 0x29
 801a272:	d84e      	bhi.n	801a312 <uxr_write_framed_msg+0x156>
 801a274:	18a1      	adds	r1, r4, r2
 801a276:	3201      	adds	r2, #1
 801a278:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 801a27c:	b2d2      	uxtb	r2, r2
 801a27e:	ea8b 0303 	eor.w	r3, fp, r3
 801a282:	b2db      	uxtb	r3, r3
 801a284:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a288:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
 801a28c:	f10a 0a01 	add.w	sl, sl, #1
 801a290:	ea83 2b1b 	eor.w	fp, r3, fp, lsr #8
 801a294:	45d6      	cmp	lr, sl
 801a296:	d95a      	bls.n	801a34e <uxr_write_framed_msg+0x192>
 801a298:	f81c 300a 	ldrb.w	r3, [ip, sl]
 801a29c:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801a2a0:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 801a2a4:	2901      	cmp	r1, #1
 801a2a6:	d8e3      	bhi.n	801a270 <uxr_write_framed_msg+0xb4>
 801a2a8:	1c51      	adds	r1, r2, #1
 801a2aa:	b2c9      	uxtb	r1, r1
 801a2ac:	2929      	cmp	r1, #41	@ 0x29
 801a2ae:	d830      	bhi.n	801a312 <uxr_write_framed_msg+0x156>
 801a2b0:	18a1      	adds	r1, r4, r2
 801a2b2:	f04f 007d 	mov.w	r0, #125	@ 0x7d
 801a2b6:	3202      	adds	r2, #2
 801a2b8:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 801a2bc:	f083 0020 	eor.w	r0, r3, #32
 801a2c0:	b2d2      	uxtb	r2, r2
 801a2c2:	f881 0039 	strb.w	r0, [r1, #57]	@ 0x39
 801a2c6:	e7da      	b.n	801a27e <uxr_write_framed_msg+0xc2>
 801a2c8:	eb04 0e00 	add.w	lr, r4, r0
 801a2cc:	f08c 0c20 	eor.w	ip, ip, #32
 801a2d0:	1c82      	adds	r2, r0, #2
 801a2d2:	f88e c039 	strb.w	ip, [lr, #57]	@ 0x39
 801a2d6:	b2d2      	uxtb	r2, r2
 801a2d8:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801a2dc:	2d01      	cmp	r5, #1
 801a2de:	f88e c038 	strb.w	ip, [lr, #56]	@ 0x38
 801a2e2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a2e6:	d907      	bls.n	801a2f8 <uxr_write_framed_msg+0x13c>
 801a2e8:	4422      	add	r2, r4
 801a2ea:	3003      	adds	r0, #3
 801a2ec:	f882 1038 	strb.w	r1, [r2, #56]	@ 0x38
 801a2f0:	b2c2      	uxtb	r2, r0
 801a2f2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a2f6:	e7ac      	b.n	801a252 <uxr_write_framed_msg+0x96>
 801a2f8:	18a0      	adds	r0, r4, r2
 801a2fa:	f081 0120 	eor.w	r1, r1, #32
 801a2fe:	3202      	adds	r2, #2
 801a300:	f880 1039 	strb.w	r1, [r0, #57]	@ 0x39
 801a304:	b2d2      	uxtb	r2, r2
 801a306:	217d      	movs	r1, #125	@ 0x7d
 801a308:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801a30c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a310:	e79f      	b.n	801a252 <uxr_write_framed_msg+0x96>
 801a312:	e9cd ba00 	strd	fp, sl, [sp]
 801a316:	2500      	movs	r5, #0
 801a318:	46e2      	mov	sl, ip
 801a31a:	46f3      	mov	fp, lr
 801a31c:	e000      	b.n	801a320 <uxr_write_framed_msg+0x164>
 801a31e:	b190      	cbz	r0, 801a346 <uxr_write_framed_msg+0x18a>
 801a320:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801a324:	1b52      	subs	r2, r2, r5
 801a326:	4643      	mov	r3, r8
 801a328:	4421      	add	r1, r4
 801a32a:	4638      	mov	r0, r7
 801a32c:	47b0      	blx	r6
 801a32e:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801a332:	4405      	add	r5, r0
 801a334:	4295      	cmp	r5, r2
 801a336:	d3f2      	bcc.n	801a31e <uxr_write_framed_msg+0x162>
 801a338:	46d4      	mov	ip, sl
 801a33a:	46de      	mov	lr, fp
 801a33c:	f8dd a004 	ldr.w	sl, [sp, #4]
 801a340:	f8dd b000 	ldr.w	fp, [sp]
 801a344:	d06f      	beq.n	801a426 <uxr_write_framed_msg+0x26a>
 801a346:	2000      	movs	r0, #0
 801a348:	b005      	add	sp, #20
 801a34a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a34e:	46dc      	mov	ip, fp
 801a350:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801a354:	f8ad c00c 	strh.w	ip, [sp, #12]
 801a358:	46f3      	mov	fp, lr
 801a35a:	fa5f fc8c 	uxtb.w	ip, ip
 801a35e:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801a362:	2b01      	cmp	r3, #1
 801a364:	f04f 0900 	mov.w	r9, #0
 801a368:	f04f 0a7d 	mov.w	sl, #125	@ 0x7d
 801a36c:	d930      	bls.n	801a3d0 <uxr_write_framed_msg+0x214>
 801a36e:	2a29      	cmp	r2, #41	@ 0x29
 801a370:	d91c      	bls.n	801a3ac <uxr_write_framed_msg+0x1f0>
 801a372:	2500      	movs	r5, #0
 801a374:	e001      	b.n	801a37a <uxr_write_framed_msg+0x1be>
 801a376:	2800      	cmp	r0, #0
 801a378:	d0e5      	beq.n	801a346 <uxr_write_framed_msg+0x18a>
 801a37a:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801a37e:	1b52      	subs	r2, r2, r5
 801a380:	4643      	mov	r3, r8
 801a382:	4421      	add	r1, r4
 801a384:	4638      	mov	r0, r7
 801a386:	47b0      	blx	r6
 801a388:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801a38c:	4405      	add	r5, r0
 801a38e:	4295      	cmp	r5, r2
 801a390:	d3f1      	bcc.n	801a376 <uxr_write_framed_msg+0x1ba>
 801a392:	d1d8      	bne.n	801a346 <uxr_write_framed_msg+0x18a>
 801a394:	f109 0310 	add.w	r3, r9, #16
 801a398:	446b      	add	r3, sp
 801a39a:	2200      	movs	r2, #0
 801a39c:	f813 cc04 	ldrb.w	ip, [r3, #-4]
 801a3a0:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a3a4:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801a3a8:	2b01      	cmp	r3, #1
 801a3aa:	d911      	bls.n	801a3d0 <uxr_write_framed_msg+0x214>
 801a3ac:	18a3      	adds	r3, r4, r2
 801a3ae:	3201      	adds	r2, #1
 801a3b0:	b2d2      	uxtb	r2, r2
 801a3b2:	f883 c038 	strb.w	ip, [r3, #56]	@ 0x38
 801a3b6:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a3ba:	f1b9 0f00 	cmp.w	r9, #0
 801a3be:	d119      	bne.n	801a3f4 <uxr_write_framed_msg+0x238>
 801a3c0:	f89d c00d 	ldrb.w	ip, [sp, #13]
 801a3c4:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801a3c8:	2b01      	cmp	r3, #1
 801a3ca:	f04f 0901 	mov.w	r9, #1
 801a3ce:	d8ce      	bhi.n	801a36e <uxr_write_framed_msg+0x1b2>
 801a3d0:	1c53      	adds	r3, r2, #1
 801a3d2:	b2db      	uxtb	r3, r3
 801a3d4:	2b29      	cmp	r3, #41	@ 0x29
 801a3d6:	d8cc      	bhi.n	801a372 <uxr_write_framed_msg+0x1b6>
 801a3d8:	18a3      	adds	r3, r4, r2
 801a3da:	3202      	adds	r2, #2
 801a3dc:	f08c 0c20 	eor.w	ip, ip, #32
 801a3e0:	b2d2      	uxtb	r2, r2
 801a3e2:	f883 c039 	strb.w	ip, [r3, #57]	@ 0x39
 801a3e6:	f883 a038 	strb.w	sl, [r3, #56]	@ 0x38
 801a3ea:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a3ee:	f1b9 0f00 	cmp.w	r9, #0
 801a3f2:	d0e5      	beq.n	801a3c0 <uxr_write_framed_msg+0x204>
 801a3f4:	2500      	movs	r5, #0
 801a3f6:	e001      	b.n	801a3fc <uxr_write_framed_msg+0x240>
 801a3f8:	2800      	cmp	r0, #0
 801a3fa:	d0a4      	beq.n	801a346 <uxr_write_framed_msg+0x18a>
 801a3fc:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801a400:	1b52      	subs	r2, r2, r5
 801a402:	4643      	mov	r3, r8
 801a404:	4421      	add	r1, r4
 801a406:	4638      	mov	r0, r7
 801a408:	47b0      	blx	r6
 801a40a:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801a40e:	4405      	add	r5, r0
 801a410:	4295      	cmp	r5, r2
 801a412:	d3f1      	bcc.n	801a3f8 <uxr_write_framed_msg+0x23c>
 801a414:	d197      	bne.n	801a346 <uxr_write_framed_msg+0x18a>
 801a416:	2300      	movs	r3, #0
 801a418:	fa1f f08b 	uxth.w	r0, fp
 801a41c:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801a420:	b005      	add	sp, #20
 801a422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a426:	2300      	movs	r3, #0
 801a428:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801a42c:	e732      	b.n	801a294 <uxr_write_framed_msg+0xd8>
 801a42e:	44a6      	add	lr, r4
 801a430:	f085 0520 	eor.w	r5, r5, #32
 801a434:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801a438:	4610      	mov	r0, r2
 801a43a:	f881 c038 	strb.w	ip, [r1, #56]	@ 0x38
 801a43e:	464a      	mov	r2, r9
 801a440:	f88e 5038 	strb.w	r5, [lr, #56]	@ 0x38
 801a444:	e6e5      	b.n	801a212 <uxr_write_framed_msg+0x56>
 801a446:	f08c 0c20 	eor.w	ip, ip, #32
 801a44a:	f880 c03a 	strb.w	ip, [r0, #58]	@ 0x3a
 801a44e:	2103      	movs	r1, #3
 801a450:	2004      	movs	r0, #4
 801a452:	f04f 0906 	mov.w	r9, #6
 801a456:	2205      	movs	r2, #5
 801a458:	4686      	mov	lr, r0
 801a45a:	460b      	mov	r3, r1
 801a45c:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801a460:	e6ca      	b.n	801a1f8 <uxr_write_framed_msg+0x3c>
 801a462:	f8ad b00c 	strh.w	fp, [sp, #12]
 801a466:	46dc      	mov	ip, fp
 801a468:	e779      	b.n	801a35e <uxr_write_framed_msg+0x1a2>
 801a46a:	bf00      	nop
 801a46c:	080201c8 	.word	0x080201c8

0801a470 <uxr_framing_read_transport>:
 801a470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a474:	4604      	mov	r4, r0
 801a476:	b083      	sub	sp, #12
 801a478:	461f      	mov	r7, r3
 801a47a:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 801a47e:	4689      	mov	r9, r1
 801a480:	4692      	mov	sl, r2
 801a482:	f7f7 feb5 	bl	80121f0 <uxr_millis>
 801a486:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801a48a:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 801a48e:	42b3      	cmp	r3, r6
 801a490:	4680      	mov	r8, r0
 801a492:	d062      	beq.n	801a55a <uxr_framing_read_transport+0xea>
 801a494:	d81c      	bhi.n	801a4d0 <uxr_framing_read_transport+0x60>
 801a496:	1e75      	subs	r5, r6, #1
 801a498:	1aed      	subs	r5, r5, r3
 801a49a:	b2ed      	uxtb	r5, r5
 801a49c:	2600      	movs	r6, #0
 801a49e:	455d      	cmp	r5, fp
 801a4a0:	d81f      	bhi.n	801a4e2 <uxr_framing_read_transport+0x72>
 801a4a2:	19ab      	adds	r3, r5, r6
 801a4a4:	455b      	cmp	r3, fp
 801a4a6:	bf84      	itt	hi
 801a4a8:	ebab 0b05 	subhi.w	fp, fp, r5
 801a4ac:	fa5f f68b 	uxtbhi.w	r6, fp
 801a4b0:	b9e5      	cbnz	r5, 801a4ec <uxr_framing_read_transport+0x7c>
 801a4b2:	f04f 0b00 	mov.w	fp, #0
 801a4b6:	f7f7 fe9b 	bl	80121f0 <uxr_millis>
 801a4ba:	683b      	ldr	r3, [r7, #0]
 801a4bc:	eba0 0108 	sub.w	r1, r0, r8
 801a4c0:	1a5b      	subs	r3, r3, r1
 801a4c2:	4658      	mov	r0, fp
 801a4c4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801a4c8:	603b      	str	r3, [r7, #0]
 801a4ca:	b003      	add	sp, #12
 801a4cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a4d0:	2e00      	cmp	r6, #0
 801a4d2:	d04a      	beq.n	801a56a <uxr_framing_read_transport+0xfa>
 801a4d4:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 801a4d8:	b2dd      	uxtb	r5, r3
 801a4da:	3e01      	subs	r6, #1
 801a4dc:	455d      	cmp	r5, fp
 801a4de:	b2f6      	uxtb	r6, r6
 801a4e0:	d9df      	bls.n	801a4a2 <uxr_framing_read_transport+0x32>
 801a4e2:	fa5f f58b 	uxtb.w	r5, fp
 801a4e6:	2600      	movs	r6, #0
 801a4e8:	2d00      	cmp	r5, #0
 801a4ea:	d0e2      	beq.n	801a4b2 <uxr_framing_read_transport+0x42>
 801a4ec:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 801a4f0:	3102      	adds	r1, #2
 801a4f2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a4f4:	9300      	str	r3, [sp, #0]
 801a4f6:	683b      	ldr	r3, [r7, #0]
 801a4f8:	4421      	add	r1, r4
 801a4fa:	462a      	mov	r2, r5
 801a4fc:	4650      	mov	r0, sl
 801a4fe:	47c8      	blx	r9
 801a500:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801a504:	4a1b      	ldr	r2, [pc, #108]	@ (801a574 <uxr_framing_read_transport+0x104>)
 801a506:	4403      	add	r3, r0
 801a508:	0859      	lsrs	r1, r3, #1
 801a50a:	4683      	mov	fp, r0
 801a50c:	fba2 0101 	umull	r0, r1, r2, r1
 801a510:	0889      	lsrs	r1, r1, #2
 801a512:	222a      	movs	r2, #42	@ 0x2a
 801a514:	fb02 3111 	mls	r1, r2, r1, r3
 801a518:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 801a51c:	f1bb 0f00 	cmp.w	fp, #0
 801a520:	d0c7      	beq.n	801a4b2 <uxr_framing_read_transport+0x42>
 801a522:	45ab      	cmp	fp, r5
 801a524:	d1c7      	bne.n	801a4b6 <uxr_framing_read_transport+0x46>
 801a526:	2e00      	cmp	r6, #0
 801a528:	d0c5      	beq.n	801a4b6 <uxr_framing_read_transport+0x46>
 801a52a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a52c:	9300      	str	r3, [sp, #0]
 801a52e:	3102      	adds	r1, #2
 801a530:	4632      	mov	r2, r6
 801a532:	4421      	add	r1, r4
 801a534:	2300      	movs	r3, #0
 801a536:	4650      	mov	r0, sl
 801a538:	47c8      	blx	r9
 801a53a:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801a53e:	4a0d      	ldr	r2, [pc, #52]	@ (801a574 <uxr_framing_read_transport+0x104>)
 801a540:	4403      	add	r3, r0
 801a542:	0859      	lsrs	r1, r3, #1
 801a544:	fba2 2101 	umull	r2, r1, r2, r1
 801a548:	0889      	lsrs	r1, r1, #2
 801a54a:	222a      	movs	r2, #42	@ 0x2a
 801a54c:	fb02 3311 	mls	r3, r2, r1, r3
 801a550:	eb00 0b05 	add.w	fp, r0, r5
 801a554:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 801a558:	e7ad      	b.n	801a4b6 <uxr_framing_read_transport+0x46>
 801a55a:	2600      	movs	r6, #0
 801a55c:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 801a560:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 801a562:	d9be      	bls.n	801a4e2 <uxr_framing_read_transport+0x72>
 801a564:	2529      	movs	r5, #41	@ 0x29
 801a566:	2102      	movs	r1, #2
 801a568:	e7c3      	b.n	801a4f2 <uxr_framing_read_transport+0x82>
 801a56a:	f1c3 0329 	rsb	r3, r3, #41	@ 0x29
 801a56e:	b2dd      	uxtb	r5, r3
 801a570:	e795      	b.n	801a49e <uxr_framing_read_transport+0x2e>
 801a572:	bf00      	nop
 801a574:	30c30c31 	.word	0x30c30c31

0801a578 <uxr_read_framed_msg>:
 801a578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a57c:	461d      	mov	r5, r3
 801a57e:	f890 c02c 	ldrb.w	ip, [r0, #44]	@ 0x2c
 801a582:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 801a586:	b085      	sub	sp, #20
 801a588:	459c      	cmp	ip, r3
 801a58a:	f8dd b044 	ldr.w	fp, [sp, #68]	@ 0x44
 801a58e:	4604      	mov	r4, r0
 801a590:	460f      	mov	r7, r1
 801a592:	4616      	mov	r6, r2
 801a594:	f000 81ae 	beq.w	801a8f4 <uxr_read_framed_msg+0x37c>
 801a598:	2000      	movs	r0, #0
 801a59a:	4639      	mov	r1, r7
 801a59c:	2800      	cmp	r0, #0
 801a59e:	d138      	bne.n	801a612 <uxr_read_framed_msg+0x9a>
 801a5a0:	468a      	mov	sl, r1
 801a5a2:	7823      	ldrb	r3, [r4, #0]
 801a5a4:	2b07      	cmp	r3, #7
 801a5a6:	d8fd      	bhi.n	801a5a4 <uxr_read_framed_msg+0x2c>
 801a5a8:	e8df f013 	tbh	[pc, r3, lsl #1]
 801a5ac:	0116013b 	.word	0x0116013b
 801a5b0:	00cd00f0 	.word	0x00cd00f0
 801a5b4:	005a00a0 	.word	0x005a00a0
 801a5b8:	00080037 	.word	0x00080037
 801a5bc:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801a5c0:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a5c4:	4290      	cmp	r0, r2
 801a5c6:	f000 8167 	beq.w	801a898 <uxr_read_framed_msg+0x320>
 801a5ca:	18a3      	adds	r3, r4, r2
 801a5cc:	1c57      	adds	r7, r2, #1
 801a5ce:	49c7      	ldr	r1, [pc, #796]	@ (801a8ec <uxr_read_framed_msg+0x374>)
 801a5d0:	f893 c002 	ldrb.w	ip, [r3, #2]
 801a5d4:	087b      	lsrs	r3, r7, #1
 801a5d6:	fba1 8303 	umull	r8, r3, r1, r3
 801a5da:	089b      	lsrs	r3, r3, #2
 801a5dc:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a5e0:	fb08 7313 	mls	r3, r8, r3, r7
 801a5e4:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 801a5e8:	b2df      	uxtb	r7, r3
 801a5ea:	f000 81b2 	beq.w	801a952 <uxr_read_framed_msg+0x3da>
 801a5ee:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 801a5f2:	f884 702d 	strb.w	r7, [r4, #45]	@ 0x2d
 801a5f6:	f000 8220 	beq.w	801aa3a <uxr_read_framed_msg+0x4c2>
 801a5fa:	4661      	mov	r1, ip
 801a5fc:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 801a5fe:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 801a600:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 801a604:	b29b      	uxth	r3, r3
 801a606:	2100      	movs	r1, #0
 801a608:	429a      	cmp	r2, r3
 801a60a:	86a3      	strh	r3, [r4, #52]	@ 0x34
 801a60c:	7021      	strb	r1, [r4, #0]
 801a60e:	f000 8198 	beq.w	801a942 <uxr_read_framed_msg+0x3ca>
 801a612:	2000      	movs	r0, #0
 801a614:	b005      	add	sp, #20
 801a616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a61a:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801a61e:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a622:	4297      	cmp	r7, r2
 801a624:	f000 8148 	beq.w	801a8b8 <uxr_read_framed_msg+0x340>
 801a628:	18a3      	adds	r3, r4, r2
 801a62a:	f102 0c01 	add.w	ip, r2, #1
 801a62e:	49af      	ldr	r1, [pc, #700]	@ (801a8ec <uxr_read_framed_msg+0x374>)
 801a630:	7898      	ldrb	r0, [r3, #2]
 801a632:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801a636:	fba1 8303 	umull	r8, r3, r1, r3
 801a63a:	089b      	lsrs	r3, r3, #2
 801a63c:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a640:	fb08 c313 	mls	r3, r8, r3, ip
 801a644:	287d      	cmp	r0, #125	@ 0x7d
 801a646:	fa5f fc83 	uxtb.w	ip, r3
 801a64a:	f000 8194 	beq.w	801a976 <uxr_read_framed_msg+0x3fe>
 801a64e:	287e      	cmp	r0, #126	@ 0x7e
 801a650:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a654:	f000 8200 	beq.w	801aa58 <uxr_read_framed_msg+0x4e0>
 801a658:	2307      	movs	r3, #7
 801a65a:	86a0      	strh	r0, [r4, #52]	@ 0x34
 801a65c:	7023      	strb	r3, [r4, #0]
 801a65e:	e7a0      	b.n	801a5a2 <uxr_read_framed_msg+0x2a>
 801a660:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 801a662:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 801a664:	429f      	cmp	r7, r3
 801a666:	f240 8164 	bls.w	801a932 <uxr_read_framed_msg+0x3ba>
 801a66a:	f8df 9280 	ldr.w	r9, [pc, #640]	@ 801a8ec <uxr_read_framed_msg+0x374>
 801a66e:	f8cd a00c 	str.w	sl, [sp, #12]
 801a672:	212a      	movs	r1, #42	@ 0x2a
 801a674:	e01f      	b.n	801a6b6 <uxr_read_framed_msg+0x13e>
 801a676:	f89a e002 	ldrb.w	lr, [sl, #2]
 801a67a:	f1be 0f7d 	cmp.w	lr, #125	@ 0x7d
 801a67e:	f000 80ea 	beq.w	801a856 <uxr_read_framed_msg+0x2de>
 801a682:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801a686:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a68a:	f000 8142 	beq.w	801a912 <uxr_read_framed_msg+0x39a>
 801a68e:	f805 e003 	strb.w	lr, [r5, r3]
 801a692:	8ee0      	ldrh	r0, [r4, #54]	@ 0x36
 801a694:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 801a696:	4f96      	ldr	r7, [pc, #600]	@ (801a8f0 <uxr_read_framed_msg+0x378>)
 801a698:	ea80 020e 	eor.w	r2, r0, lr
 801a69c:	b2d2      	uxtb	r2, r2
 801a69e:	3301      	adds	r3, #1
 801a6a0:	f837 2012 	ldrh.w	r2, [r7, r2, lsl #1]
 801a6a4:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 801a6a6:	b29b      	uxth	r3, r3
 801a6a8:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 801a6ac:	42bb      	cmp	r3, r7
 801a6ae:	8663      	strh	r3, [r4, #50]	@ 0x32
 801a6b0:	86e2      	strh	r2, [r4, #54]	@ 0x36
 801a6b2:	f080 80e7 	bcs.w	801a884 <uxr_read_framed_msg+0x30c>
 801a6b6:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 801a6ba:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 801a6be:	f100 0c01 	add.w	ip, r0, #1
 801a6c2:	ea4f 0e5c 	mov.w	lr, ip, lsr #1
 801a6c6:	fba9 e20e 	umull	lr, r2, r9, lr
 801a6ca:	0892      	lsrs	r2, r2, #2
 801a6cc:	fb01 c212 	mls	r2, r1, r2, ip
 801a6d0:	4580      	cmp	r8, r0
 801a6d2:	eb04 0a00 	add.w	sl, r4, r0
 801a6d6:	fa5f fc82 	uxtb.w	ip, r2
 801a6da:	d1cc      	bne.n	801a676 <uxr_read_framed_msg+0xfe>
 801a6dc:	42bb      	cmp	r3, r7
 801a6de:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801a6e2:	f040 8128 	bne.w	801a936 <uxr_read_framed_msg+0x3be>
 801a6e6:	2306      	movs	r3, #6
 801a6e8:	7023      	strb	r3, [r4, #0]
 801a6ea:	e75a      	b.n	801a5a2 <uxr_read_framed_msg+0x2a>
 801a6ec:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801a6f0:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a6f4:	4297      	cmp	r7, r2
 801a6f6:	f000 80cf 	beq.w	801a898 <uxr_read_framed_msg+0x320>
 801a6fa:	18a3      	adds	r3, r4, r2
 801a6fc:	f102 0c01 	add.w	ip, r2, #1
 801a700:	497a      	ldr	r1, [pc, #488]	@ (801a8ec <uxr_read_framed_msg+0x374>)
 801a702:	7898      	ldrb	r0, [r3, #2]
 801a704:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801a708:	fba1 8303 	umull	r8, r3, r1, r3
 801a70c:	089b      	lsrs	r3, r3, #2
 801a70e:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a712:	fb08 c313 	mls	r3, r8, r3, ip
 801a716:	287d      	cmp	r0, #125	@ 0x7d
 801a718:	fa5f fc83 	uxtb.w	ip, r3
 801a71c:	f000 813d 	beq.w	801a99a <uxr_read_framed_msg+0x422>
 801a720:	287e      	cmp	r0, #126	@ 0x7e
 801a722:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a726:	f000 8188 	beq.w	801aa3a <uxr_read_framed_msg+0x4c2>
 801a72a:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 801a72c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801a72e:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 801a732:	b29b      	uxth	r3, r3
 801a734:	2200      	movs	r2, #0
 801a736:	428b      	cmp	r3, r1
 801a738:	8623      	strh	r3, [r4, #48]	@ 0x30
 801a73a:	8662      	strh	r2, [r4, #50]	@ 0x32
 801a73c:	86e2      	strh	r2, [r4, #54]	@ 0x36
 801a73e:	f240 80f5 	bls.w	801a92c <uxr_read_framed_msg+0x3b4>
 801a742:	7022      	strb	r2, [r4, #0]
 801a744:	e765      	b.n	801a612 <uxr_read_framed_msg+0x9a>
 801a746:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801a74a:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a74e:	4297      	cmp	r7, r2
 801a750:	f000 80b2 	beq.w	801a8b8 <uxr_read_framed_msg+0x340>
 801a754:	18a3      	adds	r3, r4, r2
 801a756:	f102 0c01 	add.w	ip, r2, #1
 801a75a:	4964      	ldr	r1, [pc, #400]	@ (801a8ec <uxr_read_framed_msg+0x374>)
 801a75c:	7898      	ldrb	r0, [r3, #2]
 801a75e:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801a762:	fba1 8303 	umull	r8, r3, r1, r3
 801a766:	089b      	lsrs	r3, r3, #2
 801a768:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a76c:	fb08 c313 	mls	r3, r8, r3, ip
 801a770:	287d      	cmp	r0, #125	@ 0x7d
 801a772:	fa5f fc83 	uxtb.w	ip, r3
 801a776:	f000 813b 	beq.w	801a9f0 <uxr_read_framed_msg+0x478>
 801a77a:	287e      	cmp	r0, #126	@ 0x7e
 801a77c:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a780:	f000 816a 	beq.w	801aa58 <uxr_read_framed_msg+0x4e0>
 801a784:	2304      	movs	r3, #4
 801a786:	8620      	strh	r0, [r4, #48]	@ 0x30
 801a788:	7023      	strb	r3, [r4, #0]
 801a78a:	e70a      	b.n	801a5a2 <uxr_read_framed_msg+0x2a>
 801a78c:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801a790:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a794:	4297      	cmp	r7, r2
 801a796:	f000 80c4 	beq.w	801a922 <uxr_read_framed_msg+0x3aa>
 801a79a:	18a3      	adds	r3, r4, r2
 801a79c:	f102 0c01 	add.w	ip, r2, #1
 801a7a0:	4952      	ldr	r1, [pc, #328]	@ (801a8ec <uxr_read_framed_msg+0x374>)
 801a7a2:	7898      	ldrb	r0, [r3, #2]
 801a7a4:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801a7a8:	fba1 8303 	umull	r8, r3, r1, r3
 801a7ac:	089b      	lsrs	r3, r3, #2
 801a7ae:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a7b2:	fb08 c313 	mls	r3, r8, r3, ip
 801a7b6:	287d      	cmp	r0, #125	@ 0x7d
 801a7b8:	fa5f fc83 	uxtb.w	ip, r3
 801a7bc:	f000 812b 	beq.w	801aa16 <uxr_read_framed_msg+0x49e>
 801a7c0:	287e      	cmp	r0, #126	@ 0x7e
 801a7c2:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a7c6:	f000 8155 	beq.w	801aa74 <uxr_read_framed_msg+0x4fc>
 801a7ca:	7863      	ldrb	r3, [r4, #1]
 801a7cc:	4283      	cmp	r3, r0
 801a7ce:	bf0c      	ite	eq
 801a7d0:	2303      	moveq	r3, #3
 801a7d2:	2300      	movne	r3, #0
 801a7d4:	7023      	strb	r3, [r4, #0]
 801a7d6:	e6e4      	b.n	801a5a2 <uxr_read_framed_msg+0x2a>
 801a7d8:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801a7dc:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a7e0:	2300      	movs	r3, #0
 801a7e2:	4290      	cmp	r0, r2
 801a7e4:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
 801a7e8:	d06b      	beq.n	801a8c2 <uxr_read_framed_msg+0x34a>
 801a7ea:	18a3      	adds	r3, r4, r2
 801a7ec:	f102 0c01 	add.w	ip, r2, #1
 801a7f0:	493e      	ldr	r1, [pc, #248]	@ (801a8ec <uxr_read_framed_msg+0x374>)
 801a7f2:	789f      	ldrb	r7, [r3, #2]
 801a7f4:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801a7f8:	fba1 8303 	umull	r8, r3, r1, r3
 801a7fc:	089b      	lsrs	r3, r3, #2
 801a7fe:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a802:	fb08 c313 	mls	r3, r8, r3, ip
 801a806:	2f7d      	cmp	r7, #125	@ 0x7d
 801a808:	fa5f fc83 	uxtb.w	ip, r3
 801a80c:	f000 80d8 	beq.w	801a9c0 <uxr_read_framed_msg+0x448>
 801a810:	2f7e      	cmp	r7, #126	@ 0x7e
 801a812:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a816:	f884 702e 	strb.w	r7, [r4, #46]	@ 0x2e
 801a81a:	d052      	beq.n	801a8c2 <uxr_read_framed_msg+0x34a>
 801a81c:	2302      	movs	r3, #2
 801a81e:	7023      	strb	r3, [r4, #0]
 801a820:	e6bf      	b.n	801a5a2 <uxr_read_framed_msg+0x2a>
 801a822:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 801a826:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a82a:	4930      	ldr	r1, [pc, #192]	@ (801a8ec <uxr_read_framed_msg+0x374>)
 801a82c:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 801a830:	e004      	b.n	801a83c <uxr_read_framed_msg+0x2c4>
 801a832:	78bb      	ldrb	r3, [r7, #2]
 801a834:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801a838:	2b7e      	cmp	r3, #126	@ 0x7e
 801a83a:	d02a      	beq.n	801a892 <uxr_read_framed_msg+0x31a>
 801a83c:	1c50      	adds	r0, r2, #1
 801a83e:	0843      	lsrs	r3, r0, #1
 801a840:	fba1 e303 	umull	lr, r3, r1, r3
 801a844:	089b      	lsrs	r3, r3, #2
 801a846:	fb0c 0013 	mls	r0, ip, r3, r0
 801a84a:	4590      	cmp	r8, r2
 801a84c:	eb04 0702 	add.w	r7, r4, r2
 801a850:	b2c2      	uxtb	r2, r0
 801a852:	d1ee      	bne.n	801a832 <uxr_read_framed_msg+0x2ba>
 801a854:	e6dd      	b.n	801a612 <uxr_read_framed_msg+0x9a>
 801a856:	3002      	adds	r0, #2
 801a858:	ea4f 0e50 	mov.w	lr, r0, lsr #1
 801a85c:	eb04 0a02 	add.w	sl, r4, r2
 801a860:	fba9 e20e 	umull	lr, r2, r9, lr
 801a864:	0892      	lsrs	r2, r2, #2
 801a866:	45e0      	cmp	r8, ip
 801a868:	fb01 0012 	mls	r0, r1, r2, r0
 801a86c:	f43f af36 	beq.w	801a6dc <uxr_read_framed_msg+0x164>
 801a870:	f89a e002 	ldrb.w	lr, [sl, #2]
 801a874:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 801a878:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801a87c:	d049      	beq.n	801a912 <uxr_read_framed_msg+0x39a>
 801a87e:	f08e 0e20 	eor.w	lr, lr, #32
 801a882:	e704      	b.n	801a68e <uxr_read_framed_msg+0x116>
 801a884:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801a888:	f43f af2d 	beq.w	801a6e6 <uxr_read_framed_msg+0x16e>
 801a88c:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801a890:	d151      	bne.n	801a936 <uxr_read_framed_msg+0x3be>
 801a892:	2301      	movs	r3, #1
 801a894:	7023      	strb	r3, [r4, #0]
 801a896:	e684      	b.n	801a5a2 <uxr_read_framed_msg+0x2a>
 801a898:	4651      	mov	r1, sl
 801a89a:	f8cd b000 	str.w	fp, [sp]
 801a89e:	2301      	movs	r3, #1
 801a8a0:	9301      	str	r3, [sp, #4]
 801a8a2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a8a4:	9103      	str	r1, [sp, #12]
 801a8a6:	4632      	mov	r2, r6
 801a8a8:	4620      	mov	r0, r4
 801a8aa:	f7ff fde1 	bl	801a470 <uxr_framing_read_transport>
 801a8ae:	fab0 f080 	clz	r0, r0
 801a8b2:	9903      	ldr	r1, [sp, #12]
 801a8b4:	0940      	lsrs	r0, r0, #5
 801a8b6:	e671      	b.n	801a59c <uxr_read_framed_msg+0x24>
 801a8b8:	4651      	mov	r1, sl
 801a8ba:	f8cd b000 	str.w	fp, [sp]
 801a8be:	2302      	movs	r3, #2
 801a8c0:	e7ee      	b.n	801a8a0 <uxr_read_framed_msg+0x328>
 801a8c2:	2304      	movs	r3, #4
 801a8c4:	9301      	str	r3, [sp, #4]
 801a8c6:	f8cd b000 	str.w	fp, [sp]
 801a8ca:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a8cc:	4632      	mov	r2, r6
 801a8ce:	4651      	mov	r1, sl
 801a8d0:	4620      	mov	r0, r4
 801a8d2:	f7ff fdcd 	bl	801a470 <uxr_framing_read_transport>
 801a8d6:	2800      	cmp	r0, #0
 801a8d8:	f47f ae63 	bne.w	801a5a2 <uxr_read_framed_msg+0x2a>
 801a8dc:	f894 002e 	ldrb.w	r0, [r4, #46]	@ 0x2e
 801a8e0:	387e      	subs	r0, #126	@ 0x7e
 801a8e2:	4651      	mov	r1, sl
 801a8e4:	bf18      	it	ne
 801a8e6:	2001      	movne	r0, #1
 801a8e8:	e658      	b.n	801a59c <uxr_read_framed_msg+0x24>
 801a8ea:	bf00      	nop
 801a8ec:	30c30c31 	.word	0x30c30c31
 801a8f0:	080201c8 	.word	0x080201c8
 801a8f4:	2305      	movs	r3, #5
 801a8f6:	9301      	str	r3, [sp, #4]
 801a8f8:	f8cd b000 	str.w	fp, [sp]
 801a8fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a8fe:	f7ff fdb7 	bl	801a470 <uxr_framing_read_transport>
 801a902:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 801a906:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 801a90a:	429a      	cmp	r2, r3
 801a90c:	f43f ae81 	beq.w	801a612 <uxr_read_framed_msg+0x9a>
 801a910:	e642      	b.n	801a598 <uxr_read_framed_msg+0x20>
 801a912:	42bb      	cmp	r3, r7
 801a914:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801a918:	f43f aee5 	beq.w	801a6e6 <uxr_read_framed_msg+0x16e>
 801a91c:	2301      	movs	r3, #1
 801a91e:	7023      	strb	r3, [r4, #0]
 801a920:	e63f      	b.n	801a5a2 <uxr_read_framed_msg+0x2a>
 801a922:	4651      	mov	r1, sl
 801a924:	f8cd b000 	str.w	fp, [sp]
 801a928:	2303      	movs	r3, #3
 801a92a:	e7b9      	b.n	801a8a0 <uxr_read_framed_msg+0x328>
 801a92c:	2305      	movs	r3, #5
 801a92e:	7023      	strb	r3, [r4, #0]
 801a930:	e637      	b.n	801a5a2 <uxr_read_framed_msg+0x2a>
 801a932:	f43f aed8 	beq.w	801a6e6 <uxr_read_framed_msg+0x16e>
 801a936:	1afb      	subs	r3, r7, r3
 801a938:	3302      	adds	r3, #2
 801a93a:	e9cd b300 	strd	fp, r3, [sp]
 801a93e:	4651      	mov	r1, sl
 801a940:	e7af      	b.n	801a8a2 <uxr_read_framed_msg+0x32a>
 801a942:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801a944:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 801a948:	7013      	strb	r3, [r2, #0]
 801a94a:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 801a94c:	b005      	add	sp, #20
 801a94e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a952:	4287      	cmp	r7, r0
 801a954:	d0a0      	beq.n	801a898 <uxr_read_framed_msg+0x320>
 801a956:	4423      	add	r3, r4
 801a958:	3202      	adds	r2, #2
 801a95a:	7898      	ldrb	r0, [r3, #2]
 801a95c:	0853      	lsrs	r3, r2, #1
 801a95e:	fba1 e303 	umull	lr, r3, r1, r3
 801a962:	089b      	lsrs	r3, r3, #2
 801a964:	fb08 2213 	mls	r2, r8, r3, r2
 801a968:	287e      	cmp	r0, #126	@ 0x7e
 801a96a:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801a96e:	d064      	beq.n	801aa3a <uxr_read_framed_msg+0x4c2>
 801a970:	f080 0120 	eor.w	r1, r0, #32
 801a974:	e642      	b.n	801a5fc <uxr_read_framed_msg+0x84>
 801a976:	45bc      	cmp	ip, r7
 801a978:	d09e      	beq.n	801a8b8 <uxr_read_framed_msg+0x340>
 801a97a:	4423      	add	r3, r4
 801a97c:	3202      	adds	r2, #2
 801a97e:	7898      	ldrb	r0, [r3, #2]
 801a980:	0853      	lsrs	r3, r2, #1
 801a982:	fba1 e303 	umull	lr, r3, r1, r3
 801a986:	089b      	lsrs	r3, r3, #2
 801a988:	fb08 2213 	mls	r2, r8, r3, r2
 801a98c:	287e      	cmp	r0, #126	@ 0x7e
 801a98e:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801a992:	d061      	beq.n	801aa58 <uxr_read_framed_msg+0x4e0>
 801a994:	f080 0020 	eor.w	r0, r0, #32
 801a998:	e65e      	b.n	801a658 <uxr_read_framed_msg+0xe0>
 801a99a:	4567      	cmp	r7, ip
 801a99c:	f43f af7c 	beq.w	801a898 <uxr_read_framed_msg+0x320>
 801a9a0:	4423      	add	r3, r4
 801a9a2:	3202      	adds	r2, #2
 801a9a4:	7898      	ldrb	r0, [r3, #2]
 801a9a6:	0853      	lsrs	r3, r2, #1
 801a9a8:	fba1 e303 	umull	lr, r3, r1, r3
 801a9ac:	089b      	lsrs	r3, r3, #2
 801a9ae:	fb08 2213 	mls	r2, r8, r3, r2
 801a9b2:	287e      	cmp	r0, #126	@ 0x7e
 801a9b4:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801a9b8:	d03f      	beq.n	801aa3a <uxr_read_framed_msg+0x4c2>
 801a9ba:	f080 0020 	eor.w	r0, r0, #32
 801a9be:	e6b4      	b.n	801a72a <uxr_read_framed_msg+0x1b2>
 801a9c0:	4560      	cmp	r0, ip
 801a9c2:	f43f af7e 	beq.w	801a8c2 <uxr_read_framed_msg+0x34a>
 801a9c6:	4423      	add	r3, r4
 801a9c8:	3202      	adds	r2, #2
 801a9ca:	7898      	ldrb	r0, [r3, #2]
 801a9cc:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 801a9d0:	0853      	lsrs	r3, r2, #1
 801a9d2:	fba1 e303 	umull	lr, r3, r1, r3
 801a9d6:	089b      	lsrs	r3, r3, #2
 801a9d8:	fb08 2213 	mls	r2, r8, r3, r2
 801a9dc:	287e      	cmp	r0, #126	@ 0x7e
 801a9de:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801a9e2:	f43f af6e 	beq.w	801a8c2 <uxr_read_framed_msg+0x34a>
 801a9e6:	f080 0020 	eor.w	r0, r0, #32
 801a9ea:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 801a9ee:	e715      	b.n	801a81c <uxr_read_framed_msg+0x2a4>
 801a9f0:	4567      	cmp	r7, ip
 801a9f2:	f43f af61 	beq.w	801a8b8 <uxr_read_framed_msg+0x340>
 801a9f6:	4423      	add	r3, r4
 801a9f8:	3202      	adds	r2, #2
 801a9fa:	7898      	ldrb	r0, [r3, #2]
 801a9fc:	0853      	lsrs	r3, r2, #1
 801a9fe:	fba1 e303 	umull	lr, r3, r1, r3
 801aa02:	089b      	lsrs	r3, r3, #2
 801aa04:	fb08 2213 	mls	r2, r8, r3, r2
 801aa08:	287e      	cmp	r0, #126	@ 0x7e
 801aa0a:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801aa0e:	d023      	beq.n	801aa58 <uxr_read_framed_msg+0x4e0>
 801aa10:	f080 0020 	eor.w	r0, r0, #32
 801aa14:	e6b6      	b.n	801a784 <uxr_read_framed_msg+0x20c>
 801aa16:	45bc      	cmp	ip, r7
 801aa18:	d083      	beq.n	801a922 <uxr_read_framed_msg+0x3aa>
 801aa1a:	4423      	add	r3, r4
 801aa1c:	3202      	adds	r2, #2
 801aa1e:	7898      	ldrb	r0, [r3, #2]
 801aa20:	0853      	lsrs	r3, r2, #1
 801aa22:	fba1 e303 	umull	lr, r3, r1, r3
 801aa26:	089b      	lsrs	r3, r3, #2
 801aa28:	fb08 2213 	mls	r2, r8, r3, r2
 801aa2c:	287e      	cmp	r0, #126	@ 0x7e
 801aa2e:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801aa32:	d01f      	beq.n	801aa74 <uxr_read_framed_msg+0x4fc>
 801aa34:	f080 0020 	eor.w	r0, r0, #32
 801aa38:	e6c7      	b.n	801a7ca <uxr_read_framed_msg+0x252>
 801aa3a:	2701      	movs	r7, #1
 801aa3c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801aa3e:	f8cd b000 	str.w	fp, [sp]
 801aa42:	9701      	str	r7, [sp, #4]
 801aa44:	4632      	mov	r2, r6
 801aa46:	4651      	mov	r1, sl
 801aa48:	4620      	mov	r0, r4
 801aa4a:	f7ff fd11 	bl	801a470 <uxr_framing_read_transport>
 801aa4e:	2800      	cmp	r0, #0
 801aa50:	f47f ada7 	bne.w	801a5a2 <uxr_read_framed_msg+0x2a>
 801aa54:	7027      	strb	r7, [r4, #0]
 801aa56:	e5a4      	b.n	801a5a2 <uxr_read_framed_msg+0x2a>
 801aa58:	f8cd b000 	str.w	fp, [sp]
 801aa5c:	2302      	movs	r3, #2
 801aa5e:	9301      	str	r3, [sp, #4]
 801aa60:	4632      	mov	r2, r6
 801aa62:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801aa64:	4651      	mov	r1, sl
 801aa66:	4620      	mov	r0, r4
 801aa68:	f7ff fd02 	bl	801a470 <uxr_framing_read_transport>
 801aa6c:	2800      	cmp	r0, #0
 801aa6e:	f47f ad98 	bne.w	801a5a2 <uxr_read_framed_msg+0x2a>
 801aa72:	e70e      	b.n	801a892 <uxr_read_framed_msg+0x31a>
 801aa74:	f8cd b000 	str.w	fp, [sp]
 801aa78:	2303      	movs	r3, #3
 801aa7a:	e7f0      	b.n	801aa5e <uxr_read_framed_msg+0x4e6>

0801aa7c <rcl_get_automatic_discovery_range>:
 801aa7c:	b530      	push	{r4, r5, lr}
 801aa7e:	b083      	sub	sp, #12
 801aa80:	2300      	movs	r3, #0
 801aa82:	9301      	str	r3, [sp, #4]
 801aa84:	b1c0      	cbz	r0, 801aab8 <rcl_get_automatic_discovery_range+0x3c>
 801aa86:	4604      	mov	r4, r0
 801aa88:	a901      	add	r1, sp, #4
 801aa8a:	4818      	ldr	r0, [pc, #96]	@ (801aaec <rcl_get_automatic_discovery_range+0x70>)
 801aa8c:	f7fb ff86 	bl	801699c <rcutils_get_env>
 801aa90:	b110      	cbz	r0, 801aa98 <rcl_get_automatic_discovery_range+0x1c>
 801aa92:	2001      	movs	r0, #1
 801aa94:	b003      	add	sp, #12
 801aa96:	bd30      	pop	{r4, r5, pc}
 801aa98:	9d01      	ldr	r5, [sp, #4]
 801aa9a:	782b      	ldrb	r3, [r5, #0]
 801aa9c:	b923      	cbnz	r3, 801aaa8 <rcl_get_automatic_discovery_range+0x2c>
 801aa9e:	2303      	movs	r3, #3
 801aaa0:	7023      	strb	r3, [r4, #0]
 801aaa2:	2000      	movs	r0, #0
 801aaa4:	b003      	add	sp, #12
 801aaa6:	bd30      	pop	{r4, r5, pc}
 801aaa8:	4911      	ldr	r1, [pc, #68]	@ (801aaf0 <rcl_get_automatic_discovery_range+0x74>)
 801aaaa:	4628      	mov	r0, r5
 801aaac:	f7e5 fb98 	bl	80001e0 <strcmp>
 801aab0:	b928      	cbnz	r0, 801aabe <rcl_get_automatic_discovery_range+0x42>
 801aab2:	2301      	movs	r3, #1
 801aab4:	7023      	strb	r3, [r4, #0]
 801aab6:	e7f4      	b.n	801aaa2 <rcl_get_automatic_discovery_range+0x26>
 801aab8:	200b      	movs	r0, #11
 801aaba:	b003      	add	sp, #12
 801aabc:	bd30      	pop	{r4, r5, pc}
 801aabe:	490d      	ldr	r1, [pc, #52]	@ (801aaf4 <rcl_get_automatic_discovery_range+0x78>)
 801aac0:	4628      	mov	r0, r5
 801aac2:	f7e5 fb8d 	bl	80001e0 <strcmp>
 801aac6:	b168      	cbz	r0, 801aae4 <rcl_get_automatic_discovery_range+0x68>
 801aac8:	490b      	ldr	r1, [pc, #44]	@ (801aaf8 <rcl_get_automatic_discovery_range+0x7c>)
 801aaca:	4628      	mov	r0, r5
 801aacc:	f7e5 fb88 	bl	80001e0 <strcmp>
 801aad0:	2800      	cmp	r0, #0
 801aad2:	d0e4      	beq.n	801aa9e <rcl_get_automatic_discovery_range+0x22>
 801aad4:	4909      	ldr	r1, [pc, #36]	@ (801aafc <rcl_get_automatic_discovery_range+0x80>)
 801aad6:	4628      	mov	r0, r5
 801aad8:	f7e5 fb82 	bl	80001e0 <strcmp>
 801aadc:	b910      	cbnz	r0, 801aae4 <rcl_get_automatic_discovery_range+0x68>
 801aade:	2304      	movs	r3, #4
 801aae0:	7023      	strb	r3, [r4, #0]
 801aae2:	e7de      	b.n	801aaa2 <rcl_get_automatic_discovery_range+0x26>
 801aae4:	2302      	movs	r3, #2
 801aae6:	7023      	strb	r3, [r4, #0]
 801aae8:	e7db      	b.n	801aaa2 <rcl_get_automatic_discovery_range+0x26>
 801aaea:	bf00      	nop
 801aaec:	0801f610 	.word	0x0801f610
 801aaf0:	0801f630 	.word	0x0801f630
 801aaf4:	0801f634 	.word	0x0801f634
 801aaf8:	0801f640 	.word	0x0801f640
 801aafc:	0801f648 	.word	0x0801f648

0801ab00 <rcl_automatic_discovery_range_to_string>:
 801ab00:	2804      	cmp	r0, #4
 801ab02:	bf9a      	itte	ls
 801ab04:	4b02      	ldrls	r3, [pc, #8]	@ (801ab10 <rcl_automatic_discovery_range_to_string+0x10>)
 801ab06:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 801ab0a:	2000      	movhi	r0, #0
 801ab0c:	4770      	bx	lr
 801ab0e:	bf00      	nop
 801ab10:	080203c8 	.word	0x080203c8

0801ab14 <rcl_get_discovery_static_peers>:
 801ab14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ab18:	b08c      	sub	sp, #48	@ 0x30
 801ab1a:	2300      	movs	r3, #0
 801ab1c:	9304      	str	r3, [sp, #16]
 801ab1e:	2800      	cmp	r0, #0
 801ab20:	d04e      	beq.n	801abc0 <rcl_get_discovery_static_peers+0xac>
 801ab22:	460d      	mov	r5, r1
 801ab24:	2900      	cmp	r1, #0
 801ab26:	d04b      	beq.n	801abc0 <rcl_get_discovery_static_peers+0xac>
 801ab28:	4604      	mov	r4, r0
 801ab2a:	a904      	add	r1, sp, #16
 801ab2c:	482d      	ldr	r0, [pc, #180]	@ (801abe4 <rcl_get_discovery_static_peers+0xd0>)
 801ab2e:	f7fb ff35 	bl	801699c <rcutils_get_env>
 801ab32:	b118      	cbz	r0, 801ab3c <rcl_get_discovery_static_peers+0x28>
 801ab34:	2001      	movs	r0, #1
 801ab36:	b00c      	add	sp, #48	@ 0x30
 801ab38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ab3c:	9b04      	ldr	r3, [sp, #16]
 801ab3e:	2b00      	cmp	r3, #0
 801ab40:	d0f8      	beq.n	801ab34 <rcl_get_discovery_static_peers+0x20>
 801ab42:	af05      	add	r7, sp, #20
 801ab44:	4638      	mov	r0, r7
 801ab46:	f000 fc7f 	bl	801b448 <rcutils_get_zero_initialized_string_array>
 801ab4a:	f105 0308 	add.w	r3, r5, #8
 801ab4e:	9703      	str	r7, [sp, #12]
 801ab50:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801ab54:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801ab58:	9804      	ldr	r0, [sp, #16]
 801ab5a:	e895 000c 	ldmia.w	r5, {r2, r3}
 801ab5e:	213b      	movs	r1, #59	@ 0x3b
 801ab60:	f000 fbc2 	bl	801b2e8 <rcutils_split>
 801ab64:	2800      	cmp	r0, #0
 801ab66:	d1e5      	bne.n	801ab34 <rcl_get_discovery_static_peers+0x20>
 801ab68:	9905      	ldr	r1, [sp, #20]
 801ab6a:	462a      	mov	r2, r5
 801ab6c:	4620      	mov	r0, r4
 801ab6e:	f000 fcc3 	bl	801b4f8 <rmw_discovery_options_init>
 801ab72:	4606      	mov	r6, r0
 801ab74:	bb90      	cbnz	r0, 801abdc <rcl_get_discovery_static_peers+0xc8>
 801ab76:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801ab7a:	f1b9 0f00 	cmp.w	r9, #0
 801ab7e:	d026      	beq.n	801abce <rcl_get_discovery_static_peers+0xba>
 801ab80:	f8dd a018 	ldr.w	sl, [sp, #24]
 801ab84:	4680      	mov	r8, r0
 801ab86:	f85a 5026 	ldr.w	r5, [sl, r6, lsl #2]
 801ab8a:	4628      	mov	r0, r5
 801ab8c:	f7e5 fb88 	bl	80002a0 <strlen>
 801ab90:	28ff      	cmp	r0, #255	@ 0xff
 801ab92:	4629      	mov	r1, r5
 801ab94:	ea4f 2506 	mov.w	r5, r6, lsl #8
 801ab98:	d816      	bhi.n	801abc8 <rcl_get_discovery_static_peers+0xb4>
 801ab9a:	6860      	ldr	r0, [r4, #4]
 801ab9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801aba0:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 801aba4:	f001 fc8b 	bl	801c4be <strncpy>
 801aba8:	6863      	ldr	r3, [r4, #4]
 801abaa:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801abae:	3601      	adds	r6, #1
 801abb0:	442b      	add	r3, r5
 801abb2:	454e      	cmp	r6, r9
 801abb4:	f883 80ff 	strb.w	r8, [r3, #255]	@ 0xff
 801abb8:	d209      	bcs.n	801abce <rcl_get_discovery_static_peers+0xba>
 801abba:	f8dd a018 	ldr.w	sl, [sp, #24]
 801abbe:	e7e2      	b.n	801ab86 <rcl_get_discovery_static_peers+0x72>
 801abc0:	200b      	movs	r0, #11
 801abc2:	b00c      	add	sp, #48	@ 0x30
 801abc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801abc8:	3601      	adds	r6, #1
 801abca:	454e      	cmp	r6, r9
 801abcc:	d3db      	bcc.n	801ab86 <rcl_get_discovery_static_peers+0x72>
 801abce:	4638      	mov	r0, r7
 801abd0:	f000 fc6c 	bl	801b4ac <rcutils_string_array_fini>
 801abd4:	3800      	subs	r0, #0
 801abd6:	bf18      	it	ne
 801abd8:	2001      	movne	r0, #1
 801abda:	e7ac      	b.n	801ab36 <rcl_get_discovery_static_peers+0x22>
 801abdc:	f7f8 ff66 	bl	8013aac <rcl_convert_rmw_ret_to_rcl_ret>
 801abe0:	e7a9      	b.n	801ab36 <rcl_get_discovery_static_peers+0x22>
 801abe2:	bf00      	nop
 801abe4:	0801f658 	.word	0x0801f658

0801abe8 <rcl_get_default_domain_id>:
 801abe8:	b530      	push	{r4, r5, lr}
 801abea:	b083      	sub	sp, #12
 801abec:	2300      	movs	r3, #0
 801abee:	9300      	str	r3, [sp, #0]
 801abf0:	b1f0      	cbz	r0, 801ac30 <rcl_get_default_domain_id+0x48>
 801abf2:	4604      	mov	r4, r0
 801abf4:	4669      	mov	r1, sp
 801abf6:	4812      	ldr	r0, [pc, #72]	@ (801ac40 <rcl_get_default_domain_id+0x58>)
 801abf8:	f7fb fed0 	bl	801699c <rcutils_get_env>
 801abfc:	4602      	mov	r2, r0
 801abfe:	b108      	cbz	r0, 801ac04 <rcl_get_default_domain_id+0x1c>
 801ac00:	2001      	movs	r0, #1
 801ac02:	e004      	b.n	801ac0e <rcl_get_default_domain_id+0x26>
 801ac04:	9800      	ldr	r0, [sp, #0]
 801ac06:	b108      	cbz	r0, 801ac0c <rcl_get_default_domain_id+0x24>
 801ac08:	7803      	ldrb	r3, [r0, #0]
 801ac0a:	b913      	cbnz	r3, 801ac12 <rcl_get_default_domain_id+0x2a>
 801ac0c:	2000      	movs	r0, #0
 801ac0e:	b003      	add	sp, #12
 801ac10:	bd30      	pop	{r4, r5, pc}
 801ac12:	a901      	add	r1, sp, #4
 801ac14:	9201      	str	r2, [sp, #4]
 801ac16:	f001 f921 	bl	801be5c <strtoul>
 801ac1a:	4605      	mov	r5, r0
 801ac1c:	b158      	cbz	r0, 801ac36 <rcl_get_default_domain_id+0x4e>
 801ac1e:	1c43      	adds	r3, r0, #1
 801ac20:	d104      	bne.n	801ac2c <rcl_get_default_domain_id+0x44>
 801ac22:	f001 fd29 	bl	801c678 <__errno>
 801ac26:	6803      	ldr	r3, [r0, #0]
 801ac28:	2b22      	cmp	r3, #34	@ 0x22
 801ac2a:	d0e9      	beq.n	801ac00 <rcl_get_default_domain_id+0x18>
 801ac2c:	6025      	str	r5, [r4, #0]
 801ac2e:	e7ed      	b.n	801ac0c <rcl_get_default_domain_id+0x24>
 801ac30:	200b      	movs	r0, #11
 801ac32:	b003      	add	sp, #12
 801ac34:	bd30      	pop	{r4, r5, pc}
 801ac36:	9b01      	ldr	r3, [sp, #4]
 801ac38:	781b      	ldrb	r3, [r3, #0]
 801ac3a:	2b00      	cmp	r3, #0
 801ac3c:	d0f6      	beq.n	801ac2c <rcl_get_default_domain_id+0x44>
 801ac3e:	e7df      	b.n	801ac00 <rcl_get_default_domain_id+0x18>
 801ac40:	0801f738 	.word	0x0801f738

0801ac44 <rcl_expand_topic_name>:
 801ac44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac48:	b08b      	sub	sp, #44	@ 0x2c
 801ac4a:	9306      	str	r3, [sp, #24]
 801ac4c:	2800      	cmp	r0, #0
 801ac4e:	f000 80ad 	beq.w	801adac <rcl_expand_topic_name+0x168>
 801ac52:	460e      	mov	r6, r1
 801ac54:	2900      	cmp	r1, #0
 801ac56:	f000 80a9 	beq.w	801adac <rcl_expand_topic_name+0x168>
 801ac5a:	4617      	mov	r7, r2
 801ac5c:	2a00      	cmp	r2, #0
 801ac5e:	f000 80a5 	beq.w	801adac <rcl_expand_topic_name+0x168>
 801ac62:	2b00      	cmp	r3, #0
 801ac64:	f000 80a2 	beq.w	801adac <rcl_expand_topic_name+0x168>
 801ac68:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ac6a:	2b00      	cmp	r3, #0
 801ac6c:	f000 809e 	beq.w	801adac <rcl_expand_topic_name+0x168>
 801ac70:	2200      	movs	r2, #0
 801ac72:	a909      	add	r1, sp, #36	@ 0x24
 801ac74:	4680      	mov	r8, r0
 801ac76:	f000 fa45 	bl	801b104 <rcl_validate_topic_name>
 801ac7a:	4605      	mov	r5, r0
 801ac7c:	2800      	cmp	r0, #0
 801ac7e:	f040 8096 	bne.w	801adae <rcl_expand_topic_name+0x16a>
 801ac82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ac84:	2b00      	cmp	r3, #0
 801ac86:	f040 809a 	bne.w	801adbe <rcl_expand_topic_name+0x17a>
 801ac8a:	4602      	mov	r2, r0
 801ac8c:	a909      	add	r1, sp, #36	@ 0x24
 801ac8e:	4630      	mov	r0, r6
 801ac90:	f7fc fadc 	bl	801724c <rmw_validate_node_name>
 801ac94:	2800      	cmp	r0, #0
 801ac96:	f040 808e 	bne.w	801adb6 <rcl_expand_topic_name+0x172>
 801ac9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ac9c:	2a00      	cmp	r2, #0
 801ac9e:	f040 8093 	bne.w	801adc8 <rcl_expand_topic_name+0x184>
 801aca2:	a909      	add	r1, sp, #36	@ 0x24
 801aca4:	4638      	mov	r0, r7
 801aca6:	f7fc fab3 	bl	8017210 <rmw_validate_namespace>
 801acaa:	2800      	cmp	r0, #0
 801acac:	f040 8083 	bne.w	801adb6 <rcl_expand_topic_name+0x172>
 801acb0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801acb2:	2d00      	cmp	r5, #0
 801acb4:	f040 80f5 	bne.w	801aea2 <rcl_expand_topic_name+0x25e>
 801acb8:	217b      	movs	r1, #123	@ 0x7b
 801acba:	4640      	mov	r0, r8
 801acbc:	f001 fbe0 	bl	801c480 <strchr>
 801acc0:	f898 3000 	ldrb.w	r3, [r8]
 801acc4:	2b2f      	cmp	r3, #47	@ 0x2f
 801acc6:	4604      	mov	r4, r0
 801acc8:	f000 809f 	beq.w	801ae0a <rcl_expand_topic_name+0x1c6>
 801accc:	2b7e      	cmp	r3, #126	@ 0x7e
 801acce:	f040 80ea 	bne.w	801aea6 <rcl_expand_topic_name+0x262>
 801acd2:	4638      	mov	r0, r7
 801acd4:	f7e5 fae4 	bl	80002a0 <strlen>
 801acd8:	4a86      	ldr	r2, [pc, #536]	@ (801aef4 <rcl_expand_topic_name+0x2b0>)
 801acda:	4b87      	ldr	r3, [pc, #540]	@ (801aef8 <rcl_expand_topic_name+0x2b4>)
 801acdc:	2801      	cmp	r0, #1
 801acde:	bf08      	it	eq
 801ace0:	4613      	moveq	r3, r2
 801ace2:	9302      	str	r3, [sp, #8]
 801ace4:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801ace6:	9300      	str	r3, [sp, #0]
 801ace8:	e9cd 7603 	strd	r7, r6, [sp, #12]
 801acec:	f108 0301 	add.w	r3, r8, #1
 801acf0:	9305      	str	r3, [sp, #20]
 801acf2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801acf6:	9301      	str	r3, [sp, #4]
 801acf8:	ab14      	add	r3, sp, #80	@ 0x50
 801acfa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801acfc:	f7fb fe66 	bl	80169cc <rcutils_format_string_limit>
 801ad00:	4682      	mov	sl, r0
 801ad02:	2800      	cmp	r0, #0
 801ad04:	f000 80e1 	beq.w	801aeca <rcl_expand_topic_name+0x286>
 801ad08:	2c00      	cmp	r4, #0
 801ad0a:	f000 8085 	beq.w	801ae18 <rcl_expand_topic_name+0x1d4>
 801ad0e:	217b      	movs	r1, #123	@ 0x7b
 801ad10:	f001 fbb6 	bl	801c480 <strchr>
 801ad14:	46d1      	mov	r9, sl
 801ad16:	4604      	mov	r4, r0
 801ad18:	9507      	str	r5, [sp, #28]
 801ad1a:	464d      	mov	r5, r9
 801ad1c:	2c00      	cmp	r4, #0
 801ad1e:	f000 80a1 	beq.w	801ae64 <rcl_expand_topic_name+0x220>
 801ad22:	217d      	movs	r1, #125	@ 0x7d
 801ad24:	4628      	mov	r0, r5
 801ad26:	f001 fbab 	bl	801c480 <strchr>
 801ad2a:	eba0 0904 	sub.w	r9, r0, r4
 801ad2e:	f109 0b01 	add.w	fp, r9, #1
 801ad32:	4872      	ldr	r0, [pc, #456]	@ (801aefc <rcl_expand_topic_name+0x2b8>)
 801ad34:	465a      	mov	r2, fp
 801ad36:	4621      	mov	r1, r4
 801ad38:	f001 fbaf 	bl	801c49a <strncmp>
 801ad3c:	2800      	cmp	r0, #0
 801ad3e:	d069      	beq.n	801ae14 <rcl_expand_topic_name+0x1d0>
 801ad40:	486f      	ldr	r0, [pc, #444]	@ (801af00 <rcl_expand_topic_name+0x2bc>)
 801ad42:	465a      	mov	r2, fp
 801ad44:	4621      	mov	r1, r4
 801ad46:	f001 fba8 	bl	801c49a <strncmp>
 801ad4a:	b130      	cbz	r0, 801ad5a <rcl_expand_topic_name+0x116>
 801ad4c:	486d      	ldr	r0, [pc, #436]	@ (801af04 <rcl_expand_topic_name+0x2c0>)
 801ad4e:	465a      	mov	r2, fp
 801ad50:	4621      	mov	r1, r4
 801ad52:	f001 fba2 	bl	801c49a <strncmp>
 801ad56:	2800      	cmp	r0, #0
 801ad58:	d138      	bne.n	801adcc <rcl_expand_topic_name+0x188>
 801ad5a:	46b9      	mov	r9, r7
 801ad5c:	ab16      	add	r3, sp, #88	@ 0x58
 801ad5e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801ad62:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801ad66:	ab14      	add	r3, sp, #80	@ 0x50
 801ad68:	4620      	mov	r0, r4
 801ad6a:	cb0c      	ldmia	r3, {r2, r3}
 801ad6c:	4659      	mov	r1, fp
 801ad6e:	f7fb ff81 	bl	8016c74 <rcutils_strndup>
 801ad72:	4604      	mov	r4, r0
 801ad74:	2800      	cmp	r0, #0
 801ad76:	f000 8099 	beq.w	801aeac <rcl_expand_topic_name+0x268>
 801ad7a:	464a      	mov	r2, r9
 801ad7c:	4628      	mov	r0, r5
 801ad7e:	ab14      	add	r3, sp, #80	@ 0x50
 801ad80:	4621      	mov	r1, r4
 801ad82:	f7fb fe5d 	bl	8016a40 <rcutils_repl_str>
 801ad86:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801ad88:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801ad8a:	4605      	mov	r5, r0
 801ad8c:	4620      	mov	r0, r4
 801ad8e:	4798      	blx	r3
 801ad90:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801ad92:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801ad94:	4650      	mov	r0, sl
 801ad96:	4798      	blx	r3
 801ad98:	2d00      	cmp	r5, #0
 801ad9a:	f000 8091 	beq.w	801aec0 <rcl_expand_topic_name+0x27c>
 801ad9e:	217b      	movs	r1, #123	@ 0x7b
 801ada0:	4628      	mov	r0, r5
 801ada2:	f001 fb6d 	bl	801c480 <strchr>
 801ada6:	46aa      	mov	sl, r5
 801ada8:	4604      	mov	r4, r0
 801adaa:	e7b7      	b.n	801ad1c <rcl_expand_topic_name+0xd8>
 801adac:	250b      	movs	r5, #11
 801adae:	4628      	mov	r0, r5
 801adb0:	b00b      	add	sp, #44	@ 0x2c
 801adb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801adb6:	f7f8 fe79 	bl	8013aac <rcl_convert_rmw_ret_to_rcl_ret>
 801adba:	4605      	mov	r5, r0
 801adbc:	e7f7      	b.n	801adae <rcl_expand_topic_name+0x16a>
 801adbe:	2567      	movs	r5, #103	@ 0x67
 801adc0:	4628      	mov	r0, r5
 801adc2:	b00b      	add	sp, #44	@ 0x2c
 801adc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801adc8:	25c9      	movs	r5, #201	@ 0xc9
 801adca:	e7f0      	b.n	801adae <rcl_expand_topic_name+0x16a>
 801adcc:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 801add0:	9806      	ldr	r0, [sp, #24]
 801add2:	1c61      	adds	r1, r4, #1
 801add4:	f7fc f86a 	bl	8016eac <rcutils_string_map_getn>
 801add8:	4681      	mov	r9, r0
 801adda:	2800      	cmp	r0, #0
 801addc:	d1be      	bne.n	801ad5c <rcl_expand_topic_name+0x118>
 801adde:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801ade0:	ab16      	add	r3, sp, #88	@ 0x58
 801ade2:	6010      	str	r0, [r2, #0]
 801ade4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801ade8:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801adec:	ab14      	add	r3, sp, #80	@ 0x50
 801adee:	cb0c      	ldmia	r3, {r2, r3}
 801adf0:	4659      	mov	r1, fp
 801adf2:	4620      	mov	r0, r4
 801adf4:	f7fb ff3e 	bl	8016c74 <rcutils_strndup>
 801adf8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801adfa:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801adfc:	4798      	blx	r3
 801adfe:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801ae00:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801ae02:	4650      	mov	r0, sl
 801ae04:	4798      	blx	r3
 801ae06:	2569      	movs	r5, #105	@ 0x69
 801ae08:	e7d1      	b.n	801adae <rcl_expand_topic_name+0x16a>
 801ae0a:	2800      	cmp	r0, #0
 801ae0c:	d061      	beq.n	801aed2 <rcl_expand_topic_name+0x28e>
 801ae0e:	46c1      	mov	r9, r8
 801ae10:	46aa      	mov	sl, r5
 801ae12:	e781      	b.n	801ad18 <rcl_expand_topic_name+0xd4>
 801ae14:	46b1      	mov	r9, r6
 801ae16:	e7a1      	b.n	801ad5c <rcl_expand_topic_name+0x118>
 801ae18:	f89a 3000 	ldrb.w	r3, [sl]
 801ae1c:	2b2f      	cmp	r3, #47	@ 0x2f
 801ae1e:	d01d      	beq.n	801ae5c <rcl_expand_topic_name+0x218>
 801ae20:	4638      	mov	r0, r7
 801ae22:	f7e5 fa3d 	bl	80002a0 <strlen>
 801ae26:	4a38      	ldr	r2, [pc, #224]	@ (801af08 <rcl_expand_topic_name+0x2c4>)
 801ae28:	4b38      	ldr	r3, [pc, #224]	@ (801af0c <rcl_expand_topic_name+0x2c8>)
 801ae2a:	f8cd a010 	str.w	sl, [sp, #16]
 801ae2e:	2801      	cmp	r0, #1
 801ae30:	bf18      	it	ne
 801ae32:	4613      	movne	r3, r2
 801ae34:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801ae38:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801ae3c:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801ae3e:	9703      	str	r7, [sp, #12]
 801ae40:	9200      	str	r2, [sp, #0]
 801ae42:	ab14      	add	r3, sp, #80	@ 0x50
 801ae44:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801ae46:	f7fb fdc1 	bl	80169cc <rcutils_format_string_limit>
 801ae4a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801ae4c:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801ae4e:	4604      	mov	r4, r0
 801ae50:	4650      	mov	r0, sl
 801ae52:	4798      	blx	r3
 801ae54:	46a2      	mov	sl, r4
 801ae56:	4653      	mov	r3, sl
 801ae58:	2b00      	cmp	r3, #0
 801ae5a:	d036      	beq.n	801aeca <rcl_expand_topic_name+0x286>
 801ae5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ae5e:	f8c3 a000 	str.w	sl, [r3]
 801ae62:	e7a4      	b.n	801adae <rcl_expand_topic_name+0x16a>
 801ae64:	4653      	mov	r3, sl
 801ae66:	9d07      	ldr	r5, [sp, #28]
 801ae68:	2b00      	cmp	r3, #0
 801ae6a:	d1d5      	bne.n	801ae18 <rcl_expand_topic_name+0x1d4>
 801ae6c:	f898 3000 	ldrb.w	r3, [r8]
 801ae70:	2b2f      	cmp	r3, #47	@ 0x2f
 801ae72:	d0f3      	beq.n	801ae5c <rcl_expand_topic_name+0x218>
 801ae74:	4638      	mov	r0, r7
 801ae76:	f7e5 fa13 	bl	80002a0 <strlen>
 801ae7a:	4a23      	ldr	r2, [pc, #140]	@ (801af08 <rcl_expand_topic_name+0x2c4>)
 801ae7c:	4b23      	ldr	r3, [pc, #140]	@ (801af0c <rcl_expand_topic_name+0x2c8>)
 801ae7e:	f8cd 8010 	str.w	r8, [sp, #16]
 801ae82:	2801      	cmp	r0, #1
 801ae84:	bf18      	it	ne
 801ae86:	4613      	movne	r3, r2
 801ae88:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801ae8c:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801ae90:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801ae92:	9703      	str	r7, [sp, #12]
 801ae94:	9200      	str	r2, [sp, #0]
 801ae96:	ab14      	add	r3, sp, #80	@ 0x50
 801ae98:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801ae9a:	f7fb fd97 	bl	80169cc <rcutils_format_string_limit>
 801ae9e:	4682      	mov	sl, r0
 801aea0:	e7d9      	b.n	801ae56 <rcl_expand_topic_name+0x212>
 801aea2:	25ca      	movs	r5, #202	@ 0xca
 801aea4:	e783      	b.n	801adae <rcl_expand_topic_name+0x16a>
 801aea6:	2800      	cmp	r0, #0
 801aea8:	d1b1      	bne.n	801ae0e <rcl_expand_topic_name+0x1ca>
 801aeaa:	e7e3      	b.n	801ae74 <rcl_expand_topic_name+0x230>
 801aeac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801aeae:	6018      	str	r0, [r3, #0]
 801aeb0:	f7f3 ff86 	bl	800edc0 <rcutils_reset_error>
 801aeb4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801aeb6:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801aeb8:	4650      	mov	r0, sl
 801aeba:	4798      	blx	r3
 801aebc:	250a      	movs	r5, #10
 801aebe:	e776      	b.n	801adae <rcl_expand_topic_name+0x16a>
 801aec0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801aec2:	601d      	str	r5, [r3, #0]
 801aec4:	f7f3 ff7c 	bl	800edc0 <rcutils_reset_error>
 801aec8:	e7f8      	b.n	801aebc <rcl_expand_topic_name+0x278>
 801aeca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801aecc:	2300      	movs	r3, #0
 801aece:	6013      	str	r3, [r2, #0]
 801aed0:	e7f4      	b.n	801aebc <rcl_expand_topic_name+0x278>
 801aed2:	ab17      	add	r3, sp, #92	@ 0x5c
 801aed4:	e893 0003 	ldmia.w	r3, {r0, r1}
 801aed8:	e88d 0003 	stmia.w	sp, {r0, r1}
 801aedc:	ab14      	add	r3, sp, #80	@ 0x50
 801aede:	cb0e      	ldmia	r3, {r1, r2, r3}
 801aee0:	4640      	mov	r0, r8
 801aee2:	f7fb fe91 	bl	8016c08 <rcutils_strdup>
 801aee6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801aee8:	6018      	str	r0, [r3, #0]
 801aeea:	2800      	cmp	r0, #0
 801aeec:	f47f af5f 	bne.w	801adae <rcl_expand_topic_name+0x16a>
 801aef0:	e7e8      	b.n	801aec4 <rcl_expand_topic_name+0x280>
 801aef2:	bf00      	nop
 801aef4:	0801ef6c 	.word	0x0801ef6c
 801aef8:	0801f748 	.word	0x0801f748
 801aefc:	0801f750 	.word	0x0801f750
 801af00:	0801f758 	.word	0x0801f758
 801af04:	0801f760 	.word	0x0801f760
 801af08:	0801f170 	.word	0x0801f170
 801af0c:	0801ef7c 	.word	0x0801ef7c

0801af10 <rcl_get_default_topic_name_substitutions>:
 801af10:	2800      	cmp	r0, #0
 801af12:	bf0c      	ite	eq
 801af14:	200b      	moveq	r0, #11
 801af16:	2000      	movne	r0, #0
 801af18:	4770      	bx	lr
 801af1a:	bf00      	nop

0801af1c <rcl_get_zero_initialized_guard_condition>:
 801af1c:	4a03      	ldr	r2, [pc, #12]	@ (801af2c <rcl_get_zero_initialized_guard_condition+0x10>)
 801af1e:	4603      	mov	r3, r0
 801af20:	e892 0003 	ldmia.w	r2, {r0, r1}
 801af24:	e883 0003 	stmia.w	r3, {r0, r1}
 801af28:	4618      	mov	r0, r3
 801af2a:	4770      	bx	lr
 801af2c:	080203dc 	.word	0x080203dc

0801af30 <rcl_guard_condition_init>:
 801af30:	b082      	sub	sp, #8
 801af32:	b5f0      	push	{r4, r5, r6, r7, lr}
 801af34:	b087      	sub	sp, #28
 801af36:	ac0c      	add	r4, sp, #48	@ 0x30
 801af38:	e884 000c 	stmia.w	r4, {r2, r3}
 801af3c:	46a6      	mov	lr, r4
 801af3e:	460d      	mov	r5, r1
 801af40:	4604      	mov	r4, r0
 801af42:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801af46:	f10d 0c04 	add.w	ip, sp, #4
 801af4a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801af4e:	f8de 3000 	ldr.w	r3, [lr]
 801af52:	f8cc 3000 	str.w	r3, [ip]
 801af56:	a801      	add	r0, sp, #4
 801af58:	f7f3 ff06 	bl	800ed68 <rcutils_allocator_is_valid>
 801af5c:	b338      	cbz	r0, 801afae <rcl_guard_condition_init+0x7e>
 801af5e:	b334      	cbz	r4, 801afae <rcl_guard_condition_init+0x7e>
 801af60:	6866      	ldr	r6, [r4, #4]
 801af62:	b9ee      	cbnz	r6, 801afa0 <rcl_guard_condition_init+0x70>
 801af64:	b31d      	cbz	r5, 801afae <rcl_guard_condition_init+0x7e>
 801af66:	4628      	mov	r0, r5
 801af68:	f7f8 fdba 	bl	8013ae0 <rcl_context_is_valid>
 801af6c:	b308      	cbz	r0, 801afb2 <rcl_guard_condition_init+0x82>
 801af6e:	9b01      	ldr	r3, [sp, #4]
 801af70:	9905      	ldr	r1, [sp, #20]
 801af72:	201c      	movs	r0, #28
 801af74:	4798      	blx	r3
 801af76:	4607      	mov	r7, r0
 801af78:	6060      	str	r0, [r4, #4]
 801af7a:	b310      	cbz	r0, 801afc2 <rcl_guard_condition_init+0x92>
 801af7c:	6828      	ldr	r0, [r5, #0]
 801af7e:	3028      	adds	r0, #40	@ 0x28
 801af80:	f000 fc06 	bl	801b790 <rmw_create_guard_condition>
 801af84:	6038      	str	r0, [r7, #0]
 801af86:	6860      	ldr	r0, [r4, #4]
 801af88:	6807      	ldr	r7, [r0, #0]
 801af8a:	b1a7      	cbz	r7, 801afb6 <rcl_guard_condition_init+0x86>
 801af8c:	2301      	movs	r3, #1
 801af8e:	ac01      	add	r4, sp, #4
 801af90:	7103      	strb	r3, [r0, #4]
 801af92:	f100 0708 	add.w	r7, r0, #8
 801af96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801af98:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801af9a:	6823      	ldr	r3, [r4, #0]
 801af9c:	603b      	str	r3, [r7, #0]
 801af9e:	e000      	b.n	801afa2 <rcl_guard_condition_init+0x72>
 801afa0:	2664      	movs	r6, #100	@ 0x64
 801afa2:	4630      	mov	r0, r6
 801afa4:	b007      	add	sp, #28
 801afa6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801afaa:	b002      	add	sp, #8
 801afac:	4770      	bx	lr
 801afae:	260b      	movs	r6, #11
 801afb0:	e7f7      	b.n	801afa2 <rcl_guard_condition_init+0x72>
 801afb2:	2665      	movs	r6, #101	@ 0x65
 801afb4:	e7f5      	b.n	801afa2 <rcl_guard_condition_init+0x72>
 801afb6:	9b02      	ldr	r3, [sp, #8]
 801afb8:	9905      	ldr	r1, [sp, #20]
 801afba:	4798      	blx	r3
 801afbc:	2601      	movs	r6, #1
 801afbe:	6067      	str	r7, [r4, #4]
 801afc0:	e7ef      	b.n	801afa2 <rcl_guard_condition_init+0x72>
 801afc2:	260a      	movs	r6, #10
 801afc4:	e7ed      	b.n	801afa2 <rcl_guard_condition_init+0x72>
 801afc6:	bf00      	nop

0801afc8 <rcl_guard_condition_init_from_rmw>:
 801afc8:	b082      	sub	sp, #8
 801afca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801afce:	b086      	sub	sp, #24
 801afd0:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 801afd4:	4604      	mov	r4, r0
 801afd6:	f84c 3f04 	str.w	r3, [ip, #4]!
 801afda:	460e      	mov	r6, r1
 801afdc:	4617      	mov	r7, r2
 801afde:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801afe2:	f10d 0e04 	add.w	lr, sp, #4
 801afe6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801afea:	f8dc 3000 	ldr.w	r3, [ip]
 801afee:	f8ce 3000 	str.w	r3, [lr]
 801aff2:	a801      	add	r0, sp, #4
 801aff4:	f7f3 feb8 	bl	800ed68 <rcutils_allocator_is_valid>
 801aff8:	b350      	cbz	r0, 801b050 <rcl_guard_condition_init_from_rmw+0x88>
 801affa:	b34c      	cbz	r4, 801b050 <rcl_guard_condition_init_from_rmw+0x88>
 801affc:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801b000:	f1b8 0f00 	cmp.w	r8, #0
 801b004:	d11e      	bne.n	801b044 <rcl_guard_condition_init_from_rmw+0x7c>
 801b006:	b31f      	cbz	r7, 801b050 <rcl_guard_condition_init_from_rmw+0x88>
 801b008:	4638      	mov	r0, r7
 801b00a:	f7f8 fd69 	bl	8013ae0 <rcl_context_is_valid>
 801b00e:	b328      	cbz	r0, 801b05c <rcl_guard_condition_init_from_rmw+0x94>
 801b010:	9b01      	ldr	r3, [sp, #4]
 801b012:	9905      	ldr	r1, [sp, #20]
 801b014:	201c      	movs	r0, #28
 801b016:	4798      	blx	r3
 801b018:	4605      	mov	r5, r0
 801b01a:	6060      	str	r0, [r4, #4]
 801b01c:	b358      	cbz	r0, 801b076 <rcl_guard_condition_init_from_rmw+0xae>
 801b01e:	b1fe      	cbz	r6, 801b060 <rcl_guard_condition_init_from_rmw+0x98>
 801b020:	6006      	str	r6, [r0, #0]
 801b022:	f880 8004 	strb.w	r8, [r0, #4]
 801b026:	ac01      	add	r4, sp, #4
 801b028:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b02a:	f105 0c08 	add.w	ip, r5, #8
 801b02e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b032:	6823      	ldr	r3, [r4, #0]
 801b034:	f8cc 3000 	str.w	r3, [ip]
 801b038:	2000      	movs	r0, #0
 801b03a:	b006      	add	sp, #24
 801b03c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b040:	b002      	add	sp, #8
 801b042:	4770      	bx	lr
 801b044:	2064      	movs	r0, #100	@ 0x64
 801b046:	b006      	add	sp, #24
 801b048:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b04c:	b002      	add	sp, #8
 801b04e:	4770      	bx	lr
 801b050:	200b      	movs	r0, #11
 801b052:	b006      	add	sp, #24
 801b054:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b058:	b002      	add	sp, #8
 801b05a:	4770      	bx	lr
 801b05c:	2065      	movs	r0, #101	@ 0x65
 801b05e:	e7f2      	b.n	801b046 <rcl_guard_condition_init_from_rmw+0x7e>
 801b060:	6838      	ldr	r0, [r7, #0]
 801b062:	3028      	adds	r0, #40	@ 0x28
 801b064:	f000 fb94 	bl	801b790 <rmw_create_guard_condition>
 801b068:	6028      	str	r0, [r5, #0]
 801b06a:	6865      	ldr	r5, [r4, #4]
 801b06c:	682e      	ldr	r6, [r5, #0]
 801b06e:	b126      	cbz	r6, 801b07a <rcl_guard_condition_init_from_rmw+0xb2>
 801b070:	2301      	movs	r3, #1
 801b072:	712b      	strb	r3, [r5, #4]
 801b074:	e7d7      	b.n	801b026 <rcl_guard_condition_init_from_rmw+0x5e>
 801b076:	200a      	movs	r0, #10
 801b078:	e7e5      	b.n	801b046 <rcl_guard_condition_init_from_rmw+0x7e>
 801b07a:	4628      	mov	r0, r5
 801b07c:	9b02      	ldr	r3, [sp, #8]
 801b07e:	9905      	ldr	r1, [sp, #20]
 801b080:	4798      	blx	r3
 801b082:	2001      	movs	r0, #1
 801b084:	6066      	str	r6, [r4, #4]
 801b086:	e7de      	b.n	801b046 <rcl_guard_condition_init_from_rmw+0x7e>

0801b088 <rcl_guard_condition_fini>:
 801b088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b08a:	b1d8      	cbz	r0, 801b0c4 <rcl_guard_condition_fini+0x3c>
 801b08c:	4604      	mov	r4, r0
 801b08e:	6840      	ldr	r0, [r0, #4]
 801b090:	b158      	cbz	r0, 801b0aa <rcl_guard_condition_fini+0x22>
 801b092:	6803      	ldr	r3, [r0, #0]
 801b094:	68c6      	ldr	r6, [r0, #12]
 801b096:	6987      	ldr	r7, [r0, #24]
 801b098:	b153      	cbz	r3, 801b0b0 <rcl_guard_condition_fini+0x28>
 801b09a:	7905      	ldrb	r5, [r0, #4]
 801b09c:	b955      	cbnz	r5, 801b0b4 <rcl_guard_condition_fini+0x2c>
 801b09e:	4639      	mov	r1, r7
 801b0a0:	47b0      	blx	r6
 801b0a2:	2300      	movs	r3, #0
 801b0a4:	6063      	str	r3, [r4, #4]
 801b0a6:	4628      	mov	r0, r5
 801b0a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b0aa:	4605      	mov	r5, r0
 801b0ac:	4628      	mov	r0, r5
 801b0ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b0b0:	461d      	mov	r5, r3
 801b0b2:	e7f4      	b.n	801b09e <rcl_guard_condition_fini+0x16>
 801b0b4:	4618      	mov	r0, r3
 801b0b6:	f000 fb7f 	bl	801b7b8 <rmw_destroy_guard_condition>
 801b0ba:	1e05      	subs	r5, r0, #0
 801b0bc:	bf18      	it	ne
 801b0be:	2501      	movne	r5, #1
 801b0c0:	6860      	ldr	r0, [r4, #4]
 801b0c2:	e7ec      	b.n	801b09e <rcl_guard_condition_fini+0x16>
 801b0c4:	250b      	movs	r5, #11
 801b0c6:	4628      	mov	r0, r5
 801b0c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b0ca:	bf00      	nop

0801b0cc <rcl_guard_condition_get_default_options>:
 801b0cc:	b510      	push	{r4, lr}
 801b0ce:	4604      	mov	r4, r0
 801b0d0:	f7f3 fe1e 	bl	800ed10 <rcutils_get_default_allocator>
 801b0d4:	4620      	mov	r0, r4
 801b0d6:	bd10      	pop	{r4, pc}

0801b0d8 <rcl_trigger_guard_condition>:
 801b0d8:	b148      	cbz	r0, 801b0ee <rcl_trigger_guard_condition+0x16>
 801b0da:	b508      	push	{r3, lr}
 801b0dc:	6843      	ldr	r3, [r0, #4]
 801b0de:	b143      	cbz	r3, 801b0f2 <rcl_trigger_guard_condition+0x1a>
 801b0e0:	6818      	ldr	r0, [r3, #0]
 801b0e2:	f000 fb7d 	bl	801b7e0 <rmw_trigger_guard_condition>
 801b0e6:	3800      	subs	r0, #0
 801b0e8:	bf18      	it	ne
 801b0ea:	2001      	movne	r0, #1
 801b0ec:	bd08      	pop	{r3, pc}
 801b0ee:	200b      	movs	r0, #11
 801b0f0:	4770      	bx	lr
 801b0f2:	200b      	movs	r0, #11
 801b0f4:	bd08      	pop	{r3, pc}
 801b0f6:	bf00      	nop

0801b0f8 <rcl_guard_condition_get_rmw_handle>:
 801b0f8:	b110      	cbz	r0, 801b100 <rcl_guard_condition_get_rmw_handle+0x8>
 801b0fa:	6840      	ldr	r0, [r0, #4]
 801b0fc:	b100      	cbz	r0, 801b100 <rcl_guard_condition_get_rmw_handle+0x8>
 801b0fe:	6800      	ldr	r0, [r0, #0]
 801b100:	4770      	bx	lr
 801b102:	bf00      	nop

0801b104 <rcl_validate_topic_name>:
 801b104:	2800      	cmp	r0, #0
 801b106:	d06b      	beq.n	801b1e0 <rcl_validate_topic_name+0xdc>
 801b108:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b10c:	460d      	mov	r5, r1
 801b10e:	2900      	cmp	r1, #0
 801b110:	d06d      	beq.n	801b1ee <rcl_validate_topic_name+0xea>
 801b112:	4616      	mov	r6, r2
 801b114:	4604      	mov	r4, r0
 801b116:	f7e5 f8c3 	bl	80002a0 <strlen>
 801b11a:	b190      	cbz	r0, 801b142 <rcl_validate_topic_name+0x3e>
 801b11c:	7821      	ldrb	r1, [r4, #0]
 801b11e:	4a71      	ldr	r2, [pc, #452]	@ (801b2e4 <rcl_validate_topic_name+0x1e0>)
 801b120:	5c53      	ldrb	r3, [r2, r1]
 801b122:	f013 0304 	ands.w	r3, r3, #4
 801b126:	d15d      	bne.n	801b1e4 <rcl_validate_topic_name+0xe0>
 801b128:	1e47      	subs	r7, r0, #1
 801b12a:	f814 c007 	ldrb.w	ip, [r4, r7]
 801b12e:	f1bc 0f2f 	cmp.w	ip, #47	@ 0x2f
 801b132:	d10d      	bne.n	801b150 <rcl_validate_topic_name+0x4c>
 801b134:	2302      	movs	r3, #2
 801b136:	602b      	str	r3, [r5, #0]
 801b138:	b146      	cbz	r6, 801b14c <rcl_validate_topic_name+0x48>
 801b13a:	6037      	str	r7, [r6, #0]
 801b13c:	2000      	movs	r0, #0
 801b13e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b142:	2301      	movs	r3, #1
 801b144:	602b      	str	r3, [r5, #0]
 801b146:	b10e      	cbz	r6, 801b14c <rcl_validate_topic_name+0x48>
 801b148:	2300      	movs	r3, #0
 801b14a:	6033      	str	r3, [r6, #0]
 801b14c:	2000      	movs	r0, #0
 801b14e:	e7f6      	b.n	801b13e <rcl_validate_topic_name+0x3a>
 801b150:	f104 38ff 	add.w	r8, r4, #4294967295	@ 0xffffffff
 801b154:	469a      	mov	sl, r3
 801b156:	469e      	mov	lr, r3
 801b158:	f818 9f01 	ldrb.w	r9, [r8, #1]!
 801b15c:	f1a9 0c2f 	sub.w	ip, r9, #47	@ 0x2f
 801b160:	f1bc 0f4f 	cmp.w	ip, #79	@ 0x4f
 801b164:	d85b      	bhi.n	801b21e <rcl_validate_topic_name+0x11a>
 801b166:	e8df f00c 	tbb	[pc, ip]
 801b16a:	4463      	.short	0x4463
 801b16c:	44444444 	.word	0x44444444
 801b170:	44444444 	.word	0x44444444
 801b174:	5a5a5a44 	.word	0x5a5a5a44
 801b178:	5a5a5a5a 	.word	0x5a5a5a5a
 801b17c:	44444444 	.word	0x44444444
 801b180:	44444444 	.word	0x44444444
 801b184:	44444444 	.word	0x44444444
 801b188:	44444444 	.word	0x44444444
 801b18c:	44444444 	.word	0x44444444
 801b190:	44444444 	.word	0x44444444
 801b194:	5a5a4444 	.word	0x5a5a4444
 801b198:	5a2e5a5a 	.word	0x5a2e5a5a
 801b19c:	44444444 	.word	0x44444444
 801b1a0:	44444444 	.word	0x44444444
 801b1a4:	44444444 	.word	0x44444444
 801b1a8:	44444444 	.word	0x44444444
 801b1ac:	44444444 	.word	0x44444444
 801b1b0:	44444444 	.word	0x44444444
 801b1b4:	5a284444 	.word	0x5a284444
 801b1b8:	6b73      	.short	0x6b73
 801b1ba:	f1ba 0f00 	cmp.w	sl, #0
 801b1be:	d13a      	bne.n	801b236 <rcl_validate_topic_name+0x132>
 801b1c0:	4673      	mov	r3, lr
 801b1c2:	f04f 0a01 	mov.w	sl, #1
 801b1c6:	f10e 0e01 	add.w	lr, lr, #1
 801b1ca:	4570      	cmp	r0, lr
 801b1cc:	d1c4      	bne.n	801b158 <rcl_validate_topic_name+0x54>
 801b1ce:	f1ba 0f00 	cmp.w	sl, #0
 801b1d2:	d048      	beq.n	801b266 <rcl_validate_topic_name+0x162>
 801b1d4:	2205      	movs	r2, #5
 801b1d6:	602a      	str	r2, [r5, #0]
 801b1d8:	2e00      	cmp	r6, #0
 801b1da:	d0b7      	beq.n	801b14c <rcl_validate_topic_name+0x48>
 801b1dc:	6033      	str	r3, [r6, #0]
 801b1de:	e7b5      	b.n	801b14c <rcl_validate_topic_name+0x48>
 801b1e0:	200b      	movs	r0, #11
 801b1e2:	4770      	bx	lr
 801b1e4:	2304      	movs	r3, #4
 801b1e6:	602b      	str	r3, [r5, #0]
 801b1e8:	2e00      	cmp	r6, #0
 801b1ea:	d1ad      	bne.n	801b148 <rcl_validate_topic_name+0x44>
 801b1ec:	e7ae      	b.n	801b14c <rcl_validate_topic_name+0x48>
 801b1ee:	200b      	movs	r0, #11
 801b1f0:	e7a5      	b.n	801b13e <rcl_validate_topic_name+0x3a>
 801b1f2:	f812 c009 	ldrb.w	ip, [r2, r9]
 801b1f6:	f01c 0f04 	tst.w	ip, #4
 801b1fa:	d0e4      	beq.n	801b1c6 <rcl_validate_topic_name+0xc2>
 801b1fc:	f1ba 0f00 	cmp.w	sl, #0
 801b200:	d0e1      	beq.n	801b1c6 <rcl_validate_topic_name+0xc2>
 801b202:	f1be 0f00 	cmp.w	lr, #0
 801b206:	d0de      	beq.n	801b1c6 <rcl_validate_topic_name+0xc2>
 801b208:	f10e 3cff 	add.w	ip, lr, #4294967295	@ 0xffffffff
 801b20c:	4563      	cmp	r3, ip
 801b20e:	d1da      	bne.n	801b1c6 <rcl_validate_topic_name+0xc2>
 801b210:	2309      	movs	r3, #9
 801b212:	602b      	str	r3, [r5, #0]
 801b214:	2e00      	cmp	r6, #0
 801b216:	d099      	beq.n	801b14c <rcl_validate_topic_name+0x48>
 801b218:	f8c6 e000 	str.w	lr, [r6]
 801b21c:	e796      	b.n	801b14c <rcl_validate_topic_name+0x48>
 801b21e:	f1ba 0f00 	cmp.w	sl, #0
 801b222:	bf0c      	ite	eq
 801b224:	2303      	moveq	r3, #3
 801b226:	2308      	movne	r3, #8
 801b228:	602b      	str	r3, [r5, #0]
 801b22a:	2e00      	cmp	r6, #0
 801b22c:	d1f4      	bne.n	801b218 <rcl_validate_topic_name+0x114>
 801b22e:	e78d      	b.n	801b14c <rcl_validate_topic_name+0x48>
 801b230:	f1ba 0f00 	cmp.w	sl, #0
 801b234:	d0c7      	beq.n	801b1c6 <rcl_validate_topic_name+0xc2>
 801b236:	2308      	movs	r3, #8
 801b238:	602b      	str	r3, [r5, #0]
 801b23a:	2e00      	cmp	r6, #0
 801b23c:	d1ec      	bne.n	801b218 <rcl_validate_topic_name+0x114>
 801b23e:	e785      	b.n	801b14c <rcl_validate_topic_name+0x48>
 801b240:	f1be 0f00 	cmp.w	lr, #0
 801b244:	d0bf      	beq.n	801b1c6 <rcl_validate_topic_name+0xc2>
 801b246:	2306      	movs	r3, #6
 801b248:	602b      	str	r3, [r5, #0]
 801b24a:	2e00      	cmp	r6, #0
 801b24c:	d1e4      	bne.n	801b218 <rcl_validate_topic_name+0x114>
 801b24e:	e77d      	b.n	801b14c <rcl_validate_topic_name+0x48>
 801b250:	f1ba 0f00 	cmp.w	sl, #0
 801b254:	d104      	bne.n	801b260 <rcl_validate_topic_name+0x15c>
 801b256:	2305      	movs	r3, #5
 801b258:	602b      	str	r3, [r5, #0]
 801b25a:	2e00      	cmp	r6, #0
 801b25c:	d1dc      	bne.n	801b218 <rcl_validate_topic_name+0x114>
 801b25e:	e775      	b.n	801b14c <rcl_validate_topic_name+0x48>
 801b260:	f04f 0a00 	mov.w	sl, #0
 801b264:	e7af      	b.n	801b1c6 <rcl_validate_topic_name+0xc2>
 801b266:	297e      	cmp	r1, #126	@ 0x7e
 801b268:	d01d      	beq.n	801b2a6 <rcl_validate_topic_name+0x1a2>
 801b26a:	2101      	movs	r1, #1
 801b26c:	e006      	b.n	801b27c <rcl_validate_topic_name+0x178>
 801b26e:	458e      	cmp	lr, r1
 801b270:	f104 0401 	add.w	r4, r4, #1
 801b274:	f101 0301 	add.w	r3, r1, #1
 801b278:	d912      	bls.n	801b2a0 <rcl_validate_topic_name+0x19c>
 801b27a:	4619      	mov	r1, r3
 801b27c:	4557      	cmp	r7, sl
 801b27e:	f10a 0a01 	add.w	sl, sl, #1
 801b282:	d0f4      	beq.n	801b26e <rcl_validate_topic_name+0x16a>
 801b284:	7823      	ldrb	r3, [r4, #0]
 801b286:	2b2f      	cmp	r3, #47	@ 0x2f
 801b288:	d1f1      	bne.n	801b26e <rcl_validate_topic_name+0x16a>
 801b28a:	7863      	ldrb	r3, [r4, #1]
 801b28c:	5cd3      	ldrb	r3, [r2, r3]
 801b28e:	075b      	lsls	r3, r3, #29
 801b290:	d5ed      	bpl.n	801b26e <rcl_validate_topic_name+0x16a>
 801b292:	2304      	movs	r3, #4
 801b294:	602b      	str	r3, [r5, #0]
 801b296:	2e00      	cmp	r6, #0
 801b298:	f43f af58 	beq.w	801b14c <rcl_validate_topic_name+0x48>
 801b29c:	6031      	str	r1, [r6, #0]
 801b29e:	e755      	b.n	801b14c <rcl_validate_topic_name+0x48>
 801b2a0:	2300      	movs	r3, #0
 801b2a2:	602b      	str	r3, [r5, #0]
 801b2a4:	e752      	b.n	801b14c <rcl_validate_topic_name+0x48>
 801b2a6:	4653      	mov	r3, sl
 801b2a8:	2101      	movs	r1, #1
 801b2aa:	e00a      	b.n	801b2c2 <rcl_validate_topic_name+0x1be>
 801b2ac:	2b01      	cmp	r3, #1
 801b2ae:	d012      	beq.n	801b2d6 <rcl_validate_topic_name+0x1d2>
 801b2b0:	458e      	cmp	lr, r1
 801b2b2:	f103 0301 	add.w	r3, r3, #1
 801b2b6:	f104 0401 	add.w	r4, r4, #1
 801b2ba:	f101 0001 	add.w	r0, r1, #1
 801b2be:	d9ef      	bls.n	801b2a0 <rcl_validate_topic_name+0x19c>
 801b2c0:	4601      	mov	r1, r0
 801b2c2:	429f      	cmp	r7, r3
 801b2c4:	d0f4      	beq.n	801b2b0 <rcl_validate_topic_name+0x1ac>
 801b2c6:	7820      	ldrb	r0, [r4, #0]
 801b2c8:	282f      	cmp	r0, #47	@ 0x2f
 801b2ca:	d1ef      	bne.n	801b2ac <rcl_validate_topic_name+0x1a8>
 801b2cc:	7860      	ldrb	r0, [r4, #1]
 801b2ce:	5c10      	ldrb	r0, [r2, r0]
 801b2d0:	0740      	lsls	r0, r0, #29
 801b2d2:	d5ed      	bpl.n	801b2b0 <rcl_validate_topic_name+0x1ac>
 801b2d4:	e7dd      	b.n	801b292 <rcl_validate_topic_name+0x18e>
 801b2d6:	2207      	movs	r2, #7
 801b2d8:	602a      	str	r2, [r5, #0]
 801b2da:	2e00      	cmp	r6, #0
 801b2dc:	f47f af7e 	bne.w	801b1dc <rcl_validate_topic_name+0xd8>
 801b2e0:	e734      	b.n	801b14c <rcl_validate_topic_name+0x48>
 801b2e2:	bf00      	nop
 801b2e4:	080204ff 	.word	0x080204ff

0801b2e8 <rcutils_split>:
 801b2e8:	b082      	sub	sp, #8
 801b2ea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b2ee:	b08b      	sub	sp, #44	@ 0x2c
 801b2f0:	ac14      	add	r4, sp, #80	@ 0x50
 801b2f2:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 801b2f4:	e884 000c 	stmia.w	r4, {r2, r3}
 801b2f8:	2f00      	cmp	r7, #0
 801b2fa:	f000 8091 	beq.w	801b420 <rcutils_split+0x138>
 801b2fe:	4606      	mov	r6, r0
 801b300:	2800      	cmp	r0, #0
 801b302:	d072      	beq.n	801b3ea <rcutils_split+0x102>
 801b304:	7804      	ldrb	r4, [r0, #0]
 801b306:	2c00      	cmp	r4, #0
 801b308:	d06f      	beq.n	801b3ea <rcutils_split+0x102>
 801b30a:	460d      	mov	r5, r1
 801b30c:	f7e4 ffc8 	bl	80002a0 <strlen>
 801b310:	1833      	adds	r3, r6, r0
 801b312:	1b64      	subs	r4, r4, r5
 801b314:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801b318:	4681      	mov	r9, r0
 801b31a:	fab4 f484 	clz	r4, r4
 801b31e:	0964      	lsrs	r4, r4, #5
 801b320:	42ab      	cmp	r3, r5
 801b322:	bf08      	it	eq
 801b324:	f1a9 0901 	subeq.w	r9, r9, #1
 801b328:	454c      	cmp	r4, r9
 801b32a:	d26a      	bcs.n	801b402 <rcutils_split+0x11a>
 801b32c:	1933      	adds	r3, r6, r4
 801b32e:	eb06 0009 	add.w	r0, r6, r9
 801b332:	2101      	movs	r1, #1
 801b334:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b338:	42aa      	cmp	r2, r5
 801b33a:	bf08      	it	eq
 801b33c:	3101      	addeq	r1, #1
 801b33e:	4283      	cmp	r3, r0
 801b340:	d1f8      	bne.n	801b334 <rcutils_split+0x4c>
 801b342:	aa14      	add	r2, sp, #80	@ 0x50
 801b344:	4638      	mov	r0, r7
 801b346:	f000 f88f 	bl	801b468 <rcutils_string_array_init>
 801b34a:	2800      	cmp	r0, #0
 801b34c:	d141      	bne.n	801b3d2 <rcutils_split+0xea>
 801b34e:	687a      	ldr	r2, [r7, #4]
 801b350:	4680      	mov	r8, r0
 801b352:	46a2      	mov	sl, r4
 801b354:	e002      	b.n	801b35c <rcutils_split+0x74>
 801b356:	3401      	adds	r4, #1
 801b358:	454c      	cmp	r4, r9
 801b35a:	d222      	bcs.n	801b3a2 <rcutils_split+0xba>
 801b35c:	5d33      	ldrb	r3, [r6, r4]
 801b35e:	42ab      	cmp	r3, r5
 801b360:	d1f9      	bne.n	801b356 <rcutils_split+0x6e>
 801b362:	4554      	cmp	r4, sl
 801b364:	eba4 0b0a 	sub.w	fp, r4, sl
 801b368:	d038      	beq.n	801b3dc <rcutils_split+0xf4>
 801b36a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801b36c:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b36e:	9201      	str	r2, [sp, #4]
 801b370:	f10b 0002 	add.w	r0, fp, #2
 801b374:	4798      	blx	r3
 801b376:	9a01      	ldr	r2, [sp, #4]
 801b378:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 801b37c:	687a      	ldr	r2, [r7, #4]
 801b37e:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 801b382:	eb06 030a 	add.w	r3, r6, sl
 801b386:	f10b 0101 	add.w	r1, fp, #1
 801b38a:	2800      	cmp	r0, #0
 801b38c:	d04e      	beq.n	801b42c <rcutils_split+0x144>
 801b38e:	4a2d      	ldr	r2, [pc, #180]	@ (801b444 <rcutils_split+0x15c>)
 801b390:	f000 fefa 	bl	801c188 <sniprintf>
 801b394:	687a      	ldr	r2, [r7, #4]
 801b396:	f108 0801 	add.w	r8, r8, #1
 801b39a:	3401      	adds	r4, #1
 801b39c:	454c      	cmp	r4, r9
 801b39e:	46a2      	mov	sl, r4
 801b3a0:	d3dc      	bcc.n	801b35c <rcutils_split+0x74>
 801b3a2:	4554      	cmp	r4, sl
 801b3a4:	d035      	beq.n	801b412 <rcutils_split+0x12a>
 801b3a6:	eba4 040a 	sub.w	r4, r4, sl
 801b3aa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801b3ac:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b3ae:	9201      	str	r2, [sp, #4]
 801b3b0:	1ca0      	adds	r0, r4, #2
 801b3b2:	4798      	blx	r3
 801b3b4:	9a01      	ldr	r2, [sp, #4]
 801b3b6:	687b      	ldr	r3, [r7, #4]
 801b3b8:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 801b3bc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801b3c0:	2800      	cmp	r0, #0
 801b3c2:	d035      	beq.n	801b430 <rcutils_split+0x148>
 801b3c4:	4a1f      	ldr	r2, [pc, #124]	@ (801b444 <rcutils_split+0x15c>)
 801b3c6:	eb06 030a 	add.w	r3, r6, sl
 801b3ca:	1c61      	adds	r1, r4, #1
 801b3cc:	f000 fedc 	bl	801c188 <sniprintf>
 801b3d0:	2000      	movs	r0, #0
 801b3d2:	b00b      	add	sp, #44	@ 0x2c
 801b3d4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b3d8:	b002      	add	sp, #8
 801b3da:	4770      	bx	lr
 801b3dc:	683b      	ldr	r3, [r7, #0]
 801b3de:	3b01      	subs	r3, #1
 801b3e0:	2100      	movs	r1, #0
 801b3e2:	603b      	str	r3, [r7, #0]
 801b3e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 801b3e8:	e7d7      	b.n	801b39a <rcutils_split+0xb2>
 801b3ea:	a802      	add	r0, sp, #8
 801b3ec:	ac02      	add	r4, sp, #8
 801b3ee:	f000 f82b 	bl	801b448 <rcutils_get_zero_initialized_string_array>
 801b3f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b3f4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801b3f6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 801b3fa:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 801b3fe:	2000      	movs	r0, #0
 801b400:	e7e7      	b.n	801b3d2 <rcutils_split+0xea>
 801b402:	aa14      	add	r2, sp, #80	@ 0x50
 801b404:	2101      	movs	r1, #1
 801b406:	4638      	mov	r0, r7
 801b408:	f000 f82e 	bl	801b468 <rcutils_string_array_init>
 801b40c:	2800      	cmp	r0, #0
 801b40e:	d1e0      	bne.n	801b3d2 <rcutils_split+0xea>
 801b410:	687a      	ldr	r2, [r7, #4]
 801b412:	683b      	ldr	r3, [r7, #0]
 801b414:	3b01      	subs	r3, #1
 801b416:	2100      	movs	r1, #0
 801b418:	603b      	str	r3, [r7, #0]
 801b41a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 801b41e:	e7ee      	b.n	801b3fe <rcutils_split+0x116>
 801b420:	200b      	movs	r0, #11
 801b422:	b00b      	add	sp, #44	@ 0x2c
 801b424:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b428:	b002      	add	sp, #8
 801b42a:	4770      	bx	lr
 801b42c:	f8c7 8000 	str.w	r8, [r7]
 801b430:	4638      	mov	r0, r7
 801b432:	f000 f83b 	bl	801b4ac <rcutils_string_array_fini>
 801b436:	b908      	cbnz	r0, 801b43c <rcutils_split+0x154>
 801b438:	200a      	movs	r0, #10
 801b43a:	e7ca      	b.n	801b3d2 <rcutils_split+0xea>
 801b43c:	f7f3 fcc0 	bl	800edc0 <rcutils_reset_error>
 801b440:	e7fa      	b.n	801b438 <rcutils_split+0x150>
 801b442:	bf00      	nop
 801b444:	0801ef70 	.word	0x0801ef70

0801b448 <rcutils_get_zero_initialized_string_array>:
 801b448:	b510      	push	{r4, lr}
 801b44a:	4c06      	ldr	r4, [pc, #24]	@ (801b464 <rcutils_get_zero_initialized_string_array+0x1c>)
 801b44c:	4686      	mov	lr, r0
 801b44e:	4684      	mov	ip, r0
 801b450:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b452:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b456:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 801b45a:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 801b45e:	4670      	mov	r0, lr
 801b460:	bd10      	pop	{r4, pc}
 801b462:	bf00      	nop
 801b464:	080203e4 	.word	0x080203e4

0801b468 <rcutils_string_array_init>:
 801b468:	b1da      	cbz	r2, 801b4a2 <rcutils_string_array_init+0x3a>
 801b46a:	b570      	push	{r4, r5, r6, lr}
 801b46c:	4605      	mov	r5, r0
 801b46e:	b1d0      	cbz	r0, 801b4a6 <rcutils_string_array_init+0x3e>
 801b470:	460e      	mov	r6, r1
 801b472:	4614      	mov	r4, r2
 801b474:	e9d2 3203 	ldrd	r3, r2, [r2, #12]
 801b478:	6001      	str	r1, [r0, #0]
 801b47a:	2104      	movs	r1, #4
 801b47c:	4630      	mov	r0, r6
 801b47e:	4798      	blx	r3
 801b480:	6068      	str	r0, [r5, #4]
 801b482:	b150      	cbz	r0, 801b49a <rcutils_string_array_init+0x32>
 801b484:	46a4      	mov	ip, r4
 801b486:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801b48a:	f105 0408 	add.w	r4, r5, #8
 801b48e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801b490:	f8dc 3000 	ldr.w	r3, [ip]
 801b494:	6023      	str	r3, [r4, #0]
 801b496:	2000      	movs	r0, #0
 801b498:	bd70      	pop	{r4, r5, r6, pc}
 801b49a:	2e00      	cmp	r6, #0
 801b49c:	d0f2      	beq.n	801b484 <rcutils_string_array_init+0x1c>
 801b49e:	200a      	movs	r0, #10
 801b4a0:	bd70      	pop	{r4, r5, r6, pc}
 801b4a2:	200b      	movs	r0, #11
 801b4a4:	4770      	bx	lr
 801b4a6:	200b      	movs	r0, #11
 801b4a8:	bd70      	pop	{r4, r5, r6, pc}
 801b4aa:	bf00      	nop

0801b4ac <rcutils_string_array_fini>:
 801b4ac:	b310      	cbz	r0, 801b4f4 <rcutils_string_array_fini+0x48>
 801b4ae:	6843      	ldr	r3, [r0, #4]
 801b4b0:	b570      	push	{r4, r5, r6, lr}
 801b4b2:	4604      	mov	r4, r0
 801b4b4:	b1d3      	cbz	r3, 801b4ec <rcutils_string_array_fini+0x40>
 801b4b6:	3008      	adds	r0, #8
 801b4b8:	f7f3 fc56 	bl	800ed68 <rcutils_allocator_is_valid>
 801b4bc:	b1c0      	cbz	r0, 801b4f0 <rcutils_string_array_fini+0x44>
 801b4be:	e9d4 3000 	ldrd	r3, r0, [r4]
 801b4c2:	b16b      	cbz	r3, 801b4e0 <rcutils_string_array_fini+0x34>
 801b4c4:	2500      	movs	r5, #0
 801b4c6:	462e      	mov	r6, r5
 801b4c8:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 801b4cc:	68e3      	ldr	r3, [r4, #12]
 801b4ce:	69a1      	ldr	r1, [r4, #24]
 801b4d0:	4798      	blx	r3
 801b4d2:	e9d4 3000 	ldrd	r3, r0, [r4]
 801b4d6:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 801b4da:	3501      	adds	r5, #1
 801b4dc:	42ab      	cmp	r3, r5
 801b4de:	d8f3      	bhi.n	801b4c8 <rcutils_string_array_fini+0x1c>
 801b4e0:	68e3      	ldr	r3, [r4, #12]
 801b4e2:	69a1      	ldr	r1, [r4, #24]
 801b4e4:	4798      	blx	r3
 801b4e6:	2300      	movs	r3, #0
 801b4e8:	e9c4 3300 	strd	r3, r3, [r4]
 801b4ec:	2000      	movs	r0, #0
 801b4ee:	bd70      	pop	{r4, r5, r6, pc}
 801b4f0:	200b      	movs	r0, #11
 801b4f2:	bd70      	pop	{r4, r5, r6, pc}
 801b4f4:	200b      	movs	r0, #11
 801b4f6:	4770      	bx	lr

0801b4f8 <rmw_discovery_options_init>:
 801b4f8:	b328      	cbz	r0, 801b546 <rmw_discovery_options_init+0x4e>
 801b4fa:	b570      	push	{r4, r5, r6, lr}
 801b4fc:	4604      	mov	r4, r0
 801b4fe:	4610      	mov	r0, r2
 801b500:	460e      	mov	r6, r1
 801b502:	4615      	mov	r5, r2
 801b504:	f7f3 fc30 	bl	800ed68 <rcutils_allocator_is_valid>
 801b508:	b1d8      	cbz	r0, 801b542 <rmw_discovery_options_init+0x4a>
 801b50a:	68a3      	ldr	r3, [r4, #8]
 801b50c:	b9cb      	cbnz	r3, 801b542 <rmw_discovery_options_init+0x4a>
 801b50e:	6863      	ldr	r3, [r4, #4]
 801b510:	b9bb      	cbnz	r3, 801b542 <rmw_discovery_options_init+0x4a>
 801b512:	7823      	ldrb	r3, [r4, #0]
 801b514:	b90b      	cbnz	r3, 801b51a <rmw_discovery_options_init+0x22>
 801b516:	2302      	movs	r3, #2
 801b518:	7023      	strb	r3, [r4, #0]
 801b51a:	b186      	cbz	r6, 801b53e <rmw_discovery_options_init+0x46>
 801b51c:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 801b520:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801b524:	4630      	mov	r0, r6
 801b526:	4798      	blx	r3
 801b528:	6060      	str	r0, [r4, #4]
 801b52a:	b170      	cbz	r0, 801b54a <rmw_discovery_options_init+0x52>
 801b52c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801b52e:	f104 0c0c 	add.w	ip, r4, #12
 801b532:	60a6      	str	r6, [r4, #8]
 801b534:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b538:	682b      	ldr	r3, [r5, #0]
 801b53a:	f8cc 3000 	str.w	r3, [ip]
 801b53e:	2000      	movs	r0, #0
 801b540:	bd70      	pop	{r4, r5, r6, pc}
 801b542:	200b      	movs	r0, #11
 801b544:	bd70      	pop	{r4, r5, r6, pc}
 801b546:	200b      	movs	r0, #11
 801b548:	4770      	bx	lr
 801b54a:	200a      	movs	r0, #10
 801b54c:	bd70      	pop	{r4, r5, r6, pc}
 801b54e:	bf00      	nop

0801b550 <rmw_enclave_options_copy>:
 801b550:	b1e0      	cbz	r0, 801b58c <rmw_enclave_options_copy+0x3c>
 801b552:	b570      	push	{r4, r5, r6, lr}
 801b554:	4616      	mov	r6, r2
 801b556:	b082      	sub	sp, #8
 801b558:	b1aa      	cbz	r2, 801b586 <rmw_enclave_options_copy+0x36>
 801b55a:	4605      	mov	r5, r0
 801b55c:	4608      	mov	r0, r1
 801b55e:	460c      	mov	r4, r1
 801b560:	f7f3 fc02 	bl	800ed68 <rcutils_allocator_is_valid>
 801b564:	b178      	cbz	r0, 801b586 <rmw_enclave_options_copy+0x36>
 801b566:	f104 030c 	add.w	r3, r4, #12
 801b56a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801b56e:	e88d 0003 	stmia.w	sp, {r0, r1}
 801b572:	4628      	mov	r0, r5
 801b574:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801b578:	f7fb fb46 	bl	8016c08 <rcutils_strdup>
 801b57c:	b140      	cbz	r0, 801b590 <rmw_enclave_options_copy+0x40>
 801b57e:	6030      	str	r0, [r6, #0]
 801b580:	2000      	movs	r0, #0
 801b582:	b002      	add	sp, #8
 801b584:	bd70      	pop	{r4, r5, r6, pc}
 801b586:	200b      	movs	r0, #11
 801b588:	b002      	add	sp, #8
 801b58a:	bd70      	pop	{r4, r5, r6, pc}
 801b58c:	200b      	movs	r0, #11
 801b58e:	4770      	bx	lr
 801b590:	200a      	movs	r0, #10
 801b592:	e7f6      	b.n	801b582 <rmw_enclave_options_copy+0x32>

0801b594 <rmw_enclave_options_fini>:
 801b594:	b170      	cbz	r0, 801b5b4 <rmw_enclave_options_fini+0x20>
 801b596:	b538      	push	{r3, r4, r5, lr}
 801b598:	4605      	mov	r5, r0
 801b59a:	4608      	mov	r0, r1
 801b59c:	460c      	mov	r4, r1
 801b59e:	f7f3 fbe3 	bl	800ed68 <rcutils_allocator_is_valid>
 801b5a2:	b128      	cbz	r0, 801b5b0 <rmw_enclave_options_fini+0x1c>
 801b5a4:	4628      	mov	r0, r5
 801b5a6:	6863      	ldr	r3, [r4, #4]
 801b5a8:	6921      	ldr	r1, [r4, #16]
 801b5aa:	4798      	blx	r3
 801b5ac:	2000      	movs	r0, #0
 801b5ae:	bd38      	pop	{r3, r4, r5, pc}
 801b5b0:	200b      	movs	r0, #11
 801b5b2:	bd38      	pop	{r3, r4, r5, pc}
 801b5b4:	200b      	movs	r0, #11
 801b5b6:	4770      	bx	lr

0801b5b8 <rmw_get_default_security_options>:
 801b5b8:	2200      	movs	r2, #0
 801b5ba:	7002      	strb	r2, [r0, #0]
 801b5bc:	6042      	str	r2, [r0, #4]
 801b5be:	4770      	bx	lr

0801b5c0 <on_status>:
 801b5c0:	b082      	sub	sp, #8
 801b5c2:	b002      	add	sp, #8
 801b5c4:	4770      	bx	lr
 801b5c6:	bf00      	nop

0801b5c8 <on_topic>:
 801b5c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b5cc:	4a22      	ldr	r2, [pc, #136]	@ (801b658 <on_topic+0x90>)
 801b5ce:	b094      	sub	sp, #80	@ 0x50
 801b5d0:	6812      	ldr	r2, [r2, #0]
 801b5d2:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 801b5d4:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801b5d8:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 801b5dc:	b3c2      	cbz	r2, 801b650 <on_topic+0x88>
 801b5de:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 801b5e2:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 801b5e6:	e001      	b.n	801b5ec <on_topic+0x24>
 801b5e8:	6852      	ldr	r2, [r2, #4]
 801b5ea:	b38a      	cbz	r2, 801b650 <on_topic+0x88>
 801b5ec:	6894      	ldr	r4, [r2, #8]
 801b5ee:	8aa3      	ldrh	r3, [r4, #20]
 801b5f0:	428b      	cmp	r3, r1
 801b5f2:	d1f9      	bne.n	801b5e8 <on_topic+0x20>
 801b5f4:	7da3      	ldrb	r3, [r4, #22]
 801b5f6:	4283      	cmp	r3, r0
 801b5f8:	d1f6      	bne.n	801b5e8 <on_topic+0x20>
 801b5fa:	2248      	movs	r2, #72	@ 0x48
 801b5fc:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801b600:	4668      	mov	r0, sp
 801b602:	f001 f86e 	bl	801c6e2 <memcpy>
 801b606:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 801b60a:	cb0c      	ldmia	r3, {r2, r3}
 801b60c:	4620      	mov	r0, r4
 801b60e:	f7f4 f803 	bl	800f618 <rmw_uxrce_get_static_input_buffer_for_entity>
 801b612:	4607      	mov	r7, r0
 801b614:	b1e0      	cbz	r0, 801b650 <on_topic+0x88>
 801b616:	f8d0 8008 	ldr.w	r8, [r0, #8]
 801b61a:	4632      	mov	r2, r6
 801b61c:	4628      	mov	r0, r5
 801b61e:	f108 0110 	add.w	r1, r8, #16
 801b622:	f7f5 f869 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 801b626:	b930      	cbnz	r0, 801b636 <on_topic+0x6e>
 801b628:	480c      	ldr	r0, [pc, #48]	@ (801b65c <on_topic+0x94>)
 801b62a:	4639      	mov	r1, r7
 801b62c:	b014      	add	sp, #80	@ 0x50
 801b62e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b632:	f7fb be73 	b.w	801731c <put_memory>
 801b636:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 801b63a:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 801b63e:	f7f3 fde9 	bl	800f214 <rmw_uros_epoch_nanos>
 801b642:	2305      	movs	r3, #5
 801b644:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 801b648:	e942 0102 	strd	r0, r1, [r2, #-8]
 801b64c:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 801b650:	b014      	add	sp, #80	@ 0x50
 801b652:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b656:	bf00      	nop
 801b658:	2000f030 	.word	0x2000f030
 801b65c:	2000e880 	.word	0x2000e880

0801b660 <on_request>:
 801b660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b664:	4823      	ldr	r0, [pc, #140]	@ (801b6f4 <on_request+0x94>)
 801b666:	b094      	sub	sp, #80	@ 0x50
 801b668:	6800      	ldr	r0, [r0, #0]
 801b66a:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 801b66c:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801b670:	9113      	str	r1, [sp, #76]	@ 0x4c
 801b672:	2800      	cmp	r0, #0
 801b674:	d03b      	beq.n	801b6ee <on_request+0x8e>
 801b676:	461d      	mov	r5, r3
 801b678:	e001      	b.n	801b67e <on_request+0x1e>
 801b67a:	6840      	ldr	r0, [r0, #4]
 801b67c:	b3b8      	cbz	r0, 801b6ee <on_request+0x8e>
 801b67e:	6884      	ldr	r4, [r0, #8]
 801b680:	8b21      	ldrh	r1, [r4, #24]
 801b682:	4291      	cmp	r1, r2
 801b684:	d1f9      	bne.n	801b67a <on_request+0x1a>
 801b686:	2248      	movs	r2, #72	@ 0x48
 801b688:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 801b68c:	4668      	mov	r0, sp
 801b68e:	f001 f828 	bl	801c6e2 <memcpy>
 801b692:	f104 0320 	add.w	r3, r4, #32
 801b696:	cb0c      	ldmia	r3, {r2, r3}
 801b698:	4620      	mov	r0, r4
 801b69a:	f7f3 ffbd 	bl	800f618 <rmw_uxrce_get_static_input_buffer_for_entity>
 801b69e:	4680      	mov	r8, r0
 801b6a0:	b328      	cbz	r0, 801b6ee <on_request+0x8e>
 801b6a2:	4638      	mov	r0, r7
 801b6a4:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801b6a8:	4632      	mov	r2, r6
 801b6aa:	f107 0110 	add.w	r1, r7, #16
 801b6ae:	f7f5 f823 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 801b6b2:	b930      	cbnz	r0, 801b6c2 <on_request+0x62>
 801b6b4:	4810      	ldr	r0, [pc, #64]	@ (801b6f8 <on_request+0x98>)
 801b6b6:	4641      	mov	r1, r8
 801b6b8:	b014      	add	sp, #80	@ 0x50
 801b6ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b6be:	f7fb be2d 	b.w	801731c <put_memory>
 801b6c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801b6c4:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 801b6c8:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 801b6cc:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 801b6d0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b6d4:	e895 0003 	ldmia.w	r5, {r0, r1}
 801b6d8:	e88c 0003 	stmia.w	ip, {r0, r1}
 801b6dc:	f7f3 fd9a 	bl	800f214 <rmw_uros_epoch_nanos>
 801b6e0:	2303      	movs	r3, #3
 801b6e2:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 801b6e6:	e942 0102 	strd	r0, r1, [r2, #-8]
 801b6ea:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801b6ee:	b014      	add	sp, #80	@ 0x50
 801b6f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b6f4:	2000ebe8 	.word	0x2000ebe8
 801b6f8:	2000e880 	.word	0x2000e880

0801b6fc <on_reply>:
 801b6fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b700:	4821      	ldr	r0, [pc, #132]	@ (801b788 <on_reply+0x8c>)
 801b702:	b094      	sub	sp, #80	@ 0x50
 801b704:	6800      	ldr	r0, [r0, #0]
 801b706:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 801b708:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801b70c:	9113      	str	r1, [sp, #76]	@ 0x4c
 801b70e:	b3b8      	cbz	r0, 801b780 <on_reply+0x84>
 801b710:	461d      	mov	r5, r3
 801b712:	e001      	b.n	801b718 <on_reply+0x1c>
 801b714:	6840      	ldr	r0, [r0, #4]
 801b716:	b398      	cbz	r0, 801b780 <on_reply+0x84>
 801b718:	6884      	ldr	r4, [r0, #8]
 801b71a:	8b21      	ldrh	r1, [r4, #24]
 801b71c:	4291      	cmp	r1, r2
 801b71e:	d1f9      	bne.n	801b714 <on_reply+0x18>
 801b720:	2248      	movs	r2, #72	@ 0x48
 801b722:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 801b726:	4668      	mov	r0, sp
 801b728:	f000 ffdb 	bl	801c6e2 <memcpy>
 801b72c:	f104 0320 	add.w	r3, r4, #32
 801b730:	cb0c      	ldmia	r3, {r2, r3}
 801b732:	4620      	mov	r0, r4
 801b734:	f7f3 ff70 	bl	800f618 <rmw_uxrce_get_static_input_buffer_for_entity>
 801b738:	4680      	mov	r8, r0
 801b73a:	b308      	cbz	r0, 801b780 <on_reply+0x84>
 801b73c:	4638      	mov	r0, r7
 801b73e:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801b742:	4632      	mov	r2, r6
 801b744:	f107 0110 	add.w	r1, r7, #16
 801b748:	f7f4 ffd6 	bl	80106f8 <ucdr_deserialize_array_uint8_t>
 801b74c:	b930      	cbnz	r0, 801b75c <on_reply+0x60>
 801b74e:	480f      	ldr	r0, [pc, #60]	@ (801b78c <on_reply+0x90>)
 801b750:	4641      	mov	r1, r8
 801b752:	b014      	add	sp, #80	@ 0x50
 801b754:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b758:	f7fb bde0 	b.w	801731c <put_memory>
 801b75c:	2200      	movs	r2, #0
 801b75e:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 801b762:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 801b766:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 801b76a:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 801b76e:	f7f3 fd51 	bl	800f214 <rmw_uros_epoch_nanos>
 801b772:	2304      	movs	r3, #4
 801b774:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 801b778:	e942 0102 	strd	r0, r1, [r2, #-8]
 801b77c:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801b780:	b014      	add	sp, #80	@ 0x50
 801b782:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b786:	bf00      	nop
 801b788:	2000eb10 	.word	0x2000eb10
 801b78c:	2000e880 	.word	0x2000e880

0801b790 <rmw_create_guard_condition>:
 801b790:	b538      	push	{r3, r4, r5, lr}
 801b792:	4605      	mov	r5, r0
 801b794:	4807      	ldr	r0, [pc, #28]	@ (801b7b4 <rmw_create_guard_condition+0x24>)
 801b796:	f7fb fdb1 	bl	80172fc <get_memory>
 801b79a:	b148      	cbz	r0, 801b7b0 <rmw_create_guard_condition+0x20>
 801b79c:	6884      	ldr	r4, [r0, #8]
 801b79e:	2300      	movs	r3, #0
 801b7a0:	7423      	strb	r3, [r4, #16]
 801b7a2:	61e5      	str	r5, [r4, #28]
 801b7a4:	f7fb fe30 	bl	8017408 <rmw_get_implementation_identifier>
 801b7a8:	e9c4 0405 	strd	r0, r4, [r4, #20]
 801b7ac:	f104 0014 	add.w	r0, r4, #20
 801b7b0:	bd38      	pop	{r3, r4, r5, pc}
 801b7b2:	bf00      	nop
 801b7b4:	2000c65c 	.word	0x2000c65c

0801b7b8 <rmw_destroy_guard_condition>:
 801b7b8:	b508      	push	{r3, lr}
 801b7ba:	4b08      	ldr	r3, [pc, #32]	@ (801b7dc <rmw_destroy_guard_condition+0x24>)
 801b7bc:	6819      	ldr	r1, [r3, #0]
 801b7be:	b911      	cbnz	r1, 801b7c6 <rmw_destroy_guard_condition+0xe>
 801b7c0:	e00a      	b.n	801b7d8 <rmw_destroy_guard_condition+0x20>
 801b7c2:	6849      	ldr	r1, [r1, #4]
 801b7c4:	b141      	cbz	r1, 801b7d8 <rmw_destroy_guard_condition+0x20>
 801b7c6:	688b      	ldr	r3, [r1, #8]
 801b7c8:	3314      	adds	r3, #20
 801b7ca:	4298      	cmp	r0, r3
 801b7cc:	d1f9      	bne.n	801b7c2 <rmw_destroy_guard_condition+0xa>
 801b7ce:	4803      	ldr	r0, [pc, #12]	@ (801b7dc <rmw_destroy_guard_condition+0x24>)
 801b7d0:	f7fb fda4 	bl	801731c <put_memory>
 801b7d4:	2000      	movs	r0, #0
 801b7d6:	bd08      	pop	{r3, pc}
 801b7d8:	2001      	movs	r0, #1
 801b7da:	bd08      	pop	{r3, pc}
 801b7dc:	2000c65c 	.word	0x2000c65c

0801b7e0 <rmw_trigger_guard_condition>:
 801b7e0:	b160      	cbz	r0, 801b7fc <rmw_trigger_guard_condition+0x1c>
 801b7e2:	b510      	push	{r4, lr}
 801b7e4:	4604      	mov	r4, r0
 801b7e6:	6800      	ldr	r0, [r0, #0]
 801b7e8:	f7f4 f89a 	bl	800f920 <is_uxrce_rmw_identifier_valid>
 801b7ec:	b908      	cbnz	r0, 801b7f2 <rmw_trigger_guard_condition+0x12>
 801b7ee:	2001      	movs	r0, #1
 801b7f0:	bd10      	pop	{r4, pc}
 801b7f2:	6863      	ldr	r3, [r4, #4]
 801b7f4:	2201      	movs	r2, #1
 801b7f6:	741a      	strb	r2, [r3, #16]
 801b7f8:	2000      	movs	r0, #0
 801b7fa:	bd10      	pop	{r4, pc}
 801b7fc:	2001      	movs	r0, #1
 801b7fe:	4770      	bx	lr

0801b800 <geometry_msgs__msg__Pose__init>:
 801b800:	b1d8      	cbz	r0, 801b83a <geometry_msgs__msg__Pose__init+0x3a>
 801b802:	b538      	push	{r3, r4, r5, lr}
 801b804:	4604      	mov	r4, r0
 801b806:	f000 f8df 	bl	801b9c8 <geometry_msgs__msg__Point__init>
 801b80a:	b130      	cbz	r0, 801b81a <geometry_msgs__msg__Pose__init+0x1a>
 801b80c:	f104 0518 	add.w	r5, r4, #24
 801b810:	4628      	mov	r0, r5
 801b812:	f000 f821 	bl	801b858 <geometry_msgs__msg__Quaternion__init>
 801b816:	b148      	cbz	r0, 801b82c <geometry_msgs__msg__Pose__init+0x2c>
 801b818:	bd38      	pop	{r3, r4, r5, pc}
 801b81a:	4620      	mov	r0, r4
 801b81c:	f000 f8d8 	bl	801b9d0 <geometry_msgs__msg__Point__fini>
 801b820:	f104 0018 	add.w	r0, r4, #24
 801b824:	f000 f82c 	bl	801b880 <geometry_msgs__msg__Quaternion__fini>
 801b828:	2000      	movs	r0, #0
 801b82a:	bd38      	pop	{r3, r4, r5, pc}
 801b82c:	4620      	mov	r0, r4
 801b82e:	f000 f8cf 	bl	801b9d0 <geometry_msgs__msg__Point__fini>
 801b832:	4628      	mov	r0, r5
 801b834:	f000 f824 	bl	801b880 <geometry_msgs__msg__Quaternion__fini>
 801b838:	e7f6      	b.n	801b828 <geometry_msgs__msg__Pose__init+0x28>
 801b83a:	2000      	movs	r0, #0
 801b83c:	4770      	bx	lr
 801b83e:	bf00      	nop

0801b840 <geometry_msgs__msg__Pose__fini>:
 801b840:	b148      	cbz	r0, 801b856 <geometry_msgs__msg__Pose__fini+0x16>
 801b842:	b510      	push	{r4, lr}
 801b844:	4604      	mov	r4, r0
 801b846:	f000 f8c3 	bl	801b9d0 <geometry_msgs__msg__Point__fini>
 801b84a:	f104 0018 	add.w	r0, r4, #24
 801b84e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b852:	f000 b815 	b.w	801b880 <geometry_msgs__msg__Quaternion__fini>
 801b856:	4770      	bx	lr

0801b858 <geometry_msgs__msg__Quaternion__init>:
 801b858:	b160      	cbz	r0, 801b874 <geometry_msgs__msg__Quaternion__init+0x1c>
 801b85a:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 801b878 <geometry_msgs__msg__Quaternion__init+0x20>
 801b85e:	2200      	movs	r2, #0
 801b860:	2300      	movs	r3, #0
 801b862:	e9c0 2300 	strd	r2, r3, [r0]
 801b866:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801b86a:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801b86e:	ed80 7b06 	vstr	d7, [r0, #24]
 801b872:	2001      	movs	r0, #1
 801b874:	4770      	bx	lr
 801b876:	bf00      	nop
 801b878:	00000000 	.word	0x00000000
 801b87c:	3ff00000 	.word	0x3ff00000

0801b880 <geometry_msgs__msg__Quaternion__fini>:
 801b880:	4770      	bx	lr
 801b882:	bf00      	nop

0801b884 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_init_function>:
 801b884:	f000 b8a0 	b.w	801b9c8 <geometry_msgs__msg__Point__init>

0801b888 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_fini_function>:
 801b888:	f000 b8a2 	b.w	801b9d0 <geometry_msgs__msg__Point__fini>

0801b88c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 801b88c:	4b04      	ldr	r3, [pc, #16]	@ (801b8a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801b88e:	681a      	ldr	r2, [r3, #0]
 801b890:	b10a      	cbz	r2, 801b896 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0xa>
 801b892:	4803      	ldr	r0, [pc, #12]	@ (801b8a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801b894:	4770      	bx	lr
 801b896:	4a03      	ldr	r2, [pc, #12]	@ (801b8a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x18>)
 801b898:	4801      	ldr	r0, [pc, #4]	@ (801b8a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801b89a:	6812      	ldr	r2, [r2, #0]
 801b89c:	601a      	str	r2, [r3, #0]
 801b89e:	4770      	bx	lr
 801b8a0:	20002d34 	.word	0x20002d34
 801b8a4:	2000037c 	.word	0x2000037c

0801b8a8 <get_serialized_size_geometry_msgs__msg__Point>:
 801b8a8:	b1b8      	cbz	r0, 801b8da <get_serialized_size_geometry_msgs__msg__Point+0x32>
 801b8aa:	b570      	push	{r4, r5, r6, lr}
 801b8ac:	460d      	mov	r5, r1
 801b8ae:	4628      	mov	r0, r5
 801b8b0:	2108      	movs	r1, #8
 801b8b2:	f7f2 f893 	bl	800d9dc <ucdr_alignment>
 801b8b6:	2108      	movs	r1, #8
 801b8b8:	186e      	adds	r6, r5, r1
 801b8ba:	4406      	add	r6, r0
 801b8bc:	4630      	mov	r0, r6
 801b8be:	f7f2 f88d 	bl	800d9dc <ucdr_alignment>
 801b8c2:	f100 0408 	add.w	r4, r0, #8
 801b8c6:	4434      	add	r4, r6
 801b8c8:	2108      	movs	r1, #8
 801b8ca:	4620      	mov	r0, r4
 801b8cc:	f7f2 f886 	bl	800d9dc <ucdr_alignment>
 801b8d0:	f1c5 0508 	rsb	r5, r5, #8
 801b8d4:	4405      	add	r5, r0
 801b8d6:	1928      	adds	r0, r5, r4
 801b8d8:	bd70      	pop	{r4, r5, r6, pc}
 801b8da:	4770      	bx	lr

0801b8dc <_Point__cdr_deserialize>:
 801b8dc:	b538      	push	{r3, r4, r5, lr}
 801b8de:	460c      	mov	r4, r1
 801b8e0:	b171      	cbz	r1, 801b900 <_Point__cdr_deserialize+0x24>
 801b8e2:	4605      	mov	r5, r0
 801b8e4:	f7f1 fe9c 	bl	800d620 <ucdr_deserialize_double>
 801b8e8:	f104 0108 	add.w	r1, r4, #8
 801b8ec:	4628      	mov	r0, r5
 801b8ee:	f7f1 fe97 	bl	800d620 <ucdr_deserialize_double>
 801b8f2:	f104 0110 	add.w	r1, r4, #16
 801b8f6:	4628      	mov	r0, r5
 801b8f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b8fc:	f7f1 be90 	b.w	800d620 <ucdr_deserialize_double>
 801b900:	4608      	mov	r0, r1
 801b902:	bd38      	pop	{r3, r4, r5, pc}

0801b904 <_Point__cdr_serialize>:
 801b904:	b198      	cbz	r0, 801b92e <_Point__cdr_serialize+0x2a>
 801b906:	b538      	push	{r3, r4, r5, lr}
 801b908:	ed90 0b00 	vldr	d0, [r0]
 801b90c:	460d      	mov	r5, r1
 801b90e:	4604      	mov	r4, r0
 801b910:	4608      	mov	r0, r1
 801b912:	f7f1 fcf5 	bl	800d300 <ucdr_serialize_double>
 801b916:	ed94 0b02 	vldr	d0, [r4, #8]
 801b91a:	4628      	mov	r0, r5
 801b91c:	f7f1 fcf0 	bl	800d300 <ucdr_serialize_double>
 801b920:	ed94 0b04 	vldr	d0, [r4, #16]
 801b924:	4628      	mov	r0, r5
 801b926:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b92a:	f7f1 bce9 	b.w	800d300 <ucdr_serialize_double>
 801b92e:	4770      	bx	lr

0801b930 <_Point__get_serialized_size>:
 801b930:	b1a0      	cbz	r0, 801b95c <_Point__get_serialized_size+0x2c>
 801b932:	b538      	push	{r3, r4, r5, lr}
 801b934:	2108      	movs	r1, #8
 801b936:	2000      	movs	r0, #0
 801b938:	f7f2 f850 	bl	800d9dc <ucdr_alignment>
 801b93c:	f100 0508 	add.w	r5, r0, #8
 801b940:	2108      	movs	r1, #8
 801b942:	4628      	mov	r0, r5
 801b944:	f7f2 f84a 	bl	800d9dc <ucdr_alignment>
 801b948:	f100 0408 	add.w	r4, r0, #8
 801b94c:	442c      	add	r4, r5
 801b94e:	2108      	movs	r1, #8
 801b950:	4620      	mov	r0, r4
 801b952:	f7f2 f843 	bl	800d9dc <ucdr_alignment>
 801b956:	3008      	adds	r0, #8
 801b958:	4420      	add	r0, r4
 801b95a:	bd38      	pop	{r3, r4, r5, pc}
 801b95c:	4770      	bx	lr
 801b95e:	bf00      	nop

0801b960 <_Point__max_serialized_size>:
 801b960:	b538      	push	{r3, r4, r5, lr}
 801b962:	2108      	movs	r1, #8
 801b964:	2000      	movs	r0, #0
 801b966:	f7f2 f839 	bl	800d9dc <ucdr_alignment>
 801b96a:	f100 0508 	add.w	r5, r0, #8
 801b96e:	2108      	movs	r1, #8
 801b970:	4628      	mov	r0, r5
 801b972:	f7f2 f833 	bl	800d9dc <ucdr_alignment>
 801b976:	f100 0408 	add.w	r4, r0, #8
 801b97a:	442c      	add	r4, r5
 801b97c:	2108      	movs	r1, #8
 801b97e:	4620      	mov	r0, r4
 801b980:	f7f2 f82c 	bl	800d9dc <ucdr_alignment>
 801b984:	3008      	adds	r0, #8
 801b986:	4420      	add	r0, r4
 801b988:	bd38      	pop	{r3, r4, r5, pc}
 801b98a:	bf00      	nop

0801b98c <max_serialized_size_geometry_msgs__msg__Point>:
 801b98c:	b570      	push	{r4, r5, r6, lr}
 801b98e:	2301      	movs	r3, #1
 801b990:	460c      	mov	r4, r1
 801b992:	7003      	strb	r3, [r0, #0]
 801b994:	2108      	movs	r1, #8
 801b996:	4620      	mov	r0, r4
 801b998:	f7f2 f820 	bl	800d9dc <ucdr_alignment>
 801b99c:	2108      	movs	r1, #8
 801b99e:	1863      	adds	r3, r4, r1
 801b9a0:	18c6      	adds	r6, r0, r3
 801b9a2:	4630      	mov	r0, r6
 801b9a4:	f7f2 f81a 	bl	800d9dc <ucdr_alignment>
 801b9a8:	f100 0508 	add.w	r5, r0, #8
 801b9ac:	4435      	add	r5, r6
 801b9ae:	2108      	movs	r1, #8
 801b9b0:	4628      	mov	r0, r5
 801b9b2:	f7f2 f813 	bl	800d9dc <ucdr_alignment>
 801b9b6:	f1c4 0408 	rsb	r4, r4, #8
 801b9ba:	4420      	add	r0, r4
 801b9bc:	4428      	add	r0, r5
 801b9be:	bd70      	pop	{r4, r5, r6, pc}

0801b9c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 801b9c0:	4800      	ldr	r0, [pc, #0]	@ (801b9c4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x4>)
 801b9c2:	4770      	bx	lr
 801b9c4:	20002e00 	.word	0x20002e00

0801b9c8 <geometry_msgs__msg__Point__init>:
 801b9c8:	3800      	subs	r0, #0
 801b9ca:	bf18      	it	ne
 801b9cc:	2001      	movne	r0, #1
 801b9ce:	4770      	bx	lr

0801b9d0 <geometry_msgs__msg__Point__fini>:
 801b9d0:	4770      	bx	lr
 801b9d2:	bf00      	nop

0801b9d4 <calloc>:
 801b9d4:	4b02      	ldr	r3, [pc, #8]	@ (801b9e0 <calloc+0xc>)
 801b9d6:	460a      	mov	r2, r1
 801b9d8:	4601      	mov	r1, r0
 801b9da:	6818      	ldr	r0, [r3, #0]
 801b9dc:	f000 b802 	b.w	801b9e4 <_calloc_r>
 801b9e0:	20002e40 	.word	0x20002e40

0801b9e4 <_calloc_r>:
 801b9e4:	b570      	push	{r4, r5, r6, lr}
 801b9e6:	fba1 5402 	umull	r5, r4, r1, r2
 801b9ea:	b934      	cbnz	r4, 801b9fa <_calloc_r+0x16>
 801b9ec:	4629      	mov	r1, r5
 801b9ee:	f000 f899 	bl	801bb24 <_malloc_r>
 801b9f2:	4606      	mov	r6, r0
 801b9f4:	b928      	cbnz	r0, 801ba02 <_calloc_r+0x1e>
 801b9f6:	4630      	mov	r0, r6
 801b9f8:	bd70      	pop	{r4, r5, r6, pc}
 801b9fa:	220c      	movs	r2, #12
 801b9fc:	6002      	str	r2, [r0, #0]
 801b9fe:	2600      	movs	r6, #0
 801ba00:	e7f9      	b.n	801b9f6 <_calloc_r+0x12>
 801ba02:	462a      	mov	r2, r5
 801ba04:	4621      	mov	r1, r4
 801ba06:	f000 fd33 	bl	801c470 <memset>
 801ba0a:	e7f4      	b.n	801b9f6 <_calloc_r+0x12>

0801ba0c <exit>:
 801ba0c:	b508      	push	{r3, lr}
 801ba0e:	4b06      	ldr	r3, [pc, #24]	@ (801ba28 <exit+0x1c>)
 801ba10:	4604      	mov	r4, r0
 801ba12:	b113      	cbz	r3, 801ba1a <exit+0xe>
 801ba14:	2100      	movs	r1, #0
 801ba16:	f3af 8000 	nop.w
 801ba1a:	4b04      	ldr	r3, [pc, #16]	@ (801ba2c <exit+0x20>)
 801ba1c:	681b      	ldr	r3, [r3, #0]
 801ba1e:	b103      	cbz	r3, 801ba22 <exit+0x16>
 801ba20:	4798      	blx	r3
 801ba22:	4620      	mov	r0, r4
 801ba24:	f7e7 fc08 	bl	8003238 <_exit>
 801ba28:	00000000 	.word	0x00000000
 801ba2c:	200117cc 	.word	0x200117cc

0801ba30 <getenv>:
 801ba30:	b507      	push	{r0, r1, r2, lr}
 801ba32:	4b04      	ldr	r3, [pc, #16]	@ (801ba44 <getenv+0x14>)
 801ba34:	4601      	mov	r1, r0
 801ba36:	aa01      	add	r2, sp, #4
 801ba38:	6818      	ldr	r0, [r3, #0]
 801ba3a:	f000 f805 	bl	801ba48 <_findenv_r>
 801ba3e:	b003      	add	sp, #12
 801ba40:	f85d fb04 	ldr.w	pc, [sp], #4
 801ba44:	20002e40 	.word	0x20002e40

0801ba48 <_findenv_r>:
 801ba48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ba4c:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 801babc <_findenv_r+0x74>
 801ba50:	4606      	mov	r6, r0
 801ba52:	4689      	mov	r9, r1
 801ba54:	4617      	mov	r7, r2
 801ba56:	f000 fe71 	bl	801c73c <__env_lock>
 801ba5a:	f8da 4000 	ldr.w	r4, [sl]
 801ba5e:	b134      	cbz	r4, 801ba6e <_findenv_r+0x26>
 801ba60:	464b      	mov	r3, r9
 801ba62:	4698      	mov	r8, r3
 801ba64:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ba68:	b13a      	cbz	r2, 801ba7a <_findenv_r+0x32>
 801ba6a:	2a3d      	cmp	r2, #61	@ 0x3d
 801ba6c:	d1f9      	bne.n	801ba62 <_findenv_r+0x1a>
 801ba6e:	4630      	mov	r0, r6
 801ba70:	f000 fe6a 	bl	801c748 <__env_unlock>
 801ba74:	2000      	movs	r0, #0
 801ba76:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ba7a:	eba8 0809 	sub.w	r8, r8, r9
 801ba7e:	46a3      	mov	fp, r4
 801ba80:	f854 0b04 	ldr.w	r0, [r4], #4
 801ba84:	2800      	cmp	r0, #0
 801ba86:	d0f2      	beq.n	801ba6e <_findenv_r+0x26>
 801ba88:	4642      	mov	r2, r8
 801ba8a:	4649      	mov	r1, r9
 801ba8c:	f000 fd05 	bl	801c49a <strncmp>
 801ba90:	2800      	cmp	r0, #0
 801ba92:	d1f4      	bne.n	801ba7e <_findenv_r+0x36>
 801ba94:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801ba98:	eb03 0508 	add.w	r5, r3, r8
 801ba9c:	f813 3008 	ldrb.w	r3, [r3, r8]
 801baa0:	2b3d      	cmp	r3, #61	@ 0x3d
 801baa2:	d1ec      	bne.n	801ba7e <_findenv_r+0x36>
 801baa4:	f8da 3000 	ldr.w	r3, [sl]
 801baa8:	ebab 0303 	sub.w	r3, fp, r3
 801baac:	109b      	asrs	r3, r3, #2
 801baae:	4630      	mov	r0, r6
 801bab0:	603b      	str	r3, [r7, #0]
 801bab2:	f000 fe49 	bl	801c748 <__env_unlock>
 801bab6:	1c68      	adds	r0, r5, #1
 801bab8:	e7dd      	b.n	801ba76 <_findenv_r+0x2e>
 801baba:	bf00      	nop
 801babc:	20000010 	.word	0x20000010

0801bac0 <malloc>:
 801bac0:	4b02      	ldr	r3, [pc, #8]	@ (801bacc <malloc+0xc>)
 801bac2:	4601      	mov	r1, r0
 801bac4:	6818      	ldr	r0, [r3, #0]
 801bac6:	f000 b82d 	b.w	801bb24 <_malloc_r>
 801baca:	bf00      	nop
 801bacc:	20002e40 	.word	0x20002e40

0801bad0 <free>:
 801bad0:	4b02      	ldr	r3, [pc, #8]	@ (801badc <free+0xc>)
 801bad2:	4601      	mov	r1, r0
 801bad4:	6818      	ldr	r0, [r3, #0]
 801bad6:	f000 be3d 	b.w	801c754 <_free_r>
 801bada:	bf00      	nop
 801badc:	20002e40 	.word	0x20002e40

0801bae0 <sbrk_aligned>:
 801bae0:	b570      	push	{r4, r5, r6, lr}
 801bae2:	4e0f      	ldr	r6, [pc, #60]	@ (801bb20 <sbrk_aligned+0x40>)
 801bae4:	460c      	mov	r4, r1
 801bae6:	6831      	ldr	r1, [r6, #0]
 801bae8:	4605      	mov	r5, r0
 801baea:	b911      	cbnz	r1, 801baf2 <sbrk_aligned+0x12>
 801baec:	f000 fda2 	bl	801c634 <_sbrk_r>
 801baf0:	6030      	str	r0, [r6, #0]
 801baf2:	4621      	mov	r1, r4
 801baf4:	4628      	mov	r0, r5
 801baf6:	f000 fd9d 	bl	801c634 <_sbrk_r>
 801bafa:	1c43      	adds	r3, r0, #1
 801bafc:	d103      	bne.n	801bb06 <sbrk_aligned+0x26>
 801bafe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801bb02:	4620      	mov	r0, r4
 801bb04:	bd70      	pop	{r4, r5, r6, pc}
 801bb06:	1cc4      	adds	r4, r0, #3
 801bb08:	f024 0403 	bic.w	r4, r4, #3
 801bb0c:	42a0      	cmp	r0, r4
 801bb0e:	d0f8      	beq.n	801bb02 <sbrk_aligned+0x22>
 801bb10:	1a21      	subs	r1, r4, r0
 801bb12:	4628      	mov	r0, r5
 801bb14:	f000 fd8e 	bl	801c634 <_sbrk_r>
 801bb18:	3001      	adds	r0, #1
 801bb1a:	d1f2      	bne.n	801bb02 <sbrk_aligned+0x22>
 801bb1c:	e7ef      	b.n	801bafe <sbrk_aligned+0x1e>
 801bb1e:	bf00      	nop
 801bb20:	2001168c 	.word	0x2001168c

0801bb24 <_malloc_r>:
 801bb24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bb28:	1ccd      	adds	r5, r1, #3
 801bb2a:	f025 0503 	bic.w	r5, r5, #3
 801bb2e:	3508      	adds	r5, #8
 801bb30:	2d0c      	cmp	r5, #12
 801bb32:	bf38      	it	cc
 801bb34:	250c      	movcc	r5, #12
 801bb36:	2d00      	cmp	r5, #0
 801bb38:	4606      	mov	r6, r0
 801bb3a:	db01      	blt.n	801bb40 <_malloc_r+0x1c>
 801bb3c:	42a9      	cmp	r1, r5
 801bb3e:	d904      	bls.n	801bb4a <_malloc_r+0x26>
 801bb40:	230c      	movs	r3, #12
 801bb42:	6033      	str	r3, [r6, #0]
 801bb44:	2000      	movs	r0, #0
 801bb46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bb4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801bc20 <_malloc_r+0xfc>
 801bb4e:	f000 f869 	bl	801bc24 <__malloc_lock>
 801bb52:	f8d8 3000 	ldr.w	r3, [r8]
 801bb56:	461c      	mov	r4, r3
 801bb58:	bb44      	cbnz	r4, 801bbac <_malloc_r+0x88>
 801bb5a:	4629      	mov	r1, r5
 801bb5c:	4630      	mov	r0, r6
 801bb5e:	f7ff ffbf 	bl	801bae0 <sbrk_aligned>
 801bb62:	1c43      	adds	r3, r0, #1
 801bb64:	4604      	mov	r4, r0
 801bb66:	d158      	bne.n	801bc1a <_malloc_r+0xf6>
 801bb68:	f8d8 4000 	ldr.w	r4, [r8]
 801bb6c:	4627      	mov	r7, r4
 801bb6e:	2f00      	cmp	r7, #0
 801bb70:	d143      	bne.n	801bbfa <_malloc_r+0xd6>
 801bb72:	2c00      	cmp	r4, #0
 801bb74:	d04b      	beq.n	801bc0e <_malloc_r+0xea>
 801bb76:	6823      	ldr	r3, [r4, #0]
 801bb78:	4639      	mov	r1, r7
 801bb7a:	4630      	mov	r0, r6
 801bb7c:	eb04 0903 	add.w	r9, r4, r3
 801bb80:	f000 fd58 	bl	801c634 <_sbrk_r>
 801bb84:	4581      	cmp	r9, r0
 801bb86:	d142      	bne.n	801bc0e <_malloc_r+0xea>
 801bb88:	6821      	ldr	r1, [r4, #0]
 801bb8a:	1a6d      	subs	r5, r5, r1
 801bb8c:	4629      	mov	r1, r5
 801bb8e:	4630      	mov	r0, r6
 801bb90:	f7ff ffa6 	bl	801bae0 <sbrk_aligned>
 801bb94:	3001      	adds	r0, #1
 801bb96:	d03a      	beq.n	801bc0e <_malloc_r+0xea>
 801bb98:	6823      	ldr	r3, [r4, #0]
 801bb9a:	442b      	add	r3, r5
 801bb9c:	6023      	str	r3, [r4, #0]
 801bb9e:	f8d8 3000 	ldr.w	r3, [r8]
 801bba2:	685a      	ldr	r2, [r3, #4]
 801bba4:	bb62      	cbnz	r2, 801bc00 <_malloc_r+0xdc>
 801bba6:	f8c8 7000 	str.w	r7, [r8]
 801bbaa:	e00f      	b.n	801bbcc <_malloc_r+0xa8>
 801bbac:	6822      	ldr	r2, [r4, #0]
 801bbae:	1b52      	subs	r2, r2, r5
 801bbb0:	d420      	bmi.n	801bbf4 <_malloc_r+0xd0>
 801bbb2:	2a0b      	cmp	r2, #11
 801bbb4:	d917      	bls.n	801bbe6 <_malloc_r+0xc2>
 801bbb6:	1961      	adds	r1, r4, r5
 801bbb8:	42a3      	cmp	r3, r4
 801bbba:	6025      	str	r5, [r4, #0]
 801bbbc:	bf18      	it	ne
 801bbbe:	6059      	strne	r1, [r3, #4]
 801bbc0:	6863      	ldr	r3, [r4, #4]
 801bbc2:	bf08      	it	eq
 801bbc4:	f8c8 1000 	streq.w	r1, [r8]
 801bbc8:	5162      	str	r2, [r4, r5]
 801bbca:	604b      	str	r3, [r1, #4]
 801bbcc:	4630      	mov	r0, r6
 801bbce:	f000 f82f 	bl	801bc30 <__malloc_unlock>
 801bbd2:	f104 000b 	add.w	r0, r4, #11
 801bbd6:	1d23      	adds	r3, r4, #4
 801bbd8:	f020 0007 	bic.w	r0, r0, #7
 801bbdc:	1ac2      	subs	r2, r0, r3
 801bbde:	bf1c      	itt	ne
 801bbe0:	1a1b      	subne	r3, r3, r0
 801bbe2:	50a3      	strne	r3, [r4, r2]
 801bbe4:	e7af      	b.n	801bb46 <_malloc_r+0x22>
 801bbe6:	6862      	ldr	r2, [r4, #4]
 801bbe8:	42a3      	cmp	r3, r4
 801bbea:	bf0c      	ite	eq
 801bbec:	f8c8 2000 	streq.w	r2, [r8]
 801bbf0:	605a      	strne	r2, [r3, #4]
 801bbf2:	e7eb      	b.n	801bbcc <_malloc_r+0xa8>
 801bbf4:	4623      	mov	r3, r4
 801bbf6:	6864      	ldr	r4, [r4, #4]
 801bbf8:	e7ae      	b.n	801bb58 <_malloc_r+0x34>
 801bbfa:	463c      	mov	r4, r7
 801bbfc:	687f      	ldr	r7, [r7, #4]
 801bbfe:	e7b6      	b.n	801bb6e <_malloc_r+0x4a>
 801bc00:	461a      	mov	r2, r3
 801bc02:	685b      	ldr	r3, [r3, #4]
 801bc04:	42a3      	cmp	r3, r4
 801bc06:	d1fb      	bne.n	801bc00 <_malloc_r+0xdc>
 801bc08:	2300      	movs	r3, #0
 801bc0a:	6053      	str	r3, [r2, #4]
 801bc0c:	e7de      	b.n	801bbcc <_malloc_r+0xa8>
 801bc0e:	230c      	movs	r3, #12
 801bc10:	6033      	str	r3, [r6, #0]
 801bc12:	4630      	mov	r0, r6
 801bc14:	f000 f80c 	bl	801bc30 <__malloc_unlock>
 801bc18:	e794      	b.n	801bb44 <_malloc_r+0x20>
 801bc1a:	6005      	str	r5, [r0, #0]
 801bc1c:	e7d6      	b.n	801bbcc <_malloc_r+0xa8>
 801bc1e:	bf00      	nop
 801bc20:	20011690 	.word	0x20011690

0801bc24 <__malloc_lock>:
 801bc24:	4801      	ldr	r0, [pc, #4]	@ (801bc2c <__malloc_lock+0x8>)
 801bc26:	f000 bd52 	b.w	801c6ce <__retarget_lock_acquire_recursive>
 801bc2a:	bf00      	nop
 801bc2c:	200117d5 	.word	0x200117d5

0801bc30 <__malloc_unlock>:
 801bc30:	4801      	ldr	r0, [pc, #4]	@ (801bc38 <__malloc_unlock+0x8>)
 801bc32:	f000 bd4d 	b.w	801c6d0 <__retarget_lock_release_recursive>
 801bc36:	bf00      	nop
 801bc38:	200117d5 	.word	0x200117d5

0801bc3c <srand>:
 801bc3c:	b538      	push	{r3, r4, r5, lr}
 801bc3e:	4b10      	ldr	r3, [pc, #64]	@ (801bc80 <srand+0x44>)
 801bc40:	681d      	ldr	r5, [r3, #0]
 801bc42:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801bc44:	4604      	mov	r4, r0
 801bc46:	b9b3      	cbnz	r3, 801bc76 <srand+0x3a>
 801bc48:	2018      	movs	r0, #24
 801bc4a:	f7ff ff39 	bl	801bac0 <malloc>
 801bc4e:	4602      	mov	r2, r0
 801bc50:	6328      	str	r0, [r5, #48]	@ 0x30
 801bc52:	b920      	cbnz	r0, 801bc5e <srand+0x22>
 801bc54:	4b0b      	ldr	r3, [pc, #44]	@ (801bc84 <srand+0x48>)
 801bc56:	480c      	ldr	r0, [pc, #48]	@ (801bc88 <srand+0x4c>)
 801bc58:	2146      	movs	r1, #70	@ 0x46
 801bc5a:	f000 fd51 	bl	801c700 <__assert_func>
 801bc5e:	490b      	ldr	r1, [pc, #44]	@ (801bc8c <srand+0x50>)
 801bc60:	4b0b      	ldr	r3, [pc, #44]	@ (801bc90 <srand+0x54>)
 801bc62:	e9c0 1300 	strd	r1, r3, [r0]
 801bc66:	4b0b      	ldr	r3, [pc, #44]	@ (801bc94 <srand+0x58>)
 801bc68:	6083      	str	r3, [r0, #8]
 801bc6a:	230b      	movs	r3, #11
 801bc6c:	8183      	strh	r3, [r0, #12]
 801bc6e:	2100      	movs	r1, #0
 801bc70:	2001      	movs	r0, #1
 801bc72:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801bc76:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801bc78:	2200      	movs	r2, #0
 801bc7a:	611c      	str	r4, [r3, #16]
 801bc7c:	615a      	str	r2, [r3, #20]
 801bc7e:	bd38      	pop	{r3, r4, r5, pc}
 801bc80:	20002e40 	.word	0x20002e40
 801bc84:	08020420 	.word	0x08020420
 801bc88:	08020437 	.word	0x08020437
 801bc8c:	abcd330e 	.word	0xabcd330e
 801bc90:	e66d1234 	.word	0xe66d1234
 801bc94:	0005deec 	.word	0x0005deec

0801bc98 <rand>:
 801bc98:	4b16      	ldr	r3, [pc, #88]	@ (801bcf4 <rand+0x5c>)
 801bc9a:	b510      	push	{r4, lr}
 801bc9c:	681c      	ldr	r4, [r3, #0]
 801bc9e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801bca0:	b9b3      	cbnz	r3, 801bcd0 <rand+0x38>
 801bca2:	2018      	movs	r0, #24
 801bca4:	f7ff ff0c 	bl	801bac0 <malloc>
 801bca8:	4602      	mov	r2, r0
 801bcaa:	6320      	str	r0, [r4, #48]	@ 0x30
 801bcac:	b920      	cbnz	r0, 801bcb8 <rand+0x20>
 801bcae:	4b12      	ldr	r3, [pc, #72]	@ (801bcf8 <rand+0x60>)
 801bcb0:	4812      	ldr	r0, [pc, #72]	@ (801bcfc <rand+0x64>)
 801bcb2:	2152      	movs	r1, #82	@ 0x52
 801bcb4:	f000 fd24 	bl	801c700 <__assert_func>
 801bcb8:	4911      	ldr	r1, [pc, #68]	@ (801bd00 <rand+0x68>)
 801bcba:	4b12      	ldr	r3, [pc, #72]	@ (801bd04 <rand+0x6c>)
 801bcbc:	e9c0 1300 	strd	r1, r3, [r0]
 801bcc0:	4b11      	ldr	r3, [pc, #68]	@ (801bd08 <rand+0x70>)
 801bcc2:	6083      	str	r3, [r0, #8]
 801bcc4:	230b      	movs	r3, #11
 801bcc6:	8183      	strh	r3, [r0, #12]
 801bcc8:	2100      	movs	r1, #0
 801bcca:	2001      	movs	r0, #1
 801bccc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801bcd0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801bcd2:	480e      	ldr	r0, [pc, #56]	@ (801bd0c <rand+0x74>)
 801bcd4:	690b      	ldr	r3, [r1, #16]
 801bcd6:	694c      	ldr	r4, [r1, #20]
 801bcd8:	4a0d      	ldr	r2, [pc, #52]	@ (801bd10 <rand+0x78>)
 801bcda:	4358      	muls	r0, r3
 801bcdc:	fb02 0004 	mla	r0, r2, r4, r0
 801bce0:	fba3 3202 	umull	r3, r2, r3, r2
 801bce4:	3301      	adds	r3, #1
 801bce6:	eb40 0002 	adc.w	r0, r0, r2
 801bcea:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801bcee:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801bcf2:	bd10      	pop	{r4, pc}
 801bcf4:	20002e40 	.word	0x20002e40
 801bcf8:	08020420 	.word	0x08020420
 801bcfc:	08020437 	.word	0x08020437
 801bd00:	abcd330e 	.word	0xabcd330e
 801bd04:	e66d1234 	.word	0xe66d1234
 801bd08:	0005deec 	.word	0x0005deec
 801bd0c:	5851f42d 	.word	0x5851f42d
 801bd10:	4c957f2d 	.word	0x4c957f2d

0801bd14 <realloc>:
 801bd14:	4b02      	ldr	r3, [pc, #8]	@ (801bd20 <realloc+0xc>)
 801bd16:	460a      	mov	r2, r1
 801bd18:	4601      	mov	r1, r0
 801bd1a:	6818      	ldr	r0, [r3, #0]
 801bd1c:	f000 b802 	b.w	801bd24 <_realloc_r>
 801bd20:	20002e40 	.word	0x20002e40

0801bd24 <_realloc_r>:
 801bd24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bd28:	4607      	mov	r7, r0
 801bd2a:	4614      	mov	r4, r2
 801bd2c:	460d      	mov	r5, r1
 801bd2e:	b921      	cbnz	r1, 801bd3a <_realloc_r+0x16>
 801bd30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bd34:	4611      	mov	r1, r2
 801bd36:	f7ff bef5 	b.w	801bb24 <_malloc_r>
 801bd3a:	b92a      	cbnz	r2, 801bd48 <_realloc_r+0x24>
 801bd3c:	f000 fd0a 	bl	801c754 <_free_r>
 801bd40:	4625      	mov	r5, r4
 801bd42:	4628      	mov	r0, r5
 801bd44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bd48:	f000 fd4e 	bl	801c7e8 <_malloc_usable_size_r>
 801bd4c:	4284      	cmp	r4, r0
 801bd4e:	4606      	mov	r6, r0
 801bd50:	d802      	bhi.n	801bd58 <_realloc_r+0x34>
 801bd52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801bd56:	d8f4      	bhi.n	801bd42 <_realloc_r+0x1e>
 801bd58:	4621      	mov	r1, r4
 801bd5a:	4638      	mov	r0, r7
 801bd5c:	f7ff fee2 	bl	801bb24 <_malloc_r>
 801bd60:	4680      	mov	r8, r0
 801bd62:	b908      	cbnz	r0, 801bd68 <_realloc_r+0x44>
 801bd64:	4645      	mov	r5, r8
 801bd66:	e7ec      	b.n	801bd42 <_realloc_r+0x1e>
 801bd68:	42b4      	cmp	r4, r6
 801bd6a:	4622      	mov	r2, r4
 801bd6c:	4629      	mov	r1, r5
 801bd6e:	bf28      	it	cs
 801bd70:	4632      	movcs	r2, r6
 801bd72:	f000 fcb6 	bl	801c6e2 <memcpy>
 801bd76:	4629      	mov	r1, r5
 801bd78:	4638      	mov	r0, r7
 801bd7a:	f000 fceb 	bl	801c754 <_free_r>
 801bd7e:	e7f1      	b.n	801bd64 <_realloc_r+0x40>

0801bd80 <_strtoul_l.isra.0>:
 801bd80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801bd84:	4e34      	ldr	r6, [pc, #208]	@ (801be58 <_strtoul_l.isra.0+0xd8>)
 801bd86:	4686      	mov	lr, r0
 801bd88:	460d      	mov	r5, r1
 801bd8a:	4628      	mov	r0, r5
 801bd8c:	f815 4b01 	ldrb.w	r4, [r5], #1
 801bd90:	5d37      	ldrb	r7, [r6, r4]
 801bd92:	f017 0708 	ands.w	r7, r7, #8
 801bd96:	d1f8      	bne.n	801bd8a <_strtoul_l.isra.0+0xa>
 801bd98:	2c2d      	cmp	r4, #45	@ 0x2d
 801bd9a:	d110      	bne.n	801bdbe <_strtoul_l.isra.0+0x3e>
 801bd9c:	782c      	ldrb	r4, [r5, #0]
 801bd9e:	2701      	movs	r7, #1
 801bda0:	1c85      	adds	r5, r0, #2
 801bda2:	f033 0010 	bics.w	r0, r3, #16
 801bda6:	d115      	bne.n	801bdd4 <_strtoul_l.isra.0+0x54>
 801bda8:	2c30      	cmp	r4, #48	@ 0x30
 801bdaa:	d10d      	bne.n	801bdc8 <_strtoul_l.isra.0+0x48>
 801bdac:	7828      	ldrb	r0, [r5, #0]
 801bdae:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801bdb2:	2858      	cmp	r0, #88	@ 0x58
 801bdb4:	d108      	bne.n	801bdc8 <_strtoul_l.isra.0+0x48>
 801bdb6:	786c      	ldrb	r4, [r5, #1]
 801bdb8:	3502      	adds	r5, #2
 801bdba:	2310      	movs	r3, #16
 801bdbc:	e00a      	b.n	801bdd4 <_strtoul_l.isra.0+0x54>
 801bdbe:	2c2b      	cmp	r4, #43	@ 0x2b
 801bdc0:	bf04      	itt	eq
 801bdc2:	782c      	ldrbeq	r4, [r5, #0]
 801bdc4:	1c85      	addeq	r5, r0, #2
 801bdc6:	e7ec      	b.n	801bda2 <_strtoul_l.isra.0+0x22>
 801bdc8:	2b00      	cmp	r3, #0
 801bdca:	d1f6      	bne.n	801bdba <_strtoul_l.isra.0+0x3a>
 801bdcc:	2c30      	cmp	r4, #48	@ 0x30
 801bdce:	bf14      	ite	ne
 801bdd0:	230a      	movne	r3, #10
 801bdd2:	2308      	moveq	r3, #8
 801bdd4:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 801bdd8:	2600      	movs	r6, #0
 801bdda:	fbb8 f8f3 	udiv	r8, r8, r3
 801bdde:	fb03 f908 	mul.w	r9, r3, r8
 801bde2:	ea6f 0909 	mvn.w	r9, r9
 801bde6:	4630      	mov	r0, r6
 801bde8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801bdec:	f1bc 0f09 	cmp.w	ip, #9
 801bdf0:	d810      	bhi.n	801be14 <_strtoul_l.isra.0+0x94>
 801bdf2:	4664      	mov	r4, ip
 801bdf4:	42a3      	cmp	r3, r4
 801bdf6:	dd1e      	ble.n	801be36 <_strtoul_l.isra.0+0xb6>
 801bdf8:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 801bdfc:	d007      	beq.n	801be0e <_strtoul_l.isra.0+0x8e>
 801bdfe:	4580      	cmp	r8, r0
 801be00:	d316      	bcc.n	801be30 <_strtoul_l.isra.0+0xb0>
 801be02:	d101      	bne.n	801be08 <_strtoul_l.isra.0+0x88>
 801be04:	45a1      	cmp	r9, r4
 801be06:	db13      	blt.n	801be30 <_strtoul_l.isra.0+0xb0>
 801be08:	fb00 4003 	mla	r0, r0, r3, r4
 801be0c:	2601      	movs	r6, #1
 801be0e:	f815 4b01 	ldrb.w	r4, [r5], #1
 801be12:	e7e9      	b.n	801bde8 <_strtoul_l.isra.0+0x68>
 801be14:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801be18:	f1bc 0f19 	cmp.w	ip, #25
 801be1c:	d801      	bhi.n	801be22 <_strtoul_l.isra.0+0xa2>
 801be1e:	3c37      	subs	r4, #55	@ 0x37
 801be20:	e7e8      	b.n	801bdf4 <_strtoul_l.isra.0+0x74>
 801be22:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801be26:	f1bc 0f19 	cmp.w	ip, #25
 801be2a:	d804      	bhi.n	801be36 <_strtoul_l.isra.0+0xb6>
 801be2c:	3c57      	subs	r4, #87	@ 0x57
 801be2e:	e7e1      	b.n	801bdf4 <_strtoul_l.isra.0+0x74>
 801be30:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 801be34:	e7eb      	b.n	801be0e <_strtoul_l.isra.0+0x8e>
 801be36:	1c73      	adds	r3, r6, #1
 801be38:	d106      	bne.n	801be48 <_strtoul_l.isra.0+0xc8>
 801be3a:	2322      	movs	r3, #34	@ 0x22
 801be3c:	f8ce 3000 	str.w	r3, [lr]
 801be40:	4630      	mov	r0, r6
 801be42:	b932      	cbnz	r2, 801be52 <_strtoul_l.isra.0+0xd2>
 801be44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801be48:	b107      	cbz	r7, 801be4c <_strtoul_l.isra.0+0xcc>
 801be4a:	4240      	negs	r0, r0
 801be4c:	2a00      	cmp	r2, #0
 801be4e:	d0f9      	beq.n	801be44 <_strtoul_l.isra.0+0xc4>
 801be50:	b106      	cbz	r6, 801be54 <_strtoul_l.isra.0+0xd4>
 801be52:	1e69      	subs	r1, r5, #1
 801be54:	6011      	str	r1, [r2, #0]
 801be56:	e7f5      	b.n	801be44 <_strtoul_l.isra.0+0xc4>
 801be58:	080204ff 	.word	0x080204ff

0801be5c <strtoul>:
 801be5c:	4613      	mov	r3, r2
 801be5e:	460a      	mov	r2, r1
 801be60:	4601      	mov	r1, r0
 801be62:	4802      	ldr	r0, [pc, #8]	@ (801be6c <strtoul+0x10>)
 801be64:	6800      	ldr	r0, [r0, #0]
 801be66:	f7ff bf8b 	b.w	801bd80 <_strtoul_l.isra.0>
 801be6a:	bf00      	nop
 801be6c:	20002e40 	.word	0x20002e40

0801be70 <std>:
 801be70:	2300      	movs	r3, #0
 801be72:	b510      	push	{r4, lr}
 801be74:	4604      	mov	r4, r0
 801be76:	e9c0 3300 	strd	r3, r3, [r0]
 801be7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801be7e:	6083      	str	r3, [r0, #8]
 801be80:	8181      	strh	r1, [r0, #12]
 801be82:	6643      	str	r3, [r0, #100]	@ 0x64
 801be84:	81c2      	strh	r2, [r0, #14]
 801be86:	6183      	str	r3, [r0, #24]
 801be88:	4619      	mov	r1, r3
 801be8a:	2208      	movs	r2, #8
 801be8c:	305c      	adds	r0, #92	@ 0x5c
 801be8e:	f000 faef 	bl	801c470 <memset>
 801be92:	4b0d      	ldr	r3, [pc, #52]	@ (801bec8 <std+0x58>)
 801be94:	6263      	str	r3, [r4, #36]	@ 0x24
 801be96:	4b0d      	ldr	r3, [pc, #52]	@ (801becc <std+0x5c>)
 801be98:	62a3      	str	r3, [r4, #40]	@ 0x28
 801be9a:	4b0d      	ldr	r3, [pc, #52]	@ (801bed0 <std+0x60>)
 801be9c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801be9e:	4b0d      	ldr	r3, [pc, #52]	@ (801bed4 <std+0x64>)
 801bea0:	6323      	str	r3, [r4, #48]	@ 0x30
 801bea2:	4b0d      	ldr	r3, [pc, #52]	@ (801bed8 <std+0x68>)
 801bea4:	6224      	str	r4, [r4, #32]
 801bea6:	429c      	cmp	r4, r3
 801bea8:	d006      	beq.n	801beb8 <std+0x48>
 801beaa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801beae:	4294      	cmp	r4, r2
 801beb0:	d002      	beq.n	801beb8 <std+0x48>
 801beb2:	33d0      	adds	r3, #208	@ 0xd0
 801beb4:	429c      	cmp	r4, r3
 801beb6:	d105      	bne.n	801bec4 <std+0x54>
 801beb8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801bebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bec0:	f000 bc04 	b.w	801c6cc <__retarget_lock_init_recursive>
 801bec4:	bd10      	pop	{r4, pc}
 801bec6:	bf00      	nop
 801bec8:	0801c1f5 	.word	0x0801c1f5
 801becc:	0801c217 	.word	0x0801c217
 801bed0:	0801c24f 	.word	0x0801c24f
 801bed4:	0801c273 	.word	0x0801c273
 801bed8:	20011694 	.word	0x20011694

0801bedc <stdio_exit_handler>:
 801bedc:	4a02      	ldr	r2, [pc, #8]	@ (801bee8 <stdio_exit_handler+0xc>)
 801bede:	4903      	ldr	r1, [pc, #12]	@ (801beec <stdio_exit_handler+0x10>)
 801bee0:	4803      	ldr	r0, [pc, #12]	@ (801bef0 <stdio_exit_handler+0x14>)
 801bee2:	f000 b869 	b.w	801bfb8 <_fwalk_sglue>
 801bee6:	bf00      	nop
 801bee8:	20002e34 	.word	0x20002e34
 801beec:	0801d14d 	.word	0x0801d14d
 801bef0:	20002e44 	.word	0x20002e44

0801bef4 <cleanup_stdio>:
 801bef4:	6841      	ldr	r1, [r0, #4]
 801bef6:	4b0c      	ldr	r3, [pc, #48]	@ (801bf28 <cleanup_stdio+0x34>)
 801bef8:	4299      	cmp	r1, r3
 801befa:	b510      	push	{r4, lr}
 801befc:	4604      	mov	r4, r0
 801befe:	d001      	beq.n	801bf04 <cleanup_stdio+0x10>
 801bf00:	f001 f924 	bl	801d14c <_fflush_r>
 801bf04:	68a1      	ldr	r1, [r4, #8]
 801bf06:	4b09      	ldr	r3, [pc, #36]	@ (801bf2c <cleanup_stdio+0x38>)
 801bf08:	4299      	cmp	r1, r3
 801bf0a:	d002      	beq.n	801bf12 <cleanup_stdio+0x1e>
 801bf0c:	4620      	mov	r0, r4
 801bf0e:	f001 f91d 	bl	801d14c <_fflush_r>
 801bf12:	68e1      	ldr	r1, [r4, #12]
 801bf14:	4b06      	ldr	r3, [pc, #24]	@ (801bf30 <cleanup_stdio+0x3c>)
 801bf16:	4299      	cmp	r1, r3
 801bf18:	d004      	beq.n	801bf24 <cleanup_stdio+0x30>
 801bf1a:	4620      	mov	r0, r4
 801bf1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bf20:	f001 b914 	b.w	801d14c <_fflush_r>
 801bf24:	bd10      	pop	{r4, pc}
 801bf26:	bf00      	nop
 801bf28:	20011694 	.word	0x20011694
 801bf2c:	200116fc 	.word	0x200116fc
 801bf30:	20011764 	.word	0x20011764

0801bf34 <global_stdio_init.part.0>:
 801bf34:	b510      	push	{r4, lr}
 801bf36:	4b0b      	ldr	r3, [pc, #44]	@ (801bf64 <global_stdio_init.part.0+0x30>)
 801bf38:	4c0b      	ldr	r4, [pc, #44]	@ (801bf68 <global_stdio_init.part.0+0x34>)
 801bf3a:	4a0c      	ldr	r2, [pc, #48]	@ (801bf6c <global_stdio_init.part.0+0x38>)
 801bf3c:	601a      	str	r2, [r3, #0]
 801bf3e:	4620      	mov	r0, r4
 801bf40:	2200      	movs	r2, #0
 801bf42:	2104      	movs	r1, #4
 801bf44:	f7ff ff94 	bl	801be70 <std>
 801bf48:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801bf4c:	2201      	movs	r2, #1
 801bf4e:	2109      	movs	r1, #9
 801bf50:	f7ff ff8e 	bl	801be70 <std>
 801bf54:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801bf58:	2202      	movs	r2, #2
 801bf5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bf5e:	2112      	movs	r1, #18
 801bf60:	f7ff bf86 	b.w	801be70 <std>
 801bf64:	200117cc 	.word	0x200117cc
 801bf68:	20011694 	.word	0x20011694
 801bf6c:	0801bedd 	.word	0x0801bedd

0801bf70 <__sfp_lock_acquire>:
 801bf70:	4801      	ldr	r0, [pc, #4]	@ (801bf78 <__sfp_lock_acquire+0x8>)
 801bf72:	f000 bbac 	b.w	801c6ce <__retarget_lock_acquire_recursive>
 801bf76:	bf00      	nop
 801bf78:	200117d6 	.word	0x200117d6

0801bf7c <__sfp_lock_release>:
 801bf7c:	4801      	ldr	r0, [pc, #4]	@ (801bf84 <__sfp_lock_release+0x8>)
 801bf7e:	f000 bba7 	b.w	801c6d0 <__retarget_lock_release_recursive>
 801bf82:	bf00      	nop
 801bf84:	200117d6 	.word	0x200117d6

0801bf88 <__sinit>:
 801bf88:	b510      	push	{r4, lr}
 801bf8a:	4604      	mov	r4, r0
 801bf8c:	f7ff fff0 	bl	801bf70 <__sfp_lock_acquire>
 801bf90:	6a23      	ldr	r3, [r4, #32]
 801bf92:	b11b      	cbz	r3, 801bf9c <__sinit+0x14>
 801bf94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bf98:	f7ff bff0 	b.w	801bf7c <__sfp_lock_release>
 801bf9c:	4b04      	ldr	r3, [pc, #16]	@ (801bfb0 <__sinit+0x28>)
 801bf9e:	6223      	str	r3, [r4, #32]
 801bfa0:	4b04      	ldr	r3, [pc, #16]	@ (801bfb4 <__sinit+0x2c>)
 801bfa2:	681b      	ldr	r3, [r3, #0]
 801bfa4:	2b00      	cmp	r3, #0
 801bfa6:	d1f5      	bne.n	801bf94 <__sinit+0xc>
 801bfa8:	f7ff ffc4 	bl	801bf34 <global_stdio_init.part.0>
 801bfac:	e7f2      	b.n	801bf94 <__sinit+0xc>
 801bfae:	bf00      	nop
 801bfb0:	0801bef5 	.word	0x0801bef5
 801bfb4:	200117cc 	.word	0x200117cc

0801bfb8 <_fwalk_sglue>:
 801bfb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bfbc:	4607      	mov	r7, r0
 801bfbe:	4688      	mov	r8, r1
 801bfc0:	4614      	mov	r4, r2
 801bfc2:	2600      	movs	r6, #0
 801bfc4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801bfc8:	f1b9 0901 	subs.w	r9, r9, #1
 801bfcc:	d505      	bpl.n	801bfda <_fwalk_sglue+0x22>
 801bfce:	6824      	ldr	r4, [r4, #0]
 801bfd0:	2c00      	cmp	r4, #0
 801bfd2:	d1f7      	bne.n	801bfc4 <_fwalk_sglue+0xc>
 801bfd4:	4630      	mov	r0, r6
 801bfd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bfda:	89ab      	ldrh	r3, [r5, #12]
 801bfdc:	2b01      	cmp	r3, #1
 801bfde:	d907      	bls.n	801bff0 <_fwalk_sglue+0x38>
 801bfe0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801bfe4:	3301      	adds	r3, #1
 801bfe6:	d003      	beq.n	801bff0 <_fwalk_sglue+0x38>
 801bfe8:	4629      	mov	r1, r5
 801bfea:	4638      	mov	r0, r7
 801bfec:	47c0      	blx	r8
 801bfee:	4306      	orrs	r6, r0
 801bff0:	3568      	adds	r5, #104	@ 0x68
 801bff2:	e7e9      	b.n	801bfc8 <_fwalk_sglue+0x10>

0801bff4 <_fwrite_r>:
 801bff4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bff8:	9c08      	ldr	r4, [sp, #32]
 801bffa:	468a      	mov	sl, r1
 801bffc:	4690      	mov	r8, r2
 801bffe:	fb02 f903 	mul.w	r9, r2, r3
 801c002:	4606      	mov	r6, r0
 801c004:	b118      	cbz	r0, 801c00e <_fwrite_r+0x1a>
 801c006:	6a03      	ldr	r3, [r0, #32]
 801c008:	b90b      	cbnz	r3, 801c00e <_fwrite_r+0x1a>
 801c00a:	f7ff ffbd 	bl	801bf88 <__sinit>
 801c00e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c010:	07dd      	lsls	r5, r3, #31
 801c012:	d405      	bmi.n	801c020 <_fwrite_r+0x2c>
 801c014:	89a3      	ldrh	r3, [r4, #12]
 801c016:	0598      	lsls	r0, r3, #22
 801c018:	d402      	bmi.n	801c020 <_fwrite_r+0x2c>
 801c01a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c01c:	f000 fb57 	bl	801c6ce <__retarget_lock_acquire_recursive>
 801c020:	89a3      	ldrh	r3, [r4, #12]
 801c022:	0719      	lsls	r1, r3, #28
 801c024:	d516      	bpl.n	801c054 <_fwrite_r+0x60>
 801c026:	6923      	ldr	r3, [r4, #16]
 801c028:	b1a3      	cbz	r3, 801c054 <_fwrite_r+0x60>
 801c02a:	2500      	movs	r5, #0
 801c02c:	454d      	cmp	r5, r9
 801c02e:	d01f      	beq.n	801c070 <_fwrite_r+0x7c>
 801c030:	68a7      	ldr	r7, [r4, #8]
 801c032:	f81a 1005 	ldrb.w	r1, [sl, r5]
 801c036:	3f01      	subs	r7, #1
 801c038:	2f00      	cmp	r7, #0
 801c03a:	60a7      	str	r7, [r4, #8]
 801c03c:	da04      	bge.n	801c048 <_fwrite_r+0x54>
 801c03e:	69a3      	ldr	r3, [r4, #24]
 801c040:	429f      	cmp	r7, r3
 801c042:	db0f      	blt.n	801c064 <_fwrite_r+0x70>
 801c044:	290a      	cmp	r1, #10
 801c046:	d00d      	beq.n	801c064 <_fwrite_r+0x70>
 801c048:	6823      	ldr	r3, [r4, #0]
 801c04a:	1c5a      	adds	r2, r3, #1
 801c04c:	6022      	str	r2, [r4, #0]
 801c04e:	7019      	strb	r1, [r3, #0]
 801c050:	3501      	adds	r5, #1
 801c052:	e7eb      	b.n	801c02c <_fwrite_r+0x38>
 801c054:	4621      	mov	r1, r4
 801c056:	4630      	mov	r0, r6
 801c058:	f000 f98a 	bl	801c370 <__swsetup_r>
 801c05c:	2800      	cmp	r0, #0
 801c05e:	d0e4      	beq.n	801c02a <_fwrite_r+0x36>
 801c060:	2500      	movs	r5, #0
 801c062:	e005      	b.n	801c070 <_fwrite_r+0x7c>
 801c064:	4622      	mov	r2, r4
 801c066:	4630      	mov	r0, r6
 801c068:	f000 f944 	bl	801c2f4 <__swbuf_r>
 801c06c:	3001      	adds	r0, #1
 801c06e:	d1ef      	bne.n	801c050 <_fwrite_r+0x5c>
 801c070:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c072:	07da      	lsls	r2, r3, #31
 801c074:	d405      	bmi.n	801c082 <_fwrite_r+0x8e>
 801c076:	89a3      	ldrh	r3, [r4, #12]
 801c078:	059b      	lsls	r3, r3, #22
 801c07a:	d402      	bmi.n	801c082 <_fwrite_r+0x8e>
 801c07c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c07e:	f000 fb27 	bl	801c6d0 <__retarget_lock_release_recursive>
 801c082:	fbb5 f0f8 	udiv	r0, r5, r8
 801c086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0801c08c <fwrite>:
 801c08c:	b507      	push	{r0, r1, r2, lr}
 801c08e:	9300      	str	r3, [sp, #0]
 801c090:	4613      	mov	r3, r2
 801c092:	460a      	mov	r2, r1
 801c094:	4601      	mov	r1, r0
 801c096:	4803      	ldr	r0, [pc, #12]	@ (801c0a4 <fwrite+0x18>)
 801c098:	6800      	ldr	r0, [r0, #0]
 801c09a:	f7ff ffab 	bl	801bff4 <_fwrite_r>
 801c09e:	b003      	add	sp, #12
 801c0a0:	f85d fb04 	ldr.w	pc, [sp], #4
 801c0a4:	20002e40 	.word	0x20002e40

0801c0a8 <iprintf>:
 801c0a8:	b40f      	push	{r0, r1, r2, r3}
 801c0aa:	b507      	push	{r0, r1, r2, lr}
 801c0ac:	4906      	ldr	r1, [pc, #24]	@ (801c0c8 <iprintf+0x20>)
 801c0ae:	ab04      	add	r3, sp, #16
 801c0b0:	6808      	ldr	r0, [r1, #0]
 801c0b2:	f853 2b04 	ldr.w	r2, [r3], #4
 801c0b6:	6881      	ldr	r1, [r0, #8]
 801c0b8:	9301      	str	r3, [sp, #4]
 801c0ba:	f000 fd1f 	bl	801cafc <_vfiprintf_r>
 801c0be:	b003      	add	sp, #12
 801c0c0:	f85d eb04 	ldr.w	lr, [sp], #4
 801c0c4:	b004      	add	sp, #16
 801c0c6:	4770      	bx	lr
 801c0c8:	20002e40 	.word	0x20002e40

0801c0cc <_puts_r>:
 801c0cc:	6a03      	ldr	r3, [r0, #32]
 801c0ce:	b570      	push	{r4, r5, r6, lr}
 801c0d0:	6884      	ldr	r4, [r0, #8]
 801c0d2:	4605      	mov	r5, r0
 801c0d4:	460e      	mov	r6, r1
 801c0d6:	b90b      	cbnz	r3, 801c0dc <_puts_r+0x10>
 801c0d8:	f7ff ff56 	bl	801bf88 <__sinit>
 801c0dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c0de:	07db      	lsls	r3, r3, #31
 801c0e0:	d405      	bmi.n	801c0ee <_puts_r+0x22>
 801c0e2:	89a3      	ldrh	r3, [r4, #12]
 801c0e4:	0598      	lsls	r0, r3, #22
 801c0e6:	d402      	bmi.n	801c0ee <_puts_r+0x22>
 801c0e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c0ea:	f000 faf0 	bl	801c6ce <__retarget_lock_acquire_recursive>
 801c0ee:	89a3      	ldrh	r3, [r4, #12]
 801c0f0:	0719      	lsls	r1, r3, #28
 801c0f2:	d502      	bpl.n	801c0fa <_puts_r+0x2e>
 801c0f4:	6923      	ldr	r3, [r4, #16]
 801c0f6:	2b00      	cmp	r3, #0
 801c0f8:	d135      	bne.n	801c166 <_puts_r+0x9a>
 801c0fa:	4621      	mov	r1, r4
 801c0fc:	4628      	mov	r0, r5
 801c0fe:	f000 f937 	bl	801c370 <__swsetup_r>
 801c102:	b380      	cbz	r0, 801c166 <_puts_r+0x9a>
 801c104:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801c108:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c10a:	07da      	lsls	r2, r3, #31
 801c10c:	d405      	bmi.n	801c11a <_puts_r+0x4e>
 801c10e:	89a3      	ldrh	r3, [r4, #12]
 801c110:	059b      	lsls	r3, r3, #22
 801c112:	d402      	bmi.n	801c11a <_puts_r+0x4e>
 801c114:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c116:	f000 fadb 	bl	801c6d0 <__retarget_lock_release_recursive>
 801c11a:	4628      	mov	r0, r5
 801c11c:	bd70      	pop	{r4, r5, r6, pc}
 801c11e:	2b00      	cmp	r3, #0
 801c120:	da04      	bge.n	801c12c <_puts_r+0x60>
 801c122:	69a2      	ldr	r2, [r4, #24]
 801c124:	429a      	cmp	r2, r3
 801c126:	dc17      	bgt.n	801c158 <_puts_r+0x8c>
 801c128:	290a      	cmp	r1, #10
 801c12a:	d015      	beq.n	801c158 <_puts_r+0x8c>
 801c12c:	6823      	ldr	r3, [r4, #0]
 801c12e:	1c5a      	adds	r2, r3, #1
 801c130:	6022      	str	r2, [r4, #0]
 801c132:	7019      	strb	r1, [r3, #0]
 801c134:	68a3      	ldr	r3, [r4, #8]
 801c136:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801c13a:	3b01      	subs	r3, #1
 801c13c:	60a3      	str	r3, [r4, #8]
 801c13e:	2900      	cmp	r1, #0
 801c140:	d1ed      	bne.n	801c11e <_puts_r+0x52>
 801c142:	2b00      	cmp	r3, #0
 801c144:	da11      	bge.n	801c16a <_puts_r+0x9e>
 801c146:	4622      	mov	r2, r4
 801c148:	210a      	movs	r1, #10
 801c14a:	4628      	mov	r0, r5
 801c14c:	f000 f8d2 	bl	801c2f4 <__swbuf_r>
 801c150:	3001      	adds	r0, #1
 801c152:	d0d7      	beq.n	801c104 <_puts_r+0x38>
 801c154:	250a      	movs	r5, #10
 801c156:	e7d7      	b.n	801c108 <_puts_r+0x3c>
 801c158:	4622      	mov	r2, r4
 801c15a:	4628      	mov	r0, r5
 801c15c:	f000 f8ca 	bl	801c2f4 <__swbuf_r>
 801c160:	3001      	adds	r0, #1
 801c162:	d1e7      	bne.n	801c134 <_puts_r+0x68>
 801c164:	e7ce      	b.n	801c104 <_puts_r+0x38>
 801c166:	3e01      	subs	r6, #1
 801c168:	e7e4      	b.n	801c134 <_puts_r+0x68>
 801c16a:	6823      	ldr	r3, [r4, #0]
 801c16c:	1c5a      	adds	r2, r3, #1
 801c16e:	6022      	str	r2, [r4, #0]
 801c170:	220a      	movs	r2, #10
 801c172:	701a      	strb	r2, [r3, #0]
 801c174:	e7ee      	b.n	801c154 <_puts_r+0x88>
	...

0801c178 <puts>:
 801c178:	4b02      	ldr	r3, [pc, #8]	@ (801c184 <puts+0xc>)
 801c17a:	4601      	mov	r1, r0
 801c17c:	6818      	ldr	r0, [r3, #0]
 801c17e:	f7ff bfa5 	b.w	801c0cc <_puts_r>
 801c182:	bf00      	nop
 801c184:	20002e40 	.word	0x20002e40

0801c188 <sniprintf>:
 801c188:	b40c      	push	{r2, r3}
 801c18a:	b530      	push	{r4, r5, lr}
 801c18c:	4b18      	ldr	r3, [pc, #96]	@ (801c1f0 <sniprintf+0x68>)
 801c18e:	1e0c      	subs	r4, r1, #0
 801c190:	681d      	ldr	r5, [r3, #0]
 801c192:	b09d      	sub	sp, #116	@ 0x74
 801c194:	da08      	bge.n	801c1a8 <sniprintf+0x20>
 801c196:	238b      	movs	r3, #139	@ 0x8b
 801c198:	602b      	str	r3, [r5, #0]
 801c19a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c19e:	b01d      	add	sp, #116	@ 0x74
 801c1a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c1a4:	b002      	add	sp, #8
 801c1a6:	4770      	bx	lr
 801c1a8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801c1ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 801c1b0:	f04f 0300 	mov.w	r3, #0
 801c1b4:	931b      	str	r3, [sp, #108]	@ 0x6c
 801c1b6:	bf14      	ite	ne
 801c1b8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801c1bc:	4623      	moveq	r3, r4
 801c1be:	9304      	str	r3, [sp, #16]
 801c1c0:	9307      	str	r3, [sp, #28]
 801c1c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c1c6:	9002      	str	r0, [sp, #8]
 801c1c8:	9006      	str	r0, [sp, #24]
 801c1ca:	f8ad 3016 	strh.w	r3, [sp, #22]
 801c1ce:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801c1d0:	ab21      	add	r3, sp, #132	@ 0x84
 801c1d2:	a902      	add	r1, sp, #8
 801c1d4:	4628      	mov	r0, r5
 801c1d6:	9301      	str	r3, [sp, #4]
 801c1d8:	f000 fb6a 	bl	801c8b0 <_svfiprintf_r>
 801c1dc:	1c43      	adds	r3, r0, #1
 801c1de:	bfbc      	itt	lt
 801c1e0:	238b      	movlt	r3, #139	@ 0x8b
 801c1e2:	602b      	strlt	r3, [r5, #0]
 801c1e4:	2c00      	cmp	r4, #0
 801c1e6:	d0da      	beq.n	801c19e <sniprintf+0x16>
 801c1e8:	9b02      	ldr	r3, [sp, #8]
 801c1ea:	2200      	movs	r2, #0
 801c1ec:	701a      	strb	r2, [r3, #0]
 801c1ee:	e7d6      	b.n	801c19e <sniprintf+0x16>
 801c1f0:	20002e40 	.word	0x20002e40

0801c1f4 <__sread>:
 801c1f4:	b510      	push	{r4, lr}
 801c1f6:	460c      	mov	r4, r1
 801c1f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c1fc:	f000 fa08 	bl	801c610 <_read_r>
 801c200:	2800      	cmp	r0, #0
 801c202:	bfab      	itete	ge
 801c204:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801c206:	89a3      	ldrhlt	r3, [r4, #12]
 801c208:	181b      	addge	r3, r3, r0
 801c20a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801c20e:	bfac      	ite	ge
 801c210:	6563      	strge	r3, [r4, #84]	@ 0x54
 801c212:	81a3      	strhlt	r3, [r4, #12]
 801c214:	bd10      	pop	{r4, pc}

0801c216 <__swrite>:
 801c216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c21a:	461f      	mov	r7, r3
 801c21c:	898b      	ldrh	r3, [r1, #12]
 801c21e:	05db      	lsls	r3, r3, #23
 801c220:	4605      	mov	r5, r0
 801c222:	460c      	mov	r4, r1
 801c224:	4616      	mov	r6, r2
 801c226:	d505      	bpl.n	801c234 <__swrite+0x1e>
 801c228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c22c:	2302      	movs	r3, #2
 801c22e:	2200      	movs	r2, #0
 801c230:	f000 f9dc 	bl	801c5ec <_lseek_r>
 801c234:	89a3      	ldrh	r3, [r4, #12]
 801c236:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c23a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801c23e:	81a3      	strh	r3, [r4, #12]
 801c240:	4632      	mov	r2, r6
 801c242:	463b      	mov	r3, r7
 801c244:	4628      	mov	r0, r5
 801c246:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c24a:	f000 ba03 	b.w	801c654 <_write_r>

0801c24e <__sseek>:
 801c24e:	b510      	push	{r4, lr}
 801c250:	460c      	mov	r4, r1
 801c252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c256:	f000 f9c9 	bl	801c5ec <_lseek_r>
 801c25a:	1c43      	adds	r3, r0, #1
 801c25c:	89a3      	ldrh	r3, [r4, #12]
 801c25e:	bf15      	itete	ne
 801c260:	6560      	strne	r0, [r4, #84]	@ 0x54
 801c262:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801c266:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801c26a:	81a3      	strheq	r3, [r4, #12]
 801c26c:	bf18      	it	ne
 801c26e:	81a3      	strhne	r3, [r4, #12]
 801c270:	bd10      	pop	{r4, pc}

0801c272 <__sclose>:
 801c272:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c276:	f000 b94b 	b.w	801c510 <_close_r>

0801c27a <_vsniprintf_r>:
 801c27a:	b530      	push	{r4, r5, lr}
 801c27c:	4614      	mov	r4, r2
 801c27e:	2c00      	cmp	r4, #0
 801c280:	b09b      	sub	sp, #108	@ 0x6c
 801c282:	4605      	mov	r5, r0
 801c284:	461a      	mov	r2, r3
 801c286:	da05      	bge.n	801c294 <_vsniprintf_r+0x1a>
 801c288:	238b      	movs	r3, #139	@ 0x8b
 801c28a:	6003      	str	r3, [r0, #0]
 801c28c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c290:	b01b      	add	sp, #108	@ 0x6c
 801c292:	bd30      	pop	{r4, r5, pc}
 801c294:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801c298:	f8ad 300c 	strh.w	r3, [sp, #12]
 801c29c:	f04f 0300 	mov.w	r3, #0
 801c2a0:	9319      	str	r3, [sp, #100]	@ 0x64
 801c2a2:	bf14      	ite	ne
 801c2a4:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801c2a8:	4623      	moveq	r3, r4
 801c2aa:	9302      	str	r3, [sp, #8]
 801c2ac:	9305      	str	r3, [sp, #20]
 801c2ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c2b2:	9100      	str	r1, [sp, #0]
 801c2b4:	9104      	str	r1, [sp, #16]
 801c2b6:	f8ad 300e 	strh.w	r3, [sp, #14]
 801c2ba:	4669      	mov	r1, sp
 801c2bc:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801c2be:	f000 faf7 	bl	801c8b0 <_svfiprintf_r>
 801c2c2:	1c43      	adds	r3, r0, #1
 801c2c4:	bfbc      	itt	lt
 801c2c6:	238b      	movlt	r3, #139	@ 0x8b
 801c2c8:	602b      	strlt	r3, [r5, #0]
 801c2ca:	2c00      	cmp	r4, #0
 801c2cc:	d0e0      	beq.n	801c290 <_vsniprintf_r+0x16>
 801c2ce:	9b00      	ldr	r3, [sp, #0]
 801c2d0:	2200      	movs	r2, #0
 801c2d2:	701a      	strb	r2, [r3, #0]
 801c2d4:	e7dc      	b.n	801c290 <_vsniprintf_r+0x16>
	...

0801c2d8 <vsniprintf>:
 801c2d8:	b507      	push	{r0, r1, r2, lr}
 801c2da:	9300      	str	r3, [sp, #0]
 801c2dc:	4613      	mov	r3, r2
 801c2de:	460a      	mov	r2, r1
 801c2e0:	4601      	mov	r1, r0
 801c2e2:	4803      	ldr	r0, [pc, #12]	@ (801c2f0 <vsniprintf+0x18>)
 801c2e4:	6800      	ldr	r0, [r0, #0]
 801c2e6:	f7ff ffc8 	bl	801c27a <_vsniprintf_r>
 801c2ea:	b003      	add	sp, #12
 801c2ec:	f85d fb04 	ldr.w	pc, [sp], #4
 801c2f0:	20002e40 	.word	0x20002e40

0801c2f4 <__swbuf_r>:
 801c2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c2f6:	460e      	mov	r6, r1
 801c2f8:	4614      	mov	r4, r2
 801c2fa:	4605      	mov	r5, r0
 801c2fc:	b118      	cbz	r0, 801c306 <__swbuf_r+0x12>
 801c2fe:	6a03      	ldr	r3, [r0, #32]
 801c300:	b90b      	cbnz	r3, 801c306 <__swbuf_r+0x12>
 801c302:	f7ff fe41 	bl	801bf88 <__sinit>
 801c306:	69a3      	ldr	r3, [r4, #24]
 801c308:	60a3      	str	r3, [r4, #8]
 801c30a:	89a3      	ldrh	r3, [r4, #12]
 801c30c:	071a      	lsls	r2, r3, #28
 801c30e:	d501      	bpl.n	801c314 <__swbuf_r+0x20>
 801c310:	6923      	ldr	r3, [r4, #16]
 801c312:	b943      	cbnz	r3, 801c326 <__swbuf_r+0x32>
 801c314:	4621      	mov	r1, r4
 801c316:	4628      	mov	r0, r5
 801c318:	f000 f82a 	bl	801c370 <__swsetup_r>
 801c31c:	b118      	cbz	r0, 801c326 <__swbuf_r+0x32>
 801c31e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801c322:	4638      	mov	r0, r7
 801c324:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c326:	6823      	ldr	r3, [r4, #0]
 801c328:	6922      	ldr	r2, [r4, #16]
 801c32a:	1a98      	subs	r0, r3, r2
 801c32c:	6963      	ldr	r3, [r4, #20]
 801c32e:	b2f6      	uxtb	r6, r6
 801c330:	4283      	cmp	r3, r0
 801c332:	4637      	mov	r7, r6
 801c334:	dc05      	bgt.n	801c342 <__swbuf_r+0x4e>
 801c336:	4621      	mov	r1, r4
 801c338:	4628      	mov	r0, r5
 801c33a:	f000 ff07 	bl	801d14c <_fflush_r>
 801c33e:	2800      	cmp	r0, #0
 801c340:	d1ed      	bne.n	801c31e <__swbuf_r+0x2a>
 801c342:	68a3      	ldr	r3, [r4, #8]
 801c344:	3b01      	subs	r3, #1
 801c346:	60a3      	str	r3, [r4, #8]
 801c348:	6823      	ldr	r3, [r4, #0]
 801c34a:	1c5a      	adds	r2, r3, #1
 801c34c:	6022      	str	r2, [r4, #0]
 801c34e:	701e      	strb	r6, [r3, #0]
 801c350:	6962      	ldr	r2, [r4, #20]
 801c352:	1c43      	adds	r3, r0, #1
 801c354:	429a      	cmp	r2, r3
 801c356:	d004      	beq.n	801c362 <__swbuf_r+0x6e>
 801c358:	89a3      	ldrh	r3, [r4, #12]
 801c35a:	07db      	lsls	r3, r3, #31
 801c35c:	d5e1      	bpl.n	801c322 <__swbuf_r+0x2e>
 801c35e:	2e0a      	cmp	r6, #10
 801c360:	d1df      	bne.n	801c322 <__swbuf_r+0x2e>
 801c362:	4621      	mov	r1, r4
 801c364:	4628      	mov	r0, r5
 801c366:	f000 fef1 	bl	801d14c <_fflush_r>
 801c36a:	2800      	cmp	r0, #0
 801c36c:	d0d9      	beq.n	801c322 <__swbuf_r+0x2e>
 801c36e:	e7d6      	b.n	801c31e <__swbuf_r+0x2a>

0801c370 <__swsetup_r>:
 801c370:	b538      	push	{r3, r4, r5, lr}
 801c372:	4b29      	ldr	r3, [pc, #164]	@ (801c418 <__swsetup_r+0xa8>)
 801c374:	4605      	mov	r5, r0
 801c376:	6818      	ldr	r0, [r3, #0]
 801c378:	460c      	mov	r4, r1
 801c37a:	b118      	cbz	r0, 801c384 <__swsetup_r+0x14>
 801c37c:	6a03      	ldr	r3, [r0, #32]
 801c37e:	b90b      	cbnz	r3, 801c384 <__swsetup_r+0x14>
 801c380:	f7ff fe02 	bl	801bf88 <__sinit>
 801c384:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c388:	0719      	lsls	r1, r3, #28
 801c38a:	d422      	bmi.n	801c3d2 <__swsetup_r+0x62>
 801c38c:	06da      	lsls	r2, r3, #27
 801c38e:	d407      	bmi.n	801c3a0 <__swsetup_r+0x30>
 801c390:	2209      	movs	r2, #9
 801c392:	602a      	str	r2, [r5, #0]
 801c394:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c398:	81a3      	strh	r3, [r4, #12]
 801c39a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c39e:	e033      	b.n	801c408 <__swsetup_r+0x98>
 801c3a0:	0758      	lsls	r0, r3, #29
 801c3a2:	d512      	bpl.n	801c3ca <__swsetup_r+0x5a>
 801c3a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c3a6:	b141      	cbz	r1, 801c3ba <__swsetup_r+0x4a>
 801c3a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c3ac:	4299      	cmp	r1, r3
 801c3ae:	d002      	beq.n	801c3b6 <__swsetup_r+0x46>
 801c3b0:	4628      	mov	r0, r5
 801c3b2:	f000 f9cf 	bl	801c754 <_free_r>
 801c3b6:	2300      	movs	r3, #0
 801c3b8:	6363      	str	r3, [r4, #52]	@ 0x34
 801c3ba:	89a3      	ldrh	r3, [r4, #12]
 801c3bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801c3c0:	81a3      	strh	r3, [r4, #12]
 801c3c2:	2300      	movs	r3, #0
 801c3c4:	6063      	str	r3, [r4, #4]
 801c3c6:	6923      	ldr	r3, [r4, #16]
 801c3c8:	6023      	str	r3, [r4, #0]
 801c3ca:	89a3      	ldrh	r3, [r4, #12]
 801c3cc:	f043 0308 	orr.w	r3, r3, #8
 801c3d0:	81a3      	strh	r3, [r4, #12]
 801c3d2:	6923      	ldr	r3, [r4, #16]
 801c3d4:	b94b      	cbnz	r3, 801c3ea <__swsetup_r+0x7a>
 801c3d6:	89a3      	ldrh	r3, [r4, #12]
 801c3d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801c3dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c3e0:	d003      	beq.n	801c3ea <__swsetup_r+0x7a>
 801c3e2:	4621      	mov	r1, r4
 801c3e4:	4628      	mov	r0, r5
 801c3e6:	f000 ff11 	bl	801d20c <__smakebuf_r>
 801c3ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c3ee:	f013 0201 	ands.w	r2, r3, #1
 801c3f2:	d00a      	beq.n	801c40a <__swsetup_r+0x9a>
 801c3f4:	2200      	movs	r2, #0
 801c3f6:	60a2      	str	r2, [r4, #8]
 801c3f8:	6962      	ldr	r2, [r4, #20]
 801c3fa:	4252      	negs	r2, r2
 801c3fc:	61a2      	str	r2, [r4, #24]
 801c3fe:	6922      	ldr	r2, [r4, #16]
 801c400:	b942      	cbnz	r2, 801c414 <__swsetup_r+0xa4>
 801c402:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801c406:	d1c5      	bne.n	801c394 <__swsetup_r+0x24>
 801c408:	bd38      	pop	{r3, r4, r5, pc}
 801c40a:	0799      	lsls	r1, r3, #30
 801c40c:	bf58      	it	pl
 801c40e:	6962      	ldrpl	r2, [r4, #20]
 801c410:	60a2      	str	r2, [r4, #8]
 801c412:	e7f4      	b.n	801c3fe <__swsetup_r+0x8e>
 801c414:	2000      	movs	r0, #0
 801c416:	e7f7      	b.n	801c408 <__swsetup_r+0x98>
 801c418:	20002e40 	.word	0x20002e40

0801c41c <memcmp>:
 801c41c:	b510      	push	{r4, lr}
 801c41e:	3901      	subs	r1, #1
 801c420:	4402      	add	r2, r0
 801c422:	4290      	cmp	r0, r2
 801c424:	d101      	bne.n	801c42a <memcmp+0xe>
 801c426:	2000      	movs	r0, #0
 801c428:	e005      	b.n	801c436 <memcmp+0x1a>
 801c42a:	7803      	ldrb	r3, [r0, #0]
 801c42c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801c430:	42a3      	cmp	r3, r4
 801c432:	d001      	beq.n	801c438 <memcmp+0x1c>
 801c434:	1b18      	subs	r0, r3, r4
 801c436:	bd10      	pop	{r4, pc}
 801c438:	3001      	adds	r0, #1
 801c43a:	e7f2      	b.n	801c422 <memcmp+0x6>

0801c43c <memmove>:
 801c43c:	4288      	cmp	r0, r1
 801c43e:	b510      	push	{r4, lr}
 801c440:	eb01 0402 	add.w	r4, r1, r2
 801c444:	d902      	bls.n	801c44c <memmove+0x10>
 801c446:	4284      	cmp	r4, r0
 801c448:	4623      	mov	r3, r4
 801c44a:	d807      	bhi.n	801c45c <memmove+0x20>
 801c44c:	1e43      	subs	r3, r0, #1
 801c44e:	42a1      	cmp	r1, r4
 801c450:	d008      	beq.n	801c464 <memmove+0x28>
 801c452:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c456:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c45a:	e7f8      	b.n	801c44e <memmove+0x12>
 801c45c:	4402      	add	r2, r0
 801c45e:	4601      	mov	r1, r0
 801c460:	428a      	cmp	r2, r1
 801c462:	d100      	bne.n	801c466 <memmove+0x2a>
 801c464:	bd10      	pop	{r4, pc}
 801c466:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c46a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c46e:	e7f7      	b.n	801c460 <memmove+0x24>

0801c470 <memset>:
 801c470:	4402      	add	r2, r0
 801c472:	4603      	mov	r3, r0
 801c474:	4293      	cmp	r3, r2
 801c476:	d100      	bne.n	801c47a <memset+0xa>
 801c478:	4770      	bx	lr
 801c47a:	f803 1b01 	strb.w	r1, [r3], #1
 801c47e:	e7f9      	b.n	801c474 <memset+0x4>

0801c480 <strchr>:
 801c480:	b2c9      	uxtb	r1, r1
 801c482:	4603      	mov	r3, r0
 801c484:	4618      	mov	r0, r3
 801c486:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c48a:	b112      	cbz	r2, 801c492 <strchr+0x12>
 801c48c:	428a      	cmp	r2, r1
 801c48e:	d1f9      	bne.n	801c484 <strchr+0x4>
 801c490:	4770      	bx	lr
 801c492:	2900      	cmp	r1, #0
 801c494:	bf18      	it	ne
 801c496:	2000      	movne	r0, #0
 801c498:	4770      	bx	lr

0801c49a <strncmp>:
 801c49a:	b510      	push	{r4, lr}
 801c49c:	b16a      	cbz	r2, 801c4ba <strncmp+0x20>
 801c49e:	3901      	subs	r1, #1
 801c4a0:	1884      	adds	r4, r0, r2
 801c4a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c4a6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801c4aa:	429a      	cmp	r2, r3
 801c4ac:	d103      	bne.n	801c4b6 <strncmp+0x1c>
 801c4ae:	42a0      	cmp	r0, r4
 801c4b0:	d001      	beq.n	801c4b6 <strncmp+0x1c>
 801c4b2:	2a00      	cmp	r2, #0
 801c4b4:	d1f5      	bne.n	801c4a2 <strncmp+0x8>
 801c4b6:	1ad0      	subs	r0, r2, r3
 801c4b8:	bd10      	pop	{r4, pc}
 801c4ba:	4610      	mov	r0, r2
 801c4bc:	e7fc      	b.n	801c4b8 <strncmp+0x1e>

0801c4be <strncpy>:
 801c4be:	b510      	push	{r4, lr}
 801c4c0:	3901      	subs	r1, #1
 801c4c2:	4603      	mov	r3, r0
 801c4c4:	b132      	cbz	r2, 801c4d4 <strncpy+0x16>
 801c4c6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801c4ca:	f803 4b01 	strb.w	r4, [r3], #1
 801c4ce:	3a01      	subs	r2, #1
 801c4d0:	2c00      	cmp	r4, #0
 801c4d2:	d1f7      	bne.n	801c4c4 <strncpy+0x6>
 801c4d4:	441a      	add	r2, r3
 801c4d6:	2100      	movs	r1, #0
 801c4d8:	4293      	cmp	r3, r2
 801c4da:	d100      	bne.n	801c4de <strncpy+0x20>
 801c4dc:	bd10      	pop	{r4, pc}
 801c4de:	f803 1b01 	strb.w	r1, [r3], #1
 801c4e2:	e7f9      	b.n	801c4d8 <strncpy+0x1a>

0801c4e4 <strstr>:
 801c4e4:	780a      	ldrb	r2, [r1, #0]
 801c4e6:	b570      	push	{r4, r5, r6, lr}
 801c4e8:	b96a      	cbnz	r2, 801c506 <strstr+0x22>
 801c4ea:	bd70      	pop	{r4, r5, r6, pc}
 801c4ec:	429a      	cmp	r2, r3
 801c4ee:	d109      	bne.n	801c504 <strstr+0x20>
 801c4f0:	460c      	mov	r4, r1
 801c4f2:	4605      	mov	r5, r0
 801c4f4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801c4f8:	2b00      	cmp	r3, #0
 801c4fa:	d0f6      	beq.n	801c4ea <strstr+0x6>
 801c4fc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801c500:	429e      	cmp	r6, r3
 801c502:	d0f7      	beq.n	801c4f4 <strstr+0x10>
 801c504:	3001      	adds	r0, #1
 801c506:	7803      	ldrb	r3, [r0, #0]
 801c508:	2b00      	cmp	r3, #0
 801c50a:	d1ef      	bne.n	801c4ec <strstr+0x8>
 801c50c:	4618      	mov	r0, r3
 801c50e:	e7ec      	b.n	801c4ea <strstr+0x6>

0801c510 <_close_r>:
 801c510:	b538      	push	{r3, r4, r5, lr}
 801c512:	4d06      	ldr	r5, [pc, #24]	@ (801c52c <_close_r+0x1c>)
 801c514:	2300      	movs	r3, #0
 801c516:	4604      	mov	r4, r0
 801c518:	4608      	mov	r0, r1
 801c51a:	602b      	str	r3, [r5, #0]
 801c51c:	f7e6 fed0 	bl	80032c0 <_close>
 801c520:	1c43      	adds	r3, r0, #1
 801c522:	d102      	bne.n	801c52a <_close_r+0x1a>
 801c524:	682b      	ldr	r3, [r5, #0]
 801c526:	b103      	cbz	r3, 801c52a <_close_r+0x1a>
 801c528:	6023      	str	r3, [r4, #0]
 801c52a:	bd38      	pop	{r3, r4, r5, pc}
 801c52c:	200117d0 	.word	0x200117d0

0801c530 <_reclaim_reent>:
 801c530:	4b2d      	ldr	r3, [pc, #180]	@ (801c5e8 <_reclaim_reent+0xb8>)
 801c532:	681b      	ldr	r3, [r3, #0]
 801c534:	4283      	cmp	r3, r0
 801c536:	b570      	push	{r4, r5, r6, lr}
 801c538:	4604      	mov	r4, r0
 801c53a:	d053      	beq.n	801c5e4 <_reclaim_reent+0xb4>
 801c53c:	69c3      	ldr	r3, [r0, #28]
 801c53e:	b31b      	cbz	r3, 801c588 <_reclaim_reent+0x58>
 801c540:	68db      	ldr	r3, [r3, #12]
 801c542:	b163      	cbz	r3, 801c55e <_reclaim_reent+0x2e>
 801c544:	2500      	movs	r5, #0
 801c546:	69e3      	ldr	r3, [r4, #28]
 801c548:	68db      	ldr	r3, [r3, #12]
 801c54a:	5959      	ldr	r1, [r3, r5]
 801c54c:	b9b1      	cbnz	r1, 801c57c <_reclaim_reent+0x4c>
 801c54e:	3504      	adds	r5, #4
 801c550:	2d80      	cmp	r5, #128	@ 0x80
 801c552:	d1f8      	bne.n	801c546 <_reclaim_reent+0x16>
 801c554:	69e3      	ldr	r3, [r4, #28]
 801c556:	4620      	mov	r0, r4
 801c558:	68d9      	ldr	r1, [r3, #12]
 801c55a:	f000 f8fb 	bl	801c754 <_free_r>
 801c55e:	69e3      	ldr	r3, [r4, #28]
 801c560:	6819      	ldr	r1, [r3, #0]
 801c562:	b111      	cbz	r1, 801c56a <_reclaim_reent+0x3a>
 801c564:	4620      	mov	r0, r4
 801c566:	f000 f8f5 	bl	801c754 <_free_r>
 801c56a:	69e3      	ldr	r3, [r4, #28]
 801c56c:	689d      	ldr	r5, [r3, #8]
 801c56e:	b15d      	cbz	r5, 801c588 <_reclaim_reent+0x58>
 801c570:	4629      	mov	r1, r5
 801c572:	4620      	mov	r0, r4
 801c574:	682d      	ldr	r5, [r5, #0]
 801c576:	f000 f8ed 	bl	801c754 <_free_r>
 801c57a:	e7f8      	b.n	801c56e <_reclaim_reent+0x3e>
 801c57c:	680e      	ldr	r6, [r1, #0]
 801c57e:	4620      	mov	r0, r4
 801c580:	f000 f8e8 	bl	801c754 <_free_r>
 801c584:	4631      	mov	r1, r6
 801c586:	e7e1      	b.n	801c54c <_reclaim_reent+0x1c>
 801c588:	6961      	ldr	r1, [r4, #20]
 801c58a:	b111      	cbz	r1, 801c592 <_reclaim_reent+0x62>
 801c58c:	4620      	mov	r0, r4
 801c58e:	f000 f8e1 	bl	801c754 <_free_r>
 801c592:	69e1      	ldr	r1, [r4, #28]
 801c594:	b111      	cbz	r1, 801c59c <_reclaim_reent+0x6c>
 801c596:	4620      	mov	r0, r4
 801c598:	f000 f8dc 	bl	801c754 <_free_r>
 801c59c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801c59e:	b111      	cbz	r1, 801c5a6 <_reclaim_reent+0x76>
 801c5a0:	4620      	mov	r0, r4
 801c5a2:	f000 f8d7 	bl	801c754 <_free_r>
 801c5a6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c5a8:	b111      	cbz	r1, 801c5b0 <_reclaim_reent+0x80>
 801c5aa:	4620      	mov	r0, r4
 801c5ac:	f000 f8d2 	bl	801c754 <_free_r>
 801c5b0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801c5b2:	b111      	cbz	r1, 801c5ba <_reclaim_reent+0x8a>
 801c5b4:	4620      	mov	r0, r4
 801c5b6:	f000 f8cd 	bl	801c754 <_free_r>
 801c5ba:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801c5bc:	b111      	cbz	r1, 801c5c4 <_reclaim_reent+0x94>
 801c5be:	4620      	mov	r0, r4
 801c5c0:	f000 f8c8 	bl	801c754 <_free_r>
 801c5c4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801c5c6:	b111      	cbz	r1, 801c5ce <_reclaim_reent+0x9e>
 801c5c8:	4620      	mov	r0, r4
 801c5ca:	f000 f8c3 	bl	801c754 <_free_r>
 801c5ce:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801c5d0:	b111      	cbz	r1, 801c5d8 <_reclaim_reent+0xa8>
 801c5d2:	4620      	mov	r0, r4
 801c5d4:	f000 f8be 	bl	801c754 <_free_r>
 801c5d8:	6a23      	ldr	r3, [r4, #32]
 801c5da:	b11b      	cbz	r3, 801c5e4 <_reclaim_reent+0xb4>
 801c5dc:	4620      	mov	r0, r4
 801c5de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801c5e2:	4718      	bx	r3
 801c5e4:	bd70      	pop	{r4, r5, r6, pc}
 801c5e6:	bf00      	nop
 801c5e8:	20002e40 	.word	0x20002e40

0801c5ec <_lseek_r>:
 801c5ec:	b538      	push	{r3, r4, r5, lr}
 801c5ee:	4d07      	ldr	r5, [pc, #28]	@ (801c60c <_lseek_r+0x20>)
 801c5f0:	4604      	mov	r4, r0
 801c5f2:	4608      	mov	r0, r1
 801c5f4:	4611      	mov	r1, r2
 801c5f6:	2200      	movs	r2, #0
 801c5f8:	602a      	str	r2, [r5, #0]
 801c5fa:	461a      	mov	r2, r3
 801c5fc:	f7e6 fe87 	bl	800330e <_lseek>
 801c600:	1c43      	adds	r3, r0, #1
 801c602:	d102      	bne.n	801c60a <_lseek_r+0x1e>
 801c604:	682b      	ldr	r3, [r5, #0]
 801c606:	b103      	cbz	r3, 801c60a <_lseek_r+0x1e>
 801c608:	6023      	str	r3, [r4, #0]
 801c60a:	bd38      	pop	{r3, r4, r5, pc}
 801c60c:	200117d0 	.word	0x200117d0

0801c610 <_read_r>:
 801c610:	b538      	push	{r3, r4, r5, lr}
 801c612:	4d07      	ldr	r5, [pc, #28]	@ (801c630 <_read_r+0x20>)
 801c614:	4604      	mov	r4, r0
 801c616:	4608      	mov	r0, r1
 801c618:	4611      	mov	r1, r2
 801c61a:	2200      	movs	r2, #0
 801c61c:	602a      	str	r2, [r5, #0]
 801c61e:	461a      	mov	r2, r3
 801c620:	f7e6 fe15 	bl	800324e <_read>
 801c624:	1c43      	adds	r3, r0, #1
 801c626:	d102      	bne.n	801c62e <_read_r+0x1e>
 801c628:	682b      	ldr	r3, [r5, #0]
 801c62a:	b103      	cbz	r3, 801c62e <_read_r+0x1e>
 801c62c:	6023      	str	r3, [r4, #0]
 801c62e:	bd38      	pop	{r3, r4, r5, pc}
 801c630:	200117d0 	.word	0x200117d0

0801c634 <_sbrk_r>:
 801c634:	b538      	push	{r3, r4, r5, lr}
 801c636:	4d06      	ldr	r5, [pc, #24]	@ (801c650 <_sbrk_r+0x1c>)
 801c638:	2300      	movs	r3, #0
 801c63a:	4604      	mov	r4, r0
 801c63c:	4608      	mov	r0, r1
 801c63e:	602b      	str	r3, [r5, #0]
 801c640:	f7e6 fe72 	bl	8003328 <_sbrk>
 801c644:	1c43      	adds	r3, r0, #1
 801c646:	d102      	bne.n	801c64e <_sbrk_r+0x1a>
 801c648:	682b      	ldr	r3, [r5, #0]
 801c64a:	b103      	cbz	r3, 801c64e <_sbrk_r+0x1a>
 801c64c:	6023      	str	r3, [r4, #0]
 801c64e:	bd38      	pop	{r3, r4, r5, pc}
 801c650:	200117d0 	.word	0x200117d0

0801c654 <_write_r>:
 801c654:	b538      	push	{r3, r4, r5, lr}
 801c656:	4d07      	ldr	r5, [pc, #28]	@ (801c674 <_write_r+0x20>)
 801c658:	4604      	mov	r4, r0
 801c65a:	4608      	mov	r0, r1
 801c65c:	4611      	mov	r1, r2
 801c65e:	2200      	movs	r2, #0
 801c660:	602a      	str	r2, [r5, #0]
 801c662:	461a      	mov	r2, r3
 801c664:	f7e6 fe10 	bl	8003288 <_write>
 801c668:	1c43      	adds	r3, r0, #1
 801c66a:	d102      	bne.n	801c672 <_write_r+0x1e>
 801c66c:	682b      	ldr	r3, [r5, #0]
 801c66e:	b103      	cbz	r3, 801c672 <_write_r+0x1e>
 801c670:	6023      	str	r3, [r4, #0]
 801c672:	bd38      	pop	{r3, r4, r5, pc}
 801c674:	200117d0 	.word	0x200117d0

0801c678 <__errno>:
 801c678:	4b01      	ldr	r3, [pc, #4]	@ (801c680 <__errno+0x8>)
 801c67a:	6818      	ldr	r0, [r3, #0]
 801c67c:	4770      	bx	lr
 801c67e:	bf00      	nop
 801c680:	20002e40 	.word	0x20002e40

0801c684 <__libc_init_array>:
 801c684:	b570      	push	{r4, r5, r6, lr}
 801c686:	4d0d      	ldr	r5, [pc, #52]	@ (801c6bc <__libc_init_array+0x38>)
 801c688:	4c0d      	ldr	r4, [pc, #52]	@ (801c6c0 <__libc_init_array+0x3c>)
 801c68a:	1b64      	subs	r4, r4, r5
 801c68c:	10a4      	asrs	r4, r4, #2
 801c68e:	2600      	movs	r6, #0
 801c690:	42a6      	cmp	r6, r4
 801c692:	d109      	bne.n	801c6a8 <__libc_init_array+0x24>
 801c694:	4d0b      	ldr	r5, [pc, #44]	@ (801c6c4 <__libc_init_array+0x40>)
 801c696:	4c0c      	ldr	r4, [pc, #48]	@ (801c6c8 <__libc_init_array+0x44>)
 801c698:	f002 fa42 	bl	801eb20 <_init>
 801c69c:	1b64      	subs	r4, r4, r5
 801c69e:	10a4      	asrs	r4, r4, #2
 801c6a0:	2600      	movs	r6, #0
 801c6a2:	42a6      	cmp	r6, r4
 801c6a4:	d105      	bne.n	801c6b2 <__libc_init_array+0x2e>
 801c6a6:	bd70      	pop	{r4, r5, r6, pc}
 801c6a8:	f855 3b04 	ldr.w	r3, [r5], #4
 801c6ac:	4798      	blx	r3
 801c6ae:	3601      	adds	r6, #1
 801c6b0:	e7ee      	b.n	801c690 <__libc_init_array+0xc>
 801c6b2:	f855 3b04 	ldr.w	r3, [r5], #4
 801c6b6:	4798      	blx	r3
 801c6b8:	3601      	adds	r6, #1
 801c6ba:	e7f2      	b.n	801c6a2 <__libc_init_array+0x1e>
 801c6bc:	08020860 	.word	0x08020860
 801c6c0:	08020860 	.word	0x08020860
 801c6c4:	08020860 	.word	0x08020860
 801c6c8:	08020870 	.word	0x08020870

0801c6cc <__retarget_lock_init_recursive>:
 801c6cc:	4770      	bx	lr

0801c6ce <__retarget_lock_acquire_recursive>:
 801c6ce:	4770      	bx	lr

0801c6d0 <__retarget_lock_release_recursive>:
 801c6d0:	4770      	bx	lr

0801c6d2 <strcpy>:
 801c6d2:	4603      	mov	r3, r0
 801c6d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c6d8:	f803 2b01 	strb.w	r2, [r3], #1
 801c6dc:	2a00      	cmp	r2, #0
 801c6de:	d1f9      	bne.n	801c6d4 <strcpy+0x2>
 801c6e0:	4770      	bx	lr

0801c6e2 <memcpy>:
 801c6e2:	440a      	add	r2, r1
 801c6e4:	4291      	cmp	r1, r2
 801c6e6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801c6ea:	d100      	bne.n	801c6ee <memcpy+0xc>
 801c6ec:	4770      	bx	lr
 801c6ee:	b510      	push	{r4, lr}
 801c6f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c6f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 801c6f8:	4291      	cmp	r1, r2
 801c6fa:	d1f9      	bne.n	801c6f0 <memcpy+0xe>
 801c6fc:	bd10      	pop	{r4, pc}
	...

0801c700 <__assert_func>:
 801c700:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c702:	4614      	mov	r4, r2
 801c704:	461a      	mov	r2, r3
 801c706:	4b09      	ldr	r3, [pc, #36]	@ (801c72c <__assert_func+0x2c>)
 801c708:	681b      	ldr	r3, [r3, #0]
 801c70a:	4605      	mov	r5, r0
 801c70c:	68d8      	ldr	r0, [r3, #12]
 801c70e:	b14c      	cbz	r4, 801c724 <__assert_func+0x24>
 801c710:	4b07      	ldr	r3, [pc, #28]	@ (801c730 <__assert_func+0x30>)
 801c712:	9100      	str	r1, [sp, #0]
 801c714:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c718:	4906      	ldr	r1, [pc, #24]	@ (801c734 <__assert_func+0x34>)
 801c71a:	462b      	mov	r3, r5
 801c71c:	f000 fd3e 	bl	801d19c <fiprintf>
 801c720:	f000 fdd2 	bl	801d2c8 <abort>
 801c724:	4b04      	ldr	r3, [pc, #16]	@ (801c738 <__assert_func+0x38>)
 801c726:	461c      	mov	r4, r3
 801c728:	e7f3      	b.n	801c712 <__assert_func+0x12>
 801c72a:	bf00      	nop
 801c72c:	20002e40 	.word	0x20002e40
 801c730:	0802048f 	.word	0x0802048f
 801c734:	0802049c 	.word	0x0802049c
 801c738:	080204ca 	.word	0x080204ca

0801c73c <__env_lock>:
 801c73c:	4801      	ldr	r0, [pc, #4]	@ (801c744 <__env_lock+0x8>)
 801c73e:	f7ff bfc6 	b.w	801c6ce <__retarget_lock_acquire_recursive>
 801c742:	bf00      	nop
 801c744:	200117d4 	.word	0x200117d4

0801c748 <__env_unlock>:
 801c748:	4801      	ldr	r0, [pc, #4]	@ (801c750 <__env_unlock+0x8>)
 801c74a:	f7ff bfc1 	b.w	801c6d0 <__retarget_lock_release_recursive>
 801c74e:	bf00      	nop
 801c750:	200117d4 	.word	0x200117d4

0801c754 <_free_r>:
 801c754:	b538      	push	{r3, r4, r5, lr}
 801c756:	4605      	mov	r5, r0
 801c758:	2900      	cmp	r1, #0
 801c75a:	d041      	beq.n	801c7e0 <_free_r+0x8c>
 801c75c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c760:	1f0c      	subs	r4, r1, #4
 801c762:	2b00      	cmp	r3, #0
 801c764:	bfb8      	it	lt
 801c766:	18e4      	addlt	r4, r4, r3
 801c768:	f7ff fa5c 	bl	801bc24 <__malloc_lock>
 801c76c:	4a1d      	ldr	r2, [pc, #116]	@ (801c7e4 <_free_r+0x90>)
 801c76e:	6813      	ldr	r3, [r2, #0]
 801c770:	b933      	cbnz	r3, 801c780 <_free_r+0x2c>
 801c772:	6063      	str	r3, [r4, #4]
 801c774:	6014      	str	r4, [r2, #0]
 801c776:	4628      	mov	r0, r5
 801c778:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c77c:	f7ff ba58 	b.w	801bc30 <__malloc_unlock>
 801c780:	42a3      	cmp	r3, r4
 801c782:	d908      	bls.n	801c796 <_free_r+0x42>
 801c784:	6820      	ldr	r0, [r4, #0]
 801c786:	1821      	adds	r1, r4, r0
 801c788:	428b      	cmp	r3, r1
 801c78a:	bf01      	itttt	eq
 801c78c:	6819      	ldreq	r1, [r3, #0]
 801c78e:	685b      	ldreq	r3, [r3, #4]
 801c790:	1809      	addeq	r1, r1, r0
 801c792:	6021      	streq	r1, [r4, #0]
 801c794:	e7ed      	b.n	801c772 <_free_r+0x1e>
 801c796:	461a      	mov	r2, r3
 801c798:	685b      	ldr	r3, [r3, #4]
 801c79a:	b10b      	cbz	r3, 801c7a0 <_free_r+0x4c>
 801c79c:	42a3      	cmp	r3, r4
 801c79e:	d9fa      	bls.n	801c796 <_free_r+0x42>
 801c7a0:	6811      	ldr	r1, [r2, #0]
 801c7a2:	1850      	adds	r0, r2, r1
 801c7a4:	42a0      	cmp	r0, r4
 801c7a6:	d10b      	bne.n	801c7c0 <_free_r+0x6c>
 801c7a8:	6820      	ldr	r0, [r4, #0]
 801c7aa:	4401      	add	r1, r0
 801c7ac:	1850      	adds	r0, r2, r1
 801c7ae:	4283      	cmp	r3, r0
 801c7b0:	6011      	str	r1, [r2, #0]
 801c7b2:	d1e0      	bne.n	801c776 <_free_r+0x22>
 801c7b4:	6818      	ldr	r0, [r3, #0]
 801c7b6:	685b      	ldr	r3, [r3, #4]
 801c7b8:	6053      	str	r3, [r2, #4]
 801c7ba:	4408      	add	r0, r1
 801c7bc:	6010      	str	r0, [r2, #0]
 801c7be:	e7da      	b.n	801c776 <_free_r+0x22>
 801c7c0:	d902      	bls.n	801c7c8 <_free_r+0x74>
 801c7c2:	230c      	movs	r3, #12
 801c7c4:	602b      	str	r3, [r5, #0]
 801c7c6:	e7d6      	b.n	801c776 <_free_r+0x22>
 801c7c8:	6820      	ldr	r0, [r4, #0]
 801c7ca:	1821      	adds	r1, r4, r0
 801c7cc:	428b      	cmp	r3, r1
 801c7ce:	bf04      	itt	eq
 801c7d0:	6819      	ldreq	r1, [r3, #0]
 801c7d2:	685b      	ldreq	r3, [r3, #4]
 801c7d4:	6063      	str	r3, [r4, #4]
 801c7d6:	bf04      	itt	eq
 801c7d8:	1809      	addeq	r1, r1, r0
 801c7da:	6021      	streq	r1, [r4, #0]
 801c7dc:	6054      	str	r4, [r2, #4]
 801c7de:	e7ca      	b.n	801c776 <_free_r+0x22>
 801c7e0:	bd38      	pop	{r3, r4, r5, pc}
 801c7e2:	bf00      	nop
 801c7e4:	20011690 	.word	0x20011690

0801c7e8 <_malloc_usable_size_r>:
 801c7e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c7ec:	1f18      	subs	r0, r3, #4
 801c7ee:	2b00      	cmp	r3, #0
 801c7f0:	bfbc      	itt	lt
 801c7f2:	580b      	ldrlt	r3, [r1, r0]
 801c7f4:	18c0      	addlt	r0, r0, r3
 801c7f6:	4770      	bx	lr

0801c7f8 <__ssputs_r>:
 801c7f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c7fc:	688e      	ldr	r6, [r1, #8]
 801c7fe:	461f      	mov	r7, r3
 801c800:	42be      	cmp	r6, r7
 801c802:	680b      	ldr	r3, [r1, #0]
 801c804:	4682      	mov	sl, r0
 801c806:	460c      	mov	r4, r1
 801c808:	4690      	mov	r8, r2
 801c80a:	d82d      	bhi.n	801c868 <__ssputs_r+0x70>
 801c80c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801c810:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801c814:	d026      	beq.n	801c864 <__ssputs_r+0x6c>
 801c816:	6965      	ldr	r5, [r4, #20]
 801c818:	6909      	ldr	r1, [r1, #16]
 801c81a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801c81e:	eba3 0901 	sub.w	r9, r3, r1
 801c822:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801c826:	1c7b      	adds	r3, r7, #1
 801c828:	444b      	add	r3, r9
 801c82a:	106d      	asrs	r5, r5, #1
 801c82c:	429d      	cmp	r5, r3
 801c82e:	bf38      	it	cc
 801c830:	461d      	movcc	r5, r3
 801c832:	0553      	lsls	r3, r2, #21
 801c834:	d527      	bpl.n	801c886 <__ssputs_r+0x8e>
 801c836:	4629      	mov	r1, r5
 801c838:	f7ff f974 	bl	801bb24 <_malloc_r>
 801c83c:	4606      	mov	r6, r0
 801c83e:	b360      	cbz	r0, 801c89a <__ssputs_r+0xa2>
 801c840:	6921      	ldr	r1, [r4, #16]
 801c842:	464a      	mov	r2, r9
 801c844:	f7ff ff4d 	bl	801c6e2 <memcpy>
 801c848:	89a3      	ldrh	r3, [r4, #12]
 801c84a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801c84e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801c852:	81a3      	strh	r3, [r4, #12]
 801c854:	6126      	str	r6, [r4, #16]
 801c856:	6165      	str	r5, [r4, #20]
 801c858:	444e      	add	r6, r9
 801c85a:	eba5 0509 	sub.w	r5, r5, r9
 801c85e:	6026      	str	r6, [r4, #0]
 801c860:	60a5      	str	r5, [r4, #8]
 801c862:	463e      	mov	r6, r7
 801c864:	42be      	cmp	r6, r7
 801c866:	d900      	bls.n	801c86a <__ssputs_r+0x72>
 801c868:	463e      	mov	r6, r7
 801c86a:	6820      	ldr	r0, [r4, #0]
 801c86c:	4632      	mov	r2, r6
 801c86e:	4641      	mov	r1, r8
 801c870:	f7ff fde4 	bl	801c43c <memmove>
 801c874:	68a3      	ldr	r3, [r4, #8]
 801c876:	1b9b      	subs	r3, r3, r6
 801c878:	60a3      	str	r3, [r4, #8]
 801c87a:	6823      	ldr	r3, [r4, #0]
 801c87c:	4433      	add	r3, r6
 801c87e:	6023      	str	r3, [r4, #0]
 801c880:	2000      	movs	r0, #0
 801c882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c886:	462a      	mov	r2, r5
 801c888:	f7ff fa4c 	bl	801bd24 <_realloc_r>
 801c88c:	4606      	mov	r6, r0
 801c88e:	2800      	cmp	r0, #0
 801c890:	d1e0      	bne.n	801c854 <__ssputs_r+0x5c>
 801c892:	6921      	ldr	r1, [r4, #16]
 801c894:	4650      	mov	r0, sl
 801c896:	f7ff ff5d 	bl	801c754 <_free_r>
 801c89a:	230c      	movs	r3, #12
 801c89c:	f8ca 3000 	str.w	r3, [sl]
 801c8a0:	89a3      	ldrh	r3, [r4, #12]
 801c8a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c8a6:	81a3      	strh	r3, [r4, #12]
 801c8a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c8ac:	e7e9      	b.n	801c882 <__ssputs_r+0x8a>
	...

0801c8b0 <_svfiprintf_r>:
 801c8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c8b4:	4698      	mov	r8, r3
 801c8b6:	898b      	ldrh	r3, [r1, #12]
 801c8b8:	061b      	lsls	r3, r3, #24
 801c8ba:	b09d      	sub	sp, #116	@ 0x74
 801c8bc:	4607      	mov	r7, r0
 801c8be:	460d      	mov	r5, r1
 801c8c0:	4614      	mov	r4, r2
 801c8c2:	d510      	bpl.n	801c8e6 <_svfiprintf_r+0x36>
 801c8c4:	690b      	ldr	r3, [r1, #16]
 801c8c6:	b973      	cbnz	r3, 801c8e6 <_svfiprintf_r+0x36>
 801c8c8:	2140      	movs	r1, #64	@ 0x40
 801c8ca:	f7ff f92b 	bl	801bb24 <_malloc_r>
 801c8ce:	6028      	str	r0, [r5, #0]
 801c8d0:	6128      	str	r0, [r5, #16]
 801c8d2:	b930      	cbnz	r0, 801c8e2 <_svfiprintf_r+0x32>
 801c8d4:	230c      	movs	r3, #12
 801c8d6:	603b      	str	r3, [r7, #0]
 801c8d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c8dc:	b01d      	add	sp, #116	@ 0x74
 801c8de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c8e2:	2340      	movs	r3, #64	@ 0x40
 801c8e4:	616b      	str	r3, [r5, #20]
 801c8e6:	2300      	movs	r3, #0
 801c8e8:	9309      	str	r3, [sp, #36]	@ 0x24
 801c8ea:	2320      	movs	r3, #32
 801c8ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801c8f0:	f8cd 800c 	str.w	r8, [sp, #12]
 801c8f4:	2330      	movs	r3, #48	@ 0x30
 801c8f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801ca94 <_svfiprintf_r+0x1e4>
 801c8fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801c8fe:	f04f 0901 	mov.w	r9, #1
 801c902:	4623      	mov	r3, r4
 801c904:	469a      	mov	sl, r3
 801c906:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c90a:	b10a      	cbz	r2, 801c910 <_svfiprintf_r+0x60>
 801c90c:	2a25      	cmp	r2, #37	@ 0x25
 801c90e:	d1f9      	bne.n	801c904 <_svfiprintf_r+0x54>
 801c910:	ebba 0b04 	subs.w	fp, sl, r4
 801c914:	d00b      	beq.n	801c92e <_svfiprintf_r+0x7e>
 801c916:	465b      	mov	r3, fp
 801c918:	4622      	mov	r2, r4
 801c91a:	4629      	mov	r1, r5
 801c91c:	4638      	mov	r0, r7
 801c91e:	f7ff ff6b 	bl	801c7f8 <__ssputs_r>
 801c922:	3001      	adds	r0, #1
 801c924:	f000 80a7 	beq.w	801ca76 <_svfiprintf_r+0x1c6>
 801c928:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c92a:	445a      	add	r2, fp
 801c92c:	9209      	str	r2, [sp, #36]	@ 0x24
 801c92e:	f89a 3000 	ldrb.w	r3, [sl]
 801c932:	2b00      	cmp	r3, #0
 801c934:	f000 809f 	beq.w	801ca76 <_svfiprintf_r+0x1c6>
 801c938:	2300      	movs	r3, #0
 801c93a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801c93e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c942:	f10a 0a01 	add.w	sl, sl, #1
 801c946:	9304      	str	r3, [sp, #16]
 801c948:	9307      	str	r3, [sp, #28]
 801c94a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801c94e:	931a      	str	r3, [sp, #104]	@ 0x68
 801c950:	4654      	mov	r4, sl
 801c952:	2205      	movs	r2, #5
 801c954:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c958:	484e      	ldr	r0, [pc, #312]	@ (801ca94 <_svfiprintf_r+0x1e4>)
 801c95a:	f7e3 fc51 	bl	8000200 <memchr>
 801c95e:	9a04      	ldr	r2, [sp, #16]
 801c960:	b9d8      	cbnz	r0, 801c99a <_svfiprintf_r+0xea>
 801c962:	06d0      	lsls	r0, r2, #27
 801c964:	bf44      	itt	mi
 801c966:	2320      	movmi	r3, #32
 801c968:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c96c:	0711      	lsls	r1, r2, #28
 801c96e:	bf44      	itt	mi
 801c970:	232b      	movmi	r3, #43	@ 0x2b
 801c972:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c976:	f89a 3000 	ldrb.w	r3, [sl]
 801c97a:	2b2a      	cmp	r3, #42	@ 0x2a
 801c97c:	d015      	beq.n	801c9aa <_svfiprintf_r+0xfa>
 801c97e:	9a07      	ldr	r2, [sp, #28]
 801c980:	4654      	mov	r4, sl
 801c982:	2000      	movs	r0, #0
 801c984:	f04f 0c0a 	mov.w	ip, #10
 801c988:	4621      	mov	r1, r4
 801c98a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c98e:	3b30      	subs	r3, #48	@ 0x30
 801c990:	2b09      	cmp	r3, #9
 801c992:	d94b      	bls.n	801ca2c <_svfiprintf_r+0x17c>
 801c994:	b1b0      	cbz	r0, 801c9c4 <_svfiprintf_r+0x114>
 801c996:	9207      	str	r2, [sp, #28]
 801c998:	e014      	b.n	801c9c4 <_svfiprintf_r+0x114>
 801c99a:	eba0 0308 	sub.w	r3, r0, r8
 801c99e:	fa09 f303 	lsl.w	r3, r9, r3
 801c9a2:	4313      	orrs	r3, r2
 801c9a4:	9304      	str	r3, [sp, #16]
 801c9a6:	46a2      	mov	sl, r4
 801c9a8:	e7d2      	b.n	801c950 <_svfiprintf_r+0xa0>
 801c9aa:	9b03      	ldr	r3, [sp, #12]
 801c9ac:	1d19      	adds	r1, r3, #4
 801c9ae:	681b      	ldr	r3, [r3, #0]
 801c9b0:	9103      	str	r1, [sp, #12]
 801c9b2:	2b00      	cmp	r3, #0
 801c9b4:	bfbb      	ittet	lt
 801c9b6:	425b      	neglt	r3, r3
 801c9b8:	f042 0202 	orrlt.w	r2, r2, #2
 801c9bc:	9307      	strge	r3, [sp, #28]
 801c9be:	9307      	strlt	r3, [sp, #28]
 801c9c0:	bfb8      	it	lt
 801c9c2:	9204      	strlt	r2, [sp, #16]
 801c9c4:	7823      	ldrb	r3, [r4, #0]
 801c9c6:	2b2e      	cmp	r3, #46	@ 0x2e
 801c9c8:	d10a      	bne.n	801c9e0 <_svfiprintf_r+0x130>
 801c9ca:	7863      	ldrb	r3, [r4, #1]
 801c9cc:	2b2a      	cmp	r3, #42	@ 0x2a
 801c9ce:	d132      	bne.n	801ca36 <_svfiprintf_r+0x186>
 801c9d0:	9b03      	ldr	r3, [sp, #12]
 801c9d2:	1d1a      	adds	r2, r3, #4
 801c9d4:	681b      	ldr	r3, [r3, #0]
 801c9d6:	9203      	str	r2, [sp, #12]
 801c9d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801c9dc:	3402      	adds	r4, #2
 801c9de:	9305      	str	r3, [sp, #20]
 801c9e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801caa4 <_svfiprintf_r+0x1f4>
 801c9e4:	7821      	ldrb	r1, [r4, #0]
 801c9e6:	2203      	movs	r2, #3
 801c9e8:	4650      	mov	r0, sl
 801c9ea:	f7e3 fc09 	bl	8000200 <memchr>
 801c9ee:	b138      	cbz	r0, 801ca00 <_svfiprintf_r+0x150>
 801c9f0:	9b04      	ldr	r3, [sp, #16]
 801c9f2:	eba0 000a 	sub.w	r0, r0, sl
 801c9f6:	2240      	movs	r2, #64	@ 0x40
 801c9f8:	4082      	lsls	r2, r0
 801c9fa:	4313      	orrs	r3, r2
 801c9fc:	3401      	adds	r4, #1
 801c9fe:	9304      	str	r3, [sp, #16]
 801ca00:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ca04:	4824      	ldr	r0, [pc, #144]	@ (801ca98 <_svfiprintf_r+0x1e8>)
 801ca06:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801ca0a:	2206      	movs	r2, #6
 801ca0c:	f7e3 fbf8 	bl	8000200 <memchr>
 801ca10:	2800      	cmp	r0, #0
 801ca12:	d036      	beq.n	801ca82 <_svfiprintf_r+0x1d2>
 801ca14:	4b21      	ldr	r3, [pc, #132]	@ (801ca9c <_svfiprintf_r+0x1ec>)
 801ca16:	bb1b      	cbnz	r3, 801ca60 <_svfiprintf_r+0x1b0>
 801ca18:	9b03      	ldr	r3, [sp, #12]
 801ca1a:	3307      	adds	r3, #7
 801ca1c:	f023 0307 	bic.w	r3, r3, #7
 801ca20:	3308      	adds	r3, #8
 801ca22:	9303      	str	r3, [sp, #12]
 801ca24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ca26:	4433      	add	r3, r6
 801ca28:	9309      	str	r3, [sp, #36]	@ 0x24
 801ca2a:	e76a      	b.n	801c902 <_svfiprintf_r+0x52>
 801ca2c:	fb0c 3202 	mla	r2, ip, r2, r3
 801ca30:	460c      	mov	r4, r1
 801ca32:	2001      	movs	r0, #1
 801ca34:	e7a8      	b.n	801c988 <_svfiprintf_r+0xd8>
 801ca36:	2300      	movs	r3, #0
 801ca38:	3401      	adds	r4, #1
 801ca3a:	9305      	str	r3, [sp, #20]
 801ca3c:	4619      	mov	r1, r3
 801ca3e:	f04f 0c0a 	mov.w	ip, #10
 801ca42:	4620      	mov	r0, r4
 801ca44:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ca48:	3a30      	subs	r2, #48	@ 0x30
 801ca4a:	2a09      	cmp	r2, #9
 801ca4c:	d903      	bls.n	801ca56 <_svfiprintf_r+0x1a6>
 801ca4e:	2b00      	cmp	r3, #0
 801ca50:	d0c6      	beq.n	801c9e0 <_svfiprintf_r+0x130>
 801ca52:	9105      	str	r1, [sp, #20]
 801ca54:	e7c4      	b.n	801c9e0 <_svfiprintf_r+0x130>
 801ca56:	fb0c 2101 	mla	r1, ip, r1, r2
 801ca5a:	4604      	mov	r4, r0
 801ca5c:	2301      	movs	r3, #1
 801ca5e:	e7f0      	b.n	801ca42 <_svfiprintf_r+0x192>
 801ca60:	ab03      	add	r3, sp, #12
 801ca62:	9300      	str	r3, [sp, #0]
 801ca64:	462a      	mov	r2, r5
 801ca66:	4b0e      	ldr	r3, [pc, #56]	@ (801caa0 <_svfiprintf_r+0x1f0>)
 801ca68:	a904      	add	r1, sp, #16
 801ca6a:	4638      	mov	r0, r7
 801ca6c:	f3af 8000 	nop.w
 801ca70:	1c42      	adds	r2, r0, #1
 801ca72:	4606      	mov	r6, r0
 801ca74:	d1d6      	bne.n	801ca24 <_svfiprintf_r+0x174>
 801ca76:	89ab      	ldrh	r3, [r5, #12]
 801ca78:	065b      	lsls	r3, r3, #25
 801ca7a:	f53f af2d 	bmi.w	801c8d8 <_svfiprintf_r+0x28>
 801ca7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ca80:	e72c      	b.n	801c8dc <_svfiprintf_r+0x2c>
 801ca82:	ab03      	add	r3, sp, #12
 801ca84:	9300      	str	r3, [sp, #0]
 801ca86:	462a      	mov	r2, r5
 801ca88:	4b05      	ldr	r3, [pc, #20]	@ (801caa0 <_svfiprintf_r+0x1f0>)
 801ca8a:	a904      	add	r1, sp, #16
 801ca8c:	4638      	mov	r0, r7
 801ca8e:	f000 f9bb 	bl	801ce08 <_printf_i>
 801ca92:	e7ed      	b.n	801ca70 <_svfiprintf_r+0x1c0>
 801ca94:	080204cb 	.word	0x080204cb
 801ca98:	080204d5 	.word	0x080204d5
 801ca9c:	00000000 	.word	0x00000000
 801caa0:	0801c7f9 	.word	0x0801c7f9
 801caa4:	080204d1 	.word	0x080204d1

0801caa8 <__sfputc_r>:
 801caa8:	6893      	ldr	r3, [r2, #8]
 801caaa:	3b01      	subs	r3, #1
 801caac:	2b00      	cmp	r3, #0
 801caae:	b410      	push	{r4}
 801cab0:	6093      	str	r3, [r2, #8]
 801cab2:	da08      	bge.n	801cac6 <__sfputc_r+0x1e>
 801cab4:	6994      	ldr	r4, [r2, #24]
 801cab6:	42a3      	cmp	r3, r4
 801cab8:	db01      	blt.n	801cabe <__sfputc_r+0x16>
 801caba:	290a      	cmp	r1, #10
 801cabc:	d103      	bne.n	801cac6 <__sfputc_r+0x1e>
 801cabe:	f85d 4b04 	ldr.w	r4, [sp], #4
 801cac2:	f7ff bc17 	b.w	801c2f4 <__swbuf_r>
 801cac6:	6813      	ldr	r3, [r2, #0]
 801cac8:	1c58      	adds	r0, r3, #1
 801caca:	6010      	str	r0, [r2, #0]
 801cacc:	7019      	strb	r1, [r3, #0]
 801cace:	4608      	mov	r0, r1
 801cad0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801cad4:	4770      	bx	lr

0801cad6 <__sfputs_r>:
 801cad6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cad8:	4606      	mov	r6, r0
 801cada:	460f      	mov	r7, r1
 801cadc:	4614      	mov	r4, r2
 801cade:	18d5      	adds	r5, r2, r3
 801cae0:	42ac      	cmp	r4, r5
 801cae2:	d101      	bne.n	801cae8 <__sfputs_r+0x12>
 801cae4:	2000      	movs	r0, #0
 801cae6:	e007      	b.n	801caf8 <__sfputs_r+0x22>
 801cae8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801caec:	463a      	mov	r2, r7
 801caee:	4630      	mov	r0, r6
 801caf0:	f7ff ffda 	bl	801caa8 <__sfputc_r>
 801caf4:	1c43      	adds	r3, r0, #1
 801caf6:	d1f3      	bne.n	801cae0 <__sfputs_r+0xa>
 801caf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801cafc <_vfiprintf_r>:
 801cafc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cb00:	460d      	mov	r5, r1
 801cb02:	b09d      	sub	sp, #116	@ 0x74
 801cb04:	4614      	mov	r4, r2
 801cb06:	4698      	mov	r8, r3
 801cb08:	4606      	mov	r6, r0
 801cb0a:	b118      	cbz	r0, 801cb14 <_vfiprintf_r+0x18>
 801cb0c:	6a03      	ldr	r3, [r0, #32]
 801cb0e:	b90b      	cbnz	r3, 801cb14 <_vfiprintf_r+0x18>
 801cb10:	f7ff fa3a 	bl	801bf88 <__sinit>
 801cb14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801cb16:	07d9      	lsls	r1, r3, #31
 801cb18:	d405      	bmi.n	801cb26 <_vfiprintf_r+0x2a>
 801cb1a:	89ab      	ldrh	r3, [r5, #12]
 801cb1c:	059a      	lsls	r2, r3, #22
 801cb1e:	d402      	bmi.n	801cb26 <_vfiprintf_r+0x2a>
 801cb20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801cb22:	f7ff fdd4 	bl	801c6ce <__retarget_lock_acquire_recursive>
 801cb26:	89ab      	ldrh	r3, [r5, #12]
 801cb28:	071b      	lsls	r3, r3, #28
 801cb2a:	d501      	bpl.n	801cb30 <_vfiprintf_r+0x34>
 801cb2c:	692b      	ldr	r3, [r5, #16]
 801cb2e:	b99b      	cbnz	r3, 801cb58 <_vfiprintf_r+0x5c>
 801cb30:	4629      	mov	r1, r5
 801cb32:	4630      	mov	r0, r6
 801cb34:	f7ff fc1c 	bl	801c370 <__swsetup_r>
 801cb38:	b170      	cbz	r0, 801cb58 <_vfiprintf_r+0x5c>
 801cb3a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801cb3c:	07dc      	lsls	r4, r3, #31
 801cb3e:	d504      	bpl.n	801cb4a <_vfiprintf_r+0x4e>
 801cb40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cb44:	b01d      	add	sp, #116	@ 0x74
 801cb46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cb4a:	89ab      	ldrh	r3, [r5, #12]
 801cb4c:	0598      	lsls	r0, r3, #22
 801cb4e:	d4f7      	bmi.n	801cb40 <_vfiprintf_r+0x44>
 801cb50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801cb52:	f7ff fdbd 	bl	801c6d0 <__retarget_lock_release_recursive>
 801cb56:	e7f3      	b.n	801cb40 <_vfiprintf_r+0x44>
 801cb58:	2300      	movs	r3, #0
 801cb5a:	9309      	str	r3, [sp, #36]	@ 0x24
 801cb5c:	2320      	movs	r3, #32
 801cb5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801cb62:	f8cd 800c 	str.w	r8, [sp, #12]
 801cb66:	2330      	movs	r3, #48	@ 0x30
 801cb68:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801cd18 <_vfiprintf_r+0x21c>
 801cb6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801cb70:	f04f 0901 	mov.w	r9, #1
 801cb74:	4623      	mov	r3, r4
 801cb76:	469a      	mov	sl, r3
 801cb78:	f813 2b01 	ldrb.w	r2, [r3], #1
 801cb7c:	b10a      	cbz	r2, 801cb82 <_vfiprintf_r+0x86>
 801cb7e:	2a25      	cmp	r2, #37	@ 0x25
 801cb80:	d1f9      	bne.n	801cb76 <_vfiprintf_r+0x7a>
 801cb82:	ebba 0b04 	subs.w	fp, sl, r4
 801cb86:	d00b      	beq.n	801cba0 <_vfiprintf_r+0xa4>
 801cb88:	465b      	mov	r3, fp
 801cb8a:	4622      	mov	r2, r4
 801cb8c:	4629      	mov	r1, r5
 801cb8e:	4630      	mov	r0, r6
 801cb90:	f7ff ffa1 	bl	801cad6 <__sfputs_r>
 801cb94:	3001      	adds	r0, #1
 801cb96:	f000 80a7 	beq.w	801cce8 <_vfiprintf_r+0x1ec>
 801cb9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801cb9c:	445a      	add	r2, fp
 801cb9e:	9209      	str	r2, [sp, #36]	@ 0x24
 801cba0:	f89a 3000 	ldrb.w	r3, [sl]
 801cba4:	2b00      	cmp	r3, #0
 801cba6:	f000 809f 	beq.w	801cce8 <_vfiprintf_r+0x1ec>
 801cbaa:	2300      	movs	r3, #0
 801cbac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801cbb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801cbb4:	f10a 0a01 	add.w	sl, sl, #1
 801cbb8:	9304      	str	r3, [sp, #16]
 801cbba:	9307      	str	r3, [sp, #28]
 801cbbc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801cbc0:	931a      	str	r3, [sp, #104]	@ 0x68
 801cbc2:	4654      	mov	r4, sl
 801cbc4:	2205      	movs	r2, #5
 801cbc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cbca:	4853      	ldr	r0, [pc, #332]	@ (801cd18 <_vfiprintf_r+0x21c>)
 801cbcc:	f7e3 fb18 	bl	8000200 <memchr>
 801cbd0:	9a04      	ldr	r2, [sp, #16]
 801cbd2:	b9d8      	cbnz	r0, 801cc0c <_vfiprintf_r+0x110>
 801cbd4:	06d1      	lsls	r1, r2, #27
 801cbd6:	bf44      	itt	mi
 801cbd8:	2320      	movmi	r3, #32
 801cbda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801cbde:	0713      	lsls	r3, r2, #28
 801cbe0:	bf44      	itt	mi
 801cbe2:	232b      	movmi	r3, #43	@ 0x2b
 801cbe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801cbe8:	f89a 3000 	ldrb.w	r3, [sl]
 801cbec:	2b2a      	cmp	r3, #42	@ 0x2a
 801cbee:	d015      	beq.n	801cc1c <_vfiprintf_r+0x120>
 801cbf0:	9a07      	ldr	r2, [sp, #28]
 801cbf2:	4654      	mov	r4, sl
 801cbf4:	2000      	movs	r0, #0
 801cbf6:	f04f 0c0a 	mov.w	ip, #10
 801cbfa:	4621      	mov	r1, r4
 801cbfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 801cc00:	3b30      	subs	r3, #48	@ 0x30
 801cc02:	2b09      	cmp	r3, #9
 801cc04:	d94b      	bls.n	801cc9e <_vfiprintf_r+0x1a2>
 801cc06:	b1b0      	cbz	r0, 801cc36 <_vfiprintf_r+0x13a>
 801cc08:	9207      	str	r2, [sp, #28]
 801cc0a:	e014      	b.n	801cc36 <_vfiprintf_r+0x13a>
 801cc0c:	eba0 0308 	sub.w	r3, r0, r8
 801cc10:	fa09 f303 	lsl.w	r3, r9, r3
 801cc14:	4313      	orrs	r3, r2
 801cc16:	9304      	str	r3, [sp, #16]
 801cc18:	46a2      	mov	sl, r4
 801cc1a:	e7d2      	b.n	801cbc2 <_vfiprintf_r+0xc6>
 801cc1c:	9b03      	ldr	r3, [sp, #12]
 801cc1e:	1d19      	adds	r1, r3, #4
 801cc20:	681b      	ldr	r3, [r3, #0]
 801cc22:	9103      	str	r1, [sp, #12]
 801cc24:	2b00      	cmp	r3, #0
 801cc26:	bfbb      	ittet	lt
 801cc28:	425b      	neglt	r3, r3
 801cc2a:	f042 0202 	orrlt.w	r2, r2, #2
 801cc2e:	9307      	strge	r3, [sp, #28]
 801cc30:	9307      	strlt	r3, [sp, #28]
 801cc32:	bfb8      	it	lt
 801cc34:	9204      	strlt	r2, [sp, #16]
 801cc36:	7823      	ldrb	r3, [r4, #0]
 801cc38:	2b2e      	cmp	r3, #46	@ 0x2e
 801cc3a:	d10a      	bne.n	801cc52 <_vfiprintf_r+0x156>
 801cc3c:	7863      	ldrb	r3, [r4, #1]
 801cc3e:	2b2a      	cmp	r3, #42	@ 0x2a
 801cc40:	d132      	bne.n	801cca8 <_vfiprintf_r+0x1ac>
 801cc42:	9b03      	ldr	r3, [sp, #12]
 801cc44:	1d1a      	adds	r2, r3, #4
 801cc46:	681b      	ldr	r3, [r3, #0]
 801cc48:	9203      	str	r2, [sp, #12]
 801cc4a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801cc4e:	3402      	adds	r4, #2
 801cc50:	9305      	str	r3, [sp, #20]
 801cc52:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801cd28 <_vfiprintf_r+0x22c>
 801cc56:	7821      	ldrb	r1, [r4, #0]
 801cc58:	2203      	movs	r2, #3
 801cc5a:	4650      	mov	r0, sl
 801cc5c:	f7e3 fad0 	bl	8000200 <memchr>
 801cc60:	b138      	cbz	r0, 801cc72 <_vfiprintf_r+0x176>
 801cc62:	9b04      	ldr	r3, [sp, #16]
 801cc64:	eba0 000a 	sub.w	r0, r0, sl
 801cc68:	2240      	movs	r2, #64	@ 0x40
 801cc6a:	4082      	lsls	r2, r0
 801cc6c:	4313      	orrs	r3, r2
 801cc6e:	3401      	adds	r4, #1
 801cc70:	9304      	str	r3, [sp, #16]
 801cc72:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cc76:	4829      	ldr	r0, [pc, #164]	@ (801cd1c <_vfiprintf_r+0x220>)
 801cc78:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801cc7c:	2206      	movs	r2, #6
 801cc7e:	f7e3 fabf 	bl	8000200 <memchr>
 801cc82:	2800      	cmp	r0, #0
 801cc84:	d03f      	beq.n	801cd06 <_vfiprintf_r+0x20a>
 801cc86:	4b26      	ldr	r3, [pc, #152]	@ (801cd20 <_vfiprintf_r+0x224>)
 801cc88:	bb1b      	cbnz	r3, 801ccd2 <_vfiprintf_r+0x1d6>
 801cc8a:	9b03      	ldr	r3, [sp, #12]
 801cc8c:	3307      	adds	r3, #7
 801cc8e:	f023 0307 	bic.w	r3, r3, #7
 801cc92:	3308      	adds	r3, #8
 801cc94:	9303      	str	r3, [sp, #12]
 801cc96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cc98:	443b      	add	r3, r7
 801cc9a:	9309      	str	r3, [sp, #36]	@ 0x24
 801cc9c:	e76a      	b.n	801cb74 <_vfiprintf_r+0x78>
 801cc9e:	fb0c 3202 	mla	r2, ip, r2, r3
 801cca2:	460c      	mov	r4, r1
 801cca4:	2001      	movs	r0, #1
 801cca6:	e7a8      	b.n	801cbfa <_vfiprintf_r+0xfe>
 801cca8:	2300      	movs	r3, #0
 801ccaa:	3401      	adds	r4, #1
 801ccac:	9305      	str	r3, [sp, #20]
 801ccae:	4619      	mov	r1, r3
 801ccb0:	f04f 0c0a 	mov.w	ip, #10
 801ccb4:	4620      	mov	r0, r4
 801ccb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ccba:	3a30      	subs	r2, #48	@ 0x30
 801ccbc:	2a09      	cmp	r2, #9
 801ccbe:	d903      	bls.n	801ccc8 <_vfiprintf_r+0x1cc>
 801ccc0:	2b00      	cmp	r3, #0
 801ccc2:	d0c6      	beq.n	801cc52 <_vfiprintf_r+0x156>
 801ccc4:	9105      	str	r1, [sp, #20]
 801ccc6:	e7c4      	b.n	801cc52 <_vfiprintf_r+0x156>
 801ccc8:	fb0c 2101 	mla	r1, ip, r1, r2
 801cccc:	4604      	mov	r4, r0
 801ccce:	2301      	movs	r3, #1
 801ccd0:	e7f0      	b.n	801ccb4 <_vfiprintf_r+0x1b8>
 801ccd2:	ab03      	add	r3, sp, #12
 801ccd4:	9300      	str	r3, [sp, #0]
 801ccd6:	462a      	mov	r2, r5
 801ccd8:	4b12      	ldr	r3, [pc, #72]	@ (801cd24 <_vfiprintf_r+0x228>)
 801ccda:	a904      	add	r1, sp, #16
 801ccdc:	4630      	mov	r0, r6
 801ccde:	f3af 8000 	nop.w
 801cce2:	4607      	mov	r7, r0
 801cce4:	1c78      	adds	r0, r7, #1
 801cce6:	d1d6      	bne.n	801cc96 <_vfiprintf_r+0x19a>
 801cce8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ccea:	07d9      	lsls	r1, r3, #31
 801ccec:	d405      	bmi.n	801ccfa <_vfiprintf_r+0x1fe>
 801ccee:	89ab      	ldrh	r3, [r5, #12]
 801ccf0:	059a      	lsls	r2, r3, #22
 801ccf2:	d402      	bmi.n	801ccfa <_vfiprintf_r+0x1fe>
 801ccf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ccf6:	f7ff fceb 	bl	801c6d0 <__retarget_lock_release_recursive>
 801ccfa:	89ab      	ldrh	r3, [r5, #12]
 801ccfc:	065b      	lsls	r3, r3, #25
 801ccfe:	f53f af1f 	bmi.w	801cb40 <_vfiprintf_r+0x44>
 801cd02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801cd04:	e71e      	b.n	801cb44 <_vfiprintf_r+0x48>
 801cd06:	ab03      	add	r3, sp, #12
 801cd08:	9300      	str	r3, [sp, #0]
 801cd0a:	462a      	mov	r2, r5
 801cd0c:	4b05      	ldr	r3, [pc, #20]	@ (801cd24 <_vfiprintf_r+0x228>)
 801cd0e:	a904      	add	r1, sp, #16
 801cd10:	4630      	mov	r0, r6
 801cd12:	f000 f879 	bl	801ce08 <_printf_i>
 801cd16:	e7e4      	b.n	801cce2 <_vfiprintf_r+0x1e6>
 801cd18:	080204cb 	.word	0x080204cb
 801cd1c:	080204d5 	.word	0x080204d5
 801cd20:	00000000 	.word	0x00000000
 801cd24:	0801cad7 	.word	0x0801cad7
 801cd28:	080204d1 	.word	0x080204d1

0801cd2c <_printf_common>:
 801cd2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cd30:	4616      	mov	r6, r2
 801cd32:	4698      	mov	r8, r3
 801cd34:	688a      	ldr	r2, [r1, #8]
 801cd36:	690b      	ldr	r3, [r1, #16]
 801cd38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801cd3c:	4293      	cmp	r3, r2
 801cd3e:	bfb8      	it	lt
 801cd40:	4613      	movlt	r3, r2
 801cd42:	6033      	str	r3, [r6, #0]
 801cd44:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801cd48:	4607      	mov	r7, r0
 801cd4a:	460c      	mov	r4, r1
 801cd4c:	b10a      	cbz	r2, 801cd52 <_printf_common+0x26>
 801cd4e:	3301      	adds	r3, #1
 801cd50:	6033      	str	r3, [r6, #0]
 801cd52:	6823      	ldr	r3, [r4, #0]
 801cd54:	0699      	lsls	r1, r3, #26
 801cd56:	bf42      	ittt	mi
 801cd58:	6833      	ldrmi	r3, [r6, #0]
 801cd5a:	3302      	addmi	r3, #2
 801cd5c:	6033      	strmi	r3, [r6, #0]
 801cd5e:	6825      	ldr	r5, [r4, #0]
 801cd60:	f015 0506 	ands.w	r5, r5, #6
 801cd64:	d106      	bne.n	801cd74 <_printf_common+0x48>
 801cd66:	f104 0a19 	add.w	sl, r4, #25
 801cd6a:	68e3      	ldr	r3, [r4, #12]
 801cd6c:	6832      	ldr	r2, [r6, #0]
 801cd6e:	1a9b      	subs	r3, r3, r2
 801cd70:	42ab      	cmp	r3, r5
 801cd72:	dc26      	bgt.n	801cdc2 <_printf_common+0x96>
 801cd74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801cd78:	6822      	ldr	r2, [r4, #0]
 801cd7a:	3b00      	subs	r3, #0
 801cd7c:	bf18      	it	ne
 801cd7e:	2301      	movne	r3, #1
 801cd80:	0692      	lsls	r2, r2, #26
 801cd82:	d42b      	bmi.n	801cddc <_printf_common+0xb0>
 801cd84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801cd88:	4641      	mov	r1, r8
 801cd8a:	4638      	mov	r0, r7
 801cd8c:	47c8      	blx	r9
 801cd8e:	3001      	adds	r0, #1
 801cd90:	d01e      	beq.n	801cdd0 <_printf_common+0xa4>
 801cd92:	6823      	ldr	r3, [r4, #0]
 801cd94:	6922      	ldr	r2, [r4, #16]
 801cd96:	f003 0306 	and.w	r3, r3, #6
 801cd9a:	2b04      	cmp	r3, #4
 801cd9c:	bf02      	ittt	eq
 801cd9e:	68e5      	ldreq	r5, [r4, #12]
 801cda0:	6833      	ldreq	r3, [r6, #0]
 801cda2:	1aed      	subeq	r5, r5, r3
 801cda4:	68a3      	ldr	r3, [r4, #8]
 801cda6:	bf0c      	ite	eq
 801cda8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801cdac:	2500      	movne	r5, #0
 801cdae:	4293      	cmp	r3, r2
 801cdb0:	bfc4      	itt	gt
 801cdb2:	1a9b      	subgt	r3, r3, r2
 801cdb4:	18ed      	addgt	r5, r5, r3
 801cdb6:	2600      	movs	r6, #0
 801cdb8:	341a      	adds	r4, #26
 801cdba:	42b5      	cmp	r5, r6
 801cdbc:	d11a      	bne.n	801cdf4 <_printf_common+0xc8>
 801cdbe:	2000      	movs	r0, #0
 801cdc0:	e008      	b.n	801cdd4 <_printf_common+0xa8>
 801cdc2:	2301      	movs	r3, #1
 801cdc4:	4652      	mov	r2, sl
 801cdc6:	4641      	mov	r1, r8
 801cdc8:	4638      	mov	r0, r7
 801cdca:	47c8      	blx	r9
 801cdcc:	3001      	adds	r0, #1
 801cdce:	d103      	bne.n	801cdd8 <_printf_common+0xac>
 801cdd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cdd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cdd8:	3501      	adds	r5, #1
 801cdda:	e7c6      	b.n	801cd6a <_printf_common+0x3e>
 801cddc:	18e1      	adds	r1, r4, r3
 801cdde:	1c5a      	adds	r2, r3, #1
 801cde0:	2030      	movs	r0, #48	@ 0x30
 801cde2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801cde6:	4422      	add	r2, r4
 801cde8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801cdec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801cdf0:	3302      	adds	r3, #2
 801cdf2:	e7c7      	b.n	801cd84 <_printf_common+0x58>
 801cdf4:	2301      	movs	r3, #1
 801cdf6:	4622      	mov	r2, r4
 801cdf8:	4641      	mov	r1, r8
 801cdfa:	4638      	mov	r0, r7
 801cdfc:	47c8      	blx	r9
 801cdfe:	3001      	adds	r0, #1
 801ce00:	d0e6      	beq.n	801cdd0 <_printf_common+0xa4>
 801ce02:	3601      	adds	r6, #1
 801ce04:	e7d9      	b.n	801cdba <_printf_common+0x8e>
	...

0801ce08 <_printf_i>:
 801ce08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ce0c:	7e0f      	ldrb	r7, [r1, #24]
 801ce0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801ce10:	2f78      	cmp	r7, #120	@ 0x78
 801ce12:	4691      	mov	r9, r2
 801ce14:	4680      	mov	r8, r0
 801ce16:	460c      	mov	r4, r1
 801ce18:	469a      	mov	sl, r3
 801ce1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801ce1e:	d807      	bhi.n	801ce30 <_printf_i+0x28>
 801ce20:	2f62      	cmp	r7, #98	@ 0x62
 801ce22:	d80a      	bhi.n	801ce3a <_printf_i+0x32>
 801ce24:	2f00      	cmp	r7, #0
 801ce26:	f000 80d1 	beq.w	801cfcc <_printf_i+0x1c4>
 801ce2a:	2f58      	cmp	r7, #88	@ 0x58
 801ce2c:	f000 80b8 	beq.w	801cfa0 <_printf_i+0x198>
 801ce30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ce34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801ce38:	e03a      	b.n	801ceb0 <_printf_i+0xa8>
 801ce3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801ce3e:	2b15      	cmp	r3, #21
 801ce40:	d8f6      	bhi.n	801ce30 <_printf_i+0x28>
 801ce42:	a101      	add	r1, pc, #4	@ (adr r1, 801ce48 <_printf_i+0x40>)
 801ce44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801ce48:	0801cea1 	.word	0x0801cea1
 801ce4c:	0801ceb5 	.word	0x0801ceb5
 801ce50:	0801ce31 	.word	0x0801ce31
 801ce54:	0801ce31 	.word	0x0801ce31
 801ce58:	0801ce31 	.word	0x0801ce31
 801ce5c:	0801ce31 	.word	0x0801ce31
 801ce60:	0801ceb5 	.word	0x0801ceb5
 801ce64:	0801ce31 	.word	0x0801ce31
 801ce68:	0801ce31 	.word	0x0801ce31
 801ce6c:	0801ce31 	.word	0x0801ce31
 801ce70:	0801ce31 	.word	0x0801ce31
 801ce74:	0801cfb3 	.word	0x0801cfb3
 801ce78:	0801cedf 	.word	0x0801cedf
 801ce7c:	0801cf6d 	.word	0x0801cf6d
 801ce80:	0801ce31 	.word	0x0801ce31
 801ce84:	0801ce31 	.word	0x0801ce31
 801ce88:	0801cfd5 	.word	0x0801cfd5
 801ce8c:	0801ce31 	.word	0x0801ce31
 801ce90:	0801cedf 	.word	0x0801cedf
 801ce94:	0801ce31 	.word	0x0801ce31
 801ce98:	0801ce31 	.word	0x0801ce31
 801ce9c:	0801cf75 	.word	0x0801cf75
 801cea0:	6833      	ldr	r3, [r6, #0]
 801cea2:	1d1a      	adds	r2, r3, #4
 801cea4:	681b      	ldr	r3, [r3, #0]
 801cea6:	6032      	str	r2, [r6, #0]
 801cea8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ceac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801ceb0:	2301      	movs	r3, #1
 801ceb2:	e09c      	b.n	801cfee <_printf_i+0x1e6>
 801ceb4:	6833      	ldr	r3, [r6, #0]
 801ceb6:	6820      	ldr	r0, [r4, #0]
 801ceb8:	1d19      	adds	r1, r3, #4
 801ceba:	6031      	str	r1, [r6, #0]
 801cebc:	0606      	lsls	r6, r0, #24
 801cebe:	d501      	bpl.n	801cec4 <_printf_i+0xbc>
 801cec0:	681d      	ldr	r5, [r3, #0]
 801cec2:	e003      	b.n	801cecc <_printf_i+0xc4>
 801cec4:	0645      	lsls	r5, r0, #25
 801cec6:	d5fb      	bpl.n	801cec0 <_printf_i+0xb8>
 801cec8:	f9b3 5000 	ldrsh.w	r5, [r3]
 801cecc:	2d00      	cmp	r5, #0
 801cece:	da03      	bge.n	801ced8 <_printf_i+0xd0>
 801ced0:	232d      	movs	r3, #45	@ 0x2d
 801ced2:	426d      	negs	r5, r5
 801ced4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ced8:	4858      	ldr	r0, [pc, #352]	@ (801d03c <_printf_i+0x234>)
 801ceda:	230a      	movs	r3, #10
 801cedc:	e011      	b.n	801cf02 <_printf_i+0xfa>
 801cede:	6821      	ldr	r1, [r4, #0]
 801cee0:	6833      	ldr	r3, [r6, #0]
 801cee2:	0608      	lsls	r0, r1, #24
 801cee4:	f853 5b04 	ldr.w	r5, [r3], #4
 801cee8:	d402      	bmi.n	801cef0 <_printf_i+0xe8>
 801ceea:	0649      	lsls	r1, r1, #25
 801ceec:	bf48      	it	mi
 801ceee:	b2ad      	uxthmi	r5, r5
 801cef0:	2f6f      	cmp	r7, #111	@ 0x6f
 801cef2:	4852      	ldr	r0, [pc, #328]	@ (801d03c <_printf_i+0x234>)
 801cef4:	6033      	str	r3, [r6, #0]
 801cef6:	bf14      	ite	ne
 801cef8:	230a      	movne	r3, #10
 801cefa:	2308      	moveq	r3, #8
 801cefc:	2100      	movs	r1, #0
 801cefe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801cf02:	6866      	ldr	r6, [r4, #4]
 801cf04:	60a6      	str	r6, [r4, #8]
 801cf06:	2e00      	cmp	r6, #0
 801cf08:	db05      	blt.n	801cf16 <_printf_i+0x10e>
 801cf0a:	6821      	ldr	r1, [r4, #0]
 801cf0c:	432e      	orrs	r6, r5
 801cf0e:	f021 0104 	bic.w	r1, r1, #4
 801cf12:	6021      	str	r1, [r4, #0]
 801cf14:	d04b      	beq.n	801cfae <_printf_i+0x1a6>
 801cf16:	4616      	mov	r6, r2
 801cf18:	fbb5 f1f3 	udiv	r1, r5, r3
 801cf1c:	fb03 5711 	mls	r7, r3, r1, r5
 801cf20:	5dc7      	ldrb	r7, [r0, r7]
 801cf22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801cf26:	462f      	mov	r7, r5
 801cf28:	42bb      	cmp	r3, r7
 801cf2a:	460d      	mov	r5, r1
 801cf2c:	d9f4      	bls.n	801cf18 <_printf_i+0x110>
 801cf2e:	2b08      	cmp	r3, #8
 801cf30:	d10b      	bne.n	801cf4a <_printf_i+0x142>
 801cf32:	6823      	ldr	r3, [r4, #0]
 801cf34:	07df      	lsls	r7, r3, #31
 801cf36:	d508      	bpl.n	801cf4a <_printf_i+0x142>
 801cf38:	6923      	ldr	r3, [r4, #16]
 801cf3a:	6861      	ldr	r1, [r4, #4]
 801cf3c:	4299      	cmp	r1, r3
 801cf3e:	bfde      	ittt	le
 801cf40:	2330      	movle	r3, #48	@ 0x30
 801cf42:	f806 3c01 	strble.w	r3, [r6, #-1]
 801cf46:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801cf4a:	1b92      	subs	r2, r2, r6
 801cf4c:	6122      	str	r2, [r4, #16]
 801cf4e:	f8cd a000 	str.w	sl, [sp]
 801cf52:	464b      	mov	r3, r9
 801cf54:	aa03      	add	r2, sp, #12
 801cf56:	4621      	mov	r1, r4
 801cf58:	4640      	mov	r0, r8
 801cf5a:	f7ff fee7 	bl	801cd2c <_printf_common>
 801cf5e:	3001      	adds	r0, #1
 801cf60:	d14a      	bne.n	801cff8 <_printf_i+0x1f0>
 801cf62:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cf66:	b004      	add	sp, #16
 801cf68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cf6c:	6823      	ldr	r3, [r4, #0]
 801cf6e:	f043 0320 	orr.w	r3, r3, #32
 801cf72:	6023      	str	r3, [r4, #0]
 801cf74:	4832      	ldr	r0, [pc, #200]	@ (801d040 <_printf_i+0x238>)
 801cf76:	2778      	movs	r7, #120	@ 0x78
 801cf78:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801cf7c:	6823      	ldr	r3, [r4, #0]
 801cf7e:	6831      	ldr	r1, [r6, #0]
 801cf80:	061f      	lsls	r7, r3, #24
 801cf82:	f851 5b04 	ldr.w	r5, [r1], #4
 801cf86:	d402      	bmi.n	801cf8e <_printf_i+0x186>
 801cf88:	065f      	lsls	r7, r3, #25
 801cf8a:	bf48      	it	mi
 801cf8c:	b2ad      	uxthmi	r5, r5
 801cf8e:	6031      	str	r1, [r6, #0]
 801cf90:	07d9      	lsls	r1, r3, #31
 801cf92:	bf44      	itt	mi
 801cf94:	f043 0320 	orrmi.w	r3, r3, #32
 801cf98:	6023      	strmi	r3, [r4, #0]
 801cf9a:	b11d      	cbz	r5, 801cfa4 <_printf_i+0x19c>
 801cf9c:	2310      	movs	r3, #16
 801cf9e:	e7ad      	b.n	801cefc <_printf_i+0xf4>
 801cfa0:	4826      	ldr	r0, [pc, #152]	@ (801d03c <_printf_i+0x234>)
 801cfa2:	e7e9      	b.n	801cf78 <_printf_i+0x170>
 801cfa4:	6823      	ldr	r3, [r4, #0]
 801cfa6:	f023 0320 	bic.w	r3, r3, #32
 801cfaa:	6023      	str	r3, [r4, #0]
 801cfac:	e7f6      	b.n	801cf9c <_printf_i+0x194>
 801cfae:	4616      	mov	r6, r2
 801cfb0:	e7bd      	b.n	801cf2e <_printf_i+0x126>
 801cfb2:	6833      	ldr	r3, [r6, #0]
 801cfb4:	6825      	ldr	r5, [r4, #0]
 801cfb6:	6961      	ldr	r1, [r4, #20]
 801cfb8:	1d18      	adds	r0, r3, #4
 801cfba:	6030      	str	r0, [r6, #0]
 801cfbc:	062e      	lsls	r6, r5, #24
 801cfbe:	681b      	ldr	r3, [r3, #0]
 801cfc0:	d501      	bpl.n	801cfc6 <_printf_i+0x1be>
 801cfc2:	6019      	str	r1, [r3, #0]
 801cfc4:	e002      	b.n	801cfcc <_printf_i+0x1c4>
 801cfc6:	0668      	lsls	r0, r5, #25
 801cfc8:	d5fb      	bpl.n	801cfc2 <_printf_i+0x1ba>
 801cfca:	8019      	strh	r1, [r3, #0]
 801cfcc:	2300      	movs	r3, #0
 801cfce:	6123      	str	r3, [r4, #16]
 801cfd0:	4616      	mov	r6, r2
 801cfd2:	e7bc      	b.n	801cf4e <_printf_i+0x146>
 801cfd4:	6833      	ldr	r3, [r6, #0]
 801cfd6:	1d1a      	adds	r2, r3, #4
 801cfd8:	6032      	str	r2, [r6, #0]
 801cfda:	681e      	ldr	r6, [r3, #0]
 801cfdc:	6862      	ldr	r2, [r4, #4]
 801cfde:	2100      	movs	r1, #0
 801cfe0:	4630      	mov	r0, r6
 801cfe2:	f7e3 f90d 	bl	8000200 <memchr>
 801cfe6:	b108      	cbz	r0, 801cfec <_printf_i+0x1e4>
 801cfe8:	1b80      	subs	r0, r0, r6
 801cfea:	6060      	str	r0, [r4, #4]
 801cfec:	6863      	ldr	r3, [r4, #4]
 801cfee:	6123      	str	r3, [r4, #16]
 801cff0:	2300      	movs	r3, #0
 801cff2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801cff6:	e7aa      	b.n	801cf4e <_printf_i+0x146>
 801cff8:	6923      	ldr	r3, [r4, #16]
 801cffa:	4632      	mov	r2, r6
 801cffc:	4649      	mov	r1, r9
 801cffe:	4640      	mov	r0, r8
 801d000:	47d0      	blx	sl
 801d002:	3001      	adds	r0, #1
 801d004:	d0ad      	beq.n	801cf62 <_printf_i+0x15a>
 801d006:	6823      	ldr	r3, [r4, #0]
 801d008:	079b      	lsls	r3, r3, #30
 801d00a:	d413      	bmi.n	801d034 <_printf_i+0x22c>
 801d00c:	68e0      	ldr	r0, [r4, #12]
 801d00e:	9b03      	ldr	r3, [sp, #12]
 801d010:	4298      	cmp	r0, r3
 801d012:	bfb8      	it	lt
 801d014:	4618      	movlt	r0, r3
 801d016:	e7a6      	b.n	801cf66 <_printf_i+0x15e>
 801d018:	2301      	movs	r3, #1
 801d01a:	4632      	mov	r2, r6
 801d01c:	4649      	mov	r1, r9
 801d01e:	4640      	mov	r0, r8
 801d020:	47d0      	blx	sl
 801d022:	3001      	adds	r0, #1
 801d024:	d09d      	beq.n	801cf62 <_printf_i+0x15a>
 801d026:	3501      	adds	r5, #1
 801d028:	68e3      	ldr	r3, [r4, #12]
 801d02a:	9903      	ldr	r1, [sp, #12]
 801d02c:	1a5b      	subs	r3, r3, r1
 801d02e:	42ab      	cmp	r3, r5
 801d030:	dcf2      	bgt.n	801d018 <_printf_i+0x210>
 801d032:	e7eb      	b.n	801d00c <_printf_i+0x204>
 801d034:	2500      	movs	r5, #0
 801d036:	f104 0619 	add.w	r6, r4, #25
 801d03a:	e7f5      	b.n	801d028 <_printf_i+0x220>
 801d03c:	080204dc 	.word	0x080204dc
 801d040:	080204ed 	.word	0x080204ed

0801d044 <__sflush_r>:
 801d044:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d04c:	0716      	lsls	r6, r2, #28
 801d04e:	4605      	mov	r5, r0
 801d050:	460c      	mov	r4, r1
 801d052:	d454      	bmi.n	801d0fe <__sflush_r+0xba>
 801d054:	684b      	ldr	r3, [r1, #4]
 801d056:	2b00      	cmp	r3, #0
 801d058:	dc02      	bgt.n	801d060 <__sflush_r+0x1c>
 801d05a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801d05c:	2b00      	cmp	r3, #0
 801d05e:	dd48      	ble.n	801d0f2 <__sflush_r+0xae>
 801d060:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d062:	2e00      	cmp	r6, #0
 801d064:	d045      	beq.n	801d0f2 <__sflush_r+0xae>
 801d066:	2300      	movs	r3, #0
 801d068:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801d06c:	682f      	ldr	r7, [r5, #0]
 801d06e:	6a21      	ldr	r1, [r4, #32]
 801d070:	602b      	str	r3, [r5, #0]
 801d072:	d030      	beq.n	801d0d6 <__sflush_r+0x92>
 801d074:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801d076:	89a3      	ldrh	r3, [r4, #12]
 801d078:	0759      	lsls	r1, r3, #29
 801d07a:	d505      	bpl.n	801d088 <__sflush_r+0x44>
 801d07c:	6863      	ldr	r3, [r4, #4]
 801d07e:	1ad2      	subs	r2, r2, r3
 801d080:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801d082:	b10b      	cbz	r3, 801d088 <__sflush_r+0x44>
 801d084:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801d086:	1ad2      	subs	r2, r2, r3
 801d088:	2300      	movs	r3, #0
 801d08a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d08c:	6a21      	ldr	r1, [r4, #32]
 801d08e:	4628      	mov	r0, r5
 801d090:	47b0      	blx	r6
 801d092:	1c43      	adds	r3, r0, #1
 801d094:	89a3      	ldrh	r3, [r4, #12]
 801d096:	d106      	bne.n	801d0a6 <__sflush_r+0x62>
 801d098:	6829      	ldr	r1, [r5, #0]
 801d09a:	291d      	cmp	r1, #29
 801d09c:	d82b      	bhi.n	801d0f6 <__sflush_r+0xb2>
 801d09e:	4a2a      	ldr	r2, [pc, #168]	@ (801d148 <__sflush_r+0x104>)
 801d0a0:	40ca      	lsrs	r2, r1
 801d0a2:	07d6      	lsls	r6, r2, #31
 801d0a4:	d527      	bpl.n	801d0f6 <__sflush_r+0xb2>
 801d0a6:	2200      	movs	r2, #0
 801d0a8:	6062      	str	r2, [r4, #4]
 801d0aa:	04d9      	lsls	r1, r3, #19
 801d0ac:	6922      	ldr	r2, [r4, #16]
 801d0ae:	6022      	str	r2, [r4, #0]
 801d0b0:	d504      	bpl.n	801d0bc <__sflush_r+0x78>
 801d0b2:	1c42      	adds	r2, r0, #1
 801d0b4:	d101      	bne.n	801d0ba <__sflush_r+0x76>
 801d0b6:	682b      	ldr	r3, [r5, #0]
 801d0b8:	b903      	cbnz	r3, 801d0bc <__sflush_r+0x78>
 801d0ba:	6560      	str	r0, [r4, #84]	@ 0x54
 801d0bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801d0be:	602f      	str	r7, [r5, #0]
 801d0c0:	b1b9      	cbz	r1, 801d0f2 <__sflush_r+0xae>
 801d0c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d0c6:	4299      	cmp	r1, r3
 801d0c8:	d002      	beq.n	801d0d0 <__sflush_r+0x8c>
 801d0ca:	4628      	mov	r0, r5
 801d0cc:	f7ff fb42 	bl	801c754 <_free_r>
 801d0d0:	2300      	movs	r3, #0
 801d0d2:	6363      	str	r3, [r4, #52]	@ 0x34
 801d0d4:	e00d      	b.n	801d0f2 <__sflush_r+0xae>
 801d0d6:	2301      	movs	r3, #1
 801d0d8:	4628      	mov	r0, r5
 801d0da:	47b0      	blx	r6
 801d0dc:	4602      	mov	r2, r0
 801d0de:	1c50      	adds	r0, r2, #1
 801d0e0:	d1c9      	bne.n	801d076 <__sflush_r+0x32>
 801d0e2:	682b      	ldr	r3, [r5, #0]
 801d0e4:	2b00      	cmp	r3, #0
 801d0e6:	d0c6      	beq.n	801d076 <__sflush_r+0x32>
 801d0e8:	2b1d      	cmp	r3, #29
 801d0ea:	d001      	beq.n	801d0f0 <__sflush_r+0xac>
 801d0ec:	2b16      	cmp	r3, #22
 801d0ee:	d11e      	bne.n	801d12e <__sflush_r+0xea>
 801d0f0:	602f      	str	r7, [r5, #0]
 801d0f2:	2000      	movs	r0, #0
 801d0f4:	e022      	b.n	801d13c <__sflush_r+0xf8>
 801d0f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d0fa:	b21b      	sxth	r3, r3
 801d0fc:	e01b      	b.n	801d136 <__sflush_r+0xf2>
 801d0fe:	690f      	ldr	r7, [r1, #16]
 801d100:	2f00      	cmp	r7, #0
 801d102:	d0f6      	beq.n	801d0f2 <__sflush_r+0xae>
 801d104:	0793      	lsls	r3, r2, #30
 801d106:	680e      	ldr	r6, [r1, #0]
 801d108:	bf08      	it	eq
 801d10a:	694b      	ldreq	r3, [r1, #20]
 801d10c:	600f      	str	r7, [r1, #0]
 801d10e:	bf18      	it	ne
 801d110:	2300      	movne	r3, #0
 801d112:	eba6 0807 	sub.w	r8, r6, r7
 801d116:	608b      	str	r3, [r1, #8]
 801d118:	f1b8 0f00 	cmp.w	r8, #0
 801d11c:	dde9      	ble.n	801d0f2 <__sflush_r+0xae>
 801d11e:	6a21      	ldr	r1, [r4, #32]
 801d120:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801d122:	4643      	mov	r3, r8
 801d124:	463a      	mov	r2, r7
 801d126:	4628      	mov	r0, r5
 801d128:	47b0      	blx	r6
 801d12a:	2800      	cmp	r0, #0
 801d12c:	dc08      	bgt.n	801d140 <__sflush_r+0xfc>
 801d12e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d132:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d136:	81a3      	strh	r3, [r4, #12]
 801d138:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d13c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d140:	4407      	add	r7, r0
 801d142:	eba8 0800 	sub.w	r8, r8, r0
 801d146:	e7e7      	b.n	801d118 <__sflush_r+0xd4>
 801d148:	20400001 	.word	0x20400001

0801d14c <_fflush_r>:
 801d14c:	b538      	push	{r3, r4, r5, lr}
 801d14e:	690b      	ldr	r3, [r1, #16]
 801d150:	4605      	mov	r5, r0
 801d152:	460c      	mov	r4, r1
 801d154:	b913      	cbnz	r3, 801d15c <_fflush_r+0x10>
 801d156:	2500      	movs	r5, #0
 801d158:	4628      	mov	r0, r5
 801d15a:	bd38      	pop	{r3, r4, r5, pc}
 801d15c:	b118      	cbz	r0, 801d166 <_fflush_r+0x1a>
 801d15e:	6a03      	ldr	r3, [r0, #32]
 801d160:	b90b      	cbnz	r3, 801d166 <_fflush_r+0x1a>
 801d162:	f7fe ff11 	bl	801bf88 <__sinit>
 801d166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d16a:	2b00      	cmp	r3, #0
 801d16c:	d0f3      	beq.n	801d156 <_fflush_r+0xa>
 801d16e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801d170:	07d0      	lsls	r0, r2, #31
 801d172:	d404      	bmi.n	801d17e <_fflush_r+0x32>
 801d174:	0599      	lsls	r1, r3, #22
 801d176:	d402      	bmi.n	801d17e <_fflush_r+0x32>
 801d178:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d17a:	f7ff faa8 	bl	801c6ce <__retarget_lock_acquire_recursive>
 801d17e:	4628      	mov	r0, r5
 801d180:	4621      	mov	r1, r4
 801d182:	f7ff ff5f 	bl	801d044 <__sflush_r>
 801d186:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d188:	07da      	lsls	r2, r3, #31
 801d18a:	4605      	mov	r5, r0
 801d18c:	d4e4      	bmi.n	801d158 <_fflush_r+0xc>
 801d18e:	89a3      	ldrh	r3, [r4, #12]
 801d190:	059b      	lsls	r3, r3, #22
 801d192:	d4e1      	bmi.n	801d158 <_fflush_r+0xc>
 801d194:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d196:	f7ff fa9b 	bl	801c6d0 <__retarget_lock_release_recursive>
 801d19a:	e7dd      	b.n	801d158 <_fflush_r+0xc>

0801d19c <fiprintf>:
 801d19c:	b40e      	push	{r1, r2, r3}
 801d19e:	b503      	push	{r0, r1, lr}
 801d1a0:	4601      	mov	r1, r0
 801d1a2:	ab03      	add	r3, sp, #12
 801d1a4:	4805      	ldr	r0, [pc, #20]	@ (801d1bc <fiprintf+0x20>)
 801d1a6:	f853 2b04 	ldr.w	r2, [r3], #4
 801d1aa:	6800      	ldr	r0, [r0, #0]
 801d1ac:	9301      	str	r3, [sp, #4]
 801d1ae:	f7ff fca5 	bl	801cafc <_vfiprintf_r>
 801d1b2:	b002      	add	sp, #8
 801d1b4:	f85d eb04 	ldr.w	lr, [sp], #4
 801d1b8:	b003      	add	sp, #12
 801d1ba:	4770      	bx	lr
 801d1bc:	20002e40 	.word	0x20002e40

0801d1c0 <__swhatbuf_r>:
 801d1c0:	b570      	push	{r4, r5, r6, lr}
 801d1c2:	460c      	mov	r4, r1
 801d1c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d1c8:	2900      	cmp	r1, #0
 801d1ca:	b096      	sub	sp, #88	@ 0x58
 801d1cc:	4615      	mov	r5, r2
 801d1ce:	461e      	mov	r6, r3
 801d1d0:	da0d      	bge.n	801d1ee <__swhatbuf_r+0x2e>
 801d1d2:	89a3      	ldrh	r3, [r4, #12]
 801d1d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801d1d8:	f04f 0100 	mov.w	r1, #0
 801d1dc:	bf14      	ite	ne
 801d1de:	2340      	movne	r3, #64	@ 0x40
 801d1e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801d1e4:	2000      	movs	r0, #0
 801d1e6:	6031      	str	r1, [r6, #0]
 801d1e8:	602b      	str	r3, [r5, #0]
 801d1ea:	b016      	add	sp, #88	@ 0x58
 801d1ec:	bd70      	pop	{r4, r5, r6, pc}
 801d1ee:	466a      	mov	r2, sp
 801d1f0:	f000 f848 	bl	801d284 <_fstat_r>
 801d1f4:	2800      	cmp	r0, #0
 801d1f6:	dbec      	blt.n	801d1d2 <__swhatbuf_r+0x12>
 801d1f8:	9901      	ldr	r1, [sp, #4]
 801d1fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801d1fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801d202:	4259      	negs	r1, r3
 801d204:	4159      	adcs	r1, r3
 801d206:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801d20a:	e7eb      	b.n	801d1e4 <__swhatbuf_r+0x24>

0801d20c <__smakebuf_r>:
 801d20c:	898b      	ldrh	r3, [r1, #12]
 801d20e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801d210:	079d      	lsls	r5, r3, #30
 801d212:	4606      	mov	r6, r0
 801d214:	460c      	mov	r4, r1
 801d216:	d507      	bpl.n	801d228 <__smakebuf_r+0x1c>
 801d218:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801d21c:	6023      	str	r3, [r4, #0]
 801d21e:	6123      	str	r3, [r4, #16]
 801d220:	2301      	movs	r3, #1
 801d222:	6163      	str	r3, [r4, #20]
 801d224:	b003      	add	sp, #12
 801d226:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d228:	ab01      	add	r3, sp, #4
 801d22a:	466a      	mov	r2, sp
 801d22c:	f7ff ffc8 	bl	801d1c0 <__swhatbuf_r>
 801d230:	9f00      	ldr	r7, [sp, #0]
 801d232:	4605      	mov	r5, r0
 801d234:	4639      	mov	r1, r7
 801d236:	4630      	mov	r0, r6
 801d238:	f7fe fc74 	bl	801bb24 <_malloc_r>
 801d23c:	b948      	cbnz	r0, 801d252 <__smakebuf_r+0x46>
 801d23e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d242:	059a      	lsls	r2, r3, #22
 801d244:	d4ee      	bmi.n	801d224 <__smakebuf_r+0x18>
 801d246:	f023 0303 	bic.w	r3, r3, #3
 801d24a:	f043 0302 	orr.w	r3, r3, #2
 801d24e:	81a3      	strh	r3, [r4, #12]
 801d250:	e7e2      	b.n	801d218 <__smakebuf_r+0xc>
 801d252:	89a3      	ldrh	r3, [r4, #12]
 801d254:	6020      	str	r0, [r4, #0]
 801d256:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d25a:	81a3      	strh	r3, [r4, #12]
 801d25c:	9b01      	ldr	r3, [sp, #4]
 801d25e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801d262:	b15b      	cbz	r3, 801d27c <__smakebuf_r+0x70>
 801d264:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d268:	4630      	mov	r0, r6
 801d26a:	f000 f81d 	bl	801d2a8 <_isatty_r>
 801d26e:	b128      	cbz	r0, 801d27c <__smakebuf_r+0x70>
 801d270:	89a3      	ldrh	r3, [r4, #12]
 801d272:	f023 0303 	bic.w	r3, r3, #3
 801d276:	f043 0301 	orr.w	r3, r3, #1
 801d27a:	81a3      	strh	r3, [r4, #12]
 801d27c:	89a3      	ldrh	r3, [r4, #12]
 801d27e:	431d      	orrs	r5, r3
 801d280:	81a5      	strh	r5, [r4, #12]
 801d282:	e7cf      	b.n	801d224 <__smakebuf_r+0x18>

0801d284 <_fstat_r>:
 801d284:	b538      	push	{r3, r4, r5, lr}
 801d286:	4d07      	ldr	r5, [pc, #28]	@ (801d2a4 <_fstat_r+0x20>)
 801d288:	2300      	movs	r3, #0
 801d28a:	4604      	mov	r4, r0
 801d28c:	4608      	mov	r0, r1
 801d28e:	4611      	mov	r1, r2
 801d290:	602b      	str	r3, [r5, #0]
 801d292:	f7e6 f821 	bl	80032d8 <_fstat>
 801d296:	1c43      	adds	r3, r0, #1
 801d298:	d102      	bne.n	801d2a0 <_fstat_r+0x1c>
 801d29a:	682b      	ldr	r3, [r5, #0]
 801d29c:	b103      	cbz	r3, 801d2a0 <_fstat_r+0x1c>
 801d29e:	6023      	str	r3, [r4, #0]
 801d2a0:	bd38      	pop	{r3, r4, r5, pc}
 801d2a2:	bf00      	nop
 801d2a4:	200117d0 	.word	0x200117d0

0801d2a8 <_isatty_r>:
 801d2a8:	b538      	push	{r3, r4, r5, lr}
 801d2aa:	4d06      	ldr	r5, [pc, #24]	@ (801d2c4 <_isatty_r+0x1c>)
 801d2ac:	2300      	movs	r3, #0
 801d2ae:	4604      	mov	r4, r0
 801d2b0:	4608      	mov	r0, r1
 801d2b2:	602b      	str	r3, [r5, #0]
 801d2b4:	f7e6 f820 	bl	80032f8 <_isatty>
 801d2b8:	1c43      	adds	r3, r0, #1
 801d2ba:	d102      	bne.n	801d2c2 <_isatty_r+0x1a>
 801d2bc:	682b      	ldr	r3, [r5, #0]
 801d2be:	b103      	cbz	r3, 801d2c2 <_isatty_r+0x1a>
 801d2c0:	6023      	str	r3, [r4, #0]
 801d2c2:	bd38      	pop	{r3, r4, r5, pc}
 801d2c4:	200117d0 	.word	0x200117d0

0801d2c8 <abort>:
 801d2c8:	b508      	push	{r3, lr}
 801d2ca:	2006      	movs	r0, #6
 801d2cc:	f000 f82c 	bl	801d328 <raise>
 801d2d0:	2001      	movs	r0, #1
 801d2d2:	f7e5 ffb1 	bl	8003238 <_exit>

0801d2d6 <_raise_r>:
 801d2d6:	291f      	cmp	r1, #31
 801d2d8:	b538      	push	{r3, r4, r5, lr}
 801d2da:	4605      	mov	r5, r0
 801d2dc:	460c      	mov	r4, r1
 801d2de:	d904      	bls.n	801d2ea <_raise_r+0x14>
 801d2e0:	2316      	movs	r3, #22
 801d2e2:	6003      	str	r3, [r0, #0]
 801d2e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d2e8:	bd38      	pop	{r3, r4, r5, pc}
 801d2ea:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801d2ec:	b112      	cbz	r2, 801d2f4 <_raise_r+0x1e>
 801d2ee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801d2f2:	b94b      	cbnz	r3, 801d308 <_raise_r+0x32>
 801d2f4:	4628      	mov	r0, r5
 801d2f6:	f000 f831 	bl	801d35c <_getpid_r>
 801d2fa:	4622      	mov	r2, r4
 801d2fc:	4601      	mov	r1, r0
 801d2fe:	4628      	mov	r0, r5
 801d300:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d304:	f000 b818 	b.w	801d338 <_kill_r>
 801d308:	2b01      	cmp	r3, #1
 801d30a:	d00a      	beq.n	801d322 <_raise_r+0x4c>
 801d30c:	1c59      	adds	r1, r3, #1
 801d30e:	d103      	bne.n	801d318 <_raise_r+0x42>
 801d310:	2316      	movs	r3, #22
 801d312:	6003      	str	r3, [r0, #0]
 801d314:	2001      	movs	r0, #1
 801d316:	e7e7      	b.n	801d2e8 <_raise_r+0x12>
 801d318:	2100      	movs	r1, #0
 801d31a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801d31e:	4620      	mov	r0, r4
 801d320:	4798      	blx	r3
 801d322:	2000      	movs	r0, #0
 801d324:	e7e0      	b.n	801d2e8 <_raise_r+0x12>
	...

0801d328 <raise>:
 801d328:	4b02      	ldr	r3, [pc, #8]	@ (801d334 <raise+0xc>)
 801d32a:	4601      	mov	r1, r0
 801d32c:	6818      	ldr	r0, [r3, #0]
 801d32e:	f7ff bfd2 	b.w	801d2d6 <_raise_r>
 801d332:	bf00      	nop
 801d334:	20002e40 	.word	0x20002e40

0801d338 <_kill_r>:
 801d338:	b538      	push	{r3, r4, r5, lr}
 801d33a:	4d07      	ldr	r5, [pc, #28]	@ (801d358 <_kill_r+0x20>)
 801d33c:	2300      	movs	r3, #0
 801d33e:	4604      	mov	r4, r0
 801d340:	4608      	mov	r0, r1
 801d342:	4611      	mov	r1, r2
 801d344:	602b      	str	r3, [r5, #0]
 801d346:	f7e5 ff67 	bl	8003218 <_kill>
 801d34a:	1c43      	adds	r3, r0, #1
 801d34c:	d102      	bne.n	801d354 <_kill_r+0x1c>
 801d34e:	682b      	ldr	r3, [r5, #0]
 801d350:	b103      	cbz	r3, 801d354 <_kill_r+0x1c>
 801d352:	6023      	str	r3, [r4, #0]
 801d354:	bd38      	pop	{r3, r4, r5, pc}
 801d356:	bf00      	nop
 801d358:	200117d0 	.word	0x200117d0

0801d35c <_getpid_r>:
 801d35c:	f7e5 bf54 	b.w	8003208 <_getpid>

0801d360 <atan2>:
 801d360:	f000 bb32 	b.w	801d9c8 <__ieee754_atan2>

0801d364 <sqrt>:
 801d364:	b538      	push	{r3, r4, r5, lr}
 801d366:	ed2d 8b02 	vpush	{d8}
 801d36a:	ec55 4b10 	vmov	r4, r5, d0
 801d36e:	f000 f8cf 	bl	801d510 <__ieee754_sqrt>
 801d372:	4622      	mov	r2, r4
 801d374:	462b      	mov	r3, r5
 801d376:	4620      	mov	r0, r4
 801d378:	4629      	mov	r1, r5
 801d37a:	eeb0 8a40 	vmov.f32	s16, s0
 801d37e:	eef0 8a60 	vmov.f32	s17, s1
 801d382:	f7e3 fbeb 	bl	8000b5c <__aeabi_dcmpun>
 801d386:	b990      	cbnz	r0, 801d3ae <sqrt+0x4a>
 801d388:	2200      	movs	r2, #0
 801d38a:	2300      	movs	r3, #0
 801d38c:	4620      	mov	r0, r4
 801d38e:	4629      	mov	r1, r5
 801d390:	f7e3 fbbc 	bl	8000b0c <__aeabi_dcmplt>
 801d394:	b158      	cbz	r0, 801d3ae <sqrt+0x4a>
 801d396:	f7ff f96f 	bl	801c678 <__errno>
 801d39a:	2321      	movs	r3, #33	@ 0x21
 801d39c:	6003      	str	r3, [r0, #0]
 801d39e:	2200      	movs	r2, #0
 801d3a0:	2300      	movs	r3, #0
 801d3a2:	4610      	mov	r0, r2
 801d3a4:	4619      	mov	r1, r3
 801d3a6:	f7e3 fa69 	bl	800087c <__aeabi_ddiv>
 801d3aa:	ec41 0b18 	vmov	d8, r0, r1
 801d3ae:	eeb0 0a48 	vmov.f32	s0, s16
 801d3b2:	eef0 0a68 	vmov.f32	s1, s17
 801d3b6:	ecbd 8b02 	vpop	{d8}
 801d3ba:	bd38      	pop	{r3, r4, r5, pc}
 801d3bc:	0000      	movs	r0, r0
	...

0801d3c0 <cos>:
 801d3c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801d3c2:	ec53 2b10 	vmov	r2, r3, d0
 801d3c6:	4826      	ldr	r0, [pc, #152]	@ (801d460 <cos+0xa0>)
 801d3c8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801d3cc:	4281      	cmp	r1, r0
 801d3ce:	d806      	bhi.n	801d3de <cos+0x1e>
 801d3d0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801d458 <cos+0x98>
 801d3d4:	b005      	add	sp, #20
 801d3d6:	f85d eb04 	ldr.w	lr, [sp], #4
 801d3da:	f000 b971 	b.w	801d6c0 <__kernel_cos>
 801d3de:	4821      	ldr	r0, [pc, #132]	@ (801d464 <cos+0xa4>)
 801d3e0:	4281      	cmp	r1, r0
 801d3e2:	d908      	bls.n	801d3f6 <cos+0x36>
 801d3e4:	4610      	mov	r0, r2
 801d3e6:	4619      	mov	r1, r3
 801d3e8:	f7e2 ff66 	bl	80002b8 <__aeabi_dsub>
 801d3ec:	ec41 0b10 	vmov	d0, r0, r1
 801d3f0:	b005      	add	sp, #20
 801d3f2:	f85d fb04 	ldr.w	pc, [sp], #4
 801d3f6:	4668      	mov	r0, sp
 801d3f8:	f000 fbae 	bl	801db58 <__ieee754_rem_pio2>
 801d3fc:	f000 0003 	and.w	r0, r0, #3
 801d400:	2801      	cmp	r0, #1
 801d402:	d00b      	beq.n	801d41c <cos+0x5c>
 801d404:	2802      	cmp	r0, #2
 801d406:	d015      	beq.n	801d434 <cos+0x74>
 801d408:	b9d8      	cbnz	r0, 801d442 <cos+0x82>
 801d40a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d40e:	ed9d 0b00 	vldr	d0, [sp]
 801d412:	f000 f955 	bl	801d6c0 <__kernel_cos>
 801d416:	ec51 0b10 	vmov	r0, r1, d0
 801d41a:	e7e7      	b.n	801d3ec <cos+0x2c>
 801d41c:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d420:	ed9d 0b00 	vldr	d0, [sp]
 801d424:	f000 fa14 	bl	801d850 <__kernel_sin>
 801d428:	ec53 2b10 	vmov	r2, r3, d0
 801d42c:	4610      	mov	r0, r2
 801d42e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801d432:	e7db      	b.n	801d3ec <cos+0x2c>
 801d434:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d438:	ed9d 0b00 	vldr	d0, [sp]
 801d43c:	f000 f940 	bl	801d6c0 <__kernel_cos>
 801d440:	e7f2      	b.n	801d428 <cos+0x68>
 801d442:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d446:	ed9d 0b00 	vldr	d0, [sp]
 801d44a:	2001      	movs	r0, #1
 801d44c:	f000 fa00 	bl	801d850 <__kernel_sin>
 801d450:	e7e1      	b.n	801d416 <cos+0x56>
 801d452:	bf00      	nop
 801d454:	f3af 8000 	nop.w
	...
 801d460:	3fe921fb 	.word	0x3fe921fb
 801d464:	7fefffff 	.word	0x7fefffff

0801d468 <sin>:
 801d468:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801d46a:	ec53 2b10 	vmov	r2, r3, d0
 801d46e:	4826      	ldr	r0, [pc, #152]	@ (801d508 <sin+0xa0>)
 801d470:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801d474:	4281      	cmp	r1, r0
 801d476:	d807      	bhi.n	801d488 <sin+0x20>
 801d478:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801d500 <sin+0x98>
 801d47c:	2000      	movs	r0, #0
 801d47e:	b005      	add	sp, #20
 801d480:	f85d eb04 	ldr.w	lr, [sp], #4
 801d484:	f000 b9e4 	b.w	801d850 <__kernel_sin>
 801d488:	4820      	ldr	r0, [pc, #128]	@ (801d50c <sin+0xa4>)
 801d48a:	4281      	cmp	r1, r0
 801d48c:	d908      	bls.n	801d4a0 <sin+0x38>
 801d48e:	4610      	mov	r0, r2
 801d490:	4619      	mov	r1, r3
 801d492:	f7e2 ff11 	bl	80002b8 <__aeabi_dsub>
 801d496:	ec41 0b10 	vmov	d0, r0, r1
 801d49a:	b005      	add	sp, #20
 801d49c:	f85d fb04 	ldr.w	pc, [sp], #4
 801d4a0:	4668      	mov	r0, sp
 801d4a2:	f000 fb59 	bl	801db58 <__ieee754_rem_pio2>
 801d4a6:	f000 0003 	and.w	r0, r0, #3
 801d4aa:	2801      	cmp	r0, #1
 801d4ac:	d00c      	beq.n	801d4c8 <sin+0x60>
 801d4ae:	2802      	cmp	r0, #2
 801d4b0:	d011      	beq.n	801d4d6 <sin+0x6e>
 801d4b2:	b9e8      	cbnz	r0, 801d4f0 <sin+0x88>
 801d4b4:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d4b8:	ed9d 0b00 	vldr	d0, [sp]
 801d4bc:	2001      	movs	r0, #1
 801d4be:	f000 f9c7 	bl	801d850 <__kernel_sin>
 801d4c2:	ec51 0b10 	vmov	r0, r1, d0
 801d4c6:	e7e6      	b.n	801d496 <sin+0x2e>
 801d4c8:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d4cc:	ed9d 0b00 	vldr	d0, [sp]
 801d4d0:	f000 f8f6 	bl	801d6c0 <__kernel_cos>
 801d4d4:	e7f5      	b.n	801d4c2 <sin+0x5a>
 801d4d6:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d4da:	ed9d 0b00 	vldr	d0, [sp]
 801d4de:	2001      	movs	r0, #1
 801d4e0:	f000 f9b6 	bl	801d850 <__kernel_sin>
 801d4e4:	ec53 2b10 	vmov	r2, r3, d0
 801d4e8:	4610      	mov	r0, r2
 801d4ea:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801d4ee:	e7d2      	b.n	801d496 <sin+0x2e>
 801d4f0:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d4f4:	ed9d 0b00 	vldr	d0, [sp]
 801d4f8:	f000 f8e2 	bl	801d6c0 <__kernel_cos>
 801d4fc:	e7f2      	b.n	801d4e4 <sin+0x7c>
 801d4fe:	bf00      	nop
	...
 801d508:	3fe921fb 	.word	0x3fe921fb
 801d50c:	7fefffff 	.word	0x7fefffff

0801d510 <__ieee754_sqrt>:
 801d510:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d514:	4a66      	ldr	r2, [pc, #408]	@ (801d6b0 <__ieee754_sqrt+0x1a0>)
 801d516:	ec55 4b10 	vmov	r4, r5, d0
 801d51a:	43aa      	bics	r2, r5
 801d51c:	462b      	mov	r3, r5
 801d51e:	4621      	mov	r1, r4
 801d520:	d110      	bne.n	801d544 <__ieee754_sqrt+0x34>
 801d522:	4622      	mov	r2, r4
 801d524:	4620      	mov	r0, r4
 801d526:	4629      	mov	r1, r5
 801d528:	f7e3 f87e 	bl	8000628 <__aeabi_dmul>
 801d52c:	4602      	mov	r2, r0
 801d52e:	460b      	mov	r3, r1
 801d530:	4620      	mov	r0, r4
 801d532:	4629      	mov	r1, r5
 801d534:	f7e2 fec2 	bl	80002bc <__adddf3>
 801d538:	4604      	mov	r4, r0
 801d53a:	460d      	mov	r5, r1
 801d53c:	ec45 4b10 	vmov	d0, r4, r5
 801d540:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d544:	2d00      	cmp	r5, #0
 801d546:	dc0e      	bgt.n	801d566 <__ieee754_sqrt+0x56>
 801d548:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801d54c:	4322      	orrs	r2, r4
 801d54e:	d0f5      	beq.n	801d53c <__ieee754_sqrt+0x2c>
 801d550:	b19d      	cbz	r5, 801d57a <__ieee754_sqrt+0x6a>
 801d552:	4622      	mov	r2, r4
 801d554:	4620      	mov	r0, r4
 801d556:	4629      	mov	r1, r5
 801d558:	f7e2 feae 	bl	80002b8 <__aeabi_dsub>
 801d55c:	4602      	mov	r2, r0
 801d55e:	460b      	mov	r3, r1
 801d560:	f7e3 f98c 	bl	800087c <__aeabi_ddiv>
 801d564:	e7e8      	b.n	801d538 <__ieee754_sqrt+0x28>
 801d566:	152a      	asrs	r2, r5, #20
 801d568:	d115      	bne.n	801d596 <__ieee754_sqrt+0x86>
 801d56a:	2000      	movs	r0, #0
 801d56c:	e009      	b.n	801d582 <__ieee754_sqrt+0x72>
 801d56e:	0acb      	lsrs	r3, r1, #11
 801d570:	3a15      	subs	r2, #21
 801d572:	0549      	lsls	r1, r1, #21
 801d574:	2b00      	cmp	r3, #0
 801d576:	d0fa      	beq.n	801d56e <__ieee754_sqrt+0x5e>
 801d578:	e7f7      	b.n	801d56a <__ieee754_sqrt+0x5a>
 801d57a:	462a      	mov	r2, r5
 801d57c:	e7fa      	b.n	801d574 <__ieee754_sqrt+0x64>
 801d57e:	005b      	lsls	r3, r3, #1
 801d580:	3001      	adds	r0, #1
 801d582:	02dc      	lsls	r4, r3, #11
 801d584:	d5fb      	bpl.n	801d57e <__ieee754_sqrt+0x6e>
 801d586:	1e44      	subs	r4, r0, #1
 801d588:	1b12      	subs	r2, r2, r4
 801d58a:	f1c0 0420 	rsb	r4, r0, #32
 801d58e:	fa21 f404 	lsr.w	r4, r1, r4
 801d592:	4323      	orrs	r3, r4
 801d594:	4081      	lsls	r1, r0
 801d596:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801d59a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801d59e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801d5a2:	07d2      	lsls	r2, r2, #31
 801d5a4:	bf5c      	itt	pl
 801d5a6:	005b      	lslpl	r3, r3, #1
 801d5a8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801d5ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801d5b0:	bf58      	it	pl
 801d5b2:	0049      	lslpl	r1, r1, #1
 801d5b4:	2600      	movs	r6, #0
 801d5b6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801d5ba:	107f      	asrs	r7, r7, #1
 801d5bc:	0049      	lsls	r1, r1, #1
 801d5be:	2016      	movs	r0, #22
 801d5c0:	4632      	mov	r2, r6
 801d5c2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801d5c6:	1915      	adds	r5, r2, r4
 801d5c8:	429d      	cmp	r5, r3
 801d5ca:	bfde      	ittt	le
 801d5cc:	192a      	addle	r2, r5, r4
 801d5ce:	1b5b      	suble	r3, r3, r5
 801d5d0:	1936      	addle	r6, r6, r4
 801d5d2:	0fcd      	lsrs	r5, r1, #31
 801d5d4:	3801      	subs	r0, #1
 801d5d6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801d5da:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801d5de:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801d5e2:	d1f0      	bne.n	801d5c6 <__ieee754_sqrt+0xb6>
 801d5e4:	4605      	mov	r5, r0
 801d5e6:	2420      	movs	r4, #32
 801d5e8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801d5ec:	4293      	cmp	r3, r2
 801d5ee:	eb0c 0e00 	add.w	lr, ip, r0
 801d5f2:	dc02      	bgt.n	801d5fa <__ieee754_sqrt+0xea>
 801d5f4:	d113      	bne.n	801d61e <__ieee754_sqrt+0x10e>
 801d5f6:	458e      	cmp	lr, r1
 801d5f8:	d811      	bhi.n	801d61e <__ieee754_sqrt+0x10e>
 801d5fa:	f1be 0f00 	cmp.w	lr, #0
 801d5fe:	eb0e 000c 	add.w	r0, lr, ip
 801d602:	da3f      	bge.n	801d684 <__ieee754_sqrt+0x174>
 801d604:	2800      	cmp	r0, #0
 801d606:	db3d      	blt.n	801d684 <__ieee754_sqrt+0x174>
 801d608:	f102 0801 	add.w	r8, r2, #1
 801d60c:	1a9b      	subs	r3, r3, r2
 801d60e:	458e      	cmp	lr, r1
 801d610:	bf88      	it	hi
 801d612:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 801d616:	eba1 010e 	sub.w	r1, r1, lr
 801d61a:	4465      	add	r5, ip
 801d61c:	4642      	mov	r2, r8
 801d61e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801d622:	3c01      	subs	r4, #1
 801d624:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801d628:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801d62c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801d630:	d1dc      	bne.n	801d5ec <__ieee754_sqrt+0xdc>
 801d632:	4319      	orrs	r1, r3
 801d634:	d01b      	beq.n	801d66e <__ieee754_sqrt+0x15e>
 801d636:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801d6b4 <__ieee754_sqrt+0x1a4>
 801d63a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801d6b8 <__ieee754_sqrt+0x1a8>
 801d63e:	e9da 0100 	ldrd	r0, r1, [sl]
 801d642:	e9db 2300 	ldrd	r2, r3, [fp]
 801d646:	f7e2 fe37 	bl	80002b8 <__aeabi_dsub>
 801d64a:	e9da 8900 	ldrd	r8, r9, [sl]
 801d64e:	4602      	mov	r2, r0
 801d650:	460b      	mov	r3, r1
 801d652:	4640      	mov	r0, r8
 801d654:	4649      	mov	r1, r9
 801d656:	f7e3 fa63 	bl	8000b20 <__aeabi_dcmple>
 801d65a:	b140      	cbz	r0, 801d66e <__ieee754_sqrt+0x15e>
 801d65c:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 801d660:	e9da 0100 	ldrd	r0, r1, [sl]
 801d664:	e9db 2300 	ldrd	r2, r3, [fp]
 801d668:	d10e      	bne.n	801d688 <__ieee754_sqrt+0x178>
 801d66a:	3601      	adds	r6, #1
 801d66c:	4625      	mov	r5, r4
 801d66e:	1073      	asrs	r3, r6, #1
 801d670:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801d674:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801d678:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801d67c:	086b      	lsrs	r3, r5, #1
 801d67e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801d682:	e759      	b.n	801d538 <__ieee754_sqrt+0x28>
 801d684:	4690      	mov	r8, r2
 801d686:	e7c1      	b.n	801d60c <__ieee754_sqrt+0xfc>
 801d688:	f7e2 fe18 	bl	80002bc <__adddf3>
 801d68c:	e9da 8900 	ldrd	r8, r9, [sl]
 801d690:	4602      	mov	r2, r0
 801d692:	460b      	mov	r3, r1
 801d694:	4640      	mov	r0, r8
 801d696:	4649      	mov	r1, r9
 801d698:	f7e3 fa38 	bl	8000b0c <__aeabi_dcmplt>
 801d69c:	b120      	cbz	r0, 801d6a8 <__ieee754_sqrt+0x198>
 801d69e:	1cab      	adds	r3, r5, #2
 801d6a0:	bf08      	it	eq
 801d6a2:	3601      	addeq	r6, #1
 801d6a4:	3502      	adds	r5, #2
 801d6a6:	e7e2      	b.n	801d66e <__ieee754_sqrt+0x15e>
 801d6a8:	1c6b      	adds	r3, r5, #1
 801d6aa:	f023 0501 	bic.w	r5, r3, #1
 801d6ae:	e7de      	b.n	801d66e <__ieee754_sqrt+0x15e>
 801d6b0:	7ff00000 	.word	0x7ff00000
 801d6b4:	08020608 	.word	0x08020608
 801d6b8:	08020600 	.word	0x08020600
 801d6bc:	00000000 	.word	0x00000000

0801d6c0 <__kernel_cos>:
 801d6c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d6c4:	ec57 6b10 	vmov	r6, r7, d0
 801d6c8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801d6cc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 801d6d0:	ed8d 1b00 	vstr	d1, [sp]
 801d6d4:	d206      	bcs.n	801d6e4 <__kernel_cos+0x24>
 801d6d6:	4630      	mov	r0, r6
 801d6d8:	4639      	mov	r1, r7
 801d6da:	f7e3 fa55 	bl	8000b88 <__aeabi_d2iz>
 801d6de:	2800      	cmp	r0, #0
 801d6e0:	f000 8088 	beq.w	801d7f4 <__kernel_cos+0x134>
 801d6e4:	4632      	mov	r2, r6
 801d6e6:	463b      	mov	r3, r7
 801d6e8:	4630      	mov	r0, r6
 801d6ea:	4639      	mov	r1, r7
 801d6ec:	f7e2 ff9c 	bl	8000628 <__aeabi_dmul>
 801d6f0:	4b51      	ldr	r3, [pc, #324]	@ (801d838 <__kernel_cos+0x178>)
 801d6f2:	2200      	movs	r2, #0
 801d6f4:	4604      	mov	r4, r0
 801d6f6:	460d      	mov	r5, r1
 801d6f8:	f7e2 ff96 	bl	8000628 <__aeabi_dmul>
 801d6fc:	a340      	add	r3, pc, #256	@ (adr r3, 801d800 <__kernel_cos+0x140>)
 801d6fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d702:	4682      	mov	sl, r0
 801d704:	468b      	mov	fp, r1
 801d706:	4620      	mov	r0, r4
 801d708:	4629      	mov	r1, r5
 801d70a:	f7e2 ff8d 	bl	8000628 <__aeabi_dmul>
 801d70e:	a33e      	add	r3, pc, #248	@ (adr r3, 801d808 <__kernel_cos+0x148>)
 801d710:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d714:	f7e2 fdd2 	bl	80002bc <__adddf3>
 801d718:	4622      	mov	r2, r4
 801d71a:	462b      	mov	r3, r5
 801d71c:	f7e2 ff84 	bl	8000628 <__aeabi_dmul>
 801d720:	a33b      	add	r3, pc, #236	@ (adr r3, 801d810 <__kernel_cos+0x150>)
 801d722:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d726:	f7e2 fdc7 	bl	80002b8 <__aeabi_dsub>
 801d72a:	4622      	mov	r2, r4
 801d72c:	462b      	mov	r3, r5
 801d72e:	f7e2 ff7b 	bl	8000628 <__aeabi_dmul>
 801d732:	a339      	add	r3, pc, #228	@ (adr r3, 801d818 <__kernel_cos+0x158>)
 801d734:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d738:	f7e2 fdc0 	bl	80002bc <__adddf3>
 801d73c:	4622      	mov	r2, r4
 801d73e:	462b      	mov	r3, r5
 801d740:	f7e2 ff72 	bl	8000628 <__aeabi_dmul>
 801d744:	a336      	add	r3, pc, #216	@ (adr r3, 801d820 <__kernel_cos+0x160>)
 801d746:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d74a:	f7e2 fdb5 	bl	80002b8 <__aeabi_dsub>
 801d74e:	4622      	mov	r2, r4
 801d750:	462b      	mov	r3, r5
 801d752:	f7e2 ff69 	bl	8000628 <__aeabi_dmul>
 801d756:	a334      	add	r3, pc, #208	@ (adr r3, 801d828 <__kernel_cos+0x168>)
 801d758:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d75c:	f7e2 fdae 	bl	80002bc <__adddf3>
 801d760:	4622      	mov	r2, r4
 801d762:	462b      	mov	r3, r5
 801d764:	f7e2 ff60 	bl	8000628 <__aeabi_dmul>
 801d768:	4622      	mov	r2, r4
 801d76a:	462b      	mov	r3, r5
 801d76c:	f7e2 ff5c 	bl	8000628 <__aeabi_dmul>
 801d770:	e9dd 2300 	ldrd	r2, r3, [sp]
 801d774:	4604      	mov	r4, r0
 801d776:	460d      	mov	r5, r1
 801d778:	4630      	mov	r0, r6
 801d77a:	4639      	mov	r1, r7
 801d77c:	f7e2 ff54 	bl	8000628 <__aeabi_dmul>
 801d780:	460b      	mov	r3, r1
 801d782:	4602      	mov	r2, r0
 801d784:	4629      	mov	r1, r5
 801d786:	4620      	mov	r0, r4
 801d788:	f7e2 fd96 	bl	80002b8 <__aeabi_dsub>
 801d78c:	4b2b      	ldr	r3, [pc, #172]	@ (801d83c <__kernel_cos+0x17c>)
 801d78e:	4598      	cmp	r8, r3
 801d790:	4606      	mov	r6, r0
 801d792:	460f      	mov	r7, r1
 801d794:	d810      	bhi.n	801d7b8 <__kernel_cos+0xf8>
 801d796:	4602      	mov	r2, r0
 801d798:	460b      	mov	r3, r1
 801d79a:	4650      	mov	r0, sl
 801d79c:	4659      	mov	r1, fp
 801d79e:	f7e2 fd8b 	bl	80002b8 <__aeabi_dsub>
 801d7a2:	460b      	mov	r3, r1
 801d7a4:	4926      	ldr	r1, [pc, #152]	@ (801d840 <__kernel_cos+0x180>)
 801d7a6:	4602      	mov	r2, r0
 801d7a8:	2000      	movs	r0, #0
 801d7aa:	f7e2 fd85 	bl	80002b8 <__aeabi_dsub>
 801d7ae:	ec41 0b10 	vmov	d0, r0, r1
 801d7b2:	b003      	add	sp, #12
 801d7b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d7b8:	4b22      	ldr	r3, [pc, #136]	@ (801d844 <__kernel_cos+0x184>)
 801d7ba:	4921      	ldr	r1, [pc, #132]	@ (801d840 <__kernel_cos+0x180>)
 801d7bc:	4598      	cmp	r8, r3
 801d7be:	bf8c      	ite	hi
 801d7c0:	4d21      	ldrhi	r5, [pc, #132]	@ (801d848 <__kernel_cos+0x188>)
 801d7c2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801d7c6:	2400      	movs	r4, #0
 801d7c8:	4622      	mov	r2, r4
 801d7ca:	462b      	mov	r3, r5
 801d7cc:	2000      	movs	r0, #0
 801d7ce:	f7e2 fd73 	bl	80002b8 <__aeabi_dsub>
 801d7d2:	4622      	mov	r2, r4
 801d7d4:	4680      	mov	r8, r0
 801d7d6:	4689      	mov	r9, r1
 801d7d8:	462b      	mov	r3, r5
 801d7da:	4650      	mov	r0, sl
 801d7dc:	4659      	mov	r1, fp
 801d7de:	f7e2 fd6b 	bl	80002b8 <__aeabi_dsub>
 801d7e2:	4632      	mov	r2, r6
 801d7e4:	463b      	mov	r3, r7
 801d7e6:	f7e2 fd67 	bl	80002b8 <__aeabi_dsub>
 801d7ea:	4602      	mov	r2, r0
 801d7ec:	460b      	mov	r3, r1
 801d7ee:	4640      	mov	r0, r8
 801d7f0:	4649      	mov	r1, r9
 801d7f2:	e7da      	b.n	801d7aa <__kernel_cos+0xea>
 801d7f4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 801d830 <__kernel_cos+0x170>
 801d7f8:	e7db      	b.n	801d7b2 <__kernel_cos+0xf2>
 801d7fa:	bf00      	nop
 801d7fc:	f3af 8000 	nop.w
 801d800:	be8838d4 	.word	0xbe8838d4
 801d804:	bda8fae9 	.word	0xbda8fae9
 801d808:	bdb4b1c4 	.word	0xbdb4b1c4
 801d80c:	3e21ee9e 	.word	0x3e21ee9e
 801d810:	809c52ad 	.word	0x809c52ad
 801d814:	3e927e4f 	.word	0x3e927e4f
 801d818:	19cb1590 	.word	0x19cb1590
 801d81c:	3efa01a0 	.word	0x3efa01a0
 801d820:	16c15177 	.word	0x16c15177
 801d824:	3f56c16c 	.word	0x3f56c16c
 801d828:	5555554c 	.word	0x5555554c
 801d82c:	3fa55555 	.word	0x3fa55555
 801d830:	00000000 	.word	0x00000000
 801d834:	3ff00000 	.word	0x3ff00000
 801d838:	3fe00000 	.word	0x3fe00000
 801d83c:	3fd33332 	.word	0x3fd33332
 801d840:	3ff00000 	.word	0x3ff00000
 801d844:	3fe90000 	.word	0x3fe90000
 801d848:	3fd20000 	.word	0x3fd20000
 801d84c:	00000000 	.word	0x00000000

0801d850 <__kernel_sin>:
 801d850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d854:	ec55 4b10 	vmov	r4, r5, d0
 801d858:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801d85c:	b085      	sub	sp, #20
 801d85e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801d862:	ed8d 1b02 	vstr	d1, [sp, #8]
 801d866:	4680      	mov	r8, r0
 801d868:	d205      	bcs.n	801d876 <__kernel_sin+0x26>
 801d86a:	4620      	mov	r0, r4
 801d86c:	4629      	mov	r1, r5
 801d86e:	f7e3 f98b 	bl	8000b88 <__aeabi_d2iz>
 801d872:	2800      	cmp	r0, #0
 801d874:	d052      	beq.n	801d91c <__kernel_sin+0xcc>
 801d876:	4622      	mov	r2, r4
 801d878:	462b      	mov	r3, r5
 801d87a:	4620      	mov	r0, r4
 801d87c:	4629      	mov	r1, r5
 801d87e:	f7e2 fed3 	bl	8000628 <__aeabi_dmul>
 801d882:	4682      	mov	sl, r0
 801d884:	468b      	mov	fp, r1
 801d886:	4602      	mov	r2, r0
 801d888:	460b      	mov	r3, r1
 801d88a:	4620      	mov	r0, r4
 801d88c:	4629      	mov	r1, r5
 801d88e:	f7e2 fecb 	bl	8000628 <__aeabi_dmul>
 801d892:	a342      	add	r3, pc, #264	@ (adr r3, 801d99c <__kernel_sin+0x14c>)
 801d894:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d898:	e9cd 0100 	strd	r0, r1, [sp]
 801d89c:	4650      	mov	r0, sl
 801d89e:	4659      	mov	r1, fp
 801d8a0:	f7e2 fec2 	bl	8000628 <__aeabi_dmul>
 801d8a4:	a33f      	add	r3, pc, #252	@ (adr r3, 801d9a4 <__kernel_sin+0x154>)
 801d8a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d8aa:	f7e2 fd05 	bl	80002b8 <__aeabi_dsub>
 801d8ae:	4652      	mov	r2, sl
 801d8b0:	465b      	mov	r3, fp
 801d8b2:	f7e2 feb9 	bl	8000628 <__aeabi_dmul>
 801d8b6:	a33d      	add	r3, pc, #244	@ (adr r3, 801d9ac <__kernel_sin+0x15c>)
 801d8b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d8bc:	f7e2 fcfe 	bl	80002bc <__adddf3>
 801d8c0:	4652      	mov	r2, sl
 801d8c2:	465b      	mov	r3, fp
 801d8c4:	f7e2 feb0 	bl	8000628 <__aeabi_dmul>
 801d8c8:	a33a      	add	r3, pc, #232	@ (adr r3, 801d9b4 <__kernel_sin+0x164>)
 801d8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d8ce:	f7e2 fcf3 	bl	80002b8 <__aeabi_dsub>
 801d8d2:	4652      	mov	r2, sl
 801d8d4:	465b      	mov	r3, fp
 801d8d6:	f7e2 fea7 	bl	8000628 <__aeabi_dmul>
 801d8da:	a338      	add	r3, pc, #224	@ (adr r3, 801d9bc <__kernel_sin+0x16c>)
 801d8dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d8e0:	f7e2 fcec 	bl	80002bc <__adddf3>
 801d8e4:	4606      	mov	r6, r0
 801d8e6:	460f      	mov	r7, r1
 801d8e8:	f1b8 0f00 	cmp.w	r8, #0
 801d8ec:	d11b      	bne.n	801d926 <__kernel_sin+0xd6>
 801d8ee:	4602      	mov	r2, r0
 801d8f0:	460b      	mov	r3, r1
 801d8f2:	4650      	mov	r0, sl
 801d8f4:	4659      	mov	r1, fp
 801d8f6:	f7e2 fe97 	bl	8000628 <__aeabi_dmul>
 801d8fa:	a325      	add	r3, pc, #148	@ (adr r3, 801d990 <__kernel_sin+0x140>)
 801d8fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d900:	f7e2 fcda 	bl	80002b8 <__aeabi_dsub>
 801d904:	e9dd 2300 	ldrd	r2, r3, [sp]
 801d908:	f7e2 fe8e 	bl	8000628 <__aeabi_dmul>
 801d90c:	4602      	mov	r2, r0
 801d90e:	460b      	mov	r3, r1
 801d910:	4620      	mov	r0, r4
 801d912:	4629      	mov	r1, r5
 801d914:	f7e2 fcd2 	bl	80002bc <__adddf3>
 801d918:	4604      	mov	r4, r0
 801d91a:	460d      	mov	r5, r1
 801d91c:	ec45 4b10 	vmov	d0, r4, r5
 801d920:	b005      	add	sp, #20
 801d922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d926:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d92a:	4b1b      	ldr	r3, [pc, #108]	@ (801d998 <__kernel_sin+0x148>)
 801d92c:	2200      	movs	r2, #0
 801d92e:	f7e2 fe7b 	bl	8000628 <__aeabi_dmul>
 801d932:	4632      	mov	r2, r6
 801d934:	4680      	mov	r8, r0
 801d936:	4689      	mov	r9, r1
 801d938:	463b      	mov	r3, r7
 801d93a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801d93e:	f7e2 fe73 	bl	8000628 <__aeabi_dmul>
 801d942:	4602      	mov	r2, r0
 801d944:	460b      	mov	r3, r1
 801d946:	4640      	mov	r0, r8
 801d948:	4649      	mov	r1, r9
 801d94a:	f7e2 fcb5 	bl	80002b8 <__aeabi_dsub>
 801d94e:	4652      	mov	r2, sl
 801d950:	465b      	mov	r3, fp
 801d952:	f7e2 fe69 	bl	8000628 <__aeabi_dmul>
 801d956:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801d95a:	f7e2 fcad 	bl	80002b8 <__aeabi_dsub>
 801d95e:	a30c      	add	r3, pc, #48	@ (adr r3, 801d990 <__kernel_sin+0x140>)
 801d960:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d964:	4606      	mov	r6, r0
 801d966:	460f      	mov	r7, r1
 801d968:	e9dd 0100 	ldrd	r0, r1, [sp]
 801d96c:	f7e2 fe5c 	bl	8000628 <__aeabi_dmul>
 801d970:	4602      	mov	r2, r0
 801d972:	460b      	mov	r3, r1
 801d974:	4630      	mov	r0, r6
 801d976:	4639      	mov	r1, r7
 801d978:	f7e2 fca0 	bl	80002bc <__adddf3>
 801d97c:	4602      	mov	r2, r0
 801d97e:	460b      	mov	r3, r1
 801d980:	4620      	mov	r0, r4
 801d982:	4629      	mov	r1, r5
 801d984:	f7e2 fc98 	bl	80002b8 <__aeabi_dsub>
 801d988:	e7c6      	b.n	801d918 <__kernel_sin+0xc8>
 801d98a:	bf00      	nop
 801d98c:	f3af 8000 	nop.w
 801d990:	55555549 	.word	0x55555549
 801d994:	3fc55555 	.word	0x3fc55555
 801d998:	3fe00000 	.word	0x3fe00000
 801d99c:	5acfd57c 	.word	0x5acfd57c
 801d9a0:	3de5d93a 	.word	0x3de5d93a
 801d9a4:	8a2b9ceb 	.word	0x8a2b9ceb
 801d9a8:	3e5ae5e6 	.word	0x3e5ae5e6
 801d9ac:	57b1fe7d 	.word	0x57b1fe7d
 801d9b0:	3ec71de3 	.word	0x3ec71de3
 801d9b4:	19c161d5 	.word	0x19c161d5
 801d9b8:	3f2a01a0 	.word	0x3f2a01a0
 801d9bc:	1110f8a6 	.word	0x1110f8a6
 801d9c0:	3f811111 	.word	0x3f811111
 801d9c4:	00000000 	.word	0x00000000

0801d9c8 <__ieee754_atan2>:
 801d9c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d9cc:	ec57 6b11 	vmov	r6, r7, d1
 801d9d0:	4273      	negs	r3, r6
 801d9d2:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 801db50 <__ieee754_atan2+0x188>
 801d9d6:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 801d9da:	4333      	orrs	r3, r6
 801d9dc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801d9e0:	4543      	cmp	r3, r8
 801d9e2:	ec51 0b10 	vmov	r0, r1, d0
 801d9e6:	4635      	mov	r5, r6
 801d9e8:	d809      	bhi.n	801d9fe <__ieee754_atan2+0x36>
 801d9ea:	4244      	negs	r4, r0
 801d9ec:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801d9f0:	4304      	orrs	r4, r0
 801d9f2:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801d9f6:	4544      	cmp	r4, r8
 801d9f8:	468e      	mov	lr, r1
 801d9fa:	4681      	mov	r9, r0
 801d9fc:	d907      	bls.n	801da0e <__ieee754_atan2+0x46>
 801d9fe:	4632      	mov	r2, r6
 801da00:	463b      	mov	r3, r7
 801da02:	f7e2 fc5b 	bl	80002bc <__adddf3>
 801da06:	ec41 0b10 	vmov	d0, r0, r1
 801da0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801da0e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801da12:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801da16:	4334      	orrs	r4, r6
 801da18:	d103      	bne.n	801da22 <__ieee754_atan2+0x5a>
 801da1a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801da1e:	f000 ba97 	b.w	801df50 <atan>
 801da22:	17bc      	asrs	r4, r7, #30
 801da24:	f004 0402 	and.w	r4, r4, #2
 801da28:	ea53 0909 	orrs.w	r9, r3, r9
 801da2c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801da30:	d107      	bne.n	801da42 <__ieee754_atan2+0x7a>
 801da32:	2c02      	cmp	r4, #2
 801da34:	d05f      	beq.n	801daf6 <__ieee754_atan2+0x12e>
 801da36:	2c03      	cmp	r4, #3
 801da38:	d1e5      	bne.n	801da06 <__ieee754_atan2+0x3e>
 801da3a:	a143      	add	r1, pc, #268	@ (adr r1, 801db48 <__ieee754_atan2+0x180>)
 801da3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801da40:	e7e1      	b.n	801da06 <__ieee754_atan2+0x3e>
 801da42:	4315      	orrs	r5, r2
 801da44:	d106      	bne.n	801da54 <__ieee754_atan2+0x8c>
 801da46:	f1be 0f00 	cmp.w	lr, #0
 801da4a:	db5f      	blt.n	801db0c <__ieee754_atan2+0x144>
 801da4c:	a136      	add	r1, pc, #216	@ (adr r1, 801db28 <__ieee754_atan2+0x160>)
 801da4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801da52:	e7d8      	b.n	801da06 <__ieee754_atan2+0x3e>
 801da54:	4542      	cmp	r2, r8
 801da56:	d10f      	bne.n	801da78 <__ieee754_atan2+0xb0>
 801da58:	4293      	cmp	r3, r2
 801da5a:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 801da5e:	d107      	bne.n	801da70 <__ieee754_atan2+0xa8>
 801da60:	2c02      	cmp	r4, #2
 801da62:	d84c      	bhi.n	801dafe <__ieee754_atan2+0x136>
 801da64:	4b36      	ldr	r3, [pc, #216]	@ (801db40 <__ieee754_atan2+0x178>)
 801da66:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801da6a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801da6e:	e7ca      	b.n	801da06 <__ieee754_atan2+0x3e>
 801da70:	2c02      	cmp	r4, #2
 801da72:	d848      	bhi.n	801db06 <__ieee754_atan2+0x13e>
 801da74:	4b33      	ldr	r3, [pc, #204]	@ (801db44 <__ieee754_atan2+0x17c>)
 801da76:	e7f6      	b.n	801da66 <__ieee754_atan2+0x9e>
 801da78:	4543      	cmp	r3, r8
 801da7a:	d0e4      	beq.n	801da46 <__ieee754_atan2+0x7e>
 801da7c:	1a9b      	subs	r3, r3, r2
 801da7e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 801da82:	ea4f 5223 	mov.w	r2, r3, asr #20
 801da86:	da1e      	bge.n	801dac6 <__ieee754_atan2+0xfe>
 801da88:	2f00      	cmp	r7, #0
 801da8a:	da01      	bge.n	801da90 <__ieee754_atan2+0xc8>
 801da8c:	323c      	adds	r2, #60	@ 0x3c
 801da8e:	db1e      	blt.n	801dace <__ieee754_atan2+0x106>
 801da90:	4632      	mov	r2, r6
 801da92:	463b      	mov	r3, r7
 801da94:	f7e2 fef2 	bl	800087c <__aeabi_ddiv>
 801da98:	ec41 0b10 	vmov	d0, r0, r1
 801da9c:	f000 fbf0 	bl	801e280 <fabs>
 801daa0:	f000 fa56 	bl	801df50 <atan>
 801daa4:	ec51 0b10 	vmov	r0, r1, d0
 801daa8:	2c01      	cmp	r4, #1
 801daaa:	d013      	beq.n	801dad4 <__ieee754_atan2+0x10c>
 801daac:	2c02      	cmp	r4, #2
 801daae:	d015      	beq.n	801dadc <__ieee754_atan2+0x114>
 801dab0:	2c00      	cmp	r4, #0
 801dab2:	d0a8      	beq.n	801da06 <__ieee754_atan2+0x3e>
 801dab4:	a318      	add	r3, pc, #96	@ (adr r3, 801db18 <__ieee754_atan2+0x150>)
 801dab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801daba:	f7e2 fbfd 	bl	80002b8 <__aeabi_dsub>
 801dabe:	a318      	add	r3, pc, #96	@ (adr r3, 801db20 <__ieee754_atan2+0x158>)
 801dac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dac4:	e014      	b.n	801daf0 <__ieee754_atan2+0x128>
 801dac6:	a118      	add	r1, pc, #96	@ (adr r1, 801db28 <__ieee754_atan2+0x160>)
 801dac8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801dacc:	e7ec      	b.n	801daa8 <__ieee754_atan2+0xe0>
 801dace:	2000      	movs	r0, #0
 801dad0:	2100      	movs	r1, #0
 801dad2:	e7e9      	b.n	801daa8 <__ieee754_atan2+0xe0>
 801dad4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801dad8:	4619      	mov	r1, r3
 801dada:	e794      	b.n	801da06 <__ieee754_atan2+0x3e>
 801dadc:	a30e      	add	r3, pc, #56	@ (adr r3, 801db18 <__ieee754_atan2+0x150>)
 801dade:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dae2:	f7e2 fbe9 	bl	80002b8 <__aeabi_dsub>
 801dae6:	4602      	mov	r2, r0
 801dae8:	460b      	mov	r3, r1
 801daea:	a10d      	add	r1, pc, #52	@ (adr r1, 801db20 <__ieee754_atan2+0x158>)
 801daec:	e9d1 0100 	ldrd	r0, r1, [r1]
 801daf0:	f7e2 fbe2 	bl	80002b8 <__aeabi_dsub>
 801daf4:	e787      	b.n	801da06 <__ieee754_atan2+0x3e>
 801daf6:	a10a      	add	r1, pc, #40	@ (adr r1, 801db20 <__ieee754_atan2+0x158>)
 801daf8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801dafc:	e783      	b.n	801da06 <__ieee754_atan2+0x3e>
 801dafe:	a10c      	add	r1, pc, #48	@ (adr r1, 801db30 <__ieee754_atan2+0x168>)
 801db00:	e9d1 0100 	ldrd	r0, r1, [r1]
 801db04:	e77f      	b.n	801da06 <__ieee754_atan2+0x3e>
 801db06:	2000      	movs	r0, #0
 801db08:	2100      	movs	r1, #0
 801db0a:	e77c      	b.n	801da06 <__ieee754_atan2+0x3e>
 801db0c:	a10a      	add	r1, pc, #40	@ (adr r1, 801db38 <__ieee754_atan2+0x170>)
 801db0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801db12:	e778      	b.n	801da06 <__ieee754_atan2+0x3e>
 801db14:	f3af 8000 	nop.w
 801db18:	33145c07 	.word	0x33145c07
 801db1c:	3ca1a626 	.word	0x3ca1a626
 801db20:	54442d18 	.word	0x54442d18
 801db24:	400921fb 	.word	0x400921fb
 801db28:	54442d18 	.word	0x54442d18
 801db2c:	3ff921fb 	.word	0x3ff921fb
 801db30:	54442d18 	.word	0x54442d18
 801db34:	3fe921fb 	.word	0x3fe921fb
 801db38:	54442d18 	.word	0x54442d18
 801db3c:	bff921fb 	.word	0xbff921fb
 801db40:	08020628 	.word	0x08020628
 801db44:	08020610 	.word	0x08020610
 801db48:	54442d18 	.word	0x54442d18
 801db4c:	c00921fb 	.word	0xc00921fb
 801db50:	7ff00000 	.word	0x7ff00000
 801db54:	00000000 	.word	0x00000000

0801db58 <__ieee754_rem_pio2>:
 801db58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db5c:	ec57 6b10 	vmov	r6, r7, d0
 801db60:	4bc5      	ldr	r3, [pc, #788]	@ (801de78 <__ieee754_rem_pio2+0x320>)
 801db62:	b08d      	sub	sp, #52	@ 0x34
 801db64:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801db68:	4598      	cmp	r8, r3
 801db6a:	4604      	mov	r4, r0
 801db6c:	9704      	str	r7, [sp, #16]
 801db6e:	d807      	bhi.n	801db80 <__ieee754_rem_pio2+0x28>
 801db70:	2200      	movs	r2, #0
 801db72:	2300      	movs	r3, #0
 801db74:	ed80 0b00 	vstr	d0, [r0]
 801db78:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801db7c:	2500      	movs	r5, #0
 801db7e:	e028      	b.n	801dbd2 <__ieee754_rem_pio2+0x7a>
 801db80:	4bbe      	ldr	r3, [pc, #760]	@ (801de7c <__ieee754_rem_pio2+0x324>)
 801db82:	4598      	cmp	r8, r3
 801db84:	d878      	bhi.n	801dc78 <__ieee754_rem_pio2+0x120>
 801db86:	9b04      	ldr	r3, [sp, #16]
 801db88:	4dbd      	ldr	r5, [pc, #756]	@ (801de80 <__ieee754_rem_pio2+0x328>)
 801db8a:	2b00      	cmp	r3, #0
 801db8c:	4630      	mov	r0, r6
 801db8e:	a3ac      	add	r3, pc, #688	@ (adr r3, 801de40 <__ieee754_rem_pio2+0x2e8>)
 801db90:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db94:	4639      	mov	r1, r7
 801db96:	dd38      	ble.n	801dc0a <__ieee754_rem_pio2+0xb2>
 801db98:	f7e2 fb8e 	bl	80002b8 <__aeabi_dsub>
 801db9c:	45a8      	cmp	r8, r5
 801db9e:	4606      	mov	r6, r0
 801dba0:	460f      	mov	r7, r1
 801dba2:	d01a      	beq.n	801dbda <__ieee754_rem_pio2+0x82>
 801dba4:	a3a8      	add	r3, pc, #672	@ (adr r3, 801de48 <__ieee754_rem_pio2+0x2f0>)
 801dba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbaa:	f7e2 fb85 	bl	80002b8 <__aeabi_dsub>
 801dbae:	4602      	mov	r2, r0
 801dbb0:	460b      	mov	r3, r1
 801dbb2:	4680      	mov	r8, r0
 801dbb4:	4689      	mov	r9, r1
 801dbb6:	4630      	mov	r0, r6
 801dbb8:	4639      	mov	r1, r7
 801dbba:	f7e2 fb7d 	bl	80002b8 <__aeabi_dsub>
 801dbbe:	a3a2      	add	r3, pc, #648	@ (adr r3, 801de48 <__ieee754_rem_pio2+0x2f0>)
 801dbc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbc4:	f7e2 fb78 	bl	80002b8 <__aeabi_dsub>
 801dbc8:	e9c4 8900 	strd	r8, r9, [r4]
 801dbcc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801dbd0:	2501      	movs	r5, #1
 801dbd2:	4628      	mov	r0, r5
 801dbd4:	b00d      	add	sp, #52	@ 0x34
 801dbd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dbda:	a39d      	add	r3, pc, #628	@ (adr r3, 801de50 <__ieee754_rem_pio2+0x2f8>)
 801dbdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbe0:	f7e2 fb6a 	bl	80002b8 <__aeabi_dsub>
 801dbe4:	a39c      	add	r3, pc, #624	@ (adr r3, 801de58 <__ieee754_rem_pio2+0x300>)
 801dbe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbea:	4606      	mov	r6, r0
 801dbec:	460f      	mov	r7, r1
 801dbee:	f7e2 fb63 	bl	80002b8 <__aeabi_dsub>
 801dbf2:	4602      	mov	r2, r0
 801dbf4:	460b      	mov	r3, r1
 801dbf6:	4680      	mov	r8, r0
 801dbf8:	4689      	mov	r9, r1
 801dbfa:	4630      	mov	r0, r6
 801dbfc:	4639      	mov	r1, r7
 801dbfe:	f7e2 fb5b 	bl	80002b8 <__aeabi_dsub>
 801dc02:	a395      	add	r3, pc, #596	@ (adr r3, 801de58 <__ieee754_rem_pio2+0x300>)
 801dc04:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc08:	e7dc      	b.n	801dbc4 <__ieee754_rem_pio2+0x6c>
 801dc0a:	f7e2 fb57 	bl	80002bc <__adddf3>
 801dc0e:	45a8      	cmp	r8, r5
 801dc10:	4606      	mov	r6, r0
 801dc12:	460f      	mov	r7, r1
 801dc14:	d018      	beq.n	801dc48 <__ieee754_rem_pio2+0xf0>
 801dc16:	a38c      	add	r3, pc, #560	@ (adr r3, 801de48 <__ieee754_rem_pio2+0x2f0>)
 801dc18:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc1c:	f7e2 fb4e 	bl	80002bc <__adddf3>
 801dc20:	4602      	mov	r2, r0
 801dc22:	460b      	mov	r3, r1
 801dc24:	4680      	mov	r8, r0
 801dc26:	4689      	mov	r9, r1
 801dc28:	4630      	mov	r0, r6
 801dc2a:	4639      	mov	r1, r7
 801dc2c:	f7e2 fb44 	bl	80002b8 <__aeabi_dsub>
 801dc30:	a385      	add	r3, pc, #532	@ (adr r3, 801de48 <__ieee754_rem_pio2+0x2f0>)
 801dc32:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc36:	f7e2 fb41 	bl	80002bc <__adddf3>
 801dc3a:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801dc3e:	e9c4 8900 	strd	r8, r9, [r4]
 801dc42:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801dc46:	e7c4      	b.n	801dbd2 <__ieee754_rem_pio2+0x7a>
 801dc48:	a381      	add	r3, pc, #516	@ (adr r3, 801de50 <__ieee754_rem_pio2+0x2f8>)
 801dc4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc4e:	f7e2 fb35 	bl	80002bc <__adddf3>
 801dc52:	a381      	add	r3, pc, #516	@ (adr r3, 801de58 <__ieee754_rem_pio2+0x300>)
 801dc54:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc58:	4606      	mov	r6, r0
 801dc5a:	460f      	mov	r7, r1
 801dc5c:	f7e2 fb2e 	bl	80002bc <__adddf3>
 801dc60:	4602      	mov	r2, r0
 801dc62:	460b      	mov	r3, r1
 801dc64:	4680      	mov	r8, r0
 801dc66:	4689      	mov	r9, r1
 801dc68:	4630      	mov	r0, r6
 801dc6a:	4639      	mov	r1, r7
 801dc6c:	f7e2 fb24 	bl	80002b8 <__aeabi_dsub>
 801dc70:	a379      	add	r3, pc, #484	@ (adr r3, 801de58 <__ieee754_rem_pio2+0x300>)
 801dc72:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc76:	e7de      	b.n	801dc36 <__ieee754_rem_pio2+0xde>
 801dc78:	4b82      	ldr	r3, [pc, #520]	@ (801de84 <__ieee754_rem_pio2+0x32c>)
 801dc7a:	4598      	cmp	r8, r3
 801dc7c:	f200 80d1 	bhi.w	801de22 <__ieee754_rem_pio2+0x2ca>
 801dc80:	f000 fafe 	bl	801e280 <fabs>
 801dc84:	ec57 6b10 	vmov	r6, r7, d0
 801dc88:	a375      	add	r3, pc, #468	@ (adr r3, 801de60 <__ieee754_rem_pio2+0x308>)
 801dc8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc8e:	4630      	mov	r0, r6
 801dc90:	4639      	mov	r1, r7
 801dc92:	f7e2 fcc9 	bl	8000628 <__aeabi_dmul>
 801dc96:	4b7c      	ldr	r3, [pc, #496]	@ (801de88 <__ieee754_rem_pio2+0x330>)
 801dc98:	2200      	movs	r2, #0
 801dc9a:	f7e2 fb0f 	bl	80002bc <__adddf3>
 801dc9e:	f7e2 ff73 	bl	8000b88 <__aeabi_d2iz>
 801dca2:	4605      	mov	r5, r0
 801dca4:	f7e2 fc56 	bl	8000554 <__aeabi_i2d>
 801dca8:	4602      	mov	r2, r0
 801dcaa:	460b      	mov	r3, r1
 801dcac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801dcb0:	a363      	add	r3, pc, #396	@ (adr r3, 801de40 <__ieee754_rem_pio2+0x2e8>)
 801dcb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcb6:	f7e2 fcb7 	bl	8000628 <__aeabi_dmul>
 801dcba:	4602      	mov	r2, r0
 801dcbc:	460b      	mov	r3, r1
 801dcbe:	4630      	mov	r0, r6
 801dcc0:	4639      	mov	r1, r7
 801dcc2:	f7e2 faf9 	bl	80002b8 <__aeabi_dsub>
 801dcc6:	a360      	add	r3, pc, #384	@ (adr r3, 801de48 <__ieee754_rem_pio2+0x2f0>)
 801dcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dccc:	4682      	mov	sl, r0
 801dcce:	468b      	mov	fp, r1
 801dcd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801dcd4:	f7e2 fca8 	bl	8000628 <__aeabi_dmul>
 801dcd8:	2d1f      	cmp	r5, #31
 801dcda:	4606      	mov	r6, r0
 801dcdc:	460f      	mov	r7, r1
 801dcde:	dc0c      	bgt.n	801dcfa <__ieee754_rem_pio2+0x1a2>
 801dce0:	4b6a      	ldr	r3, [pc, #424]	@ (801de8c <__ieee754_rem_pio2+0x334>)
 801dce2:	1e6a      	subs	r2, r5, #1
 801dce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801dce8:	4543      	cmp	r3, r8
 801dcea:	d006      	beq.n	801dcfa <__ieee754_rem_pio2+0x1a2>
 801dcec:	4632      	mov	r2, r6
 801dcee:	463b      	mov	r3, r7
 801dcf0:	4650      	mov	r0, sl
 801dcf2:	4659      	mov	r1, fp
 801dcf4:	f7e2 fae0 	bl	80002b8 <__aeabi_dsub>
 801dcf8:	e00e      	b.n	801dd18 <__ieee754_rem_pio2+0x1c0>
 801dcfa:	463b      	mov	r3, r7
 801dcfc:	4632      	mov	r2, r6
 801dcfe:	4650      	mov	r0, sl
 801dd00:	4659      	mov	r1, fp
 801dd02:	f7e2 fad9 	bl	80002b8 <__aeabi_dsub>
 801dd06:	ea4f 5328 	mov.w	r3, r8, asr #20
 801dd0a:	9305      	str	r3, [sp, #20]
 801dd0c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801dd10:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801dd14:	2b10      	cmp	r3, #16
 801dd16:	dc02      	bgt.n	801dd1e <__ieee754_rem_pio2+0x1c6>
 801dd18:	e9c4 0100 	strd	r0, r1, [r4]
 801dd1c:	e039      	b.n	801dd92 <__ieee754_rem_pio2+0x23a>
 801dd1e:	a34c      	add	r3, pc, #304	@ (adr r3, 801de50 <__ieee754_rem_pio2+0x2f8>)
 801dd20:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801dd28:	f7e2 fc7e 	bl	8000628 <__aeabi_dmul>
 801dd2c:	4606      	mov	r6, r0
 801dd2e:	460f      	mov	r7, r1
 801dd30:	4602      	mov	r2, r0
 801dd32:	460b      	mov	r3, r1
 801dd34:	4650      	mov	r0, sl
 801dd36:	4659      	mov	r1, fp
 801dd38:	f7e2 fabe 	bl	80002b8 <__aeabi_dsub>
 801dd3c:	4602      	mov	r2, r0
 801dd3e:	460b      	mov	r3, r1
 801dd40:	4680      	mov	r8, r0
 801dd42:	4689      	mov	r9, r1
 801dd44:	4650      	mov	r0, sl
 801dd46:	4659      	mov	r1, fp
 801dd48:	f7e2 fab6 	bl	80002b8 <__aeabi_dsub>
 801dd4c:	4632      	mov	r2, r6
 801dd4e:	463b      	mov	r3, r7
 801dd50:	f7e2 fab2 	bl	80002b8 <__aeabi_dsub>
 801dd54:	a340      	add	r3, pc, #256	@ (adr r3, 801de58 <__ieee754_rem_pio2+0x300>)
 801dd56:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd5a:	4606      	mov	r6, r0
 801dd5c:	460f      	mov	r7, r1
 801dd5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801dd62:	f7e2 fc61 	bl	8000628 <__aeabi_dmul>
 801dd66:	4632      	mov	r2, r6
 801dd68:	463b      	mov	r3, r7
 801dd6a:	f7e2 faa5 	bl	80002b8 <__aeabi_dsub>
 801dd6e:	4602      	mov	r2, r0
 801dd70:	460b      	mov	r3, r1
 801dd72:	4606      	mov	r6, r0
 801dd74:	460f      	mov	r7, r1
 801dd76:	4640      	mov	r0, r8
 801dd78:	4649      	mov	r1, r9
 801dd7a:	f7e2 fa9d 	bl	80002b8 <__aeabi_dsub>
 801dd7e:	9a05      	ldr	r2, [sp, #20]
 801dd80:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801dd84:	1ad3      	subs	r3, r2, r3
 801dd86:	2b31      	cmp	r3, #49	@ 0x31
 801dd88:	dc20      	bgt.n	801ddcc <__ieee754_rem_pio2+0x274>
 801dd8a:	e9c4 0100 	strd	r0, r1, [r4]
 801dd8e:	46c2      	mov	sl, r8
 801dd90:	46cb      	mov	fp, r9
 801dd92:	e9d4 8900 	ldrd	r8, r9, [r4]
 801dd96:	4650      	mov	r0, sl
 801dd98:	4642      	mov	r2, r8
 801dd9a:	464b      	mov	r3, r9
 801dd9c:	4659      	mov	r1, fp
 801dd9e:	f7e2 fa8b 	bl	80002b8 <__aeabi_dsub>
 801dda2:	463b      	mov	r3, r7
 801dda4:	4632      	mov	r2, r6
 801dda6:	f7e2 fa87 	bl	80002b8 <__aeabi_dsub>
 801ddaa:	9b04      	ldr	r3, [sp, #16]
 801ddac:	2b00      	cmp	r3, #0
 801ddae:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801ddb2:	f6bf af0e 	bge.w	801dbd2 <__ieee754_rem_pio2+0x7a>
 801ddb6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801ddba:	6063      	str	r3, [r4, #4]
 801ddbc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801ddc0:	f8c4 8000 	str.w	r8, [r4]
 801ddc4:	60a0      	str	r0, [r4, #8]
 801ddc6:	60e3      	str	r3, [r4, #12]
 801ddc8:	426d      	negs	r5, r5
 801ddca:	e702      	b.n	801dbd2 <__ieee754_rem_pio2+0x7a>
 801ddcc:	a326      	add	r3, pc, #152	@ (adr r3, 801de68 <__ieee754_rem_pio2+0x310>)
 801ddce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ddd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ddd6:	f7e2 fc27 	bl	8000628 <__aeabi_dmul>
 801ddda:	4606      	mov	r6, r0
 801dddc:	460f      	mov	r7, r1
 801ddde:	4602      	mov	r2, r0
 801dde0:	460b      	mov	r3, r1
 801dde2:	4640      	mov	r0, r8
 801dde4:	4649      	mov	r1, r9
 801dde6:	f7e2 fa67 	bl	80002b8 <__aeabi_dsub>
 801ddea:	4602      	mov	r2, r0
 801ddec:	460b      	mov	r3, r1
 801ddee:	4682      	mov	sl, r0
 801ddf0:	468b      	mov	fp, r1
 801ddf2:	4640      	mov	r0, r8
 801ddf4:	4649      	mov	r1, r9
 801ddf6:	f7e2 fa5f 	bl	80002b8 <__aeabi_dsub>
 801ddfa:	4632      	mov	r2, r6
 801ddfc:	463b      	mov	r3, r7
 801ddfe:	f7e2 fa5b 	bl	80002b8 <__aeabi_dsub>
 801de02:	a31b      	add	r3, pc, #108	@ (adr r3, 801de70 <__ieee754_rem_pio2+0x318>)
 801de04:	e9d3 2300 	ldrd	r2, r3, [r3]
 801de08:	4606      	mov	r6, r0
 801de0a:	460f      	mov	r7, r1
 801de0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801de10:	f7e2 fc0a 	bl	8000628 <__aeabi_dmul>
 801de14:	4632      	mov	r2, r6
 801de16:	463b      	mov	r3, r7
 801de18:	f7e2 fa4e 	bl	80002b8 <__aeabi_dsub>
 801de1c:	4606      	mov	r6, r0
 801de1e:	460f      	mov	r7, r1
 801de20:	e764      	b.n	801dcec <__ieee754_rem_pio2+0x194>
 801de22:	4b1b      	ldr	r3, [pc, #108]	@ (801de90 <__ieee754_rem_pio2+0x338>)
 801de24:	4598      	cmp	r8, r3
 801de26:	d935      	bls.n	801de94 <__ieee754_rem_pio2+0x33c>
 801de28:	4632      	mov	r2, r6
 801de2a:	463b      	mov	r3, r7
 801de2c:	4630      	mov	r0, r6
 801de2e:	4639      	mov	r1, r7
 801de30:	f7e2 fa42 	bl	80002b8 <__aeabi_dsub>
 801de34:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801de38:	e9c4 0100 	strd	r0, r1, [r4]
 801de3c:	e69e      	b.n	801db7c <__ieee754_rem_pio2+0x24>
 801de3e:	bf00      	nop
 801de40:	54400000 	.word	0x54400000
 801de44:	3ff921fb 	.word	0x3ff921fb
 801de48:	1a626331 	.word	0x1a626331
 801de4c:	3dd0b461 	.word	0x3dd0b461
 801de50:	1a600000 	.word	0x1a600000
 801de54:	3dd0b461 	.word	0x3dd0b461
 801de58:	2e037073 	.word	0x2e037073
 801de5c:	3ba3198a 	.word	0x3ba3198a
 801de60:	6dc9c883 	.word	0x6dc9c883
 801de64:	3fe45f30 	.word	0x3fe45f30
 801de68:	2e000000 	.word	0x2e000000
 801de6c:	3ba3198a 	.word	0x3ba3198a
 801de70:	252049c1 	.word	0x252049c1
 801de74:	397b839a 	.word	0x397b839a
 801de78:	3fe921fb 	.word	0x3fe921fb
 801de7c:	4002d97b 	.word	0x4002d97b
 801de80:	3ff921fb 	.word	0x3ff921fb
 801de84:	413921fb 	.word	0x413921fb
 801de88:	3fe00000 	.word	0x3fe00000
 801de8c:	08020640 	.word	0x08020640
 801de90:	7fefffff 	.word	0x7fefffff
 801de94:	ea4f 5528 	mov.w	r5, r8, asr #20
 801de98:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801de9c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801dea0:	4630      	mov	r0, r6
 801dea2:	460f      	mov	r7, r1
 801dea4:	f7e2 fe70 	bl	8000b88 <__aeabi_d2iz>
 801dea8:	f7e2 fb54 	bl	8000554 <__aeabi_i2d>
 801deac:	4602      	mov	r2, r0
 801deae:	460b      	mov	r3, r1
 801deb0:	4630      	mov	r0, r6
 801deb2:	4639      	mov	r1, r7
 801deb4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801deb8:	f7e2 f9fe 	bl	80002b8 <__aeabi_dsub>
 801debc:	4b22      	ldr	r3, [pc, #136]	@ (801df48 <__ieee754_rem_pio2+0x3f0>)
 801debe:	2200      	movs	r2, #0
 801dec0:	f7e2 fbb2 	bl	8000628 <__aeabi_dmul>
 801dec4:	460f      	mov	r7, r1
 801dec6:	4606      	mov	r6, r0
 801dec8:	f7e2 fe5e 	bl	8000b88 <__aeabi_d2iz>
 801decc:	f7e2 fb42 	bl	8000554 <__aeabi_i2d>
 801ded0:	4602      	mov	r2, r0
 801ded2:	460b      	mov	r3, r1
 801ded4:	4630      	mov	r0, r6
 801ded6:	4639      	mov	r1, r7
 801ded8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801dedc:	f7e2 f9ec 	bl	80002b8 <__aeabi_dsub>
 801dee0:	4b19      	ldr	r3, [pc, #100]	@ (801df48 <__ieee754_rem_pio2+0x3f0>)
 801dee2:	2200      	movs	r2, #0
 801dee4:	f7e2 fba0 	bl	8000628 <__aeabi_dmul>
 801dee8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801deec:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801def0:	f04f 0803 	mov.w	r8, #3
 801def4:	2600      	movs	r6, #0
 801def6:	2700      	movs	r7, #0
 801def8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801defc:	4632      	mov	r2, r6
 801defe:	463b      	mov	r3, r7
 801df00:	46c2      	mov	sl, r8
 801df02:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801df06:	f7e2 fdf7 	bl	8000af8 <__aeabi_dcmpeq>
 801df0a:	2800      	cmp	r0, #0
 801df0c:	d1f4      	bne.n	801def8 <__ieee754_rem_pio2+0x3a0>
 801df0e:	4b0f      	ldr	r3, [pc, #60]	@ (801df4c <__ieee754_rem_pio2+0x3f4>)
 801df10:	9301      	str	r3, [sp, #4]
 801df12:	2302      	movs	r3, #2
 801df14:	9300      	str	r3, [sp, #0]
 801df16:	462a      	mov	r2, r5
 801df18:	4653      	mov	r3, sl
 801df1a:	4621      	mov	r1, r4
 801df1c:	a806      	add	r0, sp, #24
 801df1e:	f000 f9b7 	bl	801e290 <__kernel_rem_pio2>
 801df22:	9b04      	ldr	r3, [sp, #16]
 801df24:	2b00      	cmp	r3, #0
 801df26:	4605      	mov	r5, r0
 801df28:	f6bf ae53 	bge.w	801dbd2 <__ieee754_rem_pio2+0x7a>
 801df2c:	e9d4 2100 	ldrd	r2, r1, [r4]
 801df30:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801df34:	e9c4 2300 	strd	r2, r3, [r4]
 801df38:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801df3c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801df40:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801df44:	e740      	b.n	801ddc8 <__ieee754_rem_pio2+0x270>
 801df46:	bf00      	nop
 801df48:	41700000 	.word	0x41700000
 801df4c:	080206c0 	.word	0x080206c0

0801df50 <atan>:
 801df50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801df54:	ec55 4b10 	vmov	r4, r5, d0
 801df58:	4bbf      	ldr	r3, [pc, #764]	@ (801e258 <atan+0x308>)
 801df5a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801df5e:	429e      	cmp	r6, r3
 801df60:	46ab      	mov	fp, r5
 801df62:	d918      	bls.n	801df96 <atan+0x46>
 801df64:	4bbd      	ldr	r3, [pc, #756]	@ (801e25c <atan+0x30c>)
 801df66:	429e      	cmp	r6, r3
 801df68:	d801      	bhi.n	801df6e <atan+0x1e>
 801df6a:	d109      	bne.n	801df80 <atan+0x30>
 801df6c:	b144      	cbz	r4, 801df80 <atan+0x30>
 801df6e:	4622      	mov	r2, r4
 801df70:	462b      	mov	r3, r5
 801df72:	4620      	mov	r0, r4
 801df74:	4629      	mov	r1, r5
 801df76:	f7e2 f9a1 	bl	80002bc <__adddf3>
 801df7a:	4604      	mov	r4, r0
 801df7c:	460d      	mov	r5, r1
 801df7e:	e006      	b.n	801df8e <atan+0x3e>
 801df80:	f1bb 0f00 	cmp.w	fp, #0
 801df84:	f340 812b 	ble.w	801e1de <atan+0x28e>
 801df88:	a597      	add	r5, pc, #604	@ (adr r5, 801e1e8 <atan+0x298>)
 801df8a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801df8e:	ec45 4b10 	vmov	d0, r4, r5
 801df92:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801df96:	4bb2      	ldr	r3, [pc, #712]	@ (801e260 <atan+0x310>)
 801df98:	429e      	cmp	r6, r3
 801df9a:	d813      	bhi.n	801dfc4 <atan+0x74>
 801df9c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 801dfa0:	429e      	cmp	r6, r3
 801dfa2:	d80c      	bhi.n	801dfbe <atan+0x6e>
 801dfa4:	a392      	add	r3, pc, #584	@ (adr r3, 801e1f0 <atan+0x2a0>)
 801dfa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dfaa:	4620      	mov	r0, r4
 801dfac:	4629      	mov	r1, r5
 801dfae:	f7e2 f985 	bl	80002bc <__adddf3>
 801dfb2:	4bac      	ldr	r3, [pc, #688]	@ (801e264 <atan+0x314>)
 801dfb4:	2200      	movs	r2, #0
 801dfb6:	f7e2 fdc7 	bl	8000b48 <__aeabi_dcmpgt>
 801dfba:	2800      	cmp	r0, #0
 801dfbc:	d1e7      	bne.n	801df8e <atan+0x3e>
 801dfbe:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801dfc2:	e029      	b.n	801e018 <atan+0xc8>
 801dfc4:	f000 f95c 	bl	801e280 <fabs>
 801dfc8:	4ba7      	ldr	r3, [pc, #668]	@ (801e268 <atan+0x318>)
 801dfca:	429e      	cmp	r6, r3
 801dfcc:	ec55 4b10 	vmov	r4, r5, d0
 801dfd0:	f200 80bc 	bhi.w	801e14c <atan+0x1fc>
 801dfd4:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 801dfd8:	429e      	cmp	r6, r3
 801dfda:	f200 809e 	bhi.w	801e11a <atan+0x1ca>
 801dfde:	4622      	mov	r2, r4
 801dfe0:	462b      	mov	r3, r5
 801dfe2:	4620      	mov	r0, r4
 801dfe4:	4629      	mov	r1, r5
 801dfe6:	f7e2 f969 	bl	80002bc <__adddf3>
 801dfea:	4b9e      	ldr	r3, [pc, #632]	@ (801e264 <atan+0x314>)
 801dfec:	2200      	movs	r2, #0
 801dfee:	f7e2 f963 	bl	80002b8 <__aeabi_dsub>
 801dff2:	2200      	movs	r2, #0
 801dff4:	4606      	mov	r6, r0
 801dff6:	460f      	mov	r7, r1
 801dff8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801dffc:	4620      	mov	r0, r4
 801dffe:	4629      	mov	r1, r5
 801e000:	f7e2 f95c 	bl	80002bc <__adddf3>
 801e004:	4602      	mov	r2, r0
 801e006:	460b      	mov	r3, r1
 801e008:	4630      	mov	r0, r6
 801e00a:	4639      	mov	r1, r7
 801e00c:	f7e2 fc36 	bl	800087c <__aeabi_ddiv>
 801e010:	f04f 0a00 	mov.w	sl, #0
 801e014:	4604      	mov	r4, r0
 801e016:	460d      	mov	r5, r1
 801e018:	4622      	mov	r2, r4
 801e01a:	462b      	mov	r3, r5
 801e01c:	4620      	mov	r0, r4
 801e01e:	4629      	mov	r1, r5
 801e020:	f7e2 fb02 	bl	8000628 <__aeabi_dmul>
 801e024:	4602      	mov	r2, r0
 801e026:	460b      	mov	r3, r1
 801e028:	4680      	mov	r8, r0
 801e02a:	4689      	mov	r9, r1
 801e02c:	f7e2 fafc 	bl	8000628 <__aeabi_dmul>
 801e030:	a371      	add	r3, pc, #452	@ (adr r3, 801e1f8 <atan+0x2a8>)
 801e032:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e036:	4606      	mov	r6, r0
 801e038:	460f      	mov	r7, r1
 801e03a:	f7e2 faf5 	bl	8000628 <__aeabi_dmul>
 801e03e:	a370      	add	r3, pc, #448	@ (adr r3, 801e200 <atan+0x2b0>)
 801e040:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e044:	f7e2 f93a 	bl	80002bc <__adddf3>
 801e048:	4632      	mov	r2, r6
 801e04a:	463b      	mov	r3, r7
 801e04c:	f7e2 faec 	bl	8000628 <__aeabi_dmul>
 801e050:	a36d      	add	r3, pc, #436	@ (adr r3, 801e208 <atan+0x2b8>)
 801e052:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e056:	f7e2 f931 	bl	80002bc <__adddf3>
 801e05a:	4632      	mov	r2, r6
 801e05c:	463b      	mov	r3, r7
 801e05e:	f7e2 fae3 	bl	8000628 <__aeabi_dmul>
 801e062:	a36b      	add	r3, pc, #428	@ (adr r3, 801e210 <atan+0x2c0>)
 801e064:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e068:	f7e2 f928 	bl	80002bc <__adddf3>
 801e06c:	4632      	mov	r2, r6
 801e06e:	463b      	mov	r3, r7
 801e070:	f7e2 fada 	bl	8000628 <__aeabi_dmul>
 801e074:	a368      	add	r3, pc, #416	@ (adr r3, 801e218 <atan+0x2c8>)
 801e076:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e07a:	f7e2 f91f 	bl	80002bc <__adddf3>
 801e07e:	4632      	mov	r2, r6
 801e080:	463b      	mov	r3, r7
 801e082:	f7e2 fad1 	bl	8000628 <__aeabi_dmul>
 801e086:	a366      	add	r3, pc, #408	@ (adr r3, 801e220 <atan+0x2d0>)
 801e088:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e08c:	f7e2 f916 	bl	80002bc <__adddf3>
 801e090:	4642      	mov	r2, r8
 801e092:	464b      	mov	r3, r9
 801e094:	f7e2 fac8 	bl	8000628 <__aeabi_dmul>
 801e098:	a363      	add	r3, pc, #396	@ (adr r3, 801e228 <atan+0x2d8>)
 801e09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e09e:	4680      	mov	r8, r0
 801e0a0:	4689      	mov	r9, r1
 801e0a2:	4630      	mov	r0, r6
 801e0a4:	4639      	mov	r1, r7
 801e0a6:	f7e2 fabf 	bl	8000628 <__aeabi_dmul>
 801e0aa:	a361      	add	r3, pc, #388	@ (adr r3, 801e230 <atan+0x2e0>)
 801e0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e0b0:	f7e2 f902 	bl	80002b8 <__aeabi_dsub>
 801e0b4:	4632      	mov	r2, r6
 801e0b6:	463b      	mov	r3, r7
 801e0b8:	f7e2 fab6 	bl	8000628 <__aeabi_dmul>
 801e0bc:	a35e      	add	r3, pc, #376	@ (adr r3, 801e238 <atan+0x2e8>)
 801e0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e0c2:	f7e2 f8f9 	bl	80002b8 <__aeabi_dsub>
 801e0c6:	4632      	mov	r2, r6
 801e0c8:	463b      	mov	r3, r7
 801e0ca:	f7e2 faad 	bl	8000628 <__aeabi_dmul>
 801e0ce:	a35c      	add	r3, pc, #368	@ (adr r3, 801e240 <atan+0x2f0>)
 801e0d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e0d4:	f7e2 f8f0 	bl	80002b8 <__aeabi_dsub>
 801e0d8:	4632      	mov	r2, r6
 801e0da:	463b      	mov	r3, r7
 801e0dc:	f7e2 faa4 	bl	8000628 <__aeabi_dmul>
 801e0e0:	a359      	add	r3, pc, #356	@ (adr r3, 801e248 <atan+0x2f8>)
 801e0e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e0e6:	f7e2 f8e7 	bl	80002b8 <__aeabi_dsub>
 801e0ea:	4632      	mov	r2, r6
 801e0ec:	463b      	mov	r3, r7
 801e0ee:	f7e2 fa9b 	bl	8000628 <__aeabi_dmul>
 801e0f2:	4602      	mov	r2, r0
 801e0f4:	460b      	mov	r3, r1
 801e0f6:	4640      	mov	r0, r8
 801e0f8:	4649      	mov	r1, r9
 801e0fa:	f7e2 f8df 	bl	80002bc <__adddf3>
 801e0fe:	4622      	mov	r2, r4
 801e100:	462b      	mov	r3, r5
 801e102:	f7e2 fa91 	bl	8000628 <__aeabi_dmul>
 801e106:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 801e10a:	4602      	mov	r2, r0
 801e10c:	460b      	mov	r3, r1
 801e10e:	d148      	bne.n	801e1a2 <atan+0x252>
 801e110:	4620      	mov	r0, r4
 801e112:	4629      	mov	r1, r5
 801e114:	f7e2 f8d0 	bl	80002b8 <__aeabi_dsub>
 801e118:	e72f      	b.n	801df7a <atan+0x2a>
 801e11a:	4b52      	ldr	r3, [pc, #328]	@ (801e264 <atan+0x314>)
 801e11c:	2200      	movs	r2, #0
 801e11e:	4620      	mov	r0, r4
 801e120:	4629      	mov	r1, r5
 801e122:	f7e2 f8c9 	bl	80002b8 <__aeabi_dsub>
 801e126:	4b4f      	ldr	r3, [pc, #316]	@ (801e264 <atan+0x314>)
 801e128:	4606      	mov	r6, r0
 801e12a:	460f      	mov	r7, r1
 801e12c:	2200      	movs	r2, #0
 801e12e:	4620      	mov	r0, r4
 801e130:	4629      	mov	r1, r5
 801e132:	f7e2 f8c3 	bl	80002bc <__adddf3>
 801e136:	4602      	mov	r2, r0
 801e138:	460b      	mov	r3, r1
 801e13a:	4630      	mov	r0, r6
 801e13c:	4639      	mov	r1, r7
 801e13e:	f7e2 fb9d 	bl	800087c <__aeabi_ddiv>
 801e142:	f04f 0a01 	mov.w	sl, #1
 801e146:	4604      	mov	r4, r0
 801e148:	460d      	mov	r5, r1
 801e14a:	e765      	b.n	801e018 <atan+0xc8>
 801e14c:	4b47      	ldr	r3, [pc, #284]	@ (801e26c <atan+0x31c>)
 801e14e:	429e      	cmp	r6, r3
 801e150:	d21c      	bcs.n	801e18c <atan+0x23c>
 801e152:	4b47      	ldr	r3, [pc, #284]	@ (801e270 <atan+0x320>)
 801e154:	2200      	movs	r2, #0
 801e156:	4620      	mov	r0, r4
 801e158:	4629      	mov	r1, r5
 801e15a:	f7e2 f8ad 	bl	80002b8 <__aeabi_dsub>
 801e15e:	4b44      	ldr	r3, [pc, #272]	@ (801e270 <atan+0x320>)
 801e160:	4606      	mov	r6, r0
 801e162:	460f      	mov	r7, r1
 801e164:	2200      	movs	r2, #0
 801e166:	4620      	mov	r0, r4
 801e168:	4629      	mov	r1, r5
 801e16a:	f7e2 fa5d 	bl	8000628 <__aeabi_dmul>
 801e16e:	4b3d      	ldr	r3, [pc, #244]	@ (801e264 <atan+0x314>)
 801e170:	2200      	movs	r2, #0
 801e172:	f7e2 f8a3 	bl	80002bc <__adddf3>
 801e176:	4602      	mov	r2, r0
 801e178:	460b      	mov	r3, r1
 801e17a:	4630      	mov	r0, r6
 801e17c:	4639      	mov	r1, r7
 801e17e:	f7e2 fb7d 	bl	800087c <__aeabi_ddiv>
 801e182:	f04f 0a02 	mov.w	sl, #2
 801e186:	4604      	mov	r4, r0
 801e188:	460d      	mov	r5, r1
 801e18a:	e745      	b.n	801e018 <atan+0xc8>
 801e18c:	4622      	mov	r2, r4
 801e18e:	462b      	mov	r3, r5
 801e190:	4938      	ldr	r1, [pc, #224]	@ (801e274 <atan+0x324>)
 801e192:	2000      	movs	r0, #0
 801e194:	f7e2 fb72 	bl	800087c <__aeabi_ddiv>
 801e198:	f04f 0a03 	mov.w	sl, #3
 801e19c:	4604      	mov	r4, r0
 801e19e:	460d      	mov	r5, r1
 801e1a0:	e73a      	b.n	801e018 <atan+0xc8>
 801e1a2:	4b35      	ldr	r3, [pc, #212]	@ (801e278 <atan+0x328>)
 801e1a4:	4e35      	ldr	r6, [pc, #212]	@ (801e27c <atan+0x32c>)
 801e1a6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801e1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e1ae:	f7e2 f883 	bl	80002b8 <__aeabi_dsub>
 801e1b2:	4622      	mov	r2, r4
 801e1b4:	462b      	mov	r3, r5
 801e1b6:	f7e2 f87f 	bl	80002b8 <__aeabi_dsub>
 801e1ba:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801e1be:	4602      	mov	r2, r0
 801e1c0:	460b      	mov	r3, r1
 801e1c2:	e9d6 0100 	ldrd	r0, r1, [r6]
 801e1c6:	f7e2 f877 	bl	80002b8 <__aeabi_dsub>
 801e1ca:	f1bb 0f00 	cmp.w	fp, #0
 801e1ce:	4604      	mov	r4, r0
 801e1d0:	460d      	mov	r5, r1
 801e1d2:	f6bf aedc 	bge.w	801df8e <atan+0x3e>
 801e1d6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e1da:	461d      	mov	r5, r3
 801e1dc:	e6d7      	b.n	801df8e <atan+0x3e>
 801e1de:	a51c      	add	r5, pc, #112	@ (adr r5, 801e250 <atan+0x300>)
 801e1e0:	e9d5 4500 	ldrd	r4, r5, [r5]
 801e1e4:	e6d3      	b.n	801df8e <atan+0x3e>
 801e1e6:	bf00      	nop
 801e1e8:	54442d18 	.word	0x54442d18
 801e1ec:	3ff921fb 	.word	0x3ff921fb
 801e1f0:	8800759c 	.word	0x8800759c
 801e1f4:	7e37e43c 	.word	0x7e37e43c
 801e1f8:	e322da11 	.word	0xe322da11
 801e1fc:	3f90ad3a 	.word	0x3f90ad3a
 801e200:	24760deb 	.word	0x24760deb
 801e204:	3fa97b4b 	.word	0x3fa97b4b
 801e208:	a0d03d51 	.word	0xa0d03d51
 801e20c:	3fb10d66 	.word	0x3fb10d66
 801e210:	c54c206e 	.word	0xc54c206e
 801e214:	3fb745cd 	.word	0x3fb745cd
 801e218:	920083ff 	.word	0x920083ff
 801e21c:	3fc24924 	.word	0x3fc24924
 801e220:	5555550d 	.word	0x5555550d
 801e224:	3fd55555 	.word	0x3fd55555
 801e228:	2c6a6c2f 	.word	0x2c6a6c2f
 801e22c:	bfa2b444 	.word	0xbfa2b444
 801e230:	52defd9a 	.word	0x52defd9a
 801e234:	3fadde2d 	.word	0x3fadde2d
 801e238:	af749a6d 	.word	0xaf749a6d
 801e23c:	3fb3b0f2 	.word	0x3fb3b0f2
 801e240:	fe231671 	.word	0xfe231671
 801e244:	3fbc71c6 	.word	0x3fbc71c6
 801e248:	9998ebc4 	.word	0x9998ebc4
 801e24c:	3fc99999 	.word	0x3fc99999
 801e250:	54442d18 	.word	0x54442d18
 801e254:	bff921fb 	.word	0xbff921fb
 801e258:	440fffff 	.word	0x440fffff
 801e25c:	7ff00000 	.word	0x7ff00000
 801e260:	3fdbffff 	.word	0x3fdbffff
 801e264:	3ff00000 	.word	0x3ff00000
 801e268:	3ff2ffff 	.word	0x3ff2ffff
 801e26c:	40038000 	.word	0x40038000
 801e270:	3ff80000 	.word	0x3ff80000
 801e274:	bff00000 	.word	0xbff00000
 801e278:	080207c8 	.word	0x080207c8
 801e27c:	080207e8 	.word	0x080207e8

0801e280 <fabs>:
 801e280:	ec51 0b10 	vmov	r0, r1, d0
 801e284:	4602      	mov	r2, r0
 801e286:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801e28a:	ec43 2b10 	vmov	d0, r2, r3
 801e28e:	4770      	bx	lr

0801e290 <__kernel_rem_pio2>:
 801e290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e294:	ed2d 8b02 	vpush	{d8}
 801e298:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801e29c:	f112 0f14 	cmn.w	r2, #20
 801e2a0:	9306      	str	r3, [sp, #24]
 801e2a2:	9104      	str	r1, [sp, #16]
 801e2a4:	4bc2      	ldr	r3, [pc, #776]	@ (801e5b0 <__kernel_rem_pio2+0x320>)
 801e2a6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 801e2a8:	9008      	str	r0, [sp, #32]
 801e2aa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801e2ae:	9300      	str	r3, [sp, #0]
 801e2b0:	9b06      	ldr	r3, [sp, #24]
 801e2b2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801e2b6:	bfa8      	it	ge
 801e2b8:	1ed4      	subge	r4, r2, #3
 801e2ba:	9305      	str	r3, [sp, #20]
 801e2bc:	bfb2      	itee	lt
 801e2be:	2400      	movlt	r4, #0
 801e2c0:	2318      	movge	r3, #24
 801e2c2:	fb94 f4f3 	sdivge	r4, r4, r3
 801e2c6:	f06f 0317 	mvn.w	r3, #23
 801e2ca:	fb04 3303 	mla	r3, r4, r3, r3
 801e2ce:	eb03 0b02 	add.w	fp, r3, r2
 801e2d2:	9b00      	ldr	r3, [sp, #0]
 801e2d4:	9a05      	ldr	r2, [sp, #20]
 801e2d6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 801e5a0 <__kernel_rem_pio2+0x310>
 801e2da:	eb03 0802 	add.w	r8, r3, r2
 801e2de:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801e2e0:	1aa7      	subs	r7, r4, r2
 801e2e2:	ae20      	add	r6, sp, #128	@ 0x80
 801e2e4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801e2e8:	2500      	movs	r5, #0
 801e2ea:	4545      	cmp	r5, r8
 801e2ec:	dd12      	ble.n	801e314 <__kernel_rem_pio2+0x84>
 801e2ee:	9b06      	ldr	r3, [sp, #24]
 801e2f0:	aa20      	add	r2, sp, #128	@ 0x80
 801e2f2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801e2f6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801e2fa:	2700      	movs	r7, #0
 801e2fc:	9b00      	ldr	r3, [sp, #0]
 801e2fe:	429f      	cmp	r7, r3
 801e300:	dc2e      	bgt.n	801e360 <__kernel_rem_pio2+0xd0>
 801e302:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 801e5a0 <__kernel_rem_pio2+0x310>
 801e306:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801e30a:	ed8d 7b02 	vstr	d7, [sp, #8]
 801e30e:	46a8      	mov	r8, r5
 801e310:	2600      	movs	r6, #0
 801e312:	e01b      	b.n	801e34c <__kernel_rem_pio2+0xbc>
 801e314:	42ef      	cmn	r7, r5
 801e316:	d407      	bmi.n	801e328 <__kernel_rem_pio2+0x98>
 801e318:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801e31c:	f7e2 f91a 	bl	8000554 <__aeabi_i2d>
 801e320:	e8e6 0102 	strd	r0, r1, [r6], #8
 801e324:	3501      	adds	r5, #1
 801e326:	e7e0      	b.n	801e2ea <__kernel_rem_pio2+0x5a>
 801e328:	ec51 0b18 	vmov	r0, r1, d8
 801e32c:	e7f8      	b.n	801e320 <__kernel_rem_pio2+0x90>
 801e32e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 801e332:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801e336:	f7e2 f977 	bl	8000628 <__aeabi_dmul>
 801e33a:	4602      	mov	r2, r0
 801e33c:	460b      	mov	r3, r1
 801e33e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e342:	f7e1 ffbb 	bl	80002bc <__adddf3>
 801e346:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e34a:	3601      	adds	r6, #1
 801e34c:	9b05      	ldr	r3, [sp, #20]
 801e34e:	429e      	cmp	r6, r3
 801e350:	dded      	ble.n	801e32e <__kernel_rem_pio2+0x9e>
 801e352:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e356:	3701      	adds	r7, #1
 801e358:	ecaa 7b02 	vstmia	sl!, {d7}
 801e35c:	3508      	adds	r5, #8
 801e35e:	e7cd      	b.n	801e2fc <__kernel_rem_pio2+0x6c>
 801e360:	9b00      	ldr	r3, [sp, #0]
 801e362:	f8dd 8000 	ldr.w	r8, [sp]
 801e366:	aa0c      	add	r2, sp, #48	@ 0x30
 801e368:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801e36c:	930a      	str	r3, [sp, #40]	@ 0x28
 801e36e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801e370:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801e374:	9309      	str	r3, [sp, #36]	@ 0x24
 801e376:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801e37a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801e37c:	ab98      	add	r3, sp, #608	@ 0x260
 801e37e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801e382:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801e386:	ed8d 7b02 	vstr	d7, [sp, #8]
 801e38a:	ac0c      	add	r4, sp, #48	@ 0x30
 801e38c:	ab70      	add	r3, sp, #448	@ 0x1c0
 801e38e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801e392:	46a1      	mov	r9, r4
 801e394:	46c2      	mov	sl, r8
 801e396:	f1ba 0f00 	cmp.w	sl, #0
 801e39a:	dc77      	bgt.n	801e48c <__kernel_rem_pio2+0x1fc>
 801e39c:	4658      	mov	r0, fp
 801e39e:	ed9d 0b02 	vldr	d0, [sp, #8]
 801e3a2:	f000 fac5 	bl	801e930 <scalbn>
 801e3a6:	ec57 6b10 	vmov	r6, r7, d0
 801e3aa:	2200      	movs	r2, #0
 801e3ac:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801e3b0:	4630      	mov	r0, r6
 801e3b2:	4639      	mov	r1, r7
 801e3b4:	f7e2 f938 	bl	8000628 <__aeabi_dmul>
 801e3b8:	ec41 0b10 	vmov	d0, r0, r1
 801e3bc:	f000 fb34 	bl	801ea28 <floor>
 801e3c0:	4b7c      	ldr	r3, [pc, #496]	@ (801e5b4 <__kernel_rem_pio2+0x324>)
 801e3c2:	ec51 0b10 	vmov	r0, r1, d0
 801e3c6:	2200      	movs	r2, #0
 801e3c8:	f7e2 f92e 	bl	8000628 <__aeabi_dmul>
 801e3cc:	4602      	mov	r2, r0
 801e3ce:	460b      	mov	r3, r1
 801e3d0:	4630      	mov	r0, r6
 801e3d2:	4639      	mov	r1, r7
 801e3d4:	f7e1 ff70 	bl	80002b8 <__aeabi_dsub>
 801e3d8:	460f      	mov	r7, r1
 801e3da:	4606      	mov	r6, r0
 801e3dc:	f7e2 fbd4 	bl	8000b88 <__aeabi_d2iz>
 801e3e0:	9002      	str	r0, [sp, #8]
 801e3e2:	f7e2 f8b7 	bl	8000554 <__aeabi_i2d>
 801e3e6:	4602      	mov	r2, r0
 801e3e8:	460b      	mov	r3, r1
 801e3ea:	4630      	mov	r0, r6
 801e3ec:	4639      	mov	r1, r7
 801e3ee:	f7e1 ff63 	bl	80002b8 <__aeabi_dsub>
 801e3f2:	f1bb 0f00 	cmp.w	fp, #0
 801e3f6:	4606      	mov	r6, r0
 801e3f8:	460f      	mov	r7, r1
 801e3fa:	dd6c      	ble.n	801e4d6 <__kernel_rem_pio2+0x246>
 801e3fc:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 801e400:	ab0c      	add	r3, sp, #48	@ 0x30
 801e402:	9d02      	ldr	r5, [sp, #8]
 801e404:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801e408:	f1cb 0018 	rsb	r0, fp, #24
 801e40c:	fa43 f200 	asr.w	r2, r3, r0
 801e410:	4415      	add	r5, r2
 801e412:	4082      	lsls	r2, r0
 801e414:	1a9b      	subs	r3, r3, r2
 801e416:	aa0c      	add	r2, sp, #48	@ 0x30
 801e418:	9502      	str	r5, [sp, #8]
 801e41a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801e41e:	f1cb 0217 	rsb	r2, fp, #23
 801e422:	fa43 f902 	asr.w	r9, r3, r2
 801e426:	f1b9 0f00 	cmp.w	r9, #0
 801e42a:	dd64      	ble.n	801e4f6 <__kernel_rem_pio2+0x266>
 801e42c:	9b02      	ldr	r3, [sp, #8]
 801e42e:	2200      	movs	r2, #0
 801e430:	3301      	adds	r3, #1
 801e432:	9302      	str	r3, [sp, #8]
 801e434:	4615      	mov	r5, r2
 801e436:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801e43a:	4590      	cmp	r8, r2
 801e43c:	f300 80a1 	bgt.w	801e582 <__kernel_rem_pio2+0x2f2>
 801e440:	f1bb 0f00 	cmp.w	fp, #0
 801e444:	dd07      	ble.n	801e456 <__kernel_rem_pio2+0x1c6>
 801e446:	f1bb 0f01 	cmp.w	fp, #1
 801e44a:	f000 80c1 	beq.w	801e5d0 <__kernel_rem_pio2+0x340>
 801e44e:	f1bb 0f02 	cmp.w	fp, #2
 801e452:	f000 80c8 	beq.w	801e5e6 <__kernel_rem_pio2+0x356>
 801e456:	f1b9 0f02 	cmp.w	r9, #2
 801e45a:	d14c      	bne.n	801e4f6 <__kernel_rem_pio2+0x266>
 801e45c:	4632      	mov	r2, r6
 801e45e:	463b      	mov	r3, r7
 801e460:	4955      	ldr	r1, [pc, #340]	@ (801e5b8 <__kernel_rem_pio2+0x328>)
 801e462:	2000      	movs	r0, #0
 801e464:	f7e1 ff28 	bl	80002b8 <__aeabi_dsub>
 801e468:	4606      	mov	r6, r0
 801e46a:	460f      	mov	r7, r1
 801e46c:	2d00      	cmp	r5, #0
 801e46e:	d042      	beq.n	801e4f6 <__kernel_rem_pio2+0x266>
 801e470:	4658      	mov	r0, fp
 801e472:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 801e5a8 <__kernel_rem_pio2+0x318>
 801e476:	f000 fa5b 	bl	801e930 <scalbn>
 801e47a:	4630      	mov	r0, r6
 801e47c:	4639      	mov	r1, r7
 801e47e:	ec53 2b10 	vmov	r2, r3, d0
 801e482:	f7e1 ff19 	bl	80002b8 <__aeabi_dsub>
 801e486:	4606      	mov	r6, r0
 801e488:	460f      	mov	r7, r1
 801e48a:	e034      	b.n	801e4f6 <__kernel_rem_pio2+0x266>
 801e48c:	4b4b      	ldr	r3, [pc, #300]	@ (801e5bc <__kernel_rem_pio2+0x32c>)
 801e48e:	2200      	movs	r2, #0
 801e490:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e494:	f7e2 f8c8 	bl	8000628 <__aeabi_dmul>
 801e498:	f7e2 fb76 	bl	8000b88 <__aeabi_d2iz>
 801e49c:	f7e2 f85a 	bl	8000554 <__aeabi_i2d>
 801e4a0:	4b47      	ldr	r3, [pc, #284]	@ (801e5c0 <__kernel_rem_pio2+0x330>)
 801e4a2:	2200      	movs	r2, #0
 801e4a4:	4606      	mov	r6, r0
 801e4a6:	460f      	mov	r7, r1
 801e4a8:	f7e2 f8be 	bl	8000628 <__aeabi_dmul>
 801e4ac:	4602      	mov	r2, r0
 801e4ae:	460b      	mov	r3, r1
 801e4b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e4b4:	f7e1 ff00 	bl	80002b8 <__aeabi_dsub>
 801e4b8:	f7e2 fb66 	bl	8000b88 <__aeabi_d2iz>
 801e4bc:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801e4c0:	f849 0b04 	str.w	r0, [r9], #4
 801e4c4:	4639      	mov	r1, r7
 801e4c6:	4630      	mov	r0, r6
 801e4c8:	f7e1 fef8 	bl	80002bc <__adddf3>
 801e4cc:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801e4d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e4d4:	e75f      	b.n	801e396 <__kernel_rem_pio2+0x106>
 801e4d6:	d107      	bne.n	801e4e8 <__kernel_rem_pio2+0x258>
 801e4d8:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801e4dc:	aa0c      	add	r2, sp, #48	@ 0x30
 801e4de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e4e2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801e4e6:	e79e      	b.n	801e426 <__kernel_rem_pio2+0x196>
 801e4e8:	4b36      	ldr	r3, [pc, #216]	@ (801e5c4 <__kernel_rem_pio2+0x334>)
 801e4ea:	2200      	movs	r2, #0
 801e4ec:	f7e2 fb22 	bl	8000b34 <__aeabi_dcmpge>
 801e4f0:	2800      	cmp	r0, #0
 801e4f2:	d143      	bne.n	801e57c <__kernel_rem_pio2+0x2ec>
 801e4f4:	4681      	mov	r9, r0
 801e4f6:	2200      	movs	r2, #0
 801e4f8:	2300      	movs	r3, #0
 801e4fa:	4630      	mov	r0, r6
 801e4fc:	4639      	mov	r1, r7
 801e4fe:	f7e2 fafb 	bl	8000af8 <__aeabi_dcmpeq>
 801e502:	2800      	cmp	r0, #0
 801e504:	f000 80c1 	beq.w	801e68a <__kernel_rem_pio2+0x3fa>
 801e508:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801e50c:	2200      	movs	r2, #0
 801e50e:	9900      	ldr	r1, [sp, #0]
 801e510:	428b      	cmp	r3, r1
 801e512:	da70      	bge.n	801e5f6 <__kernel_rem_pio2+0x366>
 801e514:	2a00      	cmp	r2, #0
 801e516:	f000 808b 	beq.w	801e630 <__kernel_rem_pio2+0x3a0>
 801e51a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801e51e:	ab0c      	add	r3, sp, #48	@ 0x30
 801e520:	f1ab 0b18 	sub.w	fp, fp, #24
 801e524:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 801e528:	2b00      	cmp	r3, #0
 801e52a:	d0f6      	beq.n	801e51a <__kernel_rem_pio2+0x28a>
 801e52c:	4658      	mov	r0, fp
 801e52e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 801e5a8 <__kernel_rem_pio2+0x318>
 801e532:	f000 f9fd 	bl	801e930 <scalbn>
 801e536:	f108 0301 	add.w	r3, r8, #1
 801e53a:	00da      	lsls	r2, r3, #3
 801e53c:	9205      	str	r2, [sp, #20]
 801e53e:	ec55 4b10 	vmov	r4, r5, d0
 801e542:	aa70      	add	r2, sp, #448	@ 0x1c0
 801e544:	f8df b074 	ldr.w	fp, [pc, #116]	@ 801e5bc <__kernel_rem_pio2+0x32c>
 801e548:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801e54c:	4646      	mov	r6, r8
 801e54e:	f04f 0a00 	mov.w	sl, #0
 801e552:	2e00      	cmp	r6, #0
 801e554:	f280 80d1 	bge.w	801e6fa <__kernel_rem_pio2+0x46a>
 801e558:	4644      	mov	r4, r8
 801e55a:	2c00      	cmp	r4, #0
 801e55c:	f2c0 80ff 	blt.w	801e75e <__kernel_rem_pio2+0x4ce>
 801e560:	4b19      	ldr	r3, [pc, #100]	@ (801e5c8 <__kernel_rem_pio2+0x338>)
 801e562:	461f      	mov	r7, r3
 801e564:	ab70      	add	r3, sp, #448	@ 0x1c0
 801e566:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801e56a:	9306      	str	r3, [sp, #24]
 801e56c:	f04f 0a00 	mov.w	sl, #0
 801e570:	f04f 0b00 	mov.w	fp, #0
 801e574:	2600      	movs	r6, #0
 801e576:	eba8 0504 	sub.w	r5, r8, r4
 801e57a:	e0e4      	b.n	801e746 <__kernel_rem_pio2+0x4b6>
 801e57c:	f04f 0902 	mov.w	r9, #2
 801e580:	e754      	b.n	801e42c <__kernel_rem_pio2+0x19c>
 801e582:	f854 3b04 	ldr.w	r3, [r4], #4
 801e586:	bb0d      	cbnz	r5, 801e5cc <__kernel_rem_pio2+0x33c>
 801e588:	b123      	cbz	r3, 801e594 <__kernel_rem_pio2+0x304>
 801e58a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801e58e:	f844 3c04 	str.w	r3, [r4, #-4]
 801e592:	2301      	movs	r3, #1
 801e594:	3201      	adds	r2, #1
 801e596:	461d      	mov	r5, r3
 801e598:	e74f      	b.n	801e43a <__kernel_rem_pio2+0x1aa>
 801e59a:	bf00      	nop
 801e59c:	f3af 8000 	nop.w
	...
 801e5ac:	3ff00000 	.word	0x3ff00000
 801e5b0:	08020848 	.word	0x08020848
 801e5b4:	40200000 	.word	0x40200000
 801e5b8:	3ff00000 	.word	0x3ff00000
 801e5bc:	3e700000 	.word	0x3e700000
 801e5c0:	41700000 	.word	0x41700000
 801e5c4:	3fe00000 	.word	0x3fe00000
 801e5c8:	08020808 	.word	0x08020808
 801e5cc:	1acb      	subs	r3, r1, r3
 801e5ce:	e7de      	b.n	801e58e <__kernel_rem_pio2+0x2fe>
 801e5d0:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801e5d4:	ab0c      	add	r3, sp, #48	@ 0x30
 801e5d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e5da:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801e5de:	a90c      	add	r1, sp, #48	@ 0x30
 801e5e0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801e5e4:	e737      	b.n	801e456 <__kernel_rem_pio2+0x1c6>
 801e5e6:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801e5ea:	ab0c      	add	r3, sp, #48	@ 0x30
 801e5ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e5f0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801e5f4:	e7f3      	b.n	801e5de <__kernel_rem_pio2+0x34e>
 801e5f6:	a90c      	add	r1, sp, #48	@ 0x30
 801e5f8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801e5fc:	3b01      	subs	r3, #1
 801e5fe:	430a      	orrs	r2, r1
 801e600:	e785      	b.n	801e50e <__kernel_rem_pio2+0x27e>
 801e602:	3401      	adds	r4, #1
 801e604:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801e608:	2a00      	cmp	r2, #0
 801e60a:	d0fa      	beq.n	801e602 <__kernel_rem_pio2+0x372>
 801e60c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e60e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801e612:	eb0d 0503 	add.w	r5, sp, r3
 801e616:	9b06      	ldr	r3, [sp, #24]
 801e618:	aa20      	add	r2, sp, #128	@ 0x80
 801e61a:	4443      	add	r3, r8
 801e61c:	f108 0701 	add.w	r7, r8, #1
 801e620:	3d98      	subs	r5, #152	@ 0x98
 801e622:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801e626:	4444      	add	r4, r8
 801e628:	42bc      	cmp	r4, r7
 801e62a:	da04      	bge.n	801e636 <__kernel_rem_pio2+0x3a6>
 801e62c:	46a0      	mov	r8, r4
 801e62e:	e6a2      	b.n	801e376 <__kernel_rem_pio2+0xe6>
 801e630:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e632:	2401      	movs	r4, #1
 801e634:	e7e6      	b.n	801e604 <__kernel_rem_pio2+0x374>
 801e636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e638:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801e63c:	f7e1 ff8a 	bl	8000554 <__aeabi_i2d>
 801e640:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 801e900 <__kernel_rem_pio2+0x670>
 801e644:	e8e6 0102 	strd	r0, r1, [r6], #8
 801e648:	ed8d 7b02 	vstr	d7, [sp, #8]
 801e64c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801e650:	46b2      	mov	sl, r6
 801e652:	f04f 0800 	mov.w	r8, #0
 801e656:	9b05      	ldr	r3, [sp, #20]
 801e658:	4598      	cmp	r8, r3
 801e65a:	dd05      	ble.n	801e668 <__kernel_rem_pio2+0x3d8>
 801e65c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e660:	3701      	adds	r7, #1
 801e662:	eca5 7b02 	vstmia	r5!, {d7}
 801e666:	e7df      	b.n	801e628 <__kernel_rem_pio2+0x398>
 801e668:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801e66c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801e670:	f7e1 ffda 	bl	8000628 <__aeabi_dmul>
 801e674:	4602      	mov	r2, r0
 801e676:	460b      	mov	r3, r1
 801e678:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e67c:	f7e1 fe1e 	bl	80002bc <__adddf3>
 801e680:	f108 0801 	add.w	r8, r8, #1
 801e684:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e688:	e7e5      	b.n	801e656 <__kernel_rem_pio2+0x3c6>
 801e68a:	f1cb 0000 	rsb	r0, fp, #0
 801e68e:	ec47 6b10 	vmov	d0, r6, r7
 801e692:	f000 f94d 	bl	801e930 <scalbn>
 801e696:	ec55 4b10 	vmov	r4, r5, d0
 801e69a:	4b9b      	ldr	r3, [pc, #620]	@ (801e908 <__kernel_rem_pio2+0x678>)
 801e69c:	2200      	movs	r2, #0
 801e69e:	4620      	mov	r0, r4
 801e6a0:	4629      	mov	r1, r5
 801e6a2:	f7e2 fa47 	bl	8000b34 <__aeabi_dcmpge>
 801e6a6:	b300      	cbz	r0, 801e6ea <__kernel_rem_pio2+0x45a>
 801e6a8:	4b98      	ldr	r3, [pc, #608]	@ (801e90c <__kernel_rem_pio2+0x67c>)
 801e6aa:	2200      	movs	r2, #0
 801e6ac:	4620      	mov	r0, r4
 801e6ae:	4629      	mov	r1, r5
 801e6b0:	f7e1 ffba 	bl	8000628 <__aeabi_dmul>
 801e6b4:	f7e2 fa68 	bl	8000b88 <__aeabi_d2iz>
 801e6b8:	4606      	mov	r6, r0
 801e6ba:	f7e1 ff4b 	bl	8000554 <__aeabi_i2d>
 801e6be:	4b92      	ldr	r3, [pc, #584]	@ (801e908 <__kernel_rem_pio2+0x678>)
 801e6c0:	2200      	movs	r2, #0
 801e6c2:	f7e1 ffb1 	bl	8000628 <__aeabi_dmul>
 801e6c6:	460b      	mov	r3, r1
 801e6c8:	4602      	mov	r2, r0
 801e6ca:	4629      	mov	r1, r5
 801e6cc:	4620      	mov	r0, r4
 801e6ce:	f7e1 fdf3 	bl	80002b8 <__aeabi_dsub>
 801e6d2:	f7e2 fa59 	bl	8000b88 <__aeabi_d2iz>
 801e6d6:	ab0c      	add	r3, sp, #48	@ 0x30
 801e6d8:	f10b 0b18 	add.w	fp, fp, #24
 801e6dc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801e6e0:	f108 0801 	add.w	r8, r8, #1
 801e6e4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801e6e8:	e720      	b.n	801e52c <__kernel_rem_pio2+0x29c>
 801e6ea:	4620      	mov	r0, r4
 801e6ec:	4629      	mov	r1, r5
 801e6ee:	f7e2 fa4b 	bl	8000b88 <__aeabi_d2iz>
 801e6f2:	ab0c      	add	r3, sp, #48	@ 0x30
 801e6f4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801e6f8:	e718      	b.n	801e52c <__kernel_rem_pio2+0x29c>
 801e6fa:	ab0c      	add	r3, sp, #48	@ 0x30
 801e6fc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801e700:	f7e1 ff28 	bl	8000554 <__aeabi_i2d>
 801e704:	4622      	mov	r2, r4
 801e706:	462b      	mov	r3, r5
 801e708:	f7e1 ff8e 	bl	8000628 <__aeabi_dmul>
 801e70c:	4652      	mov	r2, sl
 801e70e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801e712:	465b      	mov	r3, fp
 801e714:	4620      	mov	r0, r4
 801e716:	4629      	mov	r1, r5
 801e718:	f7e1 ff86 	bl	8000628 <__aeabi_dmul>
 801e71c:	3e01      	subs	r6, #1
 801e71e:	4604      	mov	r4, r0
 801e720:	460d      	mov	r5, r1
 801e722:	e716      	b.n	801e552 <__kernel_rem_pio2+0x2c2>
 801e724:	9906      	ldr	r1, [sp, #24]
 801e726:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801e72a:	9106      	str	r1, [sp, #24]
 801e72c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 801e730:	f7e1 ff7a 	bl	8000628 <__aeabi_dmul>
 801e734:	4602      	mov	r2, r0
 801e736:	460b      	mov	r3, r1
 801e738:	4650      	mov	r0, sl
 801e73a:	4659      	mov	r1, fp
 801e73c:	f7e1 fdbe 	bl	80002bc <__adddf3>
 801e740:	3601      	adds	r6, #1
 801e742:	4682      	mov	sl, r0
 801e744:	468b      	mov	fp, r1
 801e746:	9b00      	ldr	r3, [sp, #0]
 801e748:	429e      	cmp	r6, r3
 801e74a:	dc01      	bgt.n	801e750 <__kernel_rem_pio2+0x4c0>
 801e74c:	42ae      	cmp	r6, r5
 801e74e:	dde9      	ble.n	801e724 <__kernel_rem_pio2+0x494>
 801e750:	ab48      	add	r3, sp, #288	@ 0x120
 801e752:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801e756:	e9c5 ab00 	strd	sl, fp, [r5]
 801e75a:	3c01      	subs	r4, #1
 801e75c:	e6fd      	b.n	801e55a <__kernel_rem_pio2+0x2ca>
 801e75e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801e760:	2b02      	cmp	r3, #2
 801e762:	dc0b      	bgt.n	801e77c <__kernel_rem_pio2+0x4ec>
 801e764:	2b00      	cmp	r3, #0
 801e766:	dc35      	bgt.n	801e7d4 <__kernel_rem_pio2+0x544>
 801e768:	d059      	beq.n	801e81e <__kernel_rem_pio2+0x58e>
 801e76a:	9b02      	ldr	r3, [sp, #8]
 801e76c:	f003 0007 	and.w	r0, r3, #7
 801e770:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801e774:	ecbd 8b02 	vpop	{d8}
 801e778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e77c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801e77e:	2b03      	cmp	r3, #3
 801e780:	d1f3      	bne.n	801e76a <__kernel_rem_pio2+0x4da>
 801e782:	9b05      	ldr	r3, [sp, #20]
 801e784:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801e788:	eb0d 0403 	add.w	r4, sp, r3
 801e78c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 801e790:	4625      	mov	r5, r4
 801e792:	46c2      	mov	sl, r8
 801e794:	f1ba 0f00 	cmp.w	sl, #0
 801e798:	dc69      	bgt.n	801e86e <__kernel_rem_pio2+0x5de>
 801e79a:	4645      	mov	r5, r8
 801e79c:	2d01      	cmp	r5, #1
 801e79e:	f300 8087 	bgt.w	801e8b0 <__kernel_rem_pio2+0x620>
 801e7a2:	9c05      	ldr	r4, [sp, #20]
 801e7a4:	ab48      	add	r3, sp, #288	@ 0x120
 801e7a6:	441c      	add	r4, r3
 801e7a8:	2000      	movs	r0, #0
 801e7aa:	2100      	movs	r1, #0
 801e7ac:	f1b8 0f01 	cmp.w	r8, #1
 801e7b0:	f300 809c 	bgt.w	801e8ec <__kernel_rem_pio2+0x65c>
 801e7b4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 801e7b8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 801e7bc:	f1b9 0f00 	cmp.w	r9, #0
 801e7c0:	f040 80a6 	bne.w	801e910 <__kernel_rem_pio2+0x680>
 801e7c4:	9b04      	ldr	r3, [sp, #16]
 801e7c6:	e9c3 5600 	strd	r5, r6, [r3]
 801e7ca:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801e7ce:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801e7d2:	e7ca      	b.n	801e76a <__kernel_rem_pio2+0x4da>
 801e7d4:	9d05      	ldr	r5, [sp, #20]
 801e7d6:	ab48      	add	r3, sp, #288	@ 0x120
 801e7d8:	441d      	add	r5, r3
 801e7da:	4644      	mov	r4, r8
 801e7dc:	2000      	movs	r0, #0
 801e7de:	2100      	movs	r1, #0
 801e7e0:	2c00      	cmp	r4, #0
 801e7e2:	da35      	bge.n	801e850 <__kernel_rem_pio2+0x5c0>
 801e7e4:	f1b9 0f00 	cmp.w	r9, #0
 801e7e8:	d038      	beq.n	801e85c <__kernel_rem_pio2+0x5cc>
 801e7ea:	4602      	mov	r2, r0
 801e7ec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e7f0:	9c04      	ldr	r4, [sp, #16]
 801e7f2:	e9c4 2300 	strd	r2, r3, [r4]
 801e7f6:	4602      	mov	r2, r0
 801e7f8:	460b      	mov	r3, r1
 801e7fa:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801e7fe:	f7e1 fd5b 	bl	80002b8 <__aeabi_dsub>
 801e802:	ad4a      	add	r5, sp, #296	@ 0x128
 801e804:	2401      	movs	r4, #1
 801e806:	45a0      	cmp	r8, r4
 801e808:	da2b      	bge.n	801e862 <__kernel_rem_pio2+0x5d2>
 801e80a:	f1b9 0f00 	cmp.w	r9, #0
 801e80e:	d002      	beq.n	801e816 <__kernel_rem_pio2+0x586>
 801e810:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e814:	4619      	mov	r1, r3
 801e816:	9b04      	ldr	r3, [sp, #16]
 801e818:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801e81c:	e7a5      	b.n	801e76a <__kernel_rem_pio2+0x4da>
 801e81e:	9c05      	ldr	r4, [sp, #20]
 801e820:	ab48      	add	r3, sp, #288	@ 0x120
 801e822:	441c      	add	r4, r3
 801e824:	2000      	movs	r0, #0
 801e826:	2100      	movs	r1, #0
 801e828:	f1b8 0f00 	cmp.w	r8, #0
 801e82c:	da09      	bge.n	801e842 <__kernel_rem_pio2+0x5b2>
 801e82e:	f1b9 0f00 	cmp.w	r9, #0
 801e832:	d002      	beq.n	801e83a <__kernel_rem_pio2+0x5aa>
 801e834:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e838:	4619      	mov	r1, r3
 801e83a:	9b04      	ldr	r3, [sp, #16]
 801e83c:	e9c3 0100 	strd	r0, r1, [r3]
 801e840:	e793      	b.n	801e76a <__kernel_rem_pio2+0x4da>
 801e842:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801e846:	f7e1 fd39 	bl	80002bc <__adddf3>
 801e84a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801e84e:	e7eb      	b.n	801e828 <__kernel_rem_pio2+0x598>
 801e850:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801e854:	f7e1 fd32 	bl	80002bc <__adddf3>
 801e858:	3c01      	subs	r4, #1
 801e85a:	e7c1      	b.n	801e7e0 <__kernel_rem_pio2+0x550>
 801e85c:	4602      	mov	r2, r0
 801e85e:	460b      	mov	r3, r1
 801e860:	e7c6      	b.n	801e7f0 <__kernel_rem_pio2+0x560>
 801e862:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801e866:	f7e1 fd29 	bl	80002bc <__adddf3>
 801e86a:	3401      	adds	r4, #1
 801e86c:	e7cb      	b.n	801e806 <__kernel_rem_pio2+0x576>
 801e86e:	ed35 7b02 	vldmdb	r5!, {d7}
 801e872:	ed8d 7b00 	vstr	d7, [sp]
 801e876:	ed95 7b02 	vldr	d7, [r5, #8]
 801e87a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e87e:	ec53 2b17 	vmov	r2, r3, d7
 801e882:	ed8d 7b06 	vstr	d7, [sp, #24]
 801e886:	f7e1 fd19 	bl	80002bc <__adddf3>
 801e88a:	4602      	mov	r2, r0
 801e88c:	460b      	mov	r3, r1
 801e88e:	4606      	mov	r6, r0
 801e890:	460f      	mov	r7, r1
 801e892:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e896:	f7e1 fd0f 	bl	80002b8 <__aeabi_dsub>
 801e89a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801e89e:	f7e1 fd0d 	bl	80002bc <__adddf3>
 801e8a2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801e8a6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801e8aa:	e9c5 6700 	strd	r6, r7, [r5]
 801e8ae:	e771      	b.n	801e794 <__kernel_rem_pio2+0x504>
 801e8b0:	ed34 7b02 	vldmdb	r4!, {d7}
 801e8b4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 801e8b8:	ec51 0b17 	vmov	r0, r1, d7
 801e8bc:	4652      	mov	r2, sl
 801e8be:	465b      	mov	r3, fp
 801e8c0:	ed8d 7b00 	vstr	d7, [sp]
 801e8c4:	f7e1 fcfa 	bl	80002bc <__adddf3>
 801e8c8:	4602      	mov	r2, r0
 801e8ca:	460b      	mov	r3, r1
 801e8cc:	4606      	mov	r6, r0
 801e8ce:	460f      	mov	r7, r1
 801e8d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e8d4:	f7e1 fcf0 	bl	80002b8 <__aeabi_dsub>
 801e8d8:	4652      	mov	r2, sl
 801e8da:	465b      	mov	r3, fp
 801e8dc:	f7e1 fcee 	bl	80002bc <__adddf3>
 801e8e0:	3d01      	subs	r5, #1
 801e8e2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e8e6:	e9c4 6700 	strd	r6, r7, [r4]
 801e8ea:	e757      	b.n	801e79c <__kernel_rem_pio2+0x50c>
 801e8ec:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801e8f0:	f7e1 fce4 	bl	80002bc <__adddf3>
 801e8f4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801e8f8:	e758      	b.n	801e7ac <__kernel_rem_pio2+0x51c>
 801e8fa:	bf00      	nop
 801e8fc:	f3af 8000 	nop.w
	...
 801e908:	41700000 	.word	0x41700000
 801e90c:	3e700000 	.word	0x3e700000
 801e910:	9b04      	ldr	r3, [sp, #16]
 801e912:	9a04      	ldr	r2, [sp, #16]
 801e914:	601d      	str	r5, [r3, #0]
 801e916:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 801e91a:	605c      	str	r4, [r3, #4]
 801e91c:	609f      	str	r7, [r3, #8]
 801e91e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 801e922:	60d3      	str	r3, [r2, #12]
 801e924:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e928:	6110      	str	r0, [r2, #16]
 801e92a:	6153      	str	r3, [r2, #20]
 801e92c:	e71d      	b.n	801e76a <__kernel_rem_pio2+0x4da>
 801e92e:	bf00      	nop

0801e930 <scalbn>:
 801e930:	b570      	push	{r4, r5, r6, lr}
 801e932:	ec55 4b10 	vmov	r4, r5, d0
 801e936:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801e93a:	4606      	mov	r6, r0
 801e93c:	462b      	mov	r3, r5
 801e93e:	b991      	cbnz	r1, 801e966 <scalbn+0x36>
 801e940:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801e944:	4323      	orrs	r3, r4
 801e946:	d03b      	beq.n	801e9c0 <scalbn+0x90>
 801e948:	4b33      	ldr	r3, [pc, #204]	@ (801ea18 <scalbn+0xe8>)
 801e94a:	4620      	mov	r0, r4
 801e94c:	4629      	mov	r1, r5
 801e94e:	2200      	movs	r2, #0
 801e950:	f7e1 fe6a 	bl	8000628 <__aeabi_dmul>
 801e954:	4b31      	ldr	r3, [pc, #196]	@ (801ea1c <scalbn+0xec>)
 801e956:	429e      	cmp	r6, r3
 801e958:	4604      	mov	r4, r0
 801e95a:	460d      	mov	r5, r1
 801e95c:	da0f      	bge.n	801e97e <scalbn+0x4e>
 801e95e:	a326      	add	r3, pc, #152	@ (adr r3, 801e9f8 <scalbn+0xc8>)
 801e960:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e964:	e01e      	b.n	801e9a4 <scalbn+0x74>
 801e966:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801e96a:	4291      	cmp	r1, r2
 801e96c:	d10b      	bne.n	801e986 <scalbn+0x56>
 801e96e:	4622      	mov	r2, r4
 801e970:	4620      	mov	r0, r4
 801e972:	4629      	mov	r1, r5
 801e974:	f7e1 fca2 	bl	80002bc <__adddf3>
 801e978:	4604      	mov	r4, r0
 801e97a:	460d      	mov	r5, r1
 801e97c:	e020      	b.n	801e9c0 <scalbn+0x90>
 801e97e:	460b      	mov	r3, r1
 801e980:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801e984:	3936      	subs	r1, #54	@ 0x36
 801e986:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801e98a:	4296      	cmp	r6, r2
 801e98c:	dd0d      	ble.n	801e9aa <scalbn+0x7a>
 801e98e:	2d00      	cmp	r5, #0
 801e990:	a11b      	add	r1, pc, #108	@ (adr r1, 801ea00 <scalbn+0xd0>)
 801e992:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e996:	da02      	bge.n	801e99e <scalbn+0x6e>
 801e998:	a11b      	add	r1, pc, #108	@ (adr r1, 801ea08 <scalbn+0xd8>)
 801e99a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e99e:	a318      	add	r3, pc, #96	@ (adr r3, 801ea00 <scalbn+0xd0>)
 801e9a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e9a4:	f7e1 fe40 	bl	8000628 <__aeabi_dmul>
 801e9a8:	e7e6      	b.n	801e978 <scalbn+0x48>
 801e9aa:	1872      	adds	r2, r6, r1
 801e9ac:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801e9b0:	428a      	cmp	r2, r1
 801e9b2:	dcec      	bgt.n	801e98e <scalbn+0x5e>
 801e9b4:	2a00      	cmp	r2, #0
 801e9b6:	dd06      	ble.n	801e9c6 <scalbn+0x96>
 801e9b8:	f36f 531e 	bfc	r3, #20, #11
 801e9bc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801e9c0:	ec45 4b10 	vmov	d0, r4, r5
 801e9c4:	bd70      	pop	{r4, r5, r6, pc}
 801e9c6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801e9ca:	da08      	bge.n	801e9de <scalbn+0xae>
 801e9cc:	2d00      	cmp	r5, #0
 801e9ce:	a10a      	add	r1, pc, #40	@ (adr r1, 801e9f8 <scalbn+0xc8>)
 801e9d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e9d4:	dac3      	bge.n	801e95e <scalbn+0x2e>
 801e9d6:	a10e      	add	r1, pc, #56	@ (adr r1, 801ea10 <scalbn+0xe0>)
 801e9d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e9dc:	e7bf      	b.n	801e95e <scalbn+0x2e>
 801e9de:	3236      	adds	r2, #54	@ 0x36
 801e9e0:	f36f 531e 	bfc	r3, #20, #11
 801e9e4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801e9e8:	4620      	mov	r0, r4
 801e9ea:	4b0d      	ldr	r3, [pc, #52]	@ (801ea20 <scalbn+0xf0>)
 801e9ec:	4629      	mov	r1, r5
 801e9ee:	2200      	movs	r2, #0
 801e9f0:	e7d8      	b.n	801e9a4 <scalbn+0x74>
 801e9f2:	bf00      	nop
 801e9f4:	f3af 8000 	nop.w
 801e9f8:	c2f8f359 	.word	0xc2f8f359
 801e9fc:	01a56e1f 	.word	0x01a56e1f
 801ea00:	8800759c 	.word	0x8800759c
 801ea04:	7e37e43c 	.word	0x7e37e43c
 801ea08:	8800759c 	.word	0x8800759c
 801ea0c:	fe37e43c 	.word	0xfe37e43c
 801ea10:	c2f8f359 	.word	0xc2f8f359
 801ea14:	81a56e1f 	.word	0x81a56e1f
 801ea18:	43500000 	.word	0x43500000
 801ea1c:	ffff3cb0 	.word	0xffff3cb0
 801ea20:	3c900000 	.word	0x3c900000
 801ea24:	00000000 	.word	0x00000000

0801ea28 <floor>:
 801ea28:	ec51 0b10 	vmov	r0, r1, d0
 801ea2c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801ea30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ea34:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 801ea38:	2e13      	cmp	r6, #19
 801ea3a:	460c      	mov	r4, r1
 801ea3c:	4605      	mov	r5, r0
 801ea3e:	4680      	mov	r8, r0
 801ea40:	dc34      	bgt.n	801eaac <floor+0x84>
 801ea42:	2e00      	cmp	r6, #0
 801ea44:	da17      	bge.n	801ea76 <floor+0x4e>
 801ea46:	a332      	add	r3, pc, #200	@ (adr r3, 801eb10 <floor+0xe8>)
 801ea48:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ea4c:	f7e1 fc36 	bl	80002bc <__adddf3>
 801ea50:	2200      	movs	r2, #0
 801ea52:	2300      	movs	r3, #0
 801ea54:	f7e2 f878 	bl	8000b48 <__aeabi_dcmpgt>
 801ea58:	b150      	cbz	r0, 801ea70 <floor+0x48>
 801ea5a:	2c00      	cmp	r4, #0
 801ea5c:	da55      	bge.n	801eb0a <floor+0xe2>
 801ea5e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801ea62:	432c      	orrs	r4, r5
 801ea64:	2500      	movs	r5, #0
 801ea66:	42ac      	cmp	r4, r5
 801ea68:	4c2b      	ldr	r4, [pc, #172]	@ (801eb18 <floor+0xf0>)
 801ea6a:	bf08      	it	eq
 801ea6c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801ea70:	4621      	mov	r1, r4
 801ea72:	4628      	mov	r0, r5
 801ea74:	e023      	b.n	801eabe <floor+0x96>
 801ea76:	4f29      	ldr	r7, [pc, #164]	@ (801eb1c <floor+0xf4>)
 801ea78:	4137      	asrs	r7, r6
 801ea7a:	ea01 0307 	and.w	r3, r1, r7
 801ea7e:	4303      	orrs	r3, r0
 801ea80:	d01d      	beq.n	801eabe <floor+0x96>
 801ea82:	a323      	add	r3, pc, #140	@ (adr r3, 801eb10 <floor+0xe8>)
 801ea84:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ea88:	f7e1 fc18 	bl	80002bc <__adddf3>
 801ea8c:	2200      	movs	r2, #0
 801ea8e:	2300      	movs	r3, #0
 801ea90:	f7e2 f85a 	bl	8000b48 <__aeabi_dcmpgt>
 801ea94:	2800      	cmp	r0, #0
 801ea96:	d0eb      	beq.n	801ea70 <floor+0x48>
 801ea98:	2c00      	cmp	r4, #0
 801ea9a:	bfbe      	ittt	lt
 801ea9c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801eaa0:	4133      	asrlt	r3, r6
 801eaa2:	18e4      	addlt	r4, r4, r3
 801eaa4:	ea24 0407 	bic.w	r4, r4, r7
 801eaa8:	2500      	movs	r5, #0
 801eaaa:	e7e1      	b.n	801ea70 <floor+0x48>
 801eaac:	2e33      	cmp	r6, #51	@ 0x33
 801eaae:	dd0a      	ble.n	801eac6 <floor+0x9e>
 801eab0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801eab4:	d103      	bne.n	801eabe <floor+0x96>
 801eab6:	4602      	mov	r2, r0
 801eab8:	460b      	mov	r3, r1
 801eaba:	f7e1 fbff 	bl	80002bc <__adddf3>
 801eabe:	ec41 0b10 	vmov	d0, r0, r1
 801eac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801eac6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801eaca:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801eace:	40df      	lsrs	r7, r3
 801ead0:	4207      	tst	r7, r0
 801ead2:	d0f4      	beq.n	801eabe <floor+0x96>
 801ead4:	a30e      	add	r3, pc, #56	@ (adr r3, 801eb10 <floor+0xe8>)
 801ead6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801eada:	f7e1 fbef 	bl	80002bc <__adddf3>
 801eade:	2200      	movs	r2, #0
 801eae0:	2300      	movs	r3, #0
 801eae2:	f7e2 f831 	bl	8000b48 <__aeabi_dcmpgt>
 801eae6:	2800      	cmp	r0, #0
 801eae8:	d0c2      	beq.n	801ea70 <floor+0x48>
 801eaea:	2c00      	cmp	r4, #0
 801eaec:	da0a      	bge.n	801eb04 <floor+0xdc>
 801eaee:	2e14      	cmp	r6, #20
 801eaf0:	d101      	bne.n	801eaf6 <floor+0xce>
 801eaf2:	3401      	adds	r4, #1
 801eaf4:	e006      	b.n	801eb04 <floor+0xdc>
 801eaf6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801eafa:	2301      	movs	r3, #1
 801eafc:	40b3      	lsls	r3, r6
 801eafe:	441d      	add	r5, r3
 801eb00:	4545      	cmp	r5, r8
 801eb02:	d3f6      	bcc.n	801eaf2 <floor+0xca>
 801eb04:	ea25 0507 	bic.w	r5, r5, r7
 801eb08:	e7b2      	b.n	801ea70 <floor+0x48>
 801eb0a:	2500      	movs	r5, #0
 801eb0c:	462c      	mov	r4, r5
 801eb0e:	e7af      	b.n	801ea70 <floor+0x48>
 801eb10:	8800759c 	.word	0x8800759c
 801eb14:	7e37e43c 	.word	0x7e37e43c
 801eb18:	bff00000 	.word	0xbff00000
 801eb1c:	000fffff 	.word	0x000fffff

0801eb20 <_init>:
 801eb20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801eb22:	bf00      	nop
 801eb24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801eb26:	bc08      	pop	{r3}
 801eb28:	469e      	mov	lr, r3
 801eb2a:	4770      	bx	lr

0801eb2c <_fini>:
 801eb2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801eb2e:	bf00      	nop
 801eb30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801eb32:	bc08      	pop	{r3}
 801eb34:	469e      	mov	lr, r3
 801eb36:	4770      	bx	lr
