# Reading D:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do edgeDetector_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/User/Desktop/PSD/07_05_2020/edgeDetector/edgeDetector.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:03 on May 07,2020
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/PSD/07_05_2020/edgeDetector/edgeDetector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity edgeDetector
# -- Compiling architecture arch of edgeDetector
# End time: 15:01:04 on May 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim rtl_work.edgedetector(arch)
# vsim rtl_work.edgedetector(arch) 
# Start time: 15:01:48 on May 07,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.edgedetector(arch)
vsim rtl_work.edgedetector
# End time: 15:01:55 on May 07,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim rtl_work.edgedetector 
# Start time: 15:01:55 on May 07,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.edgedetector(arch)
vsim rtl_work.edgedetector
# End time: 15:01:57 on May 07,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim rtl_work.edgedetector 
# Start time: 15:01:57 on May 07,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.edgedetector(arch)
# End time: 15:03:33 on May 07,2020, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
