# Chapter 9.1: Design for Testability (DFT)

## ğŸ“‹ Chapter Overview

**Design for Testability (DFT)** encompasses design techniques that make circuits easier to test. This chapter covers testability measures, common DFT structures, and design rules for improved test access.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Define and measure controllability and observability
- Identify testability problems in sequential circuits
- Apply DFT techniques to improve testability
- Understand the trade-offs of DFT insertion

---

## 9.1.1 The Testing Problem

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    WHY TESTING IS HARD                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Consider testing this circuit:                                    â”‚
â”‚                                                                      â”‚
â”‚                  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚                  â”‚         Sequential Logic                â”‚        â”‚
â”‚    4 inputs â”€â”€â”€â”€â–ºâ”‚   â”Œâ”€â”€â”€â”    â”Œâ”€â”€â”€â”    â”Œâ”€â”€â”€â”    â”Œâ”€â”€â”€â”    â”‚        â”‚
â”‚                  â”‚   â”‚FF1â”‚â”€â”€â”€â–ºâ”‚FF2â”‚â”€â”€â”€â–ºâ”‚FF3â”‚â”€â”€â”€â–ºâ”‚FF4â”‚    â”‚        â”‚
â”‚    2 outputs â—„â”€â”€â”€â”‚   â”‚   â”‚â—„â”€â”€â”€â”‚   â”‚â—„â”€â”€â”€â”‚   â”‚â—„â”€â”€â”€â”‚   â”‚    â”‚        â”‚
â”‚                  â”‚   â””â”€â”€â”€â”˜    â””â”€â”€â”€â”˜    â””â”€â”€â”€â”˜    â””â”€â”€â”€â”˜    â”‚        â”‚
â”‚                  â”‚              â–²        â”‚                â”‚        â”‚
â”‚                  â”‚              â”‚        â”‚                â”‚        â”‚
â”‚                  â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜                â”‚        â”‚
â”‚                  â”‚           Feedback loops               â”‚        â”‚
â”‚                  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚                                                                      â”‚
â”‚   Challenges:                                                       â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                     â”‚
â”‚   1. Limited access: Only primary inputs/outputs accessible        â”‚
â”‚   2. State dependency: Need to set internal state for testing      â”‚
â”‚   3. Feedback loops: Hard to break for controllability            â”‚
â”‚   4. Deep logic: Many gates between I/O and internal nodes        â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Exhaustive testing impossible:                                    â”‚
â”‚   â€¢ 100 flip-flops = 2^100 states                                  â”‚
â”‚   â€¢ At 1 GHz = 10^9 tests/second                                   â”‚
â”‚   â€¢ Would take 4 Ã— 10^13 YEARS!                                    â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Solution: Make the design more testable!                         â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 9.1.2 Controllability and Observability

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TESTABILITY MEASURES                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   CONTROLLABILITY (CC): How easy to set a node to 0 or 1           â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€            â”‚
â”‚                                                                      â”‚
â”‚           PI â”€â”€â”¬â”€â”€â–ºANDâ”€â”€â”¬â”€â”€â–ºANDâ”€â”€â–º Node X                          â”‚
â”‚                â”‚        â”‚                                           â”‚
â”‚           PI â”€â”€â”˜        â”‚                                           â”‚
â”‚           PI â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                           â”‚
â”‚                                                                      â”‚
â”‚   To set X=1: Need all inputs = 1 (all ANDs must output 1)         â”‚
â”‚   Controllability decreases as we go deeper into logic             â”‚
â”‚                                                                      â”‚
â”‚   CC0(node) = difficulty to set node to 0                          â”‚
â”‚   CC1(node) = difficulty to set node to 1                          â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   OBSERVABILITY (OB): How easy to observe node value at output     â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€          â”‚
â”‚                                                                      â”‚
â”‚   Node Y â”€â”€â–ºANDâ”€â”€â”¬â”€â”€â–ºANDâ”€â”€â”¬â”€â”€â–ºANDâ”€â”€â–º PO                            â”‚
â”‚                  â”‚        â”‚                                         â”‚
â”‚           PI â”€â”€â”€â”€â”˜        â”‚                                         â”‚
â”‚           PI â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                         â”‚
â”‚                                                                      â”‚
â”‚   To observe Y: Need path sensitized (other inputs controlling)    â”‚
â”‚   Observability decreases as we go backward from outputs           â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   SCOAP: Sandia Controllability Observability Analysis Program     â”‚
â”‚   â”€â”€â”€â”€â”€â”€                                                            â”‚
â”‚   Combinational measures: CC0, CC1, CO                             â”‚
â”‚   Sequential measures: SC0, SC1, SO (includes clock cycles)        â”‚
â”‚                                                                      â”‚
â”‚   Gate formulas (combinational):                                   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Gate   â”‚ CC0(output)           â”‚ CC1(output)               â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ AND    â”‚ min(CC0_inputs) + 1   â”‚ sum(CC1_inputs) + 1       â”‚  â”‚
â”‚   â”‚ OR     â”‚ sum(CC0_inputs) + 1   â”‚ min(CC1_inputs) + 1       â”‚  â”‚
â”‚   â”‚ NOT    â”‚ CC1(input) + 1        â”‚ CC0(input) + 1            â”‚  â”‚
â”‚   â”‚ PI     â”‚ 1                     â”‚ 1                         â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚   Lower values = better testability                                â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 9.1.3 Ad-Hoc DFT Techniques

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    BASIC DFT TECHNIQUES                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   1. TEST POINTS - Add controllability/observability               â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                   â”‚
â”‚                                                                      â”‚
â”‚   Control point (add OR):          Observe point (add buffer):     â”‚
â”‚                                                                      â”‚
â”‚         â”€â”€â”€â”¬â”€â”€â–ºâ”‚ â‰¥1â”‚â”€â”€â–º              â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º to logic       â”‚
â”‚             â”‚   â””â”€â”€â”˜                     â”‚                          â”‚
â”‚     Test â”€â”€â”€â”˜                            â””â”€â”€â–ºâ”‚â–·â”œâ”€â”€â–º Test output    â”‚
â”‚    input      Forces 1                                              â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   2. PARTITION TESTING - Break large circuits                      â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                             â”‚
â”‚                                                                      â”‚
â”‚   Before:                          After:                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚
â”‚   â”‚                    â”‚          â”‚         â”‚  â”‚         â”‚         â”‚
â”‚   â”‚   Large Block      â”‚    â”€â”€â–º   â”‚ Block A â”œâ”€â”€â”¤ Block B â”‚         â”‚
â”‚   â”‚                    â”‚          â”‚         â”‚  â”‚         â”‚         â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚                                         â”‚    Test   â”‚               â”‚
â”‚   Test complexity: O(2^N)               â”‚   access  â”‚               â”‚
â”‚                                                                      â”‚
â”‚   After partition: O(2^(N/2)) + O(2^(N/2)) â‰ˆ O(2^(N/2+1))          â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   3. INITIALIZATION - Ensure known reset state                     â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                             â”‚
â”‚                                                                      â”‚
â”‚   Bad: Flip-flop powers up to unknown state                        â”‚
â”‚                                                                      â”‚
â”‚   RST â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                               â”‚
â”‚         VDD         â”‚                                               â”‚
â”‚          â”‚          â”‚                                               â”‚
â”‚          R          â–¼                                               â”‚
â”‚          â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€ANDâ”€â”€â–º D FF                                     â”‚
â”‚          â”‚          â–²                                               â”‚
â”‚          â”‚          â”‚                                               â”‚
â”‚          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                               â”‚
â”‚                                                                      â”‚
â”‚   Good: Global reset sets all FFs to known state                   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   4. AVOID ASYNCHRONOUS DESIGN                                     â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                     â”‚
â”‚   â€¢ Synchronous designs easier to test                             â”‚
â”‚   â€¢ Async feedback loops hard to control                           â”‚
â”‚   â€¢ Use synchronous resets                                         â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 9.1.4 DFT Design Rules

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    DFT DESIGN GUIDELINES                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   RULE 1: Provide test access to all clocks                        â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                        â”‚
â”‚                                                                      â”‚
â”‚   PLL/Clock Gen â”€â”€â–ºâ”‚MUXâ”œâ”€â”€â–º Clock distribution                     â”‚
â”‚                     â”‚                                               â”‚
â”‚   Test clock â”€â”€â”€â”€â”€â”€â–ºâ”‚                                               â”‚
â”‚                                                                      â”‚
â”‚   Allows: Controlled clock during test                             â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   RULE 2: Avoid gated clocks in scan mode                          â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                           â”‚
â”‚                                                                      â”‚
â”‚   Func_clk â”€â”€â”€â”€â”€â”€â–ºâ”‚ANDâ”œâ”€â”€â–º to FFs     â† Problematic in scan        â”‚
â”‚                    â”‚                                                â”‚
â”‚   Enable â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                                                â”‚
â”‚                                                                      â”‚
â”‚   Fix:                                                              â”‚
â”‚   Func_clk â”€â”€â”€â”€â”€â”€â–ºâ”‚ANDâ”œâ”€â”€â”                                         â”‚
â”‚                    â”‚     â”‚                                          â”‚
â”‚   Enable â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤     â”‚                                          â”‚
â”‚                          â”œâ”€â”€â–ºâ”‚MUXâ”œâ”€â”€â–º to FFs                       â”‚
â”‚                          â”‚    â”‚                                     â”‚
â”‚   Scan_clk â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚                                    â”‚
â”‚                               â”‚                                     â”‚
â”‚   Scan_mode â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                    â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   RULE 3: Avoid combinational feedback loops                       â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                        â”‚
â”‚                                                                      â”‚
â”‚   Bad:      A â”€â”€â–ºâ”‚ANDâ”œâ”€â”€â”€â”¬â”€â”€â–º B                                    â”‚
â”‚                   â”‚      â”‚                                          â”‚
â”‚                   â””â”€â”€â”€â”€â”€â”€â”˜   â† Causes oscillation                  â”‚
â”‚                                                                      â”‚
â”‚   Good: Insert flip-flop to break loop                             â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   RULE 4: Tri-state buses must be controllable                     â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                      â”‚
â”‚                                                                      â”‚
â”‚   During test:                                                      â”‚
â”‚   â€¢ Enable only one driver                                         â”‚
â”‚   â€¢ OR use bus keeper/pull resistor                               â”‚
â”‚   â€¢ Add test mode to disable tri-states                           â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   RULE 5: Reset must be controllable                               â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                â”‚
â”‚                                                                      â”‚
â”‚   RST_pad â”€â”€â–ºâ”‚MUXâ”œâ”€â”€â–º Reset network                                â”‚
â”‚               â”‚                                                     â”‚
â”‚   Test_RST â”€â”€â–ºâ”‚                                                    â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   RULE 6: Embedded memories need BIST                              â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                              â”‚
â”‚   â€¢ Cannot scan internal memory cells                              â”‚
â”‚   â€¢ Use memory BIST for RAM/ROM testing                           â”‚
â”‚   â€¢ Provide direct access for debug                                â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 9.1.5 DFT Trade-offs

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    COST OF DFT                                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   DFT OVERHEAD:                                                     â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Parameter        â”‚ Typical Overhead   â”‚ Notes                â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Area             â”‚ 5-15%             â”‚ Scan FFs, BIST logic â”‚  â”‚
â”‚   â”‚ Performance      â”‚ 1-5%              â”‚ Mux delay in scan FF â”‚  â”‚
â”‚   â”‚ Power            â”‚ 5-20%             â”‚ Scan chain switching â”‚  â”‚
â”‚   â”‚ Routing          â”‚ 5-10%             â”‚ Scan chain wires     â”‚  â”‚
â”‚   â”‚ Design time      â”‚ +10-20%           â”‚ DFT insertion, debug â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Standard FF vs Scan FF:                                           â”‚
â”‚                                                                      â”‚
â”‚   Standard FF:                 Scan FF:                             â”‚
â”‚                                                                      â”‚
â”‚   D â”€â”€â”€â–ºâ”‚D  Qâ”œâ”€â”€â–º Q           D â”€â”€â”€â–ºâ”‚MUXâ”œâ”€â”€â”€â–ºâ”‚D  Qâ”œâ”€â”€â–º Q           â”‚
â”‚         â”‚    â”‚                       â”‚       â”‚    â”‚                 â”‚
â”‚   CLK â”€â”€â–ºâ”‚   â”‚                SI â”€â”€â”€â”€â–ºâ”‚       â”‚    â”‚                â”‚
â”‚                               SE â”€â”€â”€â”€â”€â–ºâ”‚      â”‚    â”‚                â”‚
â”‚                               CLK â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚   â”‚                â”‚
â”‚                                                                      â”‚
â”‚   Area: 1Ã—                    Area: ~1.2Ã—                          â”‚
â”‚   Delay: t_CQ                 Delay: t_mux + t_CQ                  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   RETURN ON INVESTMENT:                                             â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                             â”‚
â”‚                                                                      â”‚
â”‚   Without DFT:                                                      â”‚
â”‚   â€¢ Low test coverage (~60-80%)                                    â”‚
â”‚   â€¢ High defect escape rate                                        â”‚
â”‚   â€¢ Field failures expensive                                       â”‚
â”‚   â€¢ Difficult debug                                                â”‚
â”‚                                                                      â”‚
â”‚   With DFT:                                                         â”‚
â”‚   â€¢ High test coverage (>99%)                                      â”‚
â”‚   â€¢ Low defect escape rate                                         â”‚
â”‚   â€¢ Reduced test time                                              â”‚
â”‚   â€¢ Easy debug with scan                                           â”‚
â”‚                                                                      â”‚
â”‚   ROI: DFT typically pays for itself 10Ã— in reduced test costs    â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Concept | Definition | Goal |
|---------|------------|------|
| Controllability | Ease of setting node to 0/1 | Lower CC = better |
| Observability | Ease of observing node at output | Lower CO = better |
| Test point | Extra logic for test access | Improve testability |
| Partitioning | Break large blocks | Reduce complexity |
| Reset | Global initialization | Known start state |

---

## â“ Quick Revision Questions

1. **Define controllability and observability. How do they affect testability?**

2. **Why is exhaustive testing impractical for modern VLSI circuits?**

3. **What is a control point and how does it improve testability?**

4. **Why should gated clocks be avoided in scan mode?**

5. **What is the typical area overhead of scan insertion?**

6. **Why must tri-state buses be specially handled during test?**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Unit 9 Home](README.md) | [Unit 9 Home](README.md) | [Scan Design â†’](02-scan-design.md) |
