<?xml version="1.0" encoding="ISO-8859-1"?>

<node> 
   <node id="fpga1">
      <node id="regfile"  address="0x00000000" byte_size="8192">   
         <node id="date_code"             address="0x0"  mask="0xFFFFFFFF"  permission="r"  rst="no"          description="Compile date"/>
         <node id="jesd_ctrl"             address="0x4"                                                       description="JESD control">
            <node id="debug_en"                          mask="0x000000001" permission="rw" rst="0"           description="Enable test pattern"/>
            <node id="ext_trig_en"                       mask="0x000000002" permission="rw" rst="0"           description="Enable external trigger, not used"/>
            <node id="bit_per_sample"                    mask="0x0000000F0" permission="rw" rst="no"          description="Bit per sample"/> </node>
         <node id="reset"                 address="0x8"                                     rst="0x00000000">
            <node id="jesd_master_rstn"                  mask="0x00000001"  permission="rw"                  />
            <node id="global_rst"                        mask="0x00000002"  permission="rw"                  /> </node>
         <node id="jesd_channel_disable"  address="0xC"  mask="0x0000FFFF"  permission="rw"                   description="Disable unused channel download"/>
         <node id="debug"                 address="0x10" mask="0xFFFFFFFF"  permission="rw"                   description="Debug register"/>
         <node id="block2048b"            address="0x1000" mask="0xFFFFFFFF"  permission="rw"   size="512"    description="For testing"/>
      </node>
      <node id="jesd" address="0x10000" description="See Xilinx UG" byte_size="256">   
      </node>
   </node>

   <node id="fpga2">
      <node id="regfile"  address="0x00000000" byte_size="8192">   
         <node id="date_code"             address="0x0"  mask="0xFFFFFFFF"  permission="r"  rst="no"          description="Compile date"/>
         <node id="jesd_ctrl"             address="0x4"                                                       description="JESD control">
            <node id="debug_en"                          mask="0x000000001" permission="rw" rst="0"           description="Enable test pattern"/>
            <node id="ext_trig_en"                       mask="0x000000002" permission="rw" rst="0"           description="Enable external trigger, not used"/>
            <node id="bit_per_sample"                    mask="0x0000000F0" permission="rw" rst="no"          description="Bit per sample"/> </node>
         <node id="reset"                 address="0x8"                                     rst="0x00000000">
            <node id="jesd_master_rstn"                  mask="0x00000001"  permission="rw"                  />
            <node id="global_rst"                        mask="0x00000002"  permission="rw"                  /> </node>
         <node id="jesd_channel_disable"  address="0xC"  mask="0x0000FFFF"  permission="rw"                   description="Disable unused channel download"/>
         <node id="debug"                 address="0x10" mask="0xFFFFFFFF"  permission="rw"                   description="Debug register"/>
         <node id="block2048b"            address="0x1000" mask="0xFFFFFFFF"  permission="rw"   size="512"    description="For testing"/>
      </node>
      <node id="jesd" address="0x10000" description="See Xilinx UG" byte_size="256">   
      </node>
   </node>

   <node id="fpga3">
      <node id="regfile"  address="0x00000000" byte_size="8192">   
         <node id="date_code"             address="0x0"  mask="0xFFFFFFFF"  permission="r"  rst="no"          description="Compile date"/>
         <node id="jesd_ctrl"             address="0x4"                                                       description="JESD control">
            <node id="debug_en"                          mask="0x000000001" permission="rw" rst="0"           description="Enable test pattern"/>
            <node id="ext_trig_en"                       mask="0x000000002" permission="rw" rst="0"           description="Enable external trigger, not used"/>
            <node id="bit_per_sample"                    mask="0x0000000F0" permission="rw" rst="no"          description="Bit per sample"/> </node>
         <node id="reset"                 address="0x8"                                     rst="0x00000000">
            <node id="jesd_master_rstn"                  mask="0x00000001"  permission="rw"                  />
            <node id="global_rst"                        mask="0x00000002"  permission="rw"                  /> </node>
         <node id="jesd_channel_disable"  address="0xC"  mask="0x0000FFFF"  permission="rw"                   description="Disable unused channel download"/>
         <node id="debug"                 address="0x10" mask="0xFFFFFFFF"  permission="rw"                   description="Debug register"/>
         <node id="block2048b"            address="0x1000" mask="0xFFFFFFFF"  permission="rw"   size="512"    description="For testing"/>
      </node>
      <node id="jesd" address="0x10000" description="See Xilinx UG" byte_size="256">   
      </node>
   </node>

   <node id="fpga4">
      <node id="regfile"  address="0x00000000" byte_size="8192">   
         <node id="date_code"             address="0x0"  mask="0xFFFFFFFF"  permission="r"  rst="no"          description="Compile date"/>
         <node id="jesd_ctrl"             address="0x4"                                                       description="JESD control">
            <node id="debug_en"                          mask="0x000000001" permission="rw" rst="0"           description="Enable test pattern"/>
            <node id="ext_trig_en"                       mask="0x000000002" permission="rw" rst="0"           description="Enable external trigger, not used"/>
            <node id="bit_per_sample"                    mask="0x0000000F0" permission="rw" rst="no"          description="Bit per sample"/> </node>
         <node id="reset"                 address="0x8"                                     rst="0x00000000">
            <node id="jesd_master_rstn"                  mask="0x00000001"  permission="rw"                  />
            <node id="global_rst"                        mask="0x00000002"  permission="rw"                  /> </node>
         <node id="jesd_channel_disable"  address="0xC"  mask="0x0000FFFF"  permission="rw"                   description="Disable unused channel download"/>
         <node id="debug"                 address="0x10" mask="0xFFFFFFFF"  permission="rw"                   description="Debug register"/>
         <node id="block2048b"            address="0x1000" mask="0xFFFFFFFF"  permission="rw"   size="512"    description="For testing"/>
      </node>
      <node id="jesd" address="0x10000" description="See Xilinx UG" byte_size="256">   
      </node>
   </node>

   <node id="fpga5">
      <node id="regfile"  address="0x00000000" byte_size="8192">   
         <node id="date_code"             address="0x0"  mask="0xFFFFFFFF"  permission="r"  rst="no"          description="Compile date"/>
         <node id="jesd_ctrl"             address="0x4"                                                       description="JESD control">
            <node id="debug_en"                          mask="0x000000001" permission="rw" rst="0"           description="Enable test pattern"/>
            <node id="ext_trig_en"                       mask="0x000000002" permission="rw" rst="0"           description="Enable external trigger, not used"/>
            <node id="bit_per_sample"                    mask="0x0000000F0" permission="rw" rst="no"          description="Bit per sample"/> </node>
         <node id="reset"                 address="0x8"                                     rst="0x00000000">
            <node id="jesd_master_rstn"                  mask="0x00000001"  permission="rw"                  />
            <node id="global_rst"                        mask="0x00000002"  permission="rw"                  /> </node>
         <node id="jesd_channel_disable"  address="0xC"  mask="0x0000FFFF"  permission="rw"                   description="Disable unused channel download"/>
         <node id="debug"                 address="0x10" mask="0xFFFFFFFF"  permission="rw"                   description="Debug register"/>
         <node id="block2048b"            address="0x1000" mask="0xFFFFFFFF"  permission="rw"   size="512"    description="For testing"/>
      </node>
      <node id="jesd" address="0x10000" description="See Xilinx UG" byte_size="256">   
      </node>
   </node>

   <node id="fpga6">
      <node id="regfile"  address="0x00000000" byte_size="8192">   
         <node id="date_code"             address="0x0"  mask="0xFFFFFFFF"  permission="r"  rst="no"          description="Compile date"/>
         <node id="jesd_ctrl"             address="0x4"                                                       description="JESD control">
            <node id="debug_en"                          mask="0x000000001" permission="rw" rst="0"           description="Enable test pattern"/>
            <node id="ext_trig_en"                       mask="0x000000002" permission="rw" rst="0"           description="Enable external trigger, not used"/>
            <node id="bit_per_sample"                    mask="0x0000000F0" permission="rw" rst="no"          description="Bit per sample"/> </node>
         <node id="reset"                 address="0x8"                                     rst="0x00000000">
            <node id="jesd_master_rstn"                  mask="0x00000001"  permission="rw"                  />
            <node id="global_rst"                        mask="0x00000002"  permission="rw"                  /> </node>
         <node id="jesd_channel_disable"  address="0xC"  mask="0x0000FFFF"  permission="rw"                   description="Disable unused channel download"/>
         <node id="debug"                 address="0x10" mask="0xFFFFFFFF"  permission="rw"                   description="Debug register"/>
         <node id="block2048b"            address="0x1000" mask="0xFFFFFFFF"  permission="rw"   size="512"    description="For testing"/>
      </node>
      <node id="jesd" address="0x10000" description="See Xilinx UG" byte_size="256">   
      </node>
   </node>

   <node id="fpga7">
      <node id="regfile"  address="0x00000000" byte_size="8192">   
         <node id="date_code"             address="0x0"  mask="0xFFFFFFFF"  permission="r"  rst="no"          description="Compile date"/>
         <node id="jesd_ctrl"             address="0x4"                                                       description="JESD control">
            <node id="debug_en"                          mask="0x000000001" permission="rw" rst="0"           description="Enable test pattern"/>
            <node id="ext_trig_en"                       mask="0x000000002" permission="rw" rst="0"           description="Enable external trigger, not used"/>
            <node id="bit_per_sample"                    mask="0x0000000F0" permission="rw" rst="no"          description="Bit per sample"/> </node>
         <node id="reset"                 address="0x8"                                     rst="0x00000000">
            <node id="jesd_master_rstn"                  mask="0x00000001"  permission="rw"                  />
            <node id="global_rst"                        mask="0x00000002"  permission="rw"                  /> </node>
         <node id="jesd_channel_disable"  address="0xC"  mask="0x0000FFFF"  permission="rw"                   description="Disable unused channel download"/>
         <node id="debug"                 address="0x10" mask="0xFFFFFFFF"  permission="rw"                   description="Debug register"/>
         <node id="block2048b"            address="0x1000" mask="0xFFFFFFFF"  permission="rw"   size="512"    description="For testing"/>
      </node>
      <node id="jesd" address="0x10000" description="See Xilinx UG" byte_size="256">   
      </node>
   </node>

   <node id="fpga8">
      <node id="regfile"  address="0x00000000" byte_size="8192">   
         <node id="date_code"             address="0x0"  mask="0xFFFFFFFF"  permission="r"  rst="no"          description="Compile date"/>
         <node id="jesd_ctrl"             address="0x4"                                                       description="JESD control">
            <node id="debug_en"                          mask="0x000000001" permission="rw" rst="0"           description="Enable test pattern"/>
            <node id="ext_trig_en"                       mask="0x000000002" permission="rw" rst="0"           description="Enable external trigger, not used"/>
            <node id="bit_per_sample"                    mask="0x0000000F0" permission="rw" rst="no"          description="Bit per sample"/> </node>
         <node id="reset"                 address="0x8"                                     rst="0x00000000">
            <node id="jesd_master_rstn"                  mask="0x00000001"  permission="rw"                  />
            <node id="global_rst"                        mask="0x00000002"  permission="rw"                  /> </node>
         <node id="jesd_channel_disable"  address="0xC"  mask="0x0000FFFF"  permission="rw"                   description="Disable unused channel download"/>
         <node id="debug"                 address="0x10" mask="0xFFFFFFFF"  permission="rw"                   description="Debug register"/>
         <node id="block2048b"            address="0x1000" mask="0xFFFFFFFF"  permission="rw"   size="512"    description="For testing"/>
      </node>
      <node id="jesd" address="0x10000" description="See Xilinx UG" byte_size="256">   
      </node>
   </node>


</node>
