// Seed: 1445303769
module module_0 (
    input wire id_0,
    output uwire id_1,
    input wor id_2,
    output wor void id_3,
    id_19,
    input tri0 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    output wire id_8,
    input wire id_9,
    input supply1 id_10,
    input tri1 id_11,
    output tri1 id_12,
    output wor id_13,
    output wor id_14,
    output uwire id_15,
    input tri0 id_16,
    input tri id_17
);
  assign id_3 = id_5;
  id_20(
      -1
  );
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    output logic id_2,
    input supply1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.type_5 = 0;
  always do id_2 <= ~1; while ("");
endmodule
