#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 29 14:31:36 2022
# Process ID: 9928
# Current directory: C:/Users/SANJU/Desktop/smart_light
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9220 C:\Users\SANJU\Desktop\smart_light\smart_light.xpr
# Log file: C:/Users/SANJU/Desktop/smart_light/vivado.log
# Journal file: C:/Users/SANJU/Desktop/smart_light\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SANJU/Desktop/smart_light/smart_light.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx1/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 781.305 ; gain = 105.520
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248685779
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1473.188 ; gain = 665.094
set_property PROGRAM.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
refresh_hw_device: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1481.879 ; gain = 5.285
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: smart_light_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1604.824 ; gain = 117.707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'smart_light_module' [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/smart_light_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/clk_div.v:3]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/clk_div.v:3]
INFO: [Synth 8-6157] synthesizing module 'spi_module' [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/spi_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'spi_module' (2#1) [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/spi_module.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/smart_light_module.v:20]
INFO: [Synth 8-6157] synthesizing module 'vio_1' [C:/Users/SANJU/Desktop/smart_light/.Xil/Vivado-9928-DESKTOP-VJS2AA7/realtime/vio_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_1' (3#1) [C:/Users/SANJU/Desktop/smart_light/.Xil/Vivado-9928-DESKTOP-VJS2AA7/realtime/vio_1_stub.v:6]
WARNING: [Synth 8-567] referenced signal 'switch' should be on the sensitivity list [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/smart_light_module.v:29]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'spi2'. This will prevent further optimization [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/smart_light_module.v:19]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio3'. This will prevent further optimization [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/smart_light_module.v:20]
INFO: [Synth 8-6155] done synthesizing module 'smart_light_module' (4#1) [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/smart_light_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1643.918 ; gain = 156.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1643.918 ; gain = 156.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1643.918 ; gain = 156.801
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/ip/vio_1/vio_1.dcp' for cell 'vio3'
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/ip/vio_1/vio_1.xdc] for cell 'vio3'
Finished Parsing XDC File [c:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/ip/vio_1/vio_1.xdc] for cell 'vio3'
Parsing XDC File [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/constrs_1/new/smart_light.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/constrs_1/new/smart_light.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/constrs_1/new/smart_light.xdc:9]
Finished Parsing XDC File [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/constrs_1/new/smart_light.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/constrs_1/new/smart_light.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/smart_light_module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2014.191 ; gain = 527.074
17 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2014.191 ; gain = 527.156
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2021.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'smart_light_module' [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/smart_light_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/clk_div.v:3]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/clk_div.v:3]
INFO: [Synth 8-6157] synthesizing module 'spi_module' [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/spi_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'spi_module' (2#1) [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/spi_module.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/smart_light_module.v:20]
INFO: [Synth 8-6157] synthesizing module 'vio_1' [C:/Users/SANJU/Desktop/smart_light/.Xil/Vivado-9928-DESKTOP-VJS2AA7/realtime/vio_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_1' (3#1) [C:/Users/SANJU/Desktop/smart_light/.Xil/Vivado-9928-DESKTOP-VJS2AA7/realtime/vio_1_stub.v:6]
WARNING: [Synth 8-567] referenced signal 'switch' should be on the sensitivity list [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/smart_light_module.v:29]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'spi2'. This will prevent further optimization [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/smart_light_module.v:19]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio3'. This will prevent further optimization [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/smart_light_module.v:20]
INFO: [Synth 8-6155] done synthesizing module 'smart_light_module' (4#1) [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/smart_light_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2055.344 ; gain = 34.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2055.344 ; gain = 34.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2055.344 ; gain = 34.215
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/ip/vio_1/vio_1.dcp' for cell 'vio3'
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
INFO: [Project 1-570] Preparing netlist for logic optimization
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/ip/vio_1/vio_1.xdc] for cell 'vio3'
Finished Parsing XDC File [c:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/ip/vio_1/vio_1.xdc] for cell 'vio3'
Parsing XDC File [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/constrs_1/new/smart_light.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/constrs_1/new/smart_light.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/constrs_1/new/smart_light.xdc:9]
Finished Parsing XDC File [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/constrs_1/new/smart_light.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/constrs_1/new/smart_light.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/smart_light_module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2076.230 ; gain = 55.102
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248685779
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248685779
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 29 14:49:13 2022] Launched synth_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1/runme.log
[Fri Apr 29 14:49:13 2022] Launched impl_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 29 14:58:32 2022] Launched synth_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1/runme.log
[Fri Apr 29 14:58:32 2022] Launched impl_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 29 15:05:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1/runme.log
[Fri Apr 29 15:05:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248685779
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248685779
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 29 15:10:41 2022] Launched synth_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1/runme.log
[Fri Apr 29 15:10:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248685779
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248685779
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248685779
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248685779
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1

ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248685779
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 29 15:25:34 2022] Launched synth_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1/runme.log
[Fri Apr 29 15:25:34 2022] Launched impl_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248685779
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
export_ip_user_files -of_objects  [get_files C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -reset -force -quiet
remove_files  -fileset vio_0 C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/ip/vio_0/vio_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SANJU/Desktop/smart_light/smart_light.runs/vio_0_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/ip/vio_0/vio_0.xci' from fileset 'vio_0' to fileset 'sources_1'.
close [ open C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/creation1_0.v w ]
add_files C:/Users/SANJU/Desktop/smart_light/smart_light.srcs/sources_1/new/creation1_0.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 29 15:47:50 2022] Launched synth_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1/runme.log
[Fri Apr 29 15:47:50 2022] Launched impl_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 29 15:51:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1/runme.log
[Fri Apr 29 15:51:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 29 15:52:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1/runme.log
[Fri Apr 29 15:52:26 2022] Launched impl_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248685779
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248685779
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248685779
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248685779
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 29 16:13:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1/runme.log
[Fri Apr 29 16:13:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/runme.log
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248685779
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248685779
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 29 16:16:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/synth_1/runme.log
[Fri Apr 29 16:16:37 2022] Launched impl_1...
Run output will be captured here: C:/Users/SANJU/Desktop/smart_light/smart_light.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 29 17:19:12 2022...
