<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BAI_531_DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HEXTOBCD_8BIT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="HEXTOBCD_8BIT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="HEXTOBCD_8BIT.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dem_np_8bit_ss_ud_4ts_xvn_ht7d_3btn_2sw.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dem_np_8bit_ss_ud_4ts_xvn_ht7d_3btn_2sw.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dem_np_8bit_ss_ud_4ts_xvn_ht7d_3btn_2sw.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1679710297" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1679710297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679712238" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8030825552606506863" xil_pn:start_ts="1679712238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679712238" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3079032512792871055" xil_pn:start_ts="1679712238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679710297" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1679710297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679712238" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7622227695100931407" xil_pn:start_ts="1679712238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679710297" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1679710297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679712238" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5352812808371886203" xil_pn:start_ts="1679712238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679713912" xil_pn:in_ck="7132713097430083256" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4643067232387458492" xil_pn:start_ts="1679713901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.lso"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.ngc"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.ngr"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.prj"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.stx"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.syr"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.xst"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_vhdl.prj"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_xst.xrpt"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2W.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1679712248" xil_pn:in_ck="26516141899588424" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5254922554641359226" xil_pn:start_ts="1679712248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679713917" xil_pn:in_ck="5044139323058385637" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-491980259404238476" xil_pn:start_ts="1679713912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.bld"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.ngd"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1679713921" xil_pn:in_ck="1259749624817555879" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5880003210255087717" xil_pn:start_ts="1679713917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.pcf"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_map.map"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_map.mrp"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_map.ncd"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_map.ngm"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_map.xrpt"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_summary.xml"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1679713941" xil_pn:in_ck="-6154625546225805031" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1679713921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.ncd"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.pad"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.par"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.ptwx"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.unroutes"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.xpi"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_pad.csv"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_pad.txt"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1679713950" xil_pn:in_ck="2216969574317618967" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1679713943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dem_np_8bit_ss_ud_4ts_xvn_ht7d_3btn_2sw.bgn"/>
      <outfile xil_pn:name="dem_np_8bit_ss_ud_4ts_xvn_ht7d_3btn_2sw.bit"/>
      <outfile xil_pn:name="dem_np_8bit_ss_ud_4ts_xvn_ht7d_3btn_2sw.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1679713951" xil_pn:in_ck="1023446365629232879" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1679713950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679713941" xil_pn:in_ck="2737099802449190303" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1679713938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.twr"/>
      <outfile xil_pn:name="DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
