{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556192706604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556192706614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 19:45:05 2019 " "Processing started: Thu Apr 25 19:45:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556192706614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556192706614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNT10 -c CNT10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNT10 -c CNT10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556192706614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556192707533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556192707533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt10_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt10_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT10_tb " "Found entity 1: CNT10_tb" {  } { { "CNT10_tb.v" "" { Text "D:/EDAdemo/CNT10/CNT10_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556192723042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556192723042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt10.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt10.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT10 " "Found entity 1: CNT10" {  } { { "CNT10.v" "" { Text "D:/EDAdemo/CNT10/CNT10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556192723042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556192723042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CNT10 " "Elaborating entity \"CNT10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556192723092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CNT10.v(19) " "Verilog HDL assignment warning at CNT10.v(19): truncated value with size 32 to match size of target (8)" {  } { { "CNT10.v" "" { Text "D:/EDAdemo/CNT10/CNT10.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556192723092 "|CNT10"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q1\[0\] Q1\[0\]~_emulated Q1\[0\]~1 " "Register \"Q1\[0\]\" is converted into an equivalent circuit using register \"Q1\[0\]~_emulated\" and latch \"Q1\[0\]~1\"" {  } { { "CNT10.v" "" { Text "D:/EDAdemo/CNT10/CNT10.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556192723592 "|CNT10|Q1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q1\[7\] Q1\[7\]~_emulated Q1\[7\]~6 " "Register \"Q1\[7\]\" is converted into an equivalent circuit using register \"Q1\[7\]~_emulated\" and latch \"Q1\[7\]~6\"" {  } { { "CNT10.v" "" { Text "D:/EDAdemo/CNT10/CNT10.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556192723592 "|CNT10|Q1[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q1\[6\] Q1\[6\]~_emulated Q1\[6\]~11 " "Register \"Q1\[6\]\" is converted into an equivalent circuit using register \"Q1\[6\]~_emulated\" and latch \"Q1\[6\]~11\"" {  } { { "CNT10.v" "" { Text "D:/EDAdemo/CNT10/CNT10.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556192723592 "|CNT10|Q1[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q1\[5\] Q1\[5\]~_emulated Q1\[5\]~16 " "Register \"Q1\[5\]\" is converted into an equivalent circuit using register \"Q1\[5\]~_emulated\" and latch \"Q1\[5\]~16\"" {  } { { "CNT10.v" "" { Text "D:/EDAdemo/CNT10/CNT10.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556192723592 "|CNT10|Q1[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q1\[4\] Q1\[4\]~_emulated Q1\[4\]~21 " "Register \"Q1\[4\]\" is converted into an equivalent circuit using register \"Q1\[4\]~_emulated\" and latch \"Q1\[4\]~21\"" {  } { { "CNT10.v" "" { Text "D:/EDAdemo/CNT10/CNT10.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556192723592 "|CNT10|Q1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q1\[3\] Q1\[3\]~_emulated Q1\[3\]~26 " "Register \"Q1\[3\]\" is converted into an equivalent circuit using register \"Q1\[3\]~_emulated\" and latch \"Q1\[3\]~26\"" {  } { { "CNT10.v" "" { Text "D:/EDAdemo/CNT10/CNT10.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556192723592 "|CNT10|Q1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q1\[2\] Q1\[2\]~_emulated Q1\[2\]~31 " "Register \"Q1\[2\]\" is converted into an equivalent circuit using register \"Q1\[2\]~_emulated\" and latch \"Q1\[2\]~31\"" {  } { { "CNT10.v" "" { Text "D:/EDAdemo/CNT10/CNT10.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556192723592 "|CNT10|Q1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q1\[1\] Q1\[1\]~_emulated Q1\[1\]~36 " "Register \"Q1\[1\]\" is converted into an equivalent circuit using register \"Q1\[1\]~_emulated\" and latch \"Q1\[1\]~36\"" {  } { { "CNT10.v" "" { Text "D:/EDAdemo/CNT10/CNT10.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556192723592 "|CNT10|Q1[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1556192723592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556192723682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556192724082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556192724082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556192724122 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556192724122 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556192724122 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556192724122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556192724142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 19:45:24 2019 " "Processing ended: Thu Apr 25 19:45:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556192724142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556192724142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556192724142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556192724142 ""}
