$date
  Tue Mar 22 19:20:24 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module and_gate_tb $end
$var reg 1 ! signal_a $end
$var reg 1 " signal_b $end
$var reg 1 # signal_c $end
$var reg 1 $ signal_f $end
$scope module comp $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 1 ( f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
#10000000
1#
#20000000
1"
0#
1&
1'
#30000000
1#
#40000000
1!
0"
0#
1%
0&
0'
#50000000
1#
#60000000
1"
0#
1$
1&
1'
1(
#70000000
