/**
  ******************************************************************************
  * @file    driver_AIC_reg.h
  * @author  dmib@@ETS
  * @brief   This file contains TLV320AIC3254 audio codec register definition
  ******************************************************************************
  */
#ifndef __DRIVER_AIC_REG__
#define __DRIVER_AIC_REG__

#define TLV320AIC3254_REG_PAGE_SELECT		0x00

////TLV320AIC3254 page0///////////////////////////
#define TLV320AIC3254_REG_RESET				0x01
#define TLV320AIC3254_REG_CLK_SRC_MUX		0x04
#define TLV320AIC3254_REG_PLL_P_R			0x05
#define TLV320AIC3254_REG_PLL_J				0x06
#define TLV320AIC3254_REG_PLL_D_MSB			0x07
#define TLV320AIC3254_REG_PLL_D_LSB			0x08
#define TLV320AIC3254_REG_NDAC				0x0B
#define TLV320AIC3254_REG_MDAC				0x0C
#define TLV320AIC3254_REG_DOSR_MSB			0x0D
#define TLV320AIC3254_REG_DOSR_LSB			0x0E

#define TLV320AIC3254_REG_DSPD_IDAC_MSB		0x0F
#define TLV320AIC3254_REG_DSPD_IDAC_LSB		0x10
#define TLV320AIC3254_REG_DSPD_IDAC_INTERP	0x11

#define TLV320AIC3254_REG_NADC				0x12
#define TLV320AIC3254_REG_MADC				0x13
#define TLV320AIC3254_REG_AOSR				0x14

#define TLV320AIC3254_REG_DSPA_IADC_MSB		0x15
#define TLV320AIC3254_REG_DSPA_IADC_LSB		0x16
#define TLV320AIC3254_REG_DSPA_IADC_DECIM	0x17

#define TLV320AIC3254_REG_CDIV_CLKIN_MUX	0x19
#define TLV320AIC3254_REG_CLKOUTM_DIV		0x1A

#define TLV320AIC3254_REG_AUDIOINTERFACE1	0x1B
#define TLV320AIC3254_REG_AUDIOINTERFACE2	0x1C
#define TLV320AIC3254_REG_AUDIOINTERFACE3	0x1D

#define TLV320AIC3254_REG_BCLKIN_DIV		0x1E

#define TLV320AIC3254_REG_AUDIOINTERFACE4	0x1F
#define TLV320AIC3254_REG_AUDIOINTERFACE5	0x20
#define TLV320AIC3254_REG_AUDIOINTERFACE6	0x21

#define TLV320AIC3254_REG_I2CINTERFACE1		0x22

#define TLV320AIC3254_REG_ADCFLAGS			0x24
#define TLV320AIC3254_REG_DACFLAGS1			0x25
#define TLV320AIC3254_REG_DACFLAGS2			0x26
#define TLV320AIC3254_REG_STICKYFLAGS1		0x2A
#define TLV320AIC3254_REG_INTFLAGS1			0x2B
#define TLV320AIC3254_REG_STICKYFLAGS2		0x2C
#define TLV320AIC3254_REG_STICKYFLAGS3		0x2D
#define TLV320AIC3254_REG_INTFLAGS2			0x2E
#define TLV320AIC3254_REG_INTFLAGS3			0x2F

#define TLV320AIC3254_REG_INT1_CR			0x30
#define TLV320AIC3254_REG_INT2_CR			0x31

#define TLV320AIC3254_REG_GPIO_MFP5_CR		0x34
#define TLV320AIC3254_REG_DOUT_MFP2_CR		0x35
#define TLV320AIC3254_REG_DIN_MFP1_CR		0x36
#define TLV320AIC3254_REG_MISO_MFP4_CR		0x37
#define TLV320AIC3254_REG_SCLK_MFP3_CR		0x38

#define TLV320AIC3254_REG_DAC_DSP_CR		0x3C
#define TLV320AIC3254_REG_ADC_DSP_CR		0x3D
#define TLV320AIC3254_REG_ADDSP_CFG			0x3E

#define TLV320AIC3254_REG_DAC_SETUP1		0x3F
#define TLV320AIC3254_REG_DAC_SETUP2		0x40
#define TLV320AIC3254_REG_LDAC_DVOL_CR		0x41
#define TLV320AIC3254_REG_RDAC_DVOL_CR		0x42
#define TLV320AIC3254_REG_HDET_CFG			0x43

#define TLV320AIC3254_REG_DRC_CR1			0x44
#define TLV320AIC3254_REG_DRC_CR2			0x45
#define TLV320AIC3254_REG_DRC_CR3			0x46

#define TLV320AIC3254_REG_BEEP_GEN_CR1		0x47
#define TLV320AIC3254_REG_BEEP_GEN_CR2		0x48
#define TLV320AIC3254_REG_BEEP_LEN_1		0x49
#define TLV320AIC3254_REG_BEEP_LEN_2		0x4A
#define TLV320AIC3254_REG_BEEP_LEN_3		0x4B
#define TLV320AIC3254_REG_BEEP_SIN_MSB		0x4C
#define TLV320AIC3254_REG_BEEP_SIN_LSB		0x4D
#define TLV320AIC3254_REG_BEEP_COS_MSB		0x4E
#define TLV320AIC3254_REG_BEEP_COS_LSB		0x4F

#define TLV320AIC3254_REG_ADC_SETUP			0x51
#define TLV320AIC3254_REG_ADC_FGAIN			0x52
#define TLV320AIC3254_REG_LADC_VOL_CR		0x53
#define TLV320AIC3254_REG_RADC_VOL_CR		0x54
#define TLV320AIC3254_REG_ADC_PHASE			0x55

#define TLV320AIC3254_REG_LADC_AGC_CR1		0x56
#define TLV320AIC3254_REG_LADC_AGC_CR2		0x57
#define TLV320AIC3254_REG_LADC_AGC_CR3		0x58
#define TLV320AIC3254_REG_LADC_AGC_CR4		0x59
#define TLV320AIC3254_REG_LADC_AGC_CR5		0x5A
#define TLV320AIC3254_REG_LADC_AGC_CR6		0x5B
#define TLV320AIC3254_REG_LADC_AGC_CR7		0x5C
#define TLV320AIC3254_REG_LADC_AGC_CR8		0x5D

#define TLV320AIC3254_REG_RADC_AGC_CR1		0x5E
#define TLV320AIC3254_REG_RADC_AGC_CR2		0x4F
#define TLV320AIC3254_REG_RADC_AGC_CR3		0x60
#define TLV320AIC3254_REG_RADC_AGC_CR4		0x61
#define TLV320AIC3254_REG_RADC_AGC_CR5		0x62
#define TLV320AIC3254_REG_RADC_AGC_CR6		0x63
#define TLV320AIC3254_REG_RADC_AGC_CR7		0x64
#define TLV320AIC3254_REG_RADC_AGC_CR8		0x65

#define TLV320AIC3254_REG_DC_MSR_CR1		0x66
#define TLV320AIC3254_REG_DC_MSR_CR2		0x67
#define TLV320AIC3254_REG_LDC_MSR_OUT1		0x68
#define TLV320AIC3254_REG_LDC_MSR_OUT2		0x69
#define TLV320AIC3254_REG_LDC_MSR_OUT3		0x6A
#define TLV320AIC3254_REG_RDC_MSR_OUT1		0x6B
#define TLV320AIC3254_REG_RDC_MSR_OUT2		0x6C
#define TLV320AIC3254_REG_RDC_MSR_OUT3		0x6D

////TLV320AIC3254 page1///////////////////////////

#define TLV320AIC3254_REG_PWR_CFG			0x01
#define TLV320AIC3254_REG_LDO_CR			0x02
#define TLV320AIC3254_REG_PLAYBACK_CFG1		0x03
#define TLV320AIC3254_REG_PLAYBACK_CFG2		0x04
#define TLV320AIC3254_REG_OUTDRV_PWR_CR		0x09
#define TLV320AIC3254_REG_CM_CR				0x0A
#define TLV320AIC3254_REG_OCP_CFG			0x0B
#define TLV320AIC3254_REG_HPL_SEL			0x0C
#define TLV320AIC3254_REG_HPR_SEL			0x0D
#define TLV320AIC3254_REG_LOL_SEL			0x0E
#define TLV320AIC3254_REG_LOR_SEL			0x0F
#define TLV320AIC3254_REG_HPL_GAIN			0x10
#define TLV320AIC3254_REG_HPR_GAIN			0x11
#define TLV320AIC3254_REG_LOL_GAIN			0x12
#define TLV320AIC3254_REG_LOR_GAIN			0x13
#define TLV320AIC3254_REG_HPHONE_STARTUP_CR	0x14
#define TLV320AIC3254_REG_IN1L_HPL_VOL		0x16
#define TLV320AIC3254_REG_IN1R_HPR_VOL		0x17
#define TLV320AIC3254_REG_MIXERAMP_LVOL		0x18
#define TLV320AIC3254_REG_MIXERAMP_RVOL		0x19

#define TLV320AIC3254_REG_MICBIAS_CFG		0x33

#define TLV320AIC3254_REG_LMICPGA_PMUX		0x34
#define TLV320AIC3254_REG_LMICPGA_NMUX		0x36
#define TLV320AIC3254_REG_RMICPGA_PMUX		0x37
#define TLV320AIC3254_REG_RMICPGA_NMUX		0x39
#define TLV320AIC3254_REG_FINPUT_CFG		0x3A
#define TLV320AIC3254_REG_LMICPGA_VOL		0x3B
#define TLV320AIC3254_REG_RMICPGA_VOL		0x3C
#define TLV320AIC3254_REG_ADC_PTUNE_CFG		0x3D
#define TLV320AIC3254_REG_ADC_AVOL_FLAGS	0x3E
#define TLV320AIC3254_REG_DAC_AGAIN_FLAGS	0x3F

#define TLV320AIC3254_REG_AINPUT_CHARGE_CFG	0x47
#define TLV320AIC3254_REG_REF_PWRUP_CFG		0x7B

////TLV320AIC3254 page8///////////////////////////
#define TLV320AIC3254_REG_ADC_ADFILTER_CFG	0x01
#define TLV320AIC3254_ADC_COEFF_A_0_29		0x08	// 0x08-0x7F
////TLV320AIC3254 page9-16////////////////////////
#define TLV320AIC3254_ADC_COEFF_A_30_255	0x08	// 0x08-0x7F
// ....
////TLV320AIC3254 page26-34////////////////////////
#define TLV320AIC3254_ADC_COEFF_B_0_255		0x08	// 0x08-0x7F
// ....
////TLV320AIC3254 page44///////////////////////////
#define TLV320AIC3254_REG_DAC_ADFILTER_CFG	0x01
#define TLV320AIC3254_DAC_COEFF_A_0_29		0x08	// 0x08-0x7F
////TLV320AIC3254 page45-52////////////////////////
#define TLV320AIC3254_DAC_COEFF_A_30_255	0x08	// 0x08-0x7F
// ....
////TLV320AIC3254 page62-70////////////////////////
#define TLV320AIC3254_DAC_COEFF_B_0_255		0x08	// 0x08-0x7F
// ....
////TLV320AIC3254 page80-114////////////////////////
#define TLV320AIC3254_DSPA_INSTR			0x08	// 0x08-0x7F
////TLV320AIC3254 page152-186////////////////////////
#define TLV320AIC3254_DSPD_INSTR			0x08	// 0x08-0x7F

#endif
