// Seed: 2036244641
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_0 (
    id_1,
    module_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(negedge 1) begin : LABEL_0
    id_12 = 1'b0;
    $display(1);
    id_10 <= id_7;
  end
  module_0 modCall_1 (
      id_11,
      id_1
  );
  wire id_13;
  logic [7:0] id_14;
  id_15(
      .id_0(1), .id_1(1), .id_2(id_9), .id_3(1), .id_4(id_4[1])
  );
  wire id_16 = id_14[1], id_17;
endmodule
