
---------- Begin Simulation Statistics ----------
final_tick                               168958255000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189972                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703828                       # Number of bytes of host memory used
host_op_rate                                   189972                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1521.29                       # Real time elapsed on the host
host_tick_rate                              111062154                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   289002946                       # Number of instructions simulated
sim_ops                                     289003306                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168958                       # Number of seconds simulated
sim_ticks                                168958255000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            41.477074                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                   3555                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                8571                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect             3876                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted            14099                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                65                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           4232                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            4167                       # Number of indirect misses.
system.cpu0.branchPred.lookups                  20401                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2099                       # Number of mispredicted indirect branches.
system.cpu0.bt.discartedCfgs                     2038                       # Number of discated configuration
system.cpu0.bt.endResource                          0                       # Number of configurations ended by lack of resource
system.cpu0.bt.endSpeculation                    1406                       # Number of configurations ended due to reach the speculation limit
system.cpu0.bt.endUnknownInst                     572                       # Number of configurations ended due a unknown instruction
system.cpu0.bt.insts::samples                    1795                       # Number of instructions mapped in this configuration
system.cpu0.bt.insts::mean                  12.873538                       # Number of instructions mapped in this configuration
system.cpu0.bt.insts::stdev                  8.491267                       # Number of instructions mapped in this configuration
system.cpu0.bt.insts::underflows                    0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::0                             0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::1                             0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::2                             0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::3                             0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::4                           123      6.85%      6.85% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::5                           103      5.74%     12.59% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::6                           194     10.81%     23.40% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::7                           111      6.18%     29.58% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::8                           142      7.91%     37.49% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::9                            90      5.01%     42.51% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::10                           46      2.56%     45.07% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::11                          148      8.25%     53.31% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::12                           91      5.07%     58.38% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::13                          102      5.68%     64.07% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::14                           37      2.06%     66.13% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::15                           64      3.57%     69.69% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::16                           76      4.23%     73.93% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::17                          110      6.13%     80.06% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::18                           20      1.11%     81.17% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::19                           66      3.68%     84.85% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::20                           45      2.51%     87.35% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::21                           18      1.00%     88.36% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::22                           18      1.00%     89.36% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::23                           27      1.50%     90.86% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::24                           20      1.11%     91.98% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::25                           32      1.78%     93.76% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::26                           18      1.00%     94.76% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::27                            7      0.39%     95.15% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::28                           28      1.56%     96.71% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::29                            3      0.17%     96.88% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::30                            1      0.06%     96.94% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::31                           16      0.89%     97.83% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::32                            2      0.11%     97.94% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::overflows                    37      2.06%    100.00% # Number of instructions mapped in this configuration
system.cpu0.bt.insts::min_value                     4                       # Number of instructions mapped in this configuration
system.cpu0.bt.insts::max_value                    76                       # Number of instructions mapped in this configuration
system.cpu0.bt.insts::total                      1795                       # Number of instructions mapped in this configuration
system.cpu0.bt.ipc::samples                      1795                       # IPC for generated configurations
system.cpu0.bt.ipc::mean                     2.056179                       # IPC for generated configurations
system.cpu0.bt.ipc::stdev                    0.610188                       # IPC for generated configurations
system.cpu0.bt.ipc::underflows                      0      0.00%      0.00% # IPC for generated configurations
system.cpu0.bt.ipc::0                               0      0.00%      0.00% # IPC for generated configurations
system.cpu0.bt.ipc::1                             777     43.29%     43.29% # IPC for generated configurations
system.cpu0.bt.ipc::2                             814     45.35%     88.64% # IPC for generated configurations
system.cpu0.bt.ipc::3                             181     10.08%     98.72% # IPC for generated configurations
system.cpu0.bt.ipc::4                              23      1.28%    100.00% # IPC for generated configurations
system.cpu0.bt.ipc::5                               0      0.00%    100.00% # IPC for generated configurations
system.cpu0.bt.ipc::6                               0      0.00%    100.00% # IPC for generated configurations
system.cpu0.bt.ipc::7                               0      0.00%    100.00% # IPC for generated configurations
system.cpu0.bt.ipc::8                               0      0.00%    100.00% # IPC for generated configurations
system.cpu0.bt.ipc::9                               0      0.00%    100.00% # IPC for generated configurations
system.cpu0.bt.ipc::10                              0      0.00%    100.00% # IPC for generated configurations
system.cpu0.bt.ipc::11                              0      0.00%    100.00% # IPC for generated configurations
system.cpu0.bt.ipc::12                              0      0.00%    100.00% # IPC for generated configurations
system.cpu0.bt.ipc::13                              0      0.00%    100.00% # IPC for generated configurations
system.cpu0.bt.ipc::14                              0      0.00%    100.00% # IPC for generated configurations
system.cpu0.bt.ipc::15                              0      0.00%    100.00% # IPC for generated configurations
system.cpu0.bt.ipc::16                              0      0.00%    100.00% # IPC for generated configurations
system.cpu0.bt.ipc::overflows                       0      0.00%    100.00% # IPC for generated configurations
system.cpu0.bt.ipc::min_value                       1                       # IPC for generated configurations
system.cpu0.bt.ipc::max_value                       4                       # IPC for generated configurations
system.cpu0.bt.ipc::total                        1795                       # IPC for generated configurations
system.cpu0.commit.amos                           273                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts             3516                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                     12240                       # Number of branches committed
system.cpu0.commit.bw_lim_events                 3895                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           1170                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          11118                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts               62426                       # Number of instructions committed
system.cpu0.commit.committedOps                 62708                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples       140493                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.446343                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.899558                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       102409     72.89%     72.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        24425     17.39%     90.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         6589      4.69%     94.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         3175      2.26%     97.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         3895      2.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       140493                       # Number of insts commited each cycle
system.cpu0.commit.controlFlowGraph.numBasicBlocks            0                       # Number of different basic blocks executed
system.cpu0.commit.controlFlowGraph.profile::samples            0                       # Basic block distribution
system.cpu0.commit.controlFlowGraph.totalBasicBlocks            0                       # Number of total basic blocks executed
system.cpu0.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls                3001                       # Number of function calls committed.
system.cpu0.commit.int_insts                    61650                       # Number of committed integer instructions.
system.cpu0.commit.loads                        13749                       # Number of loads committed
system.cpu0.commit.membars                        510                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          510      0.81%      0.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           36090     57.55%     58.37% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult             39      0.06%     58.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              50      0.08%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          14022     22.36%     80.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         11985     19.11%     99.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%     99.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           12      0.02%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            62708                       # Class of committed instruction
system.cpu0.commit.refs                         26019                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                      62426                       # Number of Instructions Simulated
system.cpu0.committedOps                        62708                       # Number of Ops (including micro ops) Simulated
system.cpu0.config_cache.cfgErased                 97                       # Number of configuration Erased due miss speculation
system.cpu0.config_cache.cfgReplacement          1568                       # Number of configuration replaced
system.cpu0.config_cache.cfgsLoaded              4401                       # Number of configurations loaded in the fetch stage
system.cpu0.config_cache.cfgsWritten             1793                       # Number of configuration written in the cache
system.cpu0.config_cache.hit                    46601                       # Number of hits
system.cpu0.config_cache.hitRatio            0.336929                       # The ratio of hit to the total acesses to the configuration cache
system.cpu0.config_cache.misses                 91710                       # Number of misses
system.cpu0.cpi                              2.965111                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.965111                       # CPI: Total CPI of All Threads
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data       112500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total       112500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data       108000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total       108000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          220                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          220                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       450000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       450000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.017857                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.017857                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            1                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       324000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       324000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013393                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013393                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.ReadReq_accesses::.cpu0.data        14885                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        14885                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 97806.451613                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97806.451613                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 102265.895954                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102265.895954                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_hits::.cpu0.data        13211                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          13211                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    163728000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    163728000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.112462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.112462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_misses::.cpu0.data         1674                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1674                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1328                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1328                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     35384000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     35384000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.023245                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.023245                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data          346                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          212                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          212                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         8000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         8000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         6000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         6000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          209                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data        24000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.014151                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.014151                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.014151                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.014151                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          273                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          273                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data         8000                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total         8000                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data         6000                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total         6000                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          270                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            270                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data        24000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total        24000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.010989                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.010989                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_misses::.cpu0.data            3                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total            3                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data        18000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total        18000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.010989                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.010989                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data            3                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total            3                       # number of SwapReq MSHR misses
system.cpu0.dcache.WriteReq_accesses::.cpu0.data        11785                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        11785                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 100619.976342                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 100619.976342                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 112970.149254                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 112970.149254                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data         9122                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          9122                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    267950997                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    267950997                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.225965                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.225965                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_misses::.cpu0.data         2663                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2663                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         2127                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2127                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     60552000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     60552000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.045482                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.045482                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          536                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          536                       # number of WriteReq MSHR misses
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    74.888889                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_mshrs         2022                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.demand_accesses::.cpu0.data        26670                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        26670                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 99534.008992                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99534.008992                       # average overall miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 108770.975057                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108770.975057                       # average overall mshr miss latency
system.cpu0.dcache.demand_hits::.cpu0.data        22333                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           22333                       # number of demand (read+write) hits
system.cpu0.dcache.demand_miss_latency::.cpu0.data    431678997                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    431678997                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.162617                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.162617                       # miss rate for demand accesses
system.cpu0.dcache.demand_misses::.cpu0.data         4337                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4337                       # number of demand (read+write) misses
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         3455                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3455                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data     95936000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     95936000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.033071                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.033071                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_misses::.cpu0.data          882                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          882                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_accesses::.cpu0.data        26670                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        26670                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 99534.008992                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99534.008992                       # average overall miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 108770.975057                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108770.975057                       # average overall mshr miss latency
system.cpu0.dcache.overall_hits::.cpu0.data        22333                       # number of overall hits
system.cpu0.dcache.overall_hits::total          22333                       # number of overall hits
system.cpu0.dcache.overall_miss_latency::.cpu0.data    431678997                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    431678997                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.162617                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.162617                       # miss rate for overall accesses
system.cpu0.dcache.overall_misses::.cpu0.data         4337                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4337                       # number of overall misses
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         3455                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3455                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     95936000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     95936000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.033071                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.033071                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data          882                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          882                       # number of overall MSHR misses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.replacements                   189                       # number of replacements
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          652                       # Occupied blocks per task id
system.cpu0.dcache.tags.avg_refs            27.066742                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.data_accesses           55642                       # Number of data accesses
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   664.247466                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.648679                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.648679                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          672                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.sampled_refs              884                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.tag_accesses            55642                       # Number of tag accesses
system.cpu0.dcache.tags.tagsinuse          664.247466                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              23927                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           345000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.writebacks::.writebacks          141                       # number of writebacks
system.cpu0.dcache.writebacks::total              141                       # number of writebacks
system.cpu0.decode.BlockedCycles                37741                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                  462                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved                3838                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                 85668                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                   47233                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                    54886                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                  3692                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                  298                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                  947                       # Number of cycles decode is unblocking
system.cpu0.dreamsCommit.IcacheMiss               285                       # Number of Icache Miss happens in the processor, which enables a higher speed up in the architecture.
system.cpu0.dreamsCommit.cacheMisses              345                       # Number of dcache misses running in the dreams architecure
system.cpu0.dreamsCommit.cfgsExecuted            2442                       # Number of configuration executed and counted for perfomance gains
system.cpu0.dreamsCommit.changeContext           2262                       # Number of times the context must be changed
system.cpu0.dreamsCommit.changeContextRatio     0.926290                       # The ratio of change of context on Dreams architecture
system.cpu0.dreamsCommit.commitedOpClass::IntMult            5                       # Class of commit commited instruction on Dreams
system.cpu0.dreamsCommit.commitedOpClass::IntAlu        14158                       # Class of commit commited instruction on Dreams
system.cpu0.dreamsCommit.commitedOpClass::Branch         5858                       # Class of commit commited instruction on Dreams
system.cpu0.dreamsCommit.commitedOpClass::Load         8280                       # Class of commit commited instruction on Dreams
system.cpu0.dreamsCommit.commitedOpClass::Store         6885                       # Class of commit commited instruction on Dreams
system.cpu0.dreamsCommit.executedSuccessfully         2257                       # Number of times of configurations were executedwithout miss speculation
system.cpu0.dreamsCommit.instructionExec        35186                       # Number of instructions executed in the Dreams
system.cpu0.dreamsCommit.ipc::samples            2442                       # IPC for executed configurations
system.cpu0.dreamsCommit.ipc::mean           2.076889                       # IPC for executed configurations
system.cpu0.dreamsCommit.ipc::stdev          0.555683                       # IPC for executed configurations
system.cpu0.dreamsCommit.ipc::underflows            0      0.00%      0.00% # IPC for executed configurations
system.cpu0.dreamsCommit.ipc::0                     0      0.00%      0.00% # IPC for executed configurations
system.cpu0.dreamsCommit.ipc::1                  1048     42.92%     42.92% # IPC for executed configurations
system.cpu0.dreamsCommit.ipc::2                  1122     45.95%     88.86% # IPC for executed configurations
system.cpu0.dreamsCommit.ipc::3                   266     10.89%     99.75% # IPC for executed configurations
system.cpu0.dreamsCommit.ipc::4                     6      0.25%    100.00% # IPC for executed configurations
system.cpu0.dreamsCommit.ipc::overflows             0      0.00%    100.00% # IPC for executed configurations
system.cpu0.dreamsCommit.ipc::min_value             1                       # IPC for executed configurations
system.cpu0.dreamsCommit.ipc::max_value             4                       # IPC for executed configurations
system.cpu0.dreamsCommit.ipc::total              2442                       # IPC for executed configurations
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::samples         2442                       # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::mean 38462.517609                       # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::stdev 1899301.890775                       # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::underflows            0      0.00%      0.00% # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::0-3            0      0.00%      0.00% # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::4-7            0      0.00%      0.00% # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::8-11          171      7.00%      7.00% # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::12-15          500     20.48%     27.48% # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::16-19          404     16.54%     44.02% # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::20-23          289     11.83%     55.86% # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::24-27          236      9.66%     65.52% # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::28-31          232      9.50%     75.02% # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::32           24      0.98%     76.00% # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::overflows          586     24.00%    100.00% # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::min_value            8                       # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::max_value     93857063                       # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.mcpat.cyclesProcessor::total         2442                       # Number of cycles to execute in SS processor
system.cpu0.dreamsCommit.missSpeculation          185                       # Number of times of miss speculations occur in configurations
system.cpu0.dreamsCommit.missSpeculationRatio     0.075758                       # The ratio of miss speculation on Dreams architecture
system.cpu0.dreamsCommit.missSpeculationTotal          520                       # Number of total of missSpeculation. Do not consider cache miss and slower configurations.
system.cpu0.dreamsCommit.missSpeculationTotalRatio     0.155549                       # The ratio of total miss speculation regardless cache miss and slower configurations
system.cpu0.dreamsCommit.numBranchesCfg::samples         2442                       # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::mean     1.871417                       # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::stdev     0.345644                       # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::underflows            0      0.00%      0.00% # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::0            9      0.37%      0.37% # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::1          296     12.12%     12.49% # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::2         2137     87.51%    100.00% # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::3            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::4            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::5            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::6            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::7            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::8            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::9            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::10            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::overflows            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::min_value            0                       # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::max_value            2                       # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.numBranchesCfg::total         2442                       # Number of Branches in the commited configurations
system.cpu0.dreamsCommit.pe_utilization_overall::samples        13575                       # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::mean     1.204125                       # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::stdev     1.165582                       # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::underflows            0      0.00%      0.00% # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::0         5134     37.82%     37.82% # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::1         3520     25.93%     63.75% # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::2         1937     14.27%     78.02% # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::3         2984     21.98%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::4            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::5            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::6            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::7            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::8            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::9            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::10            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::overflows            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::min_value            0                       # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::max_value            3                       # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.pe_utilization_overall::total        13575                       # Number of Pes used considering the time when the CGRA is running
system.cpu0.dreamsCommit.reexec                   180                       # Number of configuration executed one behind another
system.cpu0.dreamsCommit.reexecRatio         0.073710                       # The ratio of reexecution on Dreams architecture
system.cpu0.dreamsCommit.savedCycles::samples         2442                       # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::mean 38446.191237                       # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::stdev 1899301.654388                       # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::underflows            0      0.00%      0.00% # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::0-9         1462     59.87%     59.87% # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::10-19          572     23.42%     83.29% # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::20-29          137      5.61%     88.90% # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::30-39          127      5.20%     94.10% # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::40-49           72      2.95%     97.05% # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::50-59           17      0.70%     97.75% # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::60-69           36      1.47%     99.22% # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::70-79            9      0.37%     99.59% # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::80-89            0      0.00%     99.59% # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::90-99            0      0.00%     99.59% # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::100            2      0.08%     99.67% # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::overflows            8      0.33%    100.00% # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::min_value            0                       # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::max_value     93857035                       # Number of saved cycles by dreams
system.cpu0.dreamsCommit.savedCycles::total         2442                       # Number of saved cycles by dreams
system.cpu0.dreamsCommit.slower                   556                       # Number of times where the execution on dreams was slower than execution on processor
system.cpu0.dreamsCommit.totalCfg                3343                       # Number total configurations regardless cache miss or slower configuration
system.cpu0.dreamsCommit.totalSavedCycles     93884775                       # Number total of saved cycles by dreams
system.cpu0.dreamsCommitmcpat.cyclesToRunInstructionOnSS     93925468                       # Cycles need to run the instructions mapped on dreams in SS.
system.cpu0.dreamsCommitmcpat.totalCyclesOnDreams        13575                       # system.cpu0.dreamsCommitTotal of cycles running on dreams
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                      20401                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                    25579                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                        91817                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 1259                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                         98336                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                   8104                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.110216                       # Number of branch fetches per cycle
system.cpu0.fetch.fetchCfg.fetchReadCgf          4401                       # Number of configurations read in the fetch stage
system.cpu0.fetch.fetchCfg.missSpeculation         2257                       # Number of miss speculation
system.cpu0.fetch.icacheStallCycles             48630                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches              3620                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.531259                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples            144499                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.683050                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.921458                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   76704     53.08%     53.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   47993     33.21%     86.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   12395      8.58%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    3711      2.57%     97.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    3696      2.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               4                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              144499                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetchfetchCfg.endSuccessfully         2144                       # Number of times the configuration ended with no missSpeculation
system.cpu0.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       0                       # number of floating regfile writes
system.cpu0.icache.ReadReq_accesses::.cpu0.inst        25579                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        25579                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64534.948097                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64534.948097                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63036.209553                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63036.209553                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_hits::.cpu0.inst        24134                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          24134                       # number of ReadReq hits
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     93253000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     93253000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.056492                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.056492                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_misses::.cpu0.inst         1445                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1445                       # number of ReadReq misses
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          147                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     81821000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     81821000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.050745                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.050745                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         1298                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1298                       # number of ReadReq MSHR misses
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_mshrs           87                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.demand_accesses::.cpu0.inst        25579                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        25579                       # number of demand (read+write) accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64534.948097                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64534.948097                       # average overall miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63036.209553                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63036.209553                       # average overall mshr miss latency
system.cpu0.icache.demand_hits::.cpu0.inst        24134                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           24134                       # number of demand (read+write) hits
system.cpu0.icache.demand_miss_latency::.cpu0.inst     93253000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     93253000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.056492                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.056492                       # miss rate for demand accesses
system.cpu0.icache.demand_misses::.cpu0.inst         1445                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1445                       # number of demand (read+write) misses
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          147                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     81821000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     81821000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.050745                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.050745                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         1298                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1298                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_accesses::.cpu0.inst        25579                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        25579                       # number of overall (read+write) accesses
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64534.948097                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64534.948097                       # average overall miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63036.209553                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63036.209553                       # average overall mshr miss latency
system.cpu0.icache.overall_hits::.cpu0.inst        24134                       # number of overall hits
system.cpu0.icache.overall_hits::total          24134                       # number of overall hits
system.cpu0.icache.overall_miss_latency::.cpu0.inst     93253000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     93253000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.056492                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.056492                       # miss rate for overall accesses
system.cpu0.icache.overall_misses::.cpu0.inst         1445                       # number of overall misses
system.cpu0.icache.overall_misses::total         1445                       # number of overall misses
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          147                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     81821000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     81821000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.050745                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.050745                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         1298                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1298                       # number of overall MSHR misses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.replacements                  1051                       # number of replacements
system.cpu0.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu0.icache.tags.avg_refs            19.621914                       # Average number of references to valid blocks.
system.cpu0.icache.tags.data_accesses           52454                       # Number of data accesses
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   240.512890                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.939503                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.939503                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.sampled_refs             1296                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.tag_accesses            52454                       # Number of tag accesses
system.cpu0.icache.tags.tagsinuse          240.512890                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              25430                       # Total number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle           107000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.writebacks::.writebacks         1051                       # number of writebacks
system.cpu0.icache.writebacks::total             1051                       # number of writebacks
system.cpu0.idleCycles                          40601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                3870                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                   13712                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.376056                       # Inst execution rate
system.cpu0.iew.exec_refs                       27930                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                     12662                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                    509                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts                16013                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               790                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts             3383                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts               13184                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts              73827                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts                15268                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2507                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts                69608                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 9964                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                  3692                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                 9975                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads              53                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads         2264                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores          914                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         3822                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect            48                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                    21325                       # num instructions consuming a value
system.cpu0.iew.wb_count                        68287                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.865791                       # average fanout of values written-back
system.cpu0.iew.wb_producers                    18463                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.368920                       # insts written-back per cycle
system.cpu0.iew.wb_sent                         68638                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                   86296                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  43673                       # number of integer regfile writes
system.cpu0.ipc                              0.337256                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.337256                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              685      0.95%      0.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                42557     59.01%     59.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                  39      0.05%     60.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   75      0.10%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               16133     22.37%     82.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              12614     17.49%     99.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%     99.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            12      0.02%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 72115                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     12                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 24                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses                 71418                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads            288760                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses        68275                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes            84934                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                     72468                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                    72115                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               1359                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          11118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued               55                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           189                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined         4380                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples       144499                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.499069                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.806959                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              93172     64.48%     64.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              36942     25.57%     90.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               9776      6.77%     96.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               2815      1.95%     98.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               1794      1.24%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         144499                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.389600                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads             1251                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             295                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads               16013                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              13184                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    175                       # number of misc regfile reads
system.cpu0.numCycles                          185100                       # number of cpu cycles simulated
system.cpu0.numPwrStateTransitions                  4                       # Number of power state transitions
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     84386579500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13393219739.893127                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::5e+10-1e+11            2    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  74916143000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  93857016000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              2                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON      185096000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 168773159000                       # Cumulative time (in ticks) in various power states
system.cpu0.quiesceCycles                   168773157                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                  14867                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps                39450                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                  1328                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                   50094                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                  1237                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                  323                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups                98136                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                 81630                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands              52745                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                    52794                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                  9174                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                  3692                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                11130                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   13295                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups           98124                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         11922                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               511                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                     3098                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           504                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                      208188                       # The number of ROB reads
system.cpu0.rob.rob_writes                     151666                       # The number of ROB writes
system.cpu0.timesIdled                            942                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  175                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.704442                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4616877                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4774214                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           312802                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4853590                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                10                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         157178                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          157168                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5063374                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       156345                       # Number of mispredicted indirect branches.
system.cpu1.bt.discartedCfgs                  1358270                       # Number of discated configuration
system.cpu1.bt.endResource                          0                       # Number of configurations ended by lack of resource
system.cpu1.bt.endSpeculation                   52003                       # Number of configurations ended due to reach the speculation limit
system.cpu1.bt.endUnknownInst                      54                       # Number of configurations ended due a unknown instruction
system.cpu1.bt.insts::samples                   68196                       # Number of instructions mapped in this configuration
system.cpu1.bt.insts::mean                  20.512831                       # Number of instructions mapped in this configuration
system.cpu1.bt.insts::stdev                  5.373027                       # Number of instructions mapped in this configuration
system.cpu1.bt.insts::underflows                    0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::0                             0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::1                             0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::2                             0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::3                             0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::4                            14      0.02%      0.02% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::5                            13      0.02%      0.04% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::6                            15      0.02%      0.06% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::7                             4      0.01%      0.07% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::8                             8      0.01%      0.08% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::9                             7      0.01%      0.09% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::10                           15      0.02%      0.11% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::11                        16188     23.74%     23.85% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::12                           16      0.02%     23.87% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::13                            4      0.01%     23.88% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::14                            7      0.01%     23.89% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::15                            1      0.00%     23.89% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::16                            3      0.00%     23.89% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::17                            5      0.01%     23.90% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::18                            3      0.00%     23.91% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::19                            6      0.01%     23.91% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::20                            0      0.00%     23.91% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::21                            4      0.01%     23.92% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::22                            4      0.01%     23.93% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::23                        25930     38.02%     61.95% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::24                        25929     38.02%     99.97% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::25                            1      0.00%     99.97% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::26                            1      0.00%     99.97% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::27                            2      0.00%     99.98% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::28                            2      0.00%     99.98% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::29                            3      0.00%     99.98% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::30                            1      0.00%     99.99% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::31                            0      0.00%     99.99% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::32                            0      0.00%     99.99% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::overflows                    10      0.01%    100.00% # Number of instructions mapped in this configuration
system.cpu1.bt.insts::min_value                     4                       # Number of instructions mapped in this configuration
system.cpu1.bt.insts::max_value                    68                       # Number of instructions mapped in this configuration
system.cpu1.bt.insts::total                     68196                       # Number of instructions mapped in this configuration
system.cpu1.bt.ipc::samples                     68196                       # IPC for generated configurations
system.cpu1.bt.ipc::mean                     2.512448                       # IPC for generated configurations
system.cpu1.bt.ipc::stdev                    0.184809                       # IPC for generated configurations
system.cpu1.bt.ipc::underflows                      0      0.00%      0.00% # IPC for generated configurations
system.cpu1.bt.ipc::0                               0      0.00%      0.00% # IPC for generated configurations
system.cpu1.bt.ipc::1                              63      0.09%      0.09% # IPC for generated configurations
system.cpu1.bt.ipc::2                           68107     99.87%     99.96% # IPC for generated configurations
system.cpu1.bt.ipc::3                              23      0.03%    100.00% # IPC for generated configurations
system.cpu1.bt.ipc::4                               3      0.00%    100.00% # IPC for generated configurations
system.cpu1.bt.ipc::5                               0      0.00%    100.00% # IPC for generated configurations
system.cpu1.bt.ipc::6                               0      0.00%    100.00% # IPC for generated configurations
system.cpu1.bt.ipc::7                               0      0.00%    100.00% # IPC for generated configurations
system.cpu1.bt.ipc::8                               0      0.00%    100.00% # IPC for generated configurations
system.cpu1.bt.ipc::9                               0      0.00%    100.00% # IPC for generated configurations
system.cpu1.bt.ipc::10                              0      0.00%    100.00% # IPC for generated configurations
system.cpu1.bt.ipc::11                              0      0.00%    100.00% # IPC for generated configurations
system.cpu1.bt.ipc::12                              0      0.00%    100.00% # IPC for generated configurations
system.cpu1.bt.ipc::13                              0      0.00%    100.00% # IPC for generated configurations
system.cpu1.bt.ipc::14                              0      0.00%    100.00% # IPC for generated configurations
system.cpu1.bt.ipc::15                              0      0.00%    100.00% # IPC for generated configurations
system.cpu1.bt.ipc::16                              0      0.00%    100.00% # IPC for generated configurations
system.cpu1.bt.ipc::overflows                       0      0.00%    100.00% # IPC for generated configurations
system.cpu1.bt.ipc::min_value                1.090909                       # IPC for generated configurations
system.cpu1.bt.ipc::max_value                       4                       # IPC for generated configurations
system.cpu1.bt.ipc::total                       68196                       # IPC for generated configurations
system.cpu1.commit.amos                            10                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           312720                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4956792                       # Number of branches committed
system.cpu1.commit.bw_lim_events               493122                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts         472741                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            68881842                       # Number of instructions committed
system.cpu1.commit.committedOps              68881866                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     74604661                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.923292                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.920987                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     26421014     35.41%     35.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     35292647     47.31%     82.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5576903      7.48%     90.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6820975      9.14%     99.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       493122      0.66%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     74604661                       # Number of insts commited each cycle
system.cpu1.commit.controlFlowGraph.numBasicBlocks            0                       # Number of different basic blocks executed
system.cpu1.commit.controlFlowGraph.profile::samples            0                       # Basic block distribution
system.cpu1.commit.controlFlowGraph.totalBasicBlocks            0                       # Number of total basic blocks executed
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              208512                       # Number of function calls committed.
system.cpu1.commit.int_insts                 68777898                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10374723                       # Number of loads committed
system.cpu1.commit.membars                         31                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass           31      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55185515     80.12%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              11      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     80.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10374733     15.06%     95.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3321564      4.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68881866                       # Class of committed instruction
system.cpu1.commit.refs                      13696309                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   68881842                       # Number of Instructions Simulated
system.cpu1.committedOps                     68881866                       # Number of Ops (including micro ops) Simulated
system.cpu1.config_cache.cfgErased              68073                       # Number of configuration Erased due miss speculation
system.cpu1.config_cache.cfgReplacement             0                       # Number of configuration replaced
system.cpu1.config_cache.cfgsLoaded           2061029                       # Number of configurations loaded in the fetch stage
system.cpu1.config_cache.cfgsWritten            68195                       # Number of configuration written in the cache
system.cpu1.config_cache.hit                 65489302                       # Number of hits
system.cpu1.config_cache.hitRatio            0.824276                       # The ratio of hit to the total acesses to the configuration cache
system.cpu1.config_cache.misses              13961349                       # Number of misses
system.cpu1.cpi                              2.450425                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.450425                       # CPI: Total CPI of All Threads
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        43800                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        43800                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data           14                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       438000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       438000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.416667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.416667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           10                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           10                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10401429                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10401429                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 120580.413814                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120580.413814                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 120422.963502                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 120422.963502                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10349280                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10349280                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6288148000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6288148000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.005014                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005014                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_misses::.cpu1.data        52149                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        52149                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        26038                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        26038                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3144364000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3144364000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.002510                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002510                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        26111                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        26111                       # number of ReadReq MSHR misses
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         8000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         8000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         6000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         6000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           18                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data        24000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.142857                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.142857                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.142857                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.SwapReq_accesses::.cpu1.data           10                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total           10                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data         8000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total         8000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data         6000                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total         6000                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data            8                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total              8                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data        16000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total        16000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.200000                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.200000                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_misses::.cpu1.data            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data        12000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total        12000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.200000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3321555                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3321555                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 76342.189369                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76342.189369                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71918.367347                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71918.367347                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3321254                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3321254                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     22978999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     22978999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.000091                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000091                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_misses::.cpu1.data          301                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          301                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          203                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          203                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      7048000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      7048000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data           98                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           98                       # number of WriteReq MSHR misses
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    11.833333                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.demand_accesses::.cpu1.data     13722984                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13722984                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 120326.539542                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120326.539542                       # average overall miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 120241.596398                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 120241.596398                       # average overall mshr miss latency
system.cpu1.dcache.demand_hits::.cpu1.data     13670534                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13670534                       # number of demand (read+write) hits
system.cpu1.dcache.demand_miss_latency::.cpu1.data   6311126999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6311126999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.003822                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003822                       # miss rate for demand accesses
system.cpu1.dcache.demand_misses::.cpu1.data        52450                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         52450                       # number of demand (read+write) misses
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        26241                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        26241                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3151412000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3151412000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.001910                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001910                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        26209                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        26209                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_accesses::.cpu1.data     13722984                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13722984                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 120326.539542                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120326.539542                       # average overall miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 120241.596398                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 120241.596398                       # average overall mshr miss latency
system.cpu1.dcache.overall_hits::.cpu1.data     13670534                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13670534                       # number of overall hits
system.cpu1.dcache.overall_miss_latency::.cpu1.data   6311126999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6311126999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.003822                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003822                       # miss rate for overall accesses
system.cpu1.dcache.overall_misses::.cpu1.data        52450                       # number of overall misses
system.cpu1.dcache.overall_misses::total        52450                       # number of overall misses
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        26241                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        26241                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3151412000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3151412000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.001910                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001910                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        26209                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        26209                       # number of overall MSHR misses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.replacements                 25172                       # number of replacements
system.cpu1.dcache.tags.age_task_id_blocks_1024::4         1015                       # Occupied blocks per task id
system.cpu1.dcache.tags.avg_refs           522.738302                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.data_accesses        27472280                       # Number of data accesses
system.cpu1.dcache.tags.occ_blocks::.cpu1.data  1011.507075                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987800                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987800                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1015                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.991211                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.sampled_refs            26202                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.tag_accesses         27472280                       # Number of tag accesses
system.cpu1.dcache.tags.tagsinuse         1011.507075                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           13696789                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        168543000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.writebacks::.writebacks           80                       # number of writebacks
system.cpu1.dcache.writebacks::total               80                       # number of writebacks
system.cpu1.decode.BlockedCycles              2492688                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  120                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4616905                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              70241446                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19358219                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52598519                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                312735                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                   92                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               155460                       # Number of cycles decode is unblocking
system.cpu1.dreamsCommit.IcacheMiss                16                       # Number of Icache Miss happens in the processor, which enables a higher speed up in the architecture.
system.cpu1.dreamsCommit.cacheMisses           181664                       # Number of dcache misses running in the dreams architecure
system.cpu1.dreamsCommit.cfgsExecuted         1539405                       # Number of configuration executed and counted for perfomance gains
system.cpu1.dreamsCommit.changeContext        1399894                       # Number of times the context must be changed
system.cpu1.dreamsCommit.changeContextRatio     0.909373                       # The ratio of change of context on Dreams architecture
system.cpu1.dreamsCommit.commitedOpClass::IntMult            0                       # Class of commit commited instruction on Dreams
system.cpu1.dreamsCommit.commitedOpClass::IntAlu     48985437                       # Class of commit commited instruction on Dreams
system.cpu1.dreamsCommit.commitedOpClass::Branch      3451586                       # Class of commit commited instruction on Dreams
system.cpu1.dreamsCommit.commitedOpClass::Load     10322359                       # Class of commit commited instruction on Dreams
system.cpu1.dreamsCommit.commitedOpClass::Store      3267509                       # Class of commit commited instruction on Dreams
system.cpu1.dreamsCommit.executedSuccessfully      1461555                       # Number of times of configurations were executedwithout miss speculation
system.cpu1.dreamsCommit.instructionExec     66026891                       # Number of instructions executed in the Dreams
system.cpu1.dreamsCommit.ipc::samples         1539405                       # IPC for executed configurations
system.cpu1.dreamsCommit.ipc::mean           2.206911                       # IPC for executed configurations
system.cpu1.dreamsCommit.ipc::stdev          0.507165                       # IPC for executed configurations
system.cpu1.dreamsCommit.ipc::underflows            0      0.00%      0.00% # IPC for executed configurations
system.cpu1.dreamsCommit.ipc::0                     0      0.00%      0.00% # IPC for executed configurations
system.cpu1.dreamsCommit.ipc::1                597007     38.78%     38.78% # IPC for executed configurations
system.cpu1.dreamsCommit.ipc::2                932479     60.57%     99.36% # IPC for executed configurations
system.cpu1.dreamsCommit.ipc::3                  9883      0.64%    100.00% # IPC for executed configurations
system.cpu1.dreamsCommit.ipc::4                    36      0.00%    100.00% # IPC for executed configurations
system.cpu1.dreamsCommit.ipc::overflows             0      0.00%    100.00% # IPC for executed configurations
system.cpu1.dreamsCommit.ipc::min_value      1.200000                       # IPC for executed configurations
system.cpu1.dreamsCommit.ipc::max_value             4                       # IPC for executed configurations
system.cpu1.dreamsCommit.ipc::total           1539405                       # IPC for executed configurations
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::samples      1539405                       # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::mean    46.672820                       # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::stdev    20.019738                       # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::underflows            0      0.00%      0.00% # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::0-3            0      0.00%      0.00% # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::4-7            0      0.00%      0.00% # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::8-11        60121      3.91%      3.91% # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::12-15        36461      2.37%      6.27% # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::16-19       181546     11.79%     18.07% # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::20-23          147      0.01%     18.08% # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::24-27        42224      2.74%     20.82% # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::28-31        26003      1.69%     22.51% # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::32           76      0.00%     22.51% # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::overflows      1192827     77.49%    100.00% # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::min_value            9                       # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::max_value          634                       # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.mcpat.cyclesProcessor::total      1539405                       # Number of cycles to execute in SS processor
system.cpu1.dreamsCommit.missSpeculation        77850                       # Number of times of miss speculations occur in configurations
system.cpu1.dreamsCommit.missSpeculationRatio     0.050571                       # The ratio of miss speculation on Dreams architecture
system.cpu1.dreamsCommit.missSpeculationTotal       275645                       # Number of total of missSpeculation. Do not consider cache miss and slower configurations.
system.cpu1.dreamsCommit.missSpeculationTotalRatio     0.144012                       # The ratio of total miss speculation regardless cache miss and slower configurations
system.cpu1.dreamsCommit.numBranchesCfg::samples      1539405                       # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::mean     1.954452                       # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::stdev     0.208550                       # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::underflows            0      0.00%      0.00% # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::0           15      0.00%      0.00% # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::1        70087      4.55%      4.55% # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::2      1469303     95.45%    100.00% # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::3            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::4            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::5            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::6            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::7            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::8            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::9            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::10            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::overflows            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::min_value            0                       # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::max_value            2                       # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.numBranchesCfg::total      1539405                       # Number of Branches in the commited configurations
system.cpu1.dreamsCommit.pe_utilization_overall::samples     27018821                       # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::mean     1.857864                       # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::stdev     1.190411                       # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::underflows            0      0.00%      0.00% # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::0      4372220     16.18%     16.18% # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::1      8220326     30.42%     46.61% # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::2      1301865      4.82%     51.42% # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::3     13124410     48.58%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::4            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::5            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::6            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::7            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::8            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::9            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::10            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::overflows            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::min_value            0                       # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::max_value            3                       # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.pe_utilization_overall::total     27018821                       # Number of Pes used considering the time when the CGRA is running
system.cpu1.dreamsCommit.reexec                139511                       # Number of configuration executed one behind another
system.cpu1.dreamsCommit.reexecRatio         0.090627                       # The ratio of reexecution on Dreams architecture
system.cpu1.dreamsCommit.savedCycles::samples      1539405                       # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::mean    21.189776                       # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::stdev    14.085546                       # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::underflows            0      0.00%      0.00% # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::0-9       278256     18.08%     18.08% # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::10-19       612873     39.81%     57.89% # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::20-29          102      0.01%     57.89% # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::30-39       466657     30.31%     88.21% # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::40-49       181486     11.79%    100.00% # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::50-59           24      0.00%    100.00% # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::60-69            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::70-79            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::80-89            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::90-99            1      0.00%    100.00% # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::100            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::overflows            6      0.00%    100.00% # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::min_value            0                       # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::max_value          135                       # Number of saved cycles by dreams
system.cpu1.dreamsCommit.savedCycles::total      1539405                       # Number of saved cycles by dreams
system.cpu1.dreamsCommit.slower                192974                       # Number of times where the execution on dreams was slower than execution on processor
system.cpu1.dreamsCommit.totalCfg             1914043                       # Number total configurations regardless cache miss or slower configuration
system.cpu1.dreamsCommit.totalSavedCycles     32348935                       # Number total of saved cycles by dreams
system.cpu1.dreamsCommitmcpat.cyclesToRunInstructionOnSS     71848373                       # Cycles need to run the instructions mapped on dreams in SS.
system.cpu1.dreamsCommitmcpat.totalCyclesOnDreams     27018821                       # system.cpu1.dreamsCommitTotal of cycles running on dreams
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5063374                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15773469                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     58645405                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               104122                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      70789265                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles     93868046                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.SquashCycles                 625634                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.029998                       # Number of branch fetches per cycle
system.cpu1.fetch.fetchCfg.fetchReadCgf       2061029                       # Number of configurations read in the fetch stage
system.cpu1.fetch.fetchCfg.missSpeculation       662788                       # Number of miss speculation
system.cpu1.fetch.icacheStallCycles          15959381                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4616887                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.419393                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         168785667                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.419404                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.751109                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               115588501     68.48%     68.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                42583862     25.23%     93.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6124949      3.63%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1997861      1.18%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2490494      1.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               4                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           168785667                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetchfetchCfg.endSuccessfully      1398240                       # Number of times the configuration ended with no missSpeculation
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                       0                       # number of floating regfile writes
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15773469                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15773469                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 51831.413793                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51831.413793                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 51657.890351                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51657.890351                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15773208                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15773208                       # number of ReadReq hits
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     13527999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13527999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_misses::.cpu1.inst          261                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          261                       # number of ReadReq misses
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           33                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     11777999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     11777999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          228                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          228                       # number of ReadReq MSHR misses
system.cpu1.icache.avg_blocked_cycles::no_mshrs    37.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.demand_accesses::.cpu1.inst     15773469                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15773469                       # number of demand (read+write) accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 51831.413793                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51831.413793                       # average overall miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 51657.890351                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51657.890351                       # average overall mshr miss latency
system.cpu1.icache.demand_hits::.cpu1.inst     15773208                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15773208                       # number of demand (read+write) hits
system.cpu1.icache.demand_miss_latency::.cpu1.inst     13527999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13527999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000017                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu1.icache.demand_misses::.cpu1.inst          261                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           261                       # number of demand (read+write) misses
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           33                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     11777999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     11777999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          228                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          228                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_accesses::.cpu1.inst     15773469                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15773469                       # number of overall (read+write) accesses
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 51831.413793                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51831.413793                       # average overall miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 51657.890351                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51657.890351                       # average overall mshr miss latency
system.cpu1.icache.overall_hits::.cpu1.inst     15773208                       # number of overall hits
system.cpu1.icache.overall_hits::total       15773208                       # number of overall hits
system.cpu1.icache.overall_miss_latency::.cpu1.inst     13527999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13527999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000017                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu1.icache.overall_misses::.cpu1.inst          261                       # number of overall misses
system.cpu1.icache.overall_misses::total          261                       # number of overall misses
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           33                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     11777999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     11777999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          228                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          228                       # number of overall MSHR misses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.replacements                    62                       # number of replacements
system.cpu1.icache.tags.age_task_id_blocks_1024::4          166                       # Occupied blocks per task id
system.cpu1.icache.tags.avg_refs         69181.736842                       # Average number of references to valid blocks.
system.cpu1.icache.tags.data_accesses        31547166                       # Number of data accesses
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   152.923793                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.597359                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.597359                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          166                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.648438                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.sampled_refs              228                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.tag_accesses         31547166                       # Number of tag accesses
system.cpu1.icache.tags.tagsinuse          152.923793                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15773436                       # Total number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        168522000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.writebacks::.writebacks           62                       # number of writebacks
system.cpu1.icache.writebacks::total               62                       # number of writebacks
system.cpu1.idleCycles                           4095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              312824                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4957353                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.409190                       # Inst execution rate
system.cpu1.iew.exec_refs                    13723409                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3321896                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                    225                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10427744                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                67                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           338769                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             3322138                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           69354607                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10401513                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           286768                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             69067017                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                  131                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                312735                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                  131                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              43                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads        53021                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          552                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       157195                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        155629                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 23133733                       # num instructions consuming a value
system.cpu1.iew.wb_count                     69040564                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.974214                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 22537208                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.409033                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      69040607                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               100184805                       # number of integer regfile reads
system.cpu1.int_regfile_writes               60813820                       # number of integer regfile writes
system.cpu1.ipc                              0.408093                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.408093                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass               42      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             55603993     80.17%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                   0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   11      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10427702     15.04%     95.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3322025      4.79%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              69353785                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     12                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 24                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              69353731                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         307493233                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     69040552                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         69827340                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  69354505                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 69353785                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                102                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined         472741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued               20                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved            29                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined        54154                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    168785667                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.410899                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.683427                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          114166672     67.64%     67.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           43879150     26.00%     93.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7004483      4.15%     97.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3475779      2.06%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             259583      0.15%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      168785667                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.410889                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads               89                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              36                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10427744                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3322138                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     11                       # number of misc regfile reads
system.cpu1.numCycles                       168789762                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.pwrStateResidencyTicks::ON   168958255000                       # Cumulative time (in ticks) in various power states
system.cpu1.quiesceCycles                      168493                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                2283045                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             60655771                       # Number of HB maps that are committed
system.cpu1.rename.IdleCycles                19566732                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                    18                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                51925                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            101176833                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              69954478                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           61622270                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52519522                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                103626                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                312735                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               233256                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                  966499                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       101176821                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          2331                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                58                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   311091                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts            57                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   143466003                       # The number of ROB reads
system.cpu1.rob.rob_writes                  139022173                       # The number of ROB writes
system.cpu1.timesIdled                            149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.700668                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4339075                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4487120                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           294060                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4561691                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                18                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         147873                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          147855                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4759089                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       146986                       # Number of mispredicted indirect branches.
system.cpu2.bt.discartedCfgs                  1346090                       # Number of discated configuration
system.cpu2.bt.endResource                          0                       # Number of configurations ended by lack of resource
system.cpu2.bt.endSpeculation                   48890                       # Number of configurations ended due to reach the speculation limit
system.cpu2.bt.endUnknownInst                      55                       # Number of configurations ended due a unknown instruction
system.cpu2.bt.insts::samples                   48893                       # Number of instructions mapped in this configuration
system.cpu2.bt.insts::mean                  23.471029                       # Number of instructions mapped in this configuration
system.cpu2.bt.insts::stdev                  0.982859                       # Number of instructions mapped in this configuration
system.cpu2.bt.insts::underflows                    0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::0                             0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::1                             0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::2                             0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::3                             0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::4                            11      0.02%      0.02% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::5                            13      0.03%      0.05% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::6                            14      0.03%      0.08% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::7                             4      0.01%      0.09% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::8                             7      0.01%      0.10% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::9                            11      0.02%      0.12% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::10                            9      0.02%      0.14% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::11                           13      0.03%      0.17% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::12                           15      0.03%      0.20% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::13                            3      0.01%      0.20% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::14                           12      0.02%      0.23% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::15                            0      0.00%      0.23% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::16                            1      0.00%      0.23% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::17                            4      0.01%      0.24% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::18                            4      0.01%      0.25% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::19                            7      0.01%      0.26% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::20                            2      0.00%      0.27% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::21                            3      0.01%      0.27% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::22                            2      0.00%      0.28% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::23                        24369     49.84%     50.12% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::24                        24369     49.84%     99.96% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::25                            1      0.00%     99.96% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::26                            1      0.00%     99.96% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::27                            2      0.00%     99.97% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::28                            2      0.00%     99.97% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::29                            3      0.01%     99.98% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::30                            0      0.00%     99.98% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::31                            1      0.00%     99.98% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::32                            0      0.00%     99.98% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::overflows                    10      0.02%    100.00% # Number of instructions mapped in this configuration
system.cpu2.bt.insts::min_value                     4                       # Number of instructions mapped in this configuration
system.cpu2.bt.insts::max_value                    68                       # Number of instructions mapped in this configuration
system.cpu2.bt.insts::total                     48893                       # Number of instructions mapped in this configuration
system.cpu2.bt.ipc::samples                     48893                       # IPC for generated configurations
system.cpu2.bt.ipc::mean                     2.609683                       # IPC for generated configurations
system.cpu2.bt.ipc::stdev                    0.069539                       # IPC for generated configurations
system.cpu2.bt.ipc::underflows                      0      0.00%      0.00% # IPC for generated configurations
system.cpu2.bt.ipc::0                               0      0.00%      0.00% # IPC for generated configurations
system.cpu2.bt.ipc::1                              54      0.11%      0.11% # IPC for generated configurations
system.cpu2.bt.ipc::2                           48815     99.84%     99.95% # IPC for generated configurations
system.cpu2.bt.ipc::3                              21      0.04%     99.99% # IPC for generated configurations
system.cpu2.bt.ipc::4                               3      0.01%    100.00% # IPC for generated configurations
system.cpu2.bt.ipc::5                               0      0.00%    100.00% # IPC for generated configurations
system.cpu2.bt.ipc::6                               0      0.00%    100.00% # IPC for generated configurations
system.cpu2.bt.ipc::7                               0      0.00%    100.00% # IPC for generated configurations
system.cpu2.bt.ipc::8                               0      0.00%    100.00% # IPC for generated configurations
system.cpu2.bt.ipc::9                               0      0.00%    100.00% # IPC for generated configurations
system.cpu2.bt.ipc::10                              0      0.00%    100.00% # IPC for generated configurations
system.cpu2.bt.ipc::11                              0      0.00%    100.00% # IPC for generated configurations
system.cpu2.bt.ipc::12                              0      0.00%    100.00% # IPC for generated configurations
system.cpu2.bt.ipc::13                              0      0.00%    100.00% # IPC for generated configurations
system.cpu2.bt.ipc::14                              0      0.00%    100.00% # IPC for generated configurations
system.cpu2.bt.ipc::15                              0      0.00%    100.00% # IPC for generated configurations
system.cpu2.bt.ipc::16                              0      0.00%    100.00% # IPC for generated configurations
system.cpu2.bt.ipc::overflows                       0      0.00%    100.00% # IPC for generated configurations
system.cpu2.bt.ipc::min_value                1.142857                       # IPC for generated configurations
system.cpu2.bt.ipc::max_value                       4                       # IPC for generated configurations
system.cpu2.bt.ipc::total                       48893                       # IPC for generated configurations
system.cpu2.commit.amos                            12                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           293976                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4658668                       # Number of branches committed
system.cpu2.commit.bw_lim_events               463597                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls             78                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts         444710                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64735937                       # Number of instructions committed
system.cpu2.commit.committedOps              64735962                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     70400572                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.919537                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.921000                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     25117361     35.68%     35.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     33168006     47.11%     82.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5241256      7.44%     90.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      6410352      9.11%     99.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       463597      0.66%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     70400572                       # Number of insts commited each cycle
system.cpu2.commit.controlFlowGraph.numBasicBlocks            0                       # Number of different basic blocks executed
system.cpu2.commit.controlFlowGraph.profile::samples            0                       # Basic block distribution
system.cpu2.commit.controlFlowGraph.totalBasicBlocks            0                       # Number of total basic blocks executed
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              196037                       # Number of function calls committed.
system.cpu2.commit.int_insts                 64638232                       # Number of committed integer instructions.
system.cpu2.commit.loads                      9750327                       # Number of loads committed
system.cpu2.commit.membars                         32                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        51863785     80.12%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              11      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9750339     15.06%     95.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3121783      4.82%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         64735962                       # Class of committed instruction
system.cpu2.commit.refs                      12872134                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64735937                       # Number of Instructions Simulated
system.cpu2.committedOps                     64735962                       # Number of Ops (including micro ops) Simulated
system.cpu2.config_cache.cfgErased              48771                       # Number of configuration Erased due miss speculation
system.cpu2.config_cache.cfgReplacement             0                       # Number of configuration replaced
system.cpu2.config_cache.cfgsLoaded           1907555                       # Number of configurations loaded in the fetch stage
system.cpu2.config_cache.cfgsWritten            48892                       # Number of configuration written in the cache
system.cpu2.config_cache.hit                 62252819                       # Number of hits
system.cpu2.config_cache.hitRatio            0.833677                       # The ratio of hit to the total acesses to the configuration cache
system.cpu2.config_cache.misses              12419741                       # Number of misses
system.cpu2.cpi                              2.607304                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.607304                       # CPI: Total CPI of All Threads
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data        72700                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        72700                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           14                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       727000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       727000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.416667                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.416667                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           10                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           10                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      9775504                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9775504                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 132188.625013                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 132188.625013                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 132128.396269                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 132128.396269                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_hits::.cpu2.data      9726449                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9726449                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data   6484513000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6484513000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.005018                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005018                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_misses::.cpu2.data        49055                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        49055                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        24506                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        24506                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3243620000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3243620000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.002511                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002511                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        24549                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        24549                       # number of ReadReq MSHR misses
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           20                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu2.dcache.SwapReq_accesses::.cpu2.data           12                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total           12                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data         8000                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total         8000                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data         6000                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total         6000                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data            8                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total              8                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data        32000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total        32000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.333333                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.333333                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_misses::.cpu2.data            4                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total            4                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data        24000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total        24000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.333333                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data            4                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total            4                       # number of SwapReq MSHR misses
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3121775                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3121775                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 83199.297203                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83199.297203                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 81030.303030                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 81030.303030                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      3121489                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3121489                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     23794999                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     23794999                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.000092                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000092                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_misses::.cpu2.data          286                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          286                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          187                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          187                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data      8022000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      8022000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.000032                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data           99                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           99                       # number of WriteReq MSHR misses
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    30.666667                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.demand_accesses::.cpu2.data     12897279                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12897279                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 131904.663444                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 131904.663444                       # average overall miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 131923.158066                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 131923.158066                       # average overall mshr miss latency
system.cpu2.dcache.demand_hits::.cpu2.data     12847938                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        12847938                       # number of demand (read+write) hits
system.cpu2.dcache.demand_miss_latency::.cpu2.data   6508307999                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6508307999                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.003826                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003826                       # miss rate for demand accesses
system.cpu2.dcache.demand_misses::.cpu2.data        49341                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         49341                       # number of demand (read+write) misses
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        24693                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        24693                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   3251642000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3251642000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.001911                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001911                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        24648                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        24648                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_accesses::.cpu2.data     12897279                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12897279                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 131904.663444                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 131904.663444                       # average overall miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 131923.158066                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 131923.158066                       # average overall mshr miss latency
system.cpu2.dcache.overall_hits::.cpu2.data     12847938                       # number of overall hits
system.cpu2.dcache.overall_hits::total       12847938                       # number of overall hits
system.cpu2.dcache.overall_miss_latency::.cpu2.data   6508307999                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6508307999                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.003826                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003826                       # miss rate for overall accesses
system.cpu2.dcache.overall_misses::.cpu2.data        49341                       # number of overall misses
system.cpu2.dcache.overall_misses::total        49341                       # number of overall misses
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        24693                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        24693                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   3251642000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3251642000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.001911                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001911                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        24648                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        24648                       # number of overall MSHR misses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.replacements                 23595                       # number of replacements
system.cpu2.dcache.tags.age_task_id_blocks_1024::4         1014                       # Occupied blocks per task id
system.cpu2.dcache.tags.avg_refs           522.385967                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.data_accesses        25819312                       # Number of data accesses
system.cpu2.dcache.tags.occ_blocks::.cpu2.data  1010.235694                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.986558                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.986558                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1014                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.sampled_refs            24642                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.tag_accesses         25819312                       # Number of tag accesses
system.cpu2.dcache.tags.tagsinuse         1010.235694                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           12872635                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        170982000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.writebacks::.writebacks           65                       # number of writebacks
system.cpu2.dcache.writebacks::total               65                       # number of writebacks
system.cpu2.decode.BlockedCycles              2628607                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  122                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4339093                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              66014436                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                18193355                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 49432710                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                293994                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                   92                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               146148                       # Number of cycles decode is unblocking
system.cpu2.dreamsCommit.IcacheMiss                13                       # Number of Icache Miss happens in the processor, which enables a higher speed up in the architecture.
system.cpu2.dreamsCommit.cacheMisses           170751                       # Number of dcache misses running in the dreams architecure
system.cpu2.dreamsCommit.cfgsExecuted         1477847                       # Number of configuration executed and counted for perfomance gains
system.cpu2.dreamsCommit.changeContext        1307179                       # Number of times the context must be changed
system.cpu2.dreamsCommit.changeContextRatio     0.884516                       # The ratio of change of context on Dreams architecture
system.cpu2.dreamsCommit.commitedOpClass::IntMult            0                       # Class of commit commited instruction on Dreams
system.cpu2.dreamsCommit.commitedOpClass::IntAlu     46156102                       # Class of commit commited instruction on Dreams
system.cpu2.dreamsCommit.commitedOpClass::Branch      3233909                       # Class of commit commited instruction on Dreams
system.cpu2.dreamsCommit.commitedOpClass::Load      9701110                       # Class of commit commited instruction on Dreams
system.cpu2.dreamsCommit.commitedOpClass::Store      3053149                       # Class of commit commited instruction on Dreams
system.cpu2.dreamsCommit.executedSuccessfully      1380270                       # Number of times of configurations were executedwithout miss speculation
system.cpu2.dreamsCommit.instructionExec     62144270                       # Number of instructions executed in the Dreams
system.cpu2.dreamsCommit.ipc::samples         1477847                       # IPC for executed configurations
system.cpu2.dreamsCommit.ipc::mean           2.258934                       # IPC for executed configurations
system.cpu2.dreamsCommit.ipc::stdev          0.593043                       # IPC for executed configurations
system.cpu2.dreamsCommit.ipc::underflows            0      0.00%      0.00% # IPC for executed configurations
system.cpu2.dreamsCommit.ipc::0                     0      0.00%      0.00% # IPC for executed configurations
system.cpu2.dreamsCommit.ipc::1                560717     37.94%     37.94% # IPC for executed configurations
system.cpu2.dreamsCommit.ipc::2                868257     58.75%     96.69% # IPC for executed configurations
system.cpu2.dreamsCommit.ipc::3                   161      0.01%     96.70% # IPC for executed configurations
system.cpu2.dreamsCommit.ipc::4                 48712      3.30%    100.00% # IPC for executed configurations
system.cpu2.dreamsCommit.ipc::overflows             0      0.00%    100.00% # IPC for executed configurations
system.cpu2.dreamsCommit.ipc::min_value      1.200000                       # IPC for executed configurations
system.cpu2.dreamsCommit.ipc::max_value             4                       # IPC for executed configurations
system.cpu2.dreamsCommit.ipc::total           1477847                       # IPC for executed configurations
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::samples      1477847                       # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::mean    46.013535                       # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::stdev    20.348998                       # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::underflows            0      0.00%      0.00% # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::0-3            0      0.00%      0.00% # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::4-7            0      0.00%      0.00% # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::8-11        73177      4.95%      4.95% # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::12-15        49074      3.32%      8.27% # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::16-19       151390     10.24%     18.52% # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::20-23         9830      0.67%     19.18% # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::24-27        48849      3.31%     22.49% # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::28-31        24437      1.65%     24.14% # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::32           71      0.00%     24.15% # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::overflows      1121019     75.85%    100.00% # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::min_value           10                       # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::max_value          634                       # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.mcpat.cyclesProcessor::total      1477847                       # Number of cycles to execute in SS processor
system.cpu2.dreamsCommit.missSpeculation        97577                       # Number of times of miss speculations occur in configurations
system.cpu2.dreamsCommit.missSpeculationRatio     0.066026                       # The ratio of miss speculation on Dreams architecture
system.cpu2.dreamsCommit.missSpeculationTotal       243839                       # Number of total of missSpeculation. Do not consider cache miss and slower configurations.
system.cpu2.dreamsCommit.missSpeculationTotalRatio     0.136592                       # The ratio of total miss speculation regardless cache miss and slower configurations
system.cpu2.dreamsCommit.numBranchesCfg::samples      1477847                       # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::mean     1.950470                       # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::stdev     0.217013                       # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::underflows            0      0.00%      0.00% # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::0           13      0.00%      0.00% # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::1        73172      4.95%      4.95% # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::2      1404662     95.05%    100.00% # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::3            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::4            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::5            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::6            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::7            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::8            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::9            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::10            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::overflows            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::min_value            0                       # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::max_value            2                       # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.numBranchesCfg::total      1477847                       # Number of Branches in the commited configurations
system.cpu2.dreamsCommit.pe_utilization_overall::samples     25507160                       # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::mean     1.861346                       # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::stdev     1.188409                       # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::underflows            0      0.00%      0.00% # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::0      4099992     16.07%     16.07% # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::1      7725616     30.29%     46.36% # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::2      1292624      5.07%     51.43% # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::3     12388928     48.57%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::4            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::5            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::6            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::7            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::8            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::9            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::10            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::overflows            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::min_value            0                       # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::max_value            3                       # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.pe_utilization_overall::total     25507160                       # Number of Pes used considering the time when the CGRA is running
system.cpu2.dreamsCommit.reexec                170668                       # Number of configuration executed one behind another
system.cpu2.dreamsCommit.reexecRatio         0.115484                       # The ratio of reexecution on Dreams architecture
system.cpu2.dreamsCommit.savedCycles::samples      1477847                       # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::mean    20.831375                       # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::stdev    14.151390                       # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::underflows            0      0.00%      0.00% # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::0-9       307817     20.83%     20.83% # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::10-19       560773     37.95%     58.77% # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::20-29          103      0.01%     58.78% # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::30-39       438560     29.68%     88.46% # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::40-49       170558     11.54%    100.00% # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::50-59           25      0.00%    100.00% # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::60-69            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::70-79            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::80-89            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::90-99            2      0.00%    100.00% # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::100            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::overflows            9      0.00%    100.00% # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::min_value            0                       # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::max_value          135                       # Number of saved cycles by dreams
system.cpu2.dreamsCommit.savedCycles::total      1477847                       # Number of saved cycles by dreams
system.cpu2.dreamsCommit.slower                136570                       # Number of times where the execution on dreams was slower than execution on processor
system.cpu2.dreamsCommit.totalCfg             1785168                       # Number total configurations regardless cache miss or slower configuration
system.cpu2.dreamsCommit.totalSavedCycles     30590567                       # Number total of saved cycles by dreams
system.cpu2.dreamsCommitmcpat.cyclesToRunInstructionOnSS     68000964                       # Cycles need to run the instructions mapped on dreams in SS.
system.cpu2.dreamsCommitmcpat.totalCyclesOnDreams     25507160                       # system.cpu2.dreamsCommitTotal of cycles running on dreams
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4759089                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14824496                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     55401090                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                97872                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      66529919                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles     98084005                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.SquashCycles                 588156                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.028196                       # Number of branch fetches per cycle
system.cpu2.fetch.fetchCfg.fetchReadCgf       1907555                       # Number of configurations read in the fetch stage
system.cpu2.fetch.fetchCfg.missSpeculation       561417                       # Number of miss speculation
system.cpu2.fetch.icacheStallCycles          14999645                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4339093                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.394167                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         168778819                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.394184                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.734974                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               118782817     70.38%     70.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                40021005     23.71%     94.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5756654      3.41%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1877707      1.11%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2340636      1.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               4                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           168778819                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetchfetchCfg.endSuccessfully      1346138                       # Number of times the configuration ended with no missSpeculation
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                       0                       # number of floating regfile writes
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14824496                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14824496                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 66465.863454                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 66465.863454                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 66977.973568                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 66977.973568                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14824247                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14824247                       # number of ReadReq hits
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     16550000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     16550000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_misses::.cpu2.inst          249                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          249                       # number of ReadReq misses
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           22                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     15204000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     15204000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          227                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          227                       # number of ReadReq MSHR misses
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.demand_accesses::.cpu2.inst     14824496                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14824496                       # number of demand (read+write) accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 66465.863454                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 66465.863454                       # average overall miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 66977.973568                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 66977.973568                       # average overall mshr miss latency
system.cpu2.icache.demand_hits::.cpu2.inst     14824247                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14824247                       # number of demand (read+write) hits
system.cpu2.icache.demand_miss_latency::.cpu2.inst     16550000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     16550000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000017                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu2.icache.demand_misses::.cpu2.inst          249                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           249                       # number of demand (read+write) misses
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     15204000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     15204000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          227                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          227                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_accesses::.cpu2.inst     14824496                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14824496                       # number of overall (read+write) accesses
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 66465.863454                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 66465.863454                       # average overall miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 66977.973568                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 66977.973568                       # average overall mshr miss latency
system.cpu2.icache.overall_hits::.cpu2.inst     14824247                       # number of overall hits
system.cpu2.icache.overall_hits::total       14824247                       # number of overall hits
system.cpu2.icache.overall_miss_latency::.cpu2.inst     16550000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     16550000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000017                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu2.icache.overall_misses::.cpu2.inst          249                       # number of overall misses
system.cpu2.icache.overall_misses::total          249                       # number of overall misses
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           22                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     15204000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     15204000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          227                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          227                       # number of overall MSHR misses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.replacements                    61                       # number of replacements
system.cpu2.icache.tags.age_task_id_blocks_1024::4          166                       # Occupied blocks per task id
system.cpu2.icache.tags.avg_refs         65306.052863                       # Average number of references to valid blocks.
system.cpu2.icache.tags.data_accesses        29649219                       # Number of data accesses
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   154.953753                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.605288                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.605288                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          166                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.648438                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.sampled_refs              227                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.tag_accesses         29649219                       # Number of tag accesses
system.cpu2.icache.tags.tagsinuse          154.953753                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14824474                       # Total number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        170961000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.writebacks::.writebacks           61                       # number of writebacks
system.cpu2.icache.writebacks::total               61                       # number of writebacks
system.cpu2.idleCycles                           7468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              294082                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4659263                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.384571                       # Inst execution rate
system.cpu2.iew.exec_refs                    12897725                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3122135                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                    323                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9800256                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                75                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           318442                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             3122362                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           65180672                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9775590                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           269545                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             64910307                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                  250                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                293994                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                  252                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              43                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads        49929                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          555                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       147818                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        146264                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21741634                       # num instructions consuming a value
system.cpu2.iew.wb_count                     64885430                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.974204                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21180797                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.384424                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      64885492                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                94154940                       # number of integer regfile reads
system.cpu2.int_regfile_writes               57153445                       # number of integer regfile writes
system.cpu2.ipc                              0.383538                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.383538                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass               46      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             52257328     80.17%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   11      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     80.17% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9800211     15.04%     95.21% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3122244      4.79%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              65179852                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     12                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 24                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              65179794                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         299138520                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     64885418                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         65625374                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  65180557                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 65179852                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                115                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined         444710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued               21                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved            37                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined        50946                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    168778819                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.386185                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.669724                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          117447277     69.59%     69.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           41237920     24.43%     94.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6583004      3.90%     97.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3266548      1.94%     99.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             244070      0.14%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      168778819                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.386168                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads               86                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              38                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9800256                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            3122362                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     14                       # number of misc regfile reads
system.cpu2.numCycles                       168786287                       # number of cpu cycles simulated
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean         1037000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value      1037000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value      1037000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   168957218000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      1037000                       # Cumulative time (in ticks) in various power states
system.cpu2.quiesceCycles                      171968                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                2431905                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             57004653                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                     1                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18389398                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                    18                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                48864                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             95087460                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              65744592                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           57913392                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 49358416                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 97405                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                293994                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               219291                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  908739                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        95087448                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          1810                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                61                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   292550                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts            60                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   135117478                       # The number of ROB reads
system.cpu2.rob.rob_writes                  130655585                       # The number of ROB writes
system.cpu2.timesIdled                            157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.721571                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10410193                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            10763052                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           703526                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         10940159                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                11                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         352684                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          352673                       # Number of indirect misses.
system.cpu3.branchPred.lookups               11410672                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       351757                       # Number of mispredicted indirect branches.
system.cpu3.bt.discartedCfgs                  3085725                       # Number of discated configuration
system.cpu3.bt.endResource                          0                       # Number of configurations ended by lack of resource
system.cpu3.bt.endSpeculation                  117119                       # Number of configurations ended due to reach the speculation limit
system.cpu3.bt.endUnknownInst                      61                       # Number of configurations ended due a unknown instruction
system.cpu3.bt.insts::samples                  117131                       # Number of instructions mapped in this configuration
system.cpu3.bt.insts::mean                  23.484142                       # Number of instructions mapped in this configuration
system.cpu3.bt.insts::stdev                  0.782216                       # Number of instructions mapped in this configuration
system.cpu3.bt.insts::underflows                    0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::0                             0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::1                             0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::2                             0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::3                             0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::4                            23      0.02%      0.02% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::5                            14      0.01%      0.03% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::6                            15      0.01%      0.04% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::7                             5      0.00%      0.05% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::8                             8      0.01%      0.06% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::9                            13      0.01%      0.07% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::10                            9      0.01%      0.07% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::11                           19      0.02%      0.09% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::12                           16      0.01%      0.10% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::13                            3      0.00%      0.11% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::14                           13      0.01%      0.12% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::15                            0      0.00%      0.12% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::16                            1      0.00%      0.12% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::17                            5      0.00%      0.12% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::18                            4      0.00%      0.13% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::19                            8      0.01%      0.13% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::20                            2      0.00%      0.13% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::21                            4      0.00%      0.14% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::22                            2      0.00%      0.14% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::23                        58474     49.92%     50.06% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::24                        58473     49.92%     99.98% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::25                            1      0.00%     99.98% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::26                            1      0.00%     99.98% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::27                            2      0.00%     99.99% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::28                            2      0.00%     99.99% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::29                            3      0.00%     99.99% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::30                            0      0.00%     99.99% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::31                            1      0.00%     99.99% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::32                            0      0.00%     99.99% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::overflows                    10      0.01%    100.00% # Number of instructions mapped in this configuration
system.cpu3.bt.insts::min_value                     4                       # Number of instructions mapped in this configuration
system.cpu3.bt.insts::max_value                    68                       # Number of instructions mapped in this configuration
system.cpu3.bt.insts::total                    117131                       # Number of instructions mapped in this configuration
system.cpu3.bt.ipc::samples                    117131                       # IPC for generated configurations
system.cpu3.bt.ipc::mean                     2.610525                       # IPC for generated configurations
system.cpu3.bt.ipc::stdev                    0.063355                       # IPC for generated configurations
system.cpu3.bt.ipc::underflows                      0      0.00%      0.00% # IPC for generated configurations
system.cpu3.bt.ipc::0                               0      0.00%      0.00% # IPC for generated configurations
system.cpu3.bt.ipc::1                              57      0.05%      0.05% # IPC for generated configurations
system.cpu3.bt.ipc::2                          117041     99.92%     99.97% # IPC for generated configurations
system.cpu3.bt.ipc::3                              22      0.02%     99.99% # IPC for generated configurations
system.cpu3.bt.ipc::4                              11      0.01%    100.00% # IPC for generated configurations
system.cpu3.bt.ipc::5                               0      0.00%    100.00% # IPC for generated configurations
system.cpu3.bt.ipc::6                               0      0.00%    100.00% # IPC for generated configurations
system.cpu3.bt.ipc::7                               0      0.00%    100.00% # IPC for generated configurations
system.cpu3.bt.ipc::8                               0      0.00%    100.00% # IPC for generated configurations
system.cpu3.bt.ipc::9                               0      0.00%    100.00% # IPC for generated configurations
system.cpu3.bt.ipc::10                              0      0.00%    100.00% # IPC for generated configurations
system.cpu3.bt.ipc::11                              0      0.00%    100.00% # IPC for generated configurations
system.cpu3.bt.ipc::12                              0      0.00%    100.00% # IPC for generated configurations
system.cpu3.bt.ipc::13                              0      0.00%    100.00% # IPC for generated configurations
system.cpu3.bt.ipc::14                              0      0.00%    100.00% # IPC for generated configurations
system.cpu3.bt.ipc::15                              0      0.00%    100.00% # IPC for generated configurations
system.cpu3.bt.ipc::16                              0      0.00%    100.00% # IPC for generated configurations
system.cpu3.bt.ipc::overflows                       0      0.00%    100.00% # IPC for generated configurations
system.cpu3.bt.ipc::min_value                1.142857                       # IPC for generated configurations
system.cpu3.bt.ipc::max_value                       4                       # IPC for generated configurations
system.cpu3.bt.ipc::total                      117131                       # IPC for generated configurations
system.cpu3.commit.amos                            16                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           703440                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  11173584                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1110870                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls             91                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1059350                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           155322741                       # Number of instructions committed
system.cpu3.commit.committedOps             155322770                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    168055340                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.924236                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.920942                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     59401790     35.35%     35.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     79587082     47.36%     82.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     12574586      7.48%     90.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     15381012      9.15%     99.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1110870      0.66%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    168055340                       # Number of insts commited each cycle
system.cpu3.commit.controlFlowGraph.numBasicBlocks            0                       # Number of different basic blocks executed
system.cpu3.commit.controlFlowGraph.profile::samples            0                       # Basic block distribution
system.cpu3.commit.controlFlowGraph.totalBasicBlocks            0                       # Number of total basic blocks executed
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              469071                       # Number of function calls committed.
system.cpu3.commit.int_insts                155088575                       # Number of committed integer instructions.
system.cpu3.commit.loads                     23393095                       # Number of loads committed
system.cpu3.commit.membars                         37                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass           37      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       124441888     80.12%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              12      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     80.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       23393111     15.06%     95.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       7487710      4.82%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        155322770                       # Class of committed instruction
system.cpu3.commit.refs                      30880833                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  155322741                       # Number of Instructions Simulated
system.cpu3.committedOps                    155322770                       # Number of Ops (including micro ops) Simulated
system.cpu3.config_cache.cfgErased             117002                       # Number of configuration Erased due miss speculation
system.cpu3.config_cache.cfgReplacement             0                       # Number of configuration replaced
system.cpu3.config_cache.cfgsLoaded           4582894                       # Number of configurations loaded in the fetch stage
system.cpu3.config_cache.cfgsWritten           117130                       # Number of configuration written in the cache
system.cpu3.config_cache.hit                149347243                       # Number of hits
system.cpu3.config_cache.hitRatio            0.834877                       # The ratio of hit to the total acesses to the configuration cache
system.cpu3.config_cache.misses              29538024                       # Number of misses
system.cpu3.cpi                              1.086609                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.086609                       # CPI: Total CPI of All Threads
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 50833.333333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 50833.333333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data           15                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       610000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       610000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.444444                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.444444                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           12                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           12                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     23452448                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     23452448                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 118236.837166                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 118236.837166                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 118115.817813                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 118115.817813                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_hits::.cpu3.data     23335224                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       23335224                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  13860195000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  13860195000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.004998                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004998                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_misses::.cpu3.data       117224                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       117224                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        58537                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        58537                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   6931863000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6931863000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.002502                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002502                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        58687                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        58687                       # number of ReadReq MSHR misses
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         8000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         8000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         6000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         6000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           19                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data        16000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        16000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.095238                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.095238                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data        12000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        12000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.095238                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.SwapReq_accesses::.cpu3.data           16                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total           16                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data         8000                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total         8000                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data         6000                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total         6000                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data            9                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total              9                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data        56000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total        56000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.437500                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.437500                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_misses::.cpu3.data            7                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total            7                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data        42000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total        42000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.437500                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.437500                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data            7                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total            7                       # number of SwapReq MSHR misses
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      7487701                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7487701                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 84719.761062                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84719.761062                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 86189.189189                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 86189.189189                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      7487362                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7487362                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     28719999                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     28719999                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.000045                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000045                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_misses::.cpu3.data          339                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          339                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          228                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          228                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data      9567000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9567000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data          111                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          111                       # number of WriteReq MSHR misses
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    19.200000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_mshrs          192                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.demand_accesses::.cpu3.data     30940149                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     30940149                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 118140.188656                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 118140.188656                       # average overall miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 118055.546107                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 118055.546107                       # average overall mshr miss latency
system.cpu3.dcache.demand_hits::.cpu3.data     30822586                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        30822586                       # number of demand (read+write) hits
system.cpu3.dcache.demand_miss_latency::.cpu3.data  13888914999                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  13888914999                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.003800                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003800                       # miss rate for demand accesses
system.cpu3.dcache.demand_misses::.cpu3.data       117563                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        117563                       # number of demand (read+write) misses
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        58765                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        58765                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6941430000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6941430000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.001900                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001900                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        58798                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        58798                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_accesses::.cpu3.data     30940149                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     30940149                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 118140.188656                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 118140.188656                       # average overall miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 118055.546107                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 118055.546107                       # average overall mshr miss latency
system.cpu3.dcache.overall_hits::.cpu3.data     30822586                       # number of overall hits
system.cpu3.dcache.overall_hits::total       30822586                       # number of overall hits
system.cpu3.dcache.overall_miss_latency::.cpu3.data  13888914999                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  13888914999                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.003800                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003800                       # miss rate for overall accesses
system.cpu3.dcache.overall_misses::.cpu3.data       117563                       # number of overall misses
system.cpu3.dcache.overall_misses::total       117563                       # number of overall misses
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        58765                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        58765                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6941430000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6941430000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.001900                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001900                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        58798                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        58798                       # number of overall MSHR misses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.replacements                 57757                       # number of replacements
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          618                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.avg_refs           525.265972                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.data_accesses        61939218                       # Number of data accesses
system.cpu3.dcache.tags.occ_blocks::.cpu3.data  1014.756415                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.990973                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990973                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1018                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.sampled_refs            58792                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.tag_accesses         61939218                       # Number of tag accesses
system.cpu3.dcache.tags.tagsinuse         1014.756415                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           30881437                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        172882000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.writebacks::.writebacks           93                       # number of writebacks
system.cpu3.dcache.writebacks::total               93                       # number of writebacks
system.cpu3.decode.BlockedCycles              5463704                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  131                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10410211                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             158376198                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                43639611                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                118601866                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                703461                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                   83                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               350427                       # Number of cycles decode is unblocking
system.cpu3.dreamsCommit.IcacheMiss                20                       # Number of Icache Miss happens in the processor, which enables a higher speed up in the architecture.
system.cpu3.dreamsCommit.cacheMisses           409520                       # Number of dcache misses running in the dreams architecure
system.cpu3.dreamsCommit.cfgsExecuted         3543997                       # Number of configuration executed and counted for perfomance gains
system.cpu3.dreamsCommit.changeContext        3134574                       # Number of times the context must be changed
system.cpu3.dreamsCommit.changeContextRatio     0.884474                       # The ratio of change of context on Dreams architecture
system.cpu3.dreamsCommit.commitedOpClass::IntMult            0                       # Class of commit commited instruction on Dreams
system.cpu3.dreamsCommit.commitedOpClass::IntAlu    110806237                       # Class of commit commited instruction on Dreams
system.cpu3.dreamsCommit.commitedOpClass::Branch      7926420                       # Class of commit commited instruction on Dreams
system.cpu3.dreamsCommit.commitedOpClass::Load     23275621                       # Class of commit commited instruction on Dreams
system.cpu3.dreamsCommit.commitedOpClass::Store      7350672                       # Class of commit commited instruction on Dreams
system.cpu3.dreamsCommit.executedSuccessfully      3310003                       # Number of times of configurations were executedwithout miss speculation
system.cpu3.dreamsCommit.instructionExec    149358950                       # Number of instructions executed in the Dreams
system.cpu3.dreamsCommit.ipc::samples         3543997                       # IPC for executed configurations
system.cpu3.dreamsCommit.ipc::mean           2.266119                       # IPC for executed configurations
system.cpu3.dreamsCommit.ipc::stdev          0.581070                       # IPC for executed configurations
system.cpu3.dreamsCommit.ipc::underflows            0      0.00%      0.00% # IPC for executed configurations
system.cpu3.dreamsCommit.ipc::0                     0      0.00%      0.00% # IPC for executed configurations
system.cpu3.dreamsCommit.ipc::1               1296480     36.58%     36.58% # IPC for executed configurations
system.cpu3.dreamsCommit.ipc::2               2135125     60.25%     96.83% # IPC for executed configurations
system.cpu3.dreamsCommit.ipc::3                   193      0.01%     96.83% # IPC for executed configurations
system.cpu3.dreamsCommit.ipc::4                112199      3.17%    100.00% # IPC for executed configurations
system.cpu3.dreamsCommit.ipc::overflows             0      0.00%    100.00% # IPC for executed configurations
system.cpu3.dreamsCommit.ipc::min_value      1.285714                       # IPC for executed configurations
system.cpu3.dreamsCommit.ipc::max_value             4                       # IPC for executed configurations
system.cpu3.dreamsCommit.ipc::total           3543997                       # IPC for executed configurations
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::samples      3543997                       # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::mean    46.061922                       # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::stdev    20.289785                       # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::underflows            0      0.00%      0.00% # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::0-3            0      0.00%      0.00% # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::4-7            0      0.00%      0.00% # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::8-11       122064      3.44%      3.44% # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::12-15       166097      4.69%      8.13% # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::16-19       380378     10.73%     18.86% # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::20-23         9851      0.28%     19.14% # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::24-27       117077      3.30%     22.45% # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::28-31        58554      1.65%     24.10% # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::32           83      0.00%     24.10% # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::overflows      2689893     75.90%    100.00% # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::min_value            9                       # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::max_value         1540                       # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.mcpat.cyclesProcessor::total      3543997                       # Number of cycles to execute in SS processor
system.cpu3.dreamsCommit.missSpeculation       233994                       # Number of times of miss speculations occur in configurations
system.cpu3.dreamsCommit.missSpeculationRatio     0.066025                       # The ratio of miss speculation on Dreams architecture
system.cpu3.dreamsCommit.missSpeculationTotal       584928                       # Number of total of missSpeculation. Do not consider cache miss and slower configurations.
system.cpu3.dreamsCommit.missSpeculationTotalRatio     0.136195                       # The ratio of total miss speculation regardless cache miss and slower configurations
system.cpu3.dreamsCommit.numBranchesCfg::samples      3543997                       # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::mean     1.965544                       # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::stdev     0.182404                       # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::underflows            0      0.00%      0.00% # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::0            5      0.00%      0.00% # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::1       122101      3.45%      3.45% # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::2      3421891     96.55%    100.00% # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::3            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::4            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::5            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::6            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::7            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::8            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::9            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::10            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::overflows            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::min_value            0                       # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::max_value            2                       # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.numBranchesCfg::total      3543997                       # Number of Branches in the commited configurations
system.cpu3.dreamsCommit.pe_utilization_overall::samples     61196811                       # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::mean     1.863065                       # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::stdev     1.188607                       # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::underflows            0      0.00%      0.00% # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::0      9834726     16.07%     16.07% # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::1     18488599     30.21%     46.28% # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::2      3095409      5.06%     51.34% # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::3     29778077     48.66%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::4            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::5            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::6            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::7            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::8            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::9            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::10            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::overflows            0      0.00%    100.00% # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::min_value            0                       # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::max_value            3                       # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.pe_utilization_overall::total     61196811                       # Number of Pes used considering the time when the CGRA is running
system.cpu3.dreamsCommit.reexec                409423                       # Number of configuration executed one behind another
system.cpu3.dreamsCommit.reexecRatio         0.115526                       # The ratio of reexecution on Dreams architecture
system.cpu3.dreamsCommit.savedCycles::samples      3543997                       # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::mean    20.880479                       # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::stdev    14.115338                       # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::underflows            0      0.00%      0.00% # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::0-9       736825     20.79%     20.79% # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::10-19      1345272     37.96%     58.75% # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::20-29          119      0.00%     58.75% # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::30-39      1052452     29.70%     88.45% # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::40-49       409296     11.55%    100.00% # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::50-59           25      0.00%    100.00% # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::60-69            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::70-79            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::80-89            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::90-99            1      0.00%    100.00% # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::100            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::overflows            7      0.00%    100.00% # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::min_value            0                       # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::max_value         1504                       # Number of saved cycles by dreams
system.cpu3.dreamsCommit.savedCycles::total      3543997                       # Number of saved cycles by dreams
system.cpu3.dreamsCommit.slower                341252                       # Number of times where the execution on dreams was slower than execution on processor
system.cpu3.dreamsCommit.totalCfg             4294769                       # Number total configurations regardless cache miss or slower configuration
system.cpu3.dreamsCommit.totalSavedCycles     73498369                       # Number total of saved cycles by dreams
system.cpu3.dreamsCommitmcpat.cyclesToRunInstructionOnSS    163243313                       # Cycles need to run the instructions mapped on dreams in SS.
system.cpu3.dreamsCommitmcpat.totalCyclesOnDreams     61196811                       # system.cpu3.dreamsCommitTotal of cycles running on dreams
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   11410672                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 35561944                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    132079615                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               234344                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     159607749                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles         9514                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.SquashCycles                1407094                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.067609                       # Number of branch fetches per cycle
system.cpu3.fetch.fetchCfg.fetchReadCgf       4582894                       # Number of configurations read in the fetch stage
system.cpu3.fetch.fetchCfg.missSpeculation      1297262                       # Number of miss speculation
system.cpu3.fetch.icacheStallCycles          35975906                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10410204                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.945683                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         168768583                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.945720                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.879951                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                48820046     28.93%     28.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                96023174     56.90%     85.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13806449      8.18%     94.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4503915      2.67%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 5614999      3.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               4                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           168768583                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetchfetchCfg.endSuccessfully      3285632                       # Number of times the configuration ended with no missSpeculation
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       0                       # number of floating regfile writes
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     35561944                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     35561944                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 56931.558935                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56931.558935                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 57365.546218                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57365.546218                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_hits::.cpu3.inst     35561681                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       35561681                       # number of ReadReq hits
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     14973000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     14973000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_misses::.cpu3.inst          263                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          263                       # number of ReadReq misses
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           25                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     13653000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     13653000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst          238                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.demand_accesses::.cpu3.inst     35561944                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     35561944                       # number of demand (read+write) accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 56931.558935                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56931.558935                       # average overall miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 57365.546218                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57365.546218                       # average overall mshr miss latency
system.cpu3.icache.demand_hits::.cpu3.inst     35561681                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        35561681                       # number of demand (read+write) hits
system.cpu3.icache.demand_miss_latency::.cpu3.inst     14973000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     14973000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_misses::.cpu3.inst          263                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           263                       # number of demand (read+write) misses
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           25                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     13653000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     13653000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_misses::.cpu3.inst          238                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          238                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_accesses::.cpu3.inst     35561944                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     35561944                       # number of overall (read+write) accesses
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 56931.558935                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56931.558935                       # average overall miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 57365.546218                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57365.546218                       # average overall mshr miss latency
system.cpu3.icache.overall_hits::.cpu3.inst     35561681                       # number of overall hits
system.cpu3.icache.overall_hits::total       35561681                       # number of overall hits
system.cpu3.icache.overall_miss_latency::.cpu3.inst     14973000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     14973000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_misses::.cpu3.inst          263                       # number of overall misses
system.cpu3.icache.overall_misses::total          263                       # number of overall misses
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           25                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     13653000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     13653000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst          238                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          238                       # number of overall MSHR misses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.replacements                    73                       # number of replacements
system.cpu3.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu3.icache.tags.avg_refs         149419.827731                       # Average number of references to valid blocks.
system.cpu3.icache.tags.data_accesses        71124126                       # Number of data accesses
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   143.583884                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.560875                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.560875                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          165                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.644531                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.sampled_refs              238                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.tag_accesses         71124126                       # Number of tag accesses
system.cpu3.icache.tags.tagsinuse          143.583884                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           35561919                       # Total number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        172861000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.writebacks::.writebacks           73                       # number of writebacks
system.cpu3.icache.writebacks::total               73                       # number of writebacks
system.cpu3.idleCycles                           6504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              703554                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                11174214                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.922744                       # Inst execution rate
system.cpu3.iew.exec_refs                    30940637                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   7488089                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                    602                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             23511363                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                87                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           762072                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7488379                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          156382120                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             23452548                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           644930                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            155736220                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                  138                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                703461                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                  139                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              54                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       118268                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          641                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       352644                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        350910                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 52163094                       # num instructions consuming a value
system.cpu3.iew.wb_count                    155677152                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.974233                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 50819017                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.922394                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     155677210                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               225907943                       # number of integer regfile reads
system.cpu3.int_regfile_writes              137132558                       # number of integer regfile writes
system.cpu3.ipc                              0.920294                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.920294                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass               54      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            125381524     80.18%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   12      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     80.18% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            23511307     15.03%     95.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            7488241      4.79%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             156381150                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     12                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 24                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             156381084                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         481530871                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    155677140                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        157441463                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 156381990                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                156381150                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                130                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1059350                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued               12                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved            39                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       119601                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    168768583                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.926601                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.758526                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45608375     27.02%     27.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           98946033     58.63%     85.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           15792133      9.36%     95.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7837317      4.64%     99.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             584725      0.35%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      168768583                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.926565                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads               95                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              49                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            23511363                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7488379                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     17                       # number of misc regfile reads
system.cpu3.numCycles                       168775087                       # number of cpu cycles simulated
system.cpu3.numPwrStateTransitions                  6                       # Number of power state transitions
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3446333.333333                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2903689.090335                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value      1469000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value      6780000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   168947916000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED     10339000                       # Cumulative time (in ticks) in various power states
system.cpu3.quiesceCycles                      183168                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                4994190                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            136778901                       # Number of HB maps that are committed
system.cpu3.rename.IdleCycles                44108517                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                    18                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               116918                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            228137493                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             157730979                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          138950500                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                118424939                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                233592                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                703461                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               525700                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2171599                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       228137481                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          2262                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                75                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   701066                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts            74                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   323326408                       # The number of ROB reads
system.cpu3.rob.rob_writes                  313467968                       # The number of ROB writes
system.cpu3.timesIdled                            163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.pkt_count_system.cpu0.icache.mem_side::system.l2cache.cpu_side         3645                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2cache.cpu_side         1954                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu1.icache.mem_side::system.l2cache.cpu_side          518                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2cache.cpu_side        77501                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu2.icache.mem_side::system.l2cache.cpu_side          515                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2cache.cpu_side        72812                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu3.icache.mem_side::system.l2cache.cpu_side          549                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2cache.cpu_side       175181                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  332675                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu0.icache.mem_side::system.l2cache.cpu_side       150208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2cache.cpu_side        64832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu1.icache.mem_side::system.l2cache.cpu_side        18560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2cache.cpu_side      1676416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu2.icache.mem_side::system.l2cache.cpu_side        18432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2cache.cpu_side      1576064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu3.icache.mem_side::system.l2cache.cpu_side        19904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2cache.cpu_side      3757440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  7281856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.l2bus.reqLayer0.occupancy            223767000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3889998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             2659000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer2.occupancy              684999                       # Layer occupancy (ticks)
system.l2bus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer3.occupancy            78619998                       # Layer occupancy (ticks)
system.l2bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer4.occupancy              681000                       # Layer occupancy (ticks)
system.l2bus.respLayer4.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer5.occupancy            73938997                       # Layer occupancy (ticks)
system.l2bus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer6.occupancy              714000                       # Layer occupancy (ticks)
system.l2bus.respLayer6.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer7.occupancy           176392998                       # Layer occupancy (ticks)
system.l2bus.respLayer7.utilization               0.1                       # Layer utilization (%)
system.l2bus.snoopTraffic                       44480                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             219422                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.248444                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.451212                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   166225     75.76%     75.76% # Request fanout histogram
system.l2bus.snoop_fanout::1                    52339     23.85%     99.61% # Request fanout histogram
system.l2bus.snoop_fanout::2                      474      0.22%     99.82% # Request fanout histogram
system.l2bus.snoop_fanout::3                      309      0.14%     99.97% # Request fanout histogram
system.l2bus.snoop_fanout::4                       75      0.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::5                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::6                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::7                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::8                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                4                       # Request fanout histogram
system.l2bus.snoop_fanout::total               219422                       # Request fanout histogram
system.l2bus.snoop_filter.hit_multi_requests         1177                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          346                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       108007                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops        51627                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         220515                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops            51973                       # Total number of snoops made to the snoop filter.
system.l2bus.snoops                            107260                       # Total snoops (count)
system.l2bus.trans_dist::ReadResp              111685                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           718                       # Transaction distribution
system.l2bus.trans_dist::WritebackClean          1247                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            212862                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                36                       # Transaction distribution
system.l2bus.trans_dist::SCUpgradeReq               8                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               44                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                824                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               824                       # Transaction distribution
system.l2bus.trans_dist::ReadCleanReq            1991                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         109696                       # Transaction distribution
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_misses::.writebacks        48644                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        48644                       # number of CleanEvict MSHR misses
system.l2cache.ReadCleanReq_accesses::.cpu0.inst         1298                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache.ReadCleanReq_accesses::.cpu1.inst          228                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache.ReadCleanReq_accesses::.cpu2.inst          227                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache.ReadCleanReq_accesses::.cpu3.inst          238                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache.ReadCleanReq_accesses::total         1991                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache.ReadCleanReq_avg_miss_latency::.cpu0.inst 105111.295681                       # average ReadCleanReq miss latency
system.l2cache.ReadCleanReq_avg_miss_latency::.cpu1.inst 119704.918033                       # average ReadCleanReq miss latency
system.l2cache.ReadCleanReq_avg_miss_latency::.cpu2.inst 112346.153846                       # average ReadCleanReq miss latency
system.l2cache.ReadCleanReq_avg_miss_latency::.cpu3.inst 141571.428571                       # average ReadCleanReq miss latency
system.l2cache.ReadCleanReq_avg_miss_latency::total 109857.831325                       # average ReadCleanReq miss latency
system.l2cache.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 85177.740864                       # average ReadCleanReq mshr miss latency
system.l2cache.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 99704.918033                       # average ReadCleanReq mshr miss latency
system.l2cache.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92346.153846                       # average ReadCleanReq mshr miss latency
system.l2cache.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 121571.428571                       # average ReadCleanReq mshr miss latency
system.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 89906.024096                       # average ReadCleanReq mshr miss latency
system.l2cache.ReadCleanReq_hits::.cpu0.inst          696                       # number of ReadCleanReq hits
system.l2cache.ReadCleanReq_hits::.cpu1.inst          167                       # number of ReadCleanReq hits
system.l2cache.ReadCleanReq_hits::.cpu2.inst          123                       # number of ReadCleanReq hits
system.l2cache.ReadCleanReq_hits::.cpu3.inst          175                       # number of ReadCleanReq hits
system.l2cache.ReadCleanReq_hits::total          1161                       # number of ReadCleanReq hits
system.l2cache.ReadCleanReq_miss_latency::.cpu0.inst     63277000                       # number of ReadCleanReq miss cycles
system.l2cache.ReadCleanReq_miss_latency::.cpu1.inst      7302000                       # number of ReadCleanReq miss cycles
system.l2cache.ReadCleanReq_miss_latency::.cpu2.inst     11684000                       # number of ReadCleanReq miss cycles
system.l2cache.ReadCleanReq_miss_latency::.cpu3.inst      8919000                       # number of ReadCleanReq miss cycles
system.l2cache.ReadCleanReq_miss_latency::total     91182000                       # number of ReadCleanReq miss cycles
system.l2cache.ReadCleanReq_miss_rate::.cpu0.inst     0.463790                       # miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_miss_rate::.cpu1.inst     0.267544                       # miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_miss_rate::.cpu2.inst     0.458150                       # miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_miss_rate::.cpu3.inst     0.264706                       # miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_miss_rate::total     0.416876                       # miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_misses::.cpu0.inst          602                       # number of ReadCleanReq misses
system.l2cache.ReadCleanReq_misses::.cpu1.inst           61                       # number of ReadCleanReq misses
system.l2cache.ReadCleanReq_misses::.cpu2.inst          104                       # number of ReadCleanReq misses
system.l2cache.ReadCleanReq_misses::.cpu3.inst           63                       # number of ReadCleanReq misses
system.l2cache.ReadCleanReq_misses::total          830                       # number of ReadCleanReq misses
system.l2cache.ReadCleanReq_mshr_miss_latency::.cpu0.inst     51277000                       # number of ReadCleanReq MSHR miss cycles
system.l2cache.ReadCleanReq_mshr_miss_latency::.cpu1.inst      6082000                       # number of ReadCleanReq MSHR miss cycles
system.l2cache.ReadCleanReq_mshr_miss_latency::.cpu2.inst      9604000                       # number of ReadCleanReq MSHR miss cycles
system.l2cache.ReadCleanReq_mshr_miss_latency::.cpu3.inst      7659000                       # number of ReadCleanReq MSHR miss cycles
system.l2cache.ReadCleanReq_mshr_miss_latency::total     74622000                       # number of ReadCleanReq MSHR miss cycles
system.l2cache.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.463790                       # mshr miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.267544                       # mshr miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.458150                       # mshr miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.264706                       # mshr miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_mshr_miss_rate::total     0.416876                       # mshr miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_mshr_misses::.cpu0.inst          602                       # number of ReadCleanReq MSHR misses
system.l2cache.ReadCleanReq_mshr_misses::.cpu1.inst           61                       # number of ReadCleanReq MSHR misses
system.l2cache.ReadCleanReq_mshr_misses::.cpu2.inst          104                       # number of ReadCleanReq MSHR misses
system.l2cache.ReadCleanReq_mshr_misses::.cpu3.inst           63                       # number of ReadCleanReq MSHR misses
system.l2cache.ReadCleanReq_mshr_misses::total          830                       # number of ReadCleanReq MSHR misses
system.l2cache.ReadExReq_accesses::.cpu0.data          532                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu1.data           80                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu2.data           86                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu3.data           87                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          785                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_avg_miss_latency::.cpu0.data 111595.057034                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::.cpu1.data        88500                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::.cpu2.data 88313.953488                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::.cpu3.data 105160.919540                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 106069.857697                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91595.057034                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu1.data        68500                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu2.data 68313.953488                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu3.data 85160.919540                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 86069.857697                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu0.data            6                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu1.data            6                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               12                       # number of ReadExReq hits
system.l2cache.ReadExReq_miss_latency::.cpu0.data     58699000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::.cpu1.data      6549000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::.cpu2.data      7595000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::.cpu3.data      9149000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     81992000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_rate::.cpu0.data     0.988722                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::.cpu1.data     0.925000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.984713                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_misses::.cpu0.data          526                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::.cpu1.data           74                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::.cpu2.data           86                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::.cpu3.data           87                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            773                       # number of ReadExReq misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu0.data     48179000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::.cpu1.data      5069000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::.cpu2.data      5875000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::.cpu3.data      7409000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     66532000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu0.data     0.988722                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu1.data     0.925000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.984713                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_misses::.cpu0.data          526                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu1.data           74                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu2.data           86                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu3.data           87                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          773                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_accesses::.cpu0.data          340                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu1.data        26034                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu2.data        24475                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu3.data        58530                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       109379                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu0.data 105746.913580                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu1.data 118044.458142                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu2.data 129569.968521                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu3.data 115521.971161                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 119239.174030                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85746.913580                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98044.458142                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 109569.968521                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 95521.971161                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 99239.174030                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu0.data           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu1.data           77                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu2.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu3.data           67                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          174                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_miss_latency::.cpu0.data     34262000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu1.data   3064080000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu2.data   3169411000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu3.data   6753761000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  13021514000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_rate::.cpu0.data     0.952941                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu1.data     0.997042                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu2.data     0.999428                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu3.data     0.998855                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.998409                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_misses::.cpu0.data          324                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu1.data        25957                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu2.data        24461                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu3.data        58463                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       109205                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu0.data     27782000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu1.data   2544940000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu2.data   2680191000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu3.data   5584501000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  10837414000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.952941                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.997042                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.999428                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.998855                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.998409                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_misses::.cpu0.data          324                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu1.data        25957                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu2.data        24461                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu3.data        58463                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       109205                       # number of ReadSharedReq MSHR misses
system.l2cache.UpgradeReq_accesses::.cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::.cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::.cpu2.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        31000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        31000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu1.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::.cpu2.data            4                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               5                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.285714                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_misses::.cpu0.data            2                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             2                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu0.data        62000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total        62000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_misses::.cpu0.data            2                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.l2cache.WritebackClean_accesses::.writebacks         1074                       # number of WritebackClean accesses(hits+misses)
system.l2cache.WritebackClean_accesses::total         1074                       # number of WritebackClean accesses(hits+misses)
system.l2cache.WritebackClean_hits::.writebacks         1074                       # number of WritebackClean hits
system.l2cache.WritebackClean_hits::total         1074                       # number of WritebackClean hits
system.l2cache.WritebackDirty_accesses::.writebacks          379                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          379                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_hits::.writebacks          379                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          379                       # number of WritebackDirty hits
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.demand_accesses::.cpu0.inst         1298                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu0.data          872                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu1.inst          228                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu1.data        26114                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu2.inst          227                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu2.data        24561                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu3.inst          238                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu3.data        58617                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          112155                       # number of demand (read+write) accesses
system.l2cache.demand_avg_miss_latency::.cpu0.inst 105111.295681                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu0.data 109365.882353                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu1.inst 119704.918033                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu1.data 117960.470209                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu2.inst 112346.153846                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu2.data 129425.428769                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu3.inst 141571.428571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu3.data 115506.575576                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 119077.034149                       # average overall miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu0.inst 85177.740864                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu0.data 89365.882353                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu1.inst 99704.918033                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu1.data 97960.470209                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu2.inst 92346.153846                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu2.data 109425.428769                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu3.inst 121571.428571                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu3.data 95506.575576                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 99077.395134                       # average overall mshr miss latency
system.l2cache.demand_hits::.cpu0.inst            696                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu0.data             22                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu1.inst            167                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu1.data             83                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu2.inst            123                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu2.data             14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu3.inst            175                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu3.data             67                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1347                       # number of demand (read+write) hits
system.l2cache.demand_miss_latency::.cpu0.inst     63277000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu0.data     92961000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu1.inst      7302000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu1.data   3070629000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu2.inst     11684000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu2.data   3177006000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu3.inst      8919000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu3.data   6762910000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  13194688000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_rate::.cpu0.inst     0.463790                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu0.data     0.974771                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu1.inst     0.267544                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu1.data     0.996822                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu2.inst     0.458150                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu2.data     0.999430                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu3.inst     0.264706                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu3.data     0.998857                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.987990                       # miss rate for demand accesses
system.l2cache.demand_misses::.cpu0.inst          602                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu0.data          850                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu1.inst           61                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu1.data        26031                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu2.inst          104                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu2.data        24547                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu3.inst           63                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu3.data        58550                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            110808                       # number of demand (read+write) misses
system.l2cache.demand_mshr_miss_latency::.cpu0.inst     51277000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu0.data     75961000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu1.inst      6082000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu1.data   2550009000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu2.inst      9604000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu2.data   2686066000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu3.inst      7659000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu3.data   5591910000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  10978568000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu0.inst     0.463790                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu0.data     0.974771                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu1.inst     0.267544                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu1.data     0.996822                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu2.inst     0.458150                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu2.data     0.999430                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu3.inst     0.264706                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu3.data     0.998857                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.987990                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_misses::.cpu0.inst          602                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu0.data          850                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu1.inst           61                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu1.data        26031                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu2.inst          104                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu2.data        24547                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu3.inst           63                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu3.data        58550                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       110808                       # number of demand (read+write) MSHR misses
system.l2cache.overall_accesses::.cpu0.inst         1298                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu0.data          872                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu1.inst          228                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu1.data        26114                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu2.inst          227                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu2.data        24561                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu3.inst          238                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu3.data        58617                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         112155                       # number of overall (read+write) accesses
system.l2cache.overall_avg_miss_latency::.cpu0.inst 105111.295681                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu0.data 109365.882353                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu1.inst 119704.918033                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu1.data 117960.470209                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu2.inst 112346.153846                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu2.data 129425.428769                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu3.inst 141571.428571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu3.data 115506.575576                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 119077.034149                       # average overall miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu0.inst 85177.740864                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu0.data 89365.882353                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu1.inst 99704.918033                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu1.data 97960.470209                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu2.inst 92346.153846                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu2.data 109425.428769                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu3.inst 121571.428571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu3.data 95506.575576                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 99077.395134                       # average overall mshr miss latency
system.l2cache.overall_hits::.cpu0.inst           696                       # number of overall hits
system.l2cache.overall_hits::.cpu0.data            22                       # number of overall hits
system.l2cache.overall_hits::.cpu1.inst           167                       # number of overall hits
system.l2cache.overall_hits::.cpu1.data            83                       # number of overall hits
system.l2cache.overall_hits::.cpu2.inst           123                       # number of overall hits
system.l2cache.overall_hits::.cpu2.data            14                       # number of overall hits
system.l2cache.overall_hits::.cpu3.inst           175                       # number of overall hits
system.l2cache.overall_hits::.cpu3.data            67                       # number of overall hits
system.l2cache.overall_hits::total               1347                       # number of overall hits
system.l2cache.overall_miss_latency::.cpu0.inst     63277000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu0.data     92961000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu1.inst      7302000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu1.data   3070629000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu2.inst     11684000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu2.data   3177006000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu3.inst      8919000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu3.data   6762910000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  13194688000                       # number of overall miss cycles
system.l2cache.overall_miss_rate::.cpu0.inst     0.463790                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu0.data     0.974771                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu1.inst     0.267544                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu1.data     0.996822                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu2.inst     0.458150                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu2.data     0.999430                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu3.inst     0.264706                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu3.data     0.998857                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.987990                       # miss rate for overall accesses
system.l2cache.overall_misses::.cpu0.inst          602                       # number of overall misses
system.l2cache.overall_misses::.cpu0.data          850                       # number of overall misses
system.l2cache.overall_misses::.cpu1.inst           61                       # number of overall misses
system.l2cache.overall_misses::.cpu1.data        26031                       # number of overall misses
system.l2cache.overall_misses::.cpu2.inst          104                       # number of overall misses
system.l2cache.overall_misses::.cpu2.data        24547                       # number of overall misses
system.l2cache.overall_misses::.cpu3.inst           63                       # number of overall misses
system.l2cache.overall_misses::.cpu3.data        58550                       # number of overall misses
system.l2cache.overall_misses::total           110808                       # number of overall misses
system.l2cache.overall_mshr_miss_latency::.cpu0.inst     51277000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu0.data     75961000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu1.inst      6082000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu1.data   2550009000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu2.inst      9604000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu2.data   2686066000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu3.inst      7659000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu3.data   5591910000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  10978568000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_rate::.cpu0.inst     0.463790                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu0.data     0.974771                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu1.inst     0.267544                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu1.data     0.996822                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu2.inst     0.458150                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu2.data     0.999430                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu3.inst     0.264706                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu3.data     0.998857                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.987990                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_misses::.cpu0.inst          602                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu0.data          850                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu1.inst           61                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu1.data        26031                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu2.inst          104                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu2.data        24547                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu3.inst           63                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu3.data        58550                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       110808                       # number of overall MSHR misses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.l2cache.replacements                    106867                       # number of replacements
system.l2cache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3092                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.l2cache.tags.avg_refs                 1.539775                       # Average number of references to valid blocks.
system.l2cache.tags.data_accesses             1867011                       # Number of data accesses
system.l2cache.tags.occ_blocks::.writebacks     3.137847                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu0.inst    11.152405                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu0.data    15.226578                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu1.inst     1.507886                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu1.data   702.607741                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu2.inst     4.440373                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu2.data   564.495416                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu3.inst     1.076383                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu3.data  2767.287170                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000766                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu0.inst     0.002723                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu0.data     0.003717                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu1.inst     0.000368                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu1.data     0.171535                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu2.inst     0.001084                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu2.data     0.137816                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu3.inst     0.000263                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu3.data     0.675607                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.993880                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.sampled_refs               110963                       # Sample count of references to valid blocks.
system.l2cache.tags.tag_accesses              1867011                       # Number of tag accesses
system.l2cache.tags.tagsinuse             4070.931799                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 170858                       # Total number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.writebacks::.writebacks            339                       # number of writebacks
system.l2cache.writebacks::total                  339                       # number of writebacks
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgGap                     1520146.29                       # Average gap between requests
system.mem_ctrl.avgMemAccLat                 47689.71                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgPriority_.writebacks::samples       259.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu0.inst::samples       601.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu0.data::samples       850.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu1.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu1.data::samples     25996.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu2.inst::samples       104.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu2.data::samples     24498.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu3.inst::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu3.data::samples     58501.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgQLat                      28939.71                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgRdBW                         41.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      41.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgRdQLen                        1.14                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrBW                          0.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.avgWrQLen                       24.98                       # Average write queue length when enqueuing
system.mem_ctrl.busUtil                          0.33                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.33                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.bw_inst_read::.cpu0.inst       227654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu1.inst        23106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu2.inst        39394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu3.inst        23864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            314018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu0.inst            227654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu0.data            321973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu1.inst             23106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu1.data           9860329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu2.inst             39394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu2.data           9298202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu3.inst             23864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu3.data          22178259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               41972782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          128410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu0.inst           227654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu0.data           321973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu1.inst            23106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu1.data          9860329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu2.inst            39394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu2.data          9298202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu3.inst            23864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu3.data         22178259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              42101192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          128410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                128410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bytesPerActivate::samples        59472                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     119.327415                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    104.490690                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev     64.259865                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         29726     49.98%     49.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        29549     49.69%     99.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           59      0.10%     99.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           29      0.05%     99.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           48      0.08%     99.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           26      0.04%     99.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            7      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           19      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         59472                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                 7083136                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadSys                  7091648                       # Total read bytes from the system interface side
system.mem_ctrl.bytesReadWrQ                     8512                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    14976                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesWrittenSys                 21696                       # Total written bytes from the system interface side
system.mem_ctrl.bytes_inst_read::.cpu0.inst        38464                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu1.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu3.inst         4032                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          53056                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_read::.cpu0.inst          38464                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu0.data          54400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu1.inst           3904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu1.data        1665984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu2.inst           6656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu2.data        1571008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu3.inst           4032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu3.data        3747200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             7091648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        21696                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            21696                       # Number of bytes written to this memory
system.mem_ctrl.masterReadAccesses::.cpu0.inst          601                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu0.data          850                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu1.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu1.data        26031                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu2.inst          104                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu2.data        24547                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu3.inst           63                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu3.data        58550                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAvgLat::.cpu0.inst     34128.95                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu0.data     38009.71                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu1.inst     47356.56                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu1.data     46528.54                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu2.inst     40072.12                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu2.data     57907.28                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu3.inst     68408.73                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu3.data     44085.24                       # Per-master read average memory access latency
system.mem_ctrl.masterReadBytes::.cpu0.inst        38464                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu0.data        54400                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu1.inst         3904                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu1.data      1663744                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu2.inst         6656                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu2.data      1567872                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu3.inst         4032                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu3.data      3744064                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu0.inst 227653.866335208062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu0.data 321973.022271092923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu1.inst 23106.299245337257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu1.data 9847071.396422743797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu2.inst 39394.346254345488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu2.data 9279641.293643806130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu3.inst 23863.882827151596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu3.data 22159698.559860244393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadTotalLat::.cpu0.inst     20511500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu0.data     32308250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu1.inst      2888750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu1.data   1211184500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu2.inst      4167500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu2.data   1421450000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu3.inst      4309750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu3.data   2581191000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteAccesses::.writebacks          339                       # Per-master write serviced memory accesses
system.mem_ctrl.masterWriteAvgLat::.writebacks 4942250672.57                       # Per-master write average memory access latency
system.mem_ctrl.masterWriteBytes::.writebacks        14976                       # Per-master bytes write to memory
system.mem_ctrl.masterWriteRate::.writebacks 88637.279072277350                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterWriteTotalLat::.writebacks 1675422978000                       # Per-master write total memory access latency
system.mem_ctrl.mergedWrBursts                     80                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numReadWriteTurnArounds            13                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numStayReadState               241309                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 225                       # Number of times bus staying in WRITE state
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.numWriteReadTurnArounds            13                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.num_reads::.cpu0.inst             601                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu0.data             850                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu1.inst              61                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu1.data           26031                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu2.inst             104                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu2.data           24547                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu3.inst              63                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu3.data           58550                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               110807                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           339                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 339                       # Number of write requests responded to by this memory
system.mem_ctrl.pageHitRate                     46.36                       # Row buffer hit rate, read and write combined
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.perBankRdBursts::0               7081                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               7100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               6830                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               6874                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               6885                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               6792                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               6834                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               6877                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               6880                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               6942                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              6979                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              7084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              6845                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              7001                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              6937                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              6733                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 59                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 27                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 23                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 10                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  6                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 10                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 9                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                11                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                16                       # Per bank write bursts
system.mem_ctrl.priorityMaxLatency       0.091752979750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     6270.923077                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean    1913.215675                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    8495.493839                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1023             6     46.15%     46.15% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-2047            1      7.69%     53.85% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-3071            1      7.69%     61.54% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3072-4095            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::13312-14335            2     15.38%     84.62% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::17408-18431            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::24576-25599            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             13                       # Reads before turning the bus around for writes
system.mem_ctrl.rdQLenPdf::0                    96368                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    13665                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      598                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       34                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.readBursts                     110807                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 110807                       # Read request sizes (log2)
system.mem_ctrl.readReqs                       110807                       # Number of read requests accepted
system.mem_ctrl.readRowHitRate                  46.32                       # Row buffer hit rate for reads
system.mem_ctrl.readRowHits                     51269                       # Number of row buffer hits during reads
system.mem_ctrl.servicedByWrQ                     133                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.totBusLat                   553370000                       # Total ticks spent in databus transfers
system.mem_ctrl.totGap                   168958179000                       # Total gap between requests
system.mem_ctrl.totMemAccLat               5278011250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totQLat                    3202873750                       # Total ticks spent queuing
system.mem_ctrl.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                13    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             13                       # Writes before turning the bus around for reads
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      13                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      13                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      13                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      13                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      13                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      13                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      13                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      13                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.writeBursts                       339                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   339                       # Write request sizes (log2)
system.mem_ctrl.writeReqs                         339                       # Number of write requests accepted
system.mem_ctrl.writeRowHitRate                 61.78                       # Row buffer hit rate for writes
system.mem_ctrl.writeRowHits                      160                       # Number of row buffer hits during writes
system.mem_ctrl_0.actBackEnergy            2260895880                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.actEnergy                 214642680                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy      37920978240                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.averagePower             416.279111                       # Core power per rank (mW)
system.mem_ctrl_0.memoryStateTime::IDLE      88925000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     3398720000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   67158973500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN  13152734500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     1997121250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  83161780750                       # Time in different power states
system.mem_ctrl_0.preBackEnergy             202754400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.preEnergy                 114073905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       5050801920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.readEnergy                394649220                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          8034574080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       16139691060                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             70333792185                       # Total energy per rank (pJ)
system.mem_ctrl_0.totalIdleTime          163473418500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.writeEnergy                  730800                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            2246025720                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.actEnergy                 210037380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy      37849614810                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.averagePower             415.903000                       # Core power per rank (mW)
system.mem_ctrl_1.memoryStateTime::IDLE      89275000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF     3392220000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   67354685750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN  13149271000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     1969394250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  83003409000                       # Time in different power states
system.mem_ctrl_1.preBackEnergy             201912960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.preEnergy                 111622335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       5049108480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.readEnergy                395563140                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          8019208080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       16186661460                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             70270245045                       # Total energy per rank (pJ)
system.mem_ctrl_1.totalIdleTime          163507351250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.writeEnergy                  490680                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       325192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 325192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      7113280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7113280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           215704000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          599883250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            110847                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  110847    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              110847                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       103845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        214386                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                               38                       # Total snoops (count)
system.membus.trans_dist::ReadResp             110033                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          339                       # Transaction distribution
system.membus.trans_dist::CleanEvict           103200                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               31                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              8                       # Transaction distribution
system.membus.trans_dist::ReadExReq               774                       # Transaction distribution
system.membus.trans_dist::ReadExResp              773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110034                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 168958255000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
