#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug 16 11:27:53 2022
# Process ID: 9472
# Current directory: C:/Users/hikar/Desktop/lab1dig/project_lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15192 C:\Users\hikar\Desktop\lab1dig\project_lab_1\project_lab_1.xpr
# Log file: C:/Users/hikar/Desktop/lab1dig/project_lab_1/vivado.log
# Journal file: C:/Users/hikar/Desktop/lab1dig/project_lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/GATEWAY/Desktop/project_lab_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
[Tue Aug 16 11:31:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Aug 16 11:32:10 2022] Launched impl_1...
Run output will be captured here: C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab6_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab6_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab_6'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab6_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a784f88ce0cb4cbfaf055013bfc244e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab6_TB_behav xil_defaultlib.Lab6_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Lab_6 [lab_6_default]
Compiling architecture behavioral of entity xil_defaultlib.lab6_tb
Built simulation snapshot Lab6_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim/xsim.dir/Lab6_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 16 11:33:17 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 780.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab6_TB_behav -key {Behavioral:sim_1:Functional:Lab6_TB} -tclbatch {Lab6_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Lab6_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab6_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 806.598 ; gain = 26.121
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_run' was cancelled
add_bp {C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd} 49
add_bp {C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd} 50
add_bp {C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd} 52
add_bp {C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd} 53
add_bp {C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd} 55
remove_bps -file {C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd} -line 55
remove_bps -file {C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd} -line 53
remove_bps -file {C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd} -line 52
remove_bps -file {C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd} -line 50
remove_bps -file {C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd} -line 49
reset_run impl_1
launch_runs impl_1 -jobs 6
[Tue Aug 16 11:42:01 2022] Launched impl_1...
Run output will be captured here: C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab6_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab6_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab_6'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a784f88ce0cb4cbfaf055013bfc244e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab6_TB_behav xil_defaultlib.Lab6_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:42]
ERROR: [VRFC 10-718] formal port <Cin> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:43]
ERROR: [VRFC 10-718] formal port <Cout> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:44]
ERROR: [VRFC 10-718] formal port <S> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab6_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Aug 16 11:42:40 2022] Launched synth_1...
Run output will be captured here: C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab6_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab6_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a784f88ce0cb4cbfaf055013bfc244e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab6_TB_behav xil_defaultlib.Lab6_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:42]
ERROR: [VRFC 10-718] formal port <Cin> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:43]
ERROR: [VRFC 10-718] formal port <Cout> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:44]
ERROR: [VRFC 10-718] formal port <S> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab6_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs impl_1 -jobs 6
[Tue Aug 16 11:43:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab6_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab6_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a784f88ce0cb4cbfaf055013bfc244e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab6_TB_behav xil_defaultlib.Lab6_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:42]
ERROR: [VRFC 10-718] formal port <Cin> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:43]
ERROR: [VRFC 10-718] formal port <Cout> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:44]
ERROR: [VRFC 10-718] formal port <S> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab6_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1092.516 ; gain = 0.027
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1092.516 ; gain = 0.027
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1092.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1244.180 ; gain = 235.598
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab6_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab6_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a784f88ce0cb4cbfaf055013bfc244e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab6_TB_behav xil_defaultlib.Lab6_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:42]
ERROR: [VRFC 10-718] formal port <Cin> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:43]
ERROR: [VRFC 10-718] formal port <Cout> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:44]
ERROR: [VRFC 10-718] formal port <S> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab6_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab6_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab6_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a784f88ce0cb4cbfaf055013bfc244e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab6_TB_behav xil_defaultlib.Lab6_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:42]
ERROR: [VRFC 10-718] formal port <Cin> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:43]
ERROR: [VRFC 10-718] formal port <Cout> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:44]
ERROR: [VRFC 10-718] formal port <S> does not exist in entity <Lab_6>.  Please compare the definition of block <Lab_6> to its component declaration and its instantion to detect the mismatch. [C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab6_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hikar/Desktop/lab1dig/project_lab_1/project_lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 16 11:44:50 2022...
