

================================================================
== Vitis HLS Report for 'huffmanBytegenLL'
================================================================
* Date:           Tue Oct  8 21:19:28 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.459 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%counter_loc = alloca i64 1"   --->   Operation 12 'alloca' 'counter_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buffer_loc = alloca i64 1"   --->   Operation 13 'alloca' 'buffer_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%done_0_loc = alloca i64 1"   --->   Operation 14 'alloca' 'done_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%codeOffsets_0_addr = getelementptr i16 %codeOffsets_0, i64 0, i64 0"   --->   Operation 15 'getelementptr' 'codeOffsets_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr = getelementptr i16 %codeOffsets_1, i64 0, i64 0"   --->   Operation 16 'getelementptr' 'codeOffsets_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.73ns)   --->   "%codeOffsets_0_load = load i4 %codeOffsets_0_addr"   --->   Operation 17 'load' 'codeOffsets_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_1 : Operation 18 [2/2] (0.73ns)   --->   "%codeOffsets_1_load = load i4 %codeOffsets_1_addr"   --->   Operation 18 'load' 'codeOffsets_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 19 [1/2] (0.73ns)   --->   "%codeOffsets_0_load = load i4 %codeOffsets_0_addr"   --->   Operation 19 'load' 'codeOffsets_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%codeOffsets_0_addr_1 = getelementptr i16 %codeOffsets_0, i64 0, i64 1"   --->   Operation 20 'getelementptr' 'codeOffsets_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_1 = getelementptr i16 %codeOffsets_1, i64 0, i64 1"   --->   Operation 21 'getelementptr' 'codeOffsets_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.73ns)   --->   "%codeOffsets_0_load_1 = load i4 %codeOffsets_0_addr_1"   --->   Operation 22 'load' 'codeOffsets_0_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%codeOffsets_0_addr_2 = getelementptr i16 %codeOffsets_0, i64 0, i64 2"   --->   Operation 23 'getelementptr' 'codeOffsets_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_2 = getelementptr i16 %codeOffsets_1, i64 0, i64 2"   --->   Operation 24 'getelementptr' 'codeOffsets_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (0.73ns)   --->   "%codeOffsets_0_load_2 = load i4 %codeOffsets_0_addr_2"   --->   Operation 25 'load' 'codeOffsets_0_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 26 [1/2] (0.73ns)   --->   "%codeOffsets_1_load = load i4 %codeOffsets_1_addr"   --->   Operation 26 'load' 'codeOffsets_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 27 [2/2] (0.73ns)   --->   "%codeOffsets_1_load_1 = load i4 %codeOffsets_1_addr_1"   --->   Operation 27 'load' 'codeOffsets_1_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 28 [2/2] (0.73ns)   --->   "%codeOffsets_1_load_2 = load i4 %codeOffsets_1_addr_2"   --->   Operation 28 'load' 'codeOffsets_1_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 29 [1/2] (0.73ns)   --->   "%codeOffsets_0_load_1 = load i4 %codeOffsets_0_addr_1"   --->   Operation 29 'load' 'codeOffsets_0_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_3 : Operation 30 [1/2] (0.73ns)   --->   "%codeOffsets_0_load_2 = load i4 %codeOffsets_0_addr_2"   --->   Operation 30 'load' 'codeOffsets_0_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%codeOffsets_0_addr_3 = getelementptr i16 %codeOffsets_0, i64 0, i64 3"   --->   Operation 31 'getelementptr' 'codeOffsets_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_3 = getelementptr i16 %codeOffsets_1, i64 0, i64 3"   --->   Operation 32 'getelementptr' 'codeOffsets_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (0.73ns)   --->   "%codeOffsets_0_load_3 = load i4 %codeOffsets_0_addr_3"   --->   Operation 33 'load' 'codeOffsets_0_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%codeOffsets_0_addr_4 = getelementptr i16 %codeOffsets_0, i64 0, i64 4"   --->   Operation 34 'getelementptr' 'codeOffsets_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_4 = getelementptr i16 %codeOffsets_1, i64 0, i64 4"   --->   Operation 35 'getelementptr' 'codeOffsets_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (0.73ns)   --->   "%codeOffsets_0_load_4 = load i4 %codeOffsets_0_addr_4"   --->   Operation 36 'load' 'codeOffsets_0_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_3 : Operation 37 [1/2] (0.73ns)   --->   "%codeOffsets_1_load_1 = load i4 %codeOffsets_1_addr_1"   --->   Operation 37 'load' 'codeOffsets_1_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_3 : Operation 38 [1/2] (0.73ns)   --->   "%codeOffsets_1_load_2 = load i4 %codeOffsets_1_addr_2"   --->   Operation 38 'load' 'codeOffsets_1_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_3 : Operation 39 [2/2] (0.73ns)   --->   "%codeOffsets_1_load_3 = load i4 %codeOffsets_1_addr_3"   --->   Operation 39 'load' 'codeOffsets_1_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_3 : Operation 40 [2/2] (0.73ns)   --->   "%codeOffsets_1_load_4 = load i4 %codeOffsets_1_addr_4"   --->   Operation 40 'load' 'codeOffsets_1_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 41 [1/2] (0.73ns)   --->   "%codeOffsets_0_load_3 = load i4 %codeOffsets_0_addr_3"   --->   Operation 41 'load' 'codeOffsets_0_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_4 : Operation 42 [1/2] (0.73ns)   --->   "%codeOffsets_0_load_4 = load i4 %codeOffsets_0_addr_4"   --->   Operation 42 'load' 'codeOffsets_0_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%codeOffsets_0_addr_5 = getelementptr i16 %codeOffsets_0, i64 0, i64 5"   --->   Operation 43 'getelementptr' 'codeOffsets_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_5 = getelementptr i16 %codeOffsets_1, i64 0, i64 5"   --->   Operation 44 'getelementptr' 'codeOffsets_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (0.73ns)   --->   "%codeOffsets_0_load_5 = load i4 %codeOffsets_0_addr_5"   --->   Operation 45 'load' 'codeOffsets_0_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%codeOffsets_0_addr_6 = getelementptr i16 %codeOffsets_0, i64 0, i64 6"   --->   Operation 46 'getelementptr' 'codeOffsets_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_6 = getelementptr i16 %codeOffsets_1, i64 0, i64 6"   --->   Operation 47 'getelementptr' 'codeOffsets_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (0.73ns)   --->   "%codeOffsets_0_load_6 = load i4 %codeOffsets_0_addr_6"   --->   Operation 48 'load' 'codeOffsets_0_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_4 : Operation 49 [1/2] (0.73ns)   --->   "%codeOffsets_1_load_3 = load i4 %codeOffsets_1_addr_3"   --->   Operation 49 'load' 'codeOffsets_1_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_4 : Operation 50 [1/2] (0.73ns)   --->   "%codeOffsets_1_load_4 = load i4 %codeOffsets_1_addr_4"   --->   Operation 50 'load' 'codeOffsets_1_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_4 : Operation 51 [2/2] (0.73ns)   --->   "%codeOffsets_1_load_5 = load i4 %codeOffsets_1_addr_5"   --->   Operation 51 'load' 'codeOffsets_1_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_4 : Operation 52 [2/2] (0.73ns)   --->   "%codeOffsets_1_load_6 = load i4 %codeOffsets_1_addr_6"   --->   Operation 52 'load' 'codeOffsets_1_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 53 [1/2] (0.73ns)   --->   "%codeOffsets_0_load_5 = load i4 %codeOffsets_0_addr_5"   --->   Operation 53 'load' 'codeOffsets_0_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_5 : Operation 54 [1/2] (0.73ns)   --->   "%codeOffsets_0_load_6 = load i4 %codeOffsets_0_addr_6"   --->   Operation 54 'load' 'codeOffsets_0_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%codeOffsets_0_addr_7 = getelementptr i16 %codeOffsets_0, i64 0, i64 7"   --->   Operation 55 'getelementptr' 'codeOffsets_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_7 = getelementptr i16 %codeOffsets_1, i64 0, i64 7"   --->   Operation 56 'getelementptr' 'codeOffsets_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (0.73ns)   --->   "%codeOffsets_0_load_7 = load i4 %codeOffsets_0_addr_7"   --->   Operation 57 'load' 'codeOffsets_0_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%codeOffsets_0_addr_8 = getelementptr i16 %codeOffsets_0, i64 0, i64 8"   --->   Operation 58 'getelementptr' 'codeOffsets_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_8 = getelementptr i16 %codeOffsets_1, i64 0, i64 8"   --->   Operation 59 'getelementptr' 'codeOffsets_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (0.73ns)   --->   "%codeOffsets_0_load_8 = load i4 %codeOffsets_0_addr_8"   --->   Operation 60 'load' 'codeOffsets_0_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_5 : Operation 61 [1/2] (0.73ns)   --->   "%codeOffsets_1_load_5 = load i4 %codeOffsets_1_addr_5"   --->   Operation 61 'load' 'codeOffsets_1_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_5 : Operation 62 [1/2] (0.73ns)   --->   "%codeOffsets_1_load_6 = load i4 %codeOffsets_1_addr_6"   --->   Operation 62 'load' 'codeOffsets_1_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_5 : Operation 63 [2/2] (0.73ns)   --->   "%codeOffsets_1_load_7 = load i4 %codeOffsets_1_addr_7"   --->   Operation 63 'load' 'codeOffsets_1_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_5 : Operation 64 [2/2] (0.73ns)   --->   "%codeOffsets_1_load_8 = load i4 %codeOffsets_1_addr_8"   --->   Operation 64 'load' 'codeOffsets_1_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 6 <SV = 5> <Delay = 0.73>
ST_6 : Operation 65 [1/2] (0.73ns)   --->   "%codeOffsets_0_load_7 = load i4 %codeOffsets_0_addr_7"   --->   Operation 65 'load' 'codeOffsets_0_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_6 : Operation 66 [1/2] (0.73ns)   --->   "%codeOffsets_0_load_8 = load i4 %codeOffsets_0_addr_8"   --->   Operation 66 'load' 'codeOffsets_0_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%codeOffsets_0_addr_9 = getelementptr i16 %codeOffsets_0, i64 0, i64 9"   --->   Operation 67 'getelementptr' 'codeOffsets_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_9 = getelementptr i16 %codeOffsets_1, i64 0, i64 9"   --->   Operation 68 'getelementptr' 'codeOffsets_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (0.73ns)   --->   "%codeOffsets_0_load_9 = load i4 %codeOffsets_0_addr_9"   --->   Operation 69 'load' 'codeOffsets_0_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%codeOffsets_0_addr_10 = getelementptr i16 %codeOffsets_0, i64 0, i64 10"   --->   Operation 70 'getelementptr' 'codeOffsets_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_10 = getelementptr i16 %codeOffsets_1, i64 0, i64 10"   --->   Operation 71 'getelementptr' 'codeOffsets_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (0.73ns)   --->   "%codeOffsets_0_load_10 = load i4 %codeOffsets_0_addr_10"   --->   Operation 72 'load' 'codeOffsets_0_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_6 : Operation 73 [1/2] (0.73ns)   --->   "%codeOffsets_1_load_7 = load i4 %codeOffsets_1_addr_7"   --->   Operation 73 'load' 'codeOffsets_1_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_6 : Operation 74 [1/2] (0.73ns)   --->   "%codeOffsets_1_load_8 = load i4 %codeOffsets_1_addr_8"   --->   Operation 74 'load' 'codeOffsets_1_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_6 : Operation 75 [2/2] (0.73ns)   --->   "%codeOffsets_1_load_9 = load i4 %codeOffsets_1_addr_9"   --->   Operation 75 'load' 'codeOffsets_1_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_6 : Operation 76 [2/2] (0.73ns)   --->   "%codeOffsets_1_load_10 = load i4 %codeOffsets_1_addr_10"   --->   Operation 76 'load' 'codeOffsets_1_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 7 <SV = 6> <Delay = 0.73>
ST_7 : Operation 77 [1/2] (0.73ns)   --->   "%codeOffsets_0_load_9 = load i4 %codeOffsets_0_addr_9"   --->   Operation 77 'load' 'codeOffsets_0_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_7 : Operation 78 [1/2] (0.73ns)   --->   "%codeOffsets_0_load_10 = load i4 %codeOffsets_0_addr_10"   --->   Operation 78 'load' 'codeOffsets_0_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%codeOffsets_0_addr_11 = getelementptr i16 %codeOffsets_0, i64 0, i64 11"   --->   Operation 79 'getelementptr' 'codeOffsets_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_11 = getelementptr i16 %codeOffsets_1, i64 0, i64 11"   --->   Operation 80 'getelementptr' 'codeOffsets_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [2/2] (0.73ns)   --->   "%codeOffsets_0_load_11 = load i4 %codeOffsets_0_addr_11"   --->   Operation 81 'load' 'codeOffsets_0_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%codeOffsets_0_addr_12 = getelementptr i16 %codeOffsets_0, i64 0, i64 12"   --->   Operation 82 'getelementptr' 'codeOffsets_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_12 = getelementptr i16 %codeOffsets_1, i64 0, i64 12"   --->   Operation 83 'getelementptr' 'codeOffsets_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [2/2] (0.73ns)   --->   "%codeOffsets_0_load_12 = load i4 %codeOffsets_0_addr_12"   --->   Operation 84 'load' 'codeOffsets_0_load_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_7 : Operation 85 [1/2] (0.73ns)   --->   "%codeOffsets_1_load_9 = load i4 %codeOffsets_1_addr_9"   --->   Operation 85 'load' 'codeOffsets_1_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_7 : Operation 86 [1/2] (0.73ns)   --->   "%codeOffsets_1_load_10 = load i4 %codeOffsets_1_addr_10"   --->   Operation 86 'load' 'codeOffsets_1_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_7 : Operation 87 [2/2] (0.73ns)   --->   "%codeOffsets_1_load_11 = load i4 %codeOffsets_1_addr_11"   --->   Operation 87 'load' 'codeOffsets_1_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_7 : Operation 88 [2/2] (0.73ns)   --->   "%codeOffsets_1_load_12 = load i4 %codeOffsets_1_addr_12"   --->   Operation 88 'load' 'codeOffsets_1_load_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 8 <SV = 7> <Delay = 0.73>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%ignoreValue_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %ignoreValue"   --->   Operation 89 'read' 'ignoreValue_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%p_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read2"   --->   Operation 90 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%bits_cntr_read_5 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_read"   --->   Operation 91 'read' 'bits_cntr_read_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%p_bitbuffer_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_bitbuffer_read"   --->   Operation 92 'read' 'p_bitbuffer_read_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/2] (0.73ns)   --->   "%codeOffsets_0_load_11 = load i4 %codeOffsets_0_addr_11"   --->   Operation 93 'load' 'codeOffsets_0_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_8 : Operation 94 [1/2] (0.73ns)   --->   "%codeOffsets_0_load_12 = load i4 %codeOffsets_0_addr_12"   --->   Operation 94 'load' 'codeOffsets_0_load_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%codeOffsets_0_addr_13 = getelementptr i16 %codeOffsets_0, i64 0, i64 13"   --->   Operation 95 'getelementptr' 'codeOffsets_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_13 = getelementptr i16 %codeOffsets_1, i64 0, i64 13"   --->   Operation 96 'getelementptr' 'codeOffsets_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [2/2] (0.73ns)   --->   "%codeOffsets_0_load_13 = load i4 %codeOffsets_0_addr_13"   --->   Operation 97 'load' 'codeOffsets_0_load_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%codeOffsets_0_addr_14 = getelementptr i16 %codeOffsets_0, i64 0, i64 14"   --->   Operation 98 'getelementptr' 'codeOffsets_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_14 = getelementptr i16 %codeOffsets_1, i64 0, i64 14"   --->   Operation 99 'getelementptr' 'codeOffsets_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [2/2] (0.73ns)   --->   "%codeOffsets_0_load_14 = load i4 %codeOffsets_0_addr_14"   --->   Operation 100 'load' 'codeOffsets_0_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_8 : Operation 101 [1/2] (0.73ns)   --->   "%codeOffsets_1_load_11 = load i4 %codeOffsets_1_addr_11"   --->   Operation 101 'load' 'codeOffsets_1_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_8 : Operation 102 [1/2] (0.73ns)   --->   "%codeOffsets_1_load_12 = load i4 %codeOffsets_1_addr_12"   --->   Operation 102 'load' 'codeOffsets_1_load_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_8 : Operation 103 [2/2] (0.73ns)   --->   "%codeOffsets_1_load_13 = load i4 %codeOffsets_1_addr_13"   --->   Operation 103 'load' 'codeOffsets_1_load_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_8 : Operation 104 [2/2] (0.73ns)   --->   "%codeOffsets_1_load_14 = load i4 %codeOffsets_1_addr_14"   --->   Operation 104 'load' 'codeOffsets_1_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 9 <SV = 8> <Delay = 3.36>
ST_9 : Operation 105 [1/2] (0.73ns)   --->   "%codeOffsets_0_load_13 = load i4 %codeOffsets_0_addr_13"   --->   Operation 105 'load' 'codeOffsets_0_load_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_9 : Operation 106 [1/2] (0.73ns)   --->   "%codeOffsets_0_load_14 = load i4 %codeOffsets_0_addr_14"   --->   Operation 106 'load' 'codeOffsets_0_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_9 : Operation 107 [1/2] (0.73ns)   --->   "%codeOffsets_1_load_13 = load i4 %codeOffsets_1_addr_13"   --->   Operation 107 'load' 'codeOffsets_1_load_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_9 : Operation 108 [1/2] (0.73ns)   --->   "%codeOffsets_1_load_14 = load i4 %codeOffsets_1_addr_14"   --->   Operation 108 'load' 'codeOffsets_1_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 109 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [2/2] (2.63ns)   --->   "%call_ln0 = call void @huffmanBytegenLL_Pipeline_ByteGen, i1 %p_read, i32 %p_bitbuffer_read_2, i6 %bits_cntr_read_5, i16 %codeOffsets_0_load, i16 %codeOffsets_0_load_1, i16 %codeOffsets_0_load_2, i16 %codeOffsets_0_load_3, i16 %codeOffsets_0_load_4, i16 %codeOffsets_0_load_5, i16 %codeOffsets_0_load_6, i16 %codeOffsets_0_load_7, i16 %codeOffsets_0_load_8, i16 %codeOffsets_0_load_9, i16 %codeOffsets_0_load_10, i16 %codeOffsets_0_load_11, i16 %codeOffsets_0_load_12, i16 %codeOffsets_0_load_13, i16 %codeOffsets_0_load_14, i16 %codeOffsets_1_load, i16 %codeOffsets_1_load_1, i16 %codeOffsets_1_load_2, i16 %codeOffsets_1_load_3, i16 %codeOffsets_1_load_4, i16 %codeOffsets_1_load_5, i16 %codeOffsets_1_load_6, i16 %codeOffsets_1_load_7, i16 %codeOffsets_1_load_8, i16 %codeOffsets_1_load_9, i16 %codeOffsets_1_load_10, i16 %codeOffsets_1_load_11, i16 %codeOffsets_1_load_12, i16 %codeOffsets_1_load_13, i16 %codeOffsets_1_load_14, i9 %bl1Codes_0, i9 %bl1Codes_1, i9 %bl2Codes_0, i9 %bl2Codes_1, i9 %bl3Codes_0, i9 %bl3Codes_1, i9 %bl4Codes_0, i9 %bl4Codes_1, i9 %bl5Codes_0, i9 %bl5Codes_1, i9 %bl6Codes_0, i9 %bl6Codes_1, i9 %bl7Codes_0, i9 %bl7Codes_1, i9 %bl8Codes_0, i9 %bl8Codes_1, i9 %bl9Codes_0, i9 %bl9Codes_1, i9 %bl10Codes_0, i9 %bl10Codes_1, i9 %bl11Codes_0, i9 %bl11Codes_1, i9 %bl12Codes_0, i9 %bl12Codes_1, i9 %bl13Codes_0, i9 %bl13Codes_1, i9 %bl14Codes_0, i9 %bl14Codes_1, i9 %bl15Codes_0, i9 %bl15Codes_1, i3 %ignoreValue_read, i16 %lz77_output_stream, i16 %huffman_input_stream, i1 %huffman_eos_stream, i1 %done_0_loc, i32 %buffer_loc, i6 %counter_loc, i4 %lext, i4 %dext"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 2.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.60>
ST_10 : Operation 111 [1/2] (0.60ns)   --->   "%call_ln0 = call void @huffmanBytegenLL_Pipeline_ByteGen, i1 %p_read, i32 %p_bitbuffer_read_2, i6 %bits_cntr_read_5, i16 %codeOffsets_0_load, i16 %codeOffsets_0_load_1, i16 %codeOffsets_0_load_2, i16 %codeOffsets_0_load_3, i16 %codeOffsets_0_load_4, i16 %codeOffsets_0_load_5, i16 %codeOffsets_0_load_6, i16 %codeOffsets_0_load_7, i16 %codeOffsets_0_load_8, i16 %codeOffsets_0_load_9, i16 %codeOffsets_0_load_10, i16 %codeOffsets_0_load_11, i16 %codeOffsets_0_load_12, i16 %codeOffsets_0_load_13, i16 %codeOffsets_0_load_14, i16 %codeOffsets_1_load, i16 %codeOffsets_1_load_1, i16 %codeOffsets_1_load_2, i16 %codeOffsets_1_load_3, i16 %codeOffsets_1_load_4, i16 %codeOffsets_1_load_5, i16 %codeOffsets_1_load_6, i16 %codeOffsets_1_load_7, i16 %codeOffsets_1_load_8, i16 %codeOffsets_1_load_9, i16 %codeOffsets_1_load_10, i16 %codeOffsets_1_load_11, i16 %codeOffsets_1_load_12, i16 %codeOffsets_1_load_13, i16 %codeOffsets_1_load_14, i9 %bl1Codes_0, i9 %bl1Codes_1, i9 %bl2Codes_0, i9 %bl2Codes_1, i9 %bl3Codes_0, i9 %bl3Codes_1, i9 %bl4Codes_0, i9 %bl4Codes_1, i9 %bl5Codes_0, i9 %bl5Codes_1, i9 %bl6Codes_0, i9 %bl6Codes_1, i9 %bl7Codes_0, i9 %bl7Codes_1, i9 %bl8Codes_0, i9 %bl8Codes_1, i9 %bl9Codes_0, i9 %bl9Codes_1, i9 %bl10Codes_0, i9 %bl10Codes_1, i9 %bl11Codes_0, i9 %bl11Codes_1, i9 %bl12Codes_0, i9 %bl12Codes_1, i9 %bl13Codes_0, i9 %bl13Codes_1, i9 %bl14Codes_0, i9 %bl14Codes_1, i9 %bl15Codes_0, i9 %bl15Codes_1, i3 %ignoreValue_read, i16 %lz77_output_stream, i16 %huffman_input_stream, i1 %huffman_eos_stream, i1 %done_0_loc, i32 %buffer_loc, i6 %counter_loc, i4 %lext, i4 %dext"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl15Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 112 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl15Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 113 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl14Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 114 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl14Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 115 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl13Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 116 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl13Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 117 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl12Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 118 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl12Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 119 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl11Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 120 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl11Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 121 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl10Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 122 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl10Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 123 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl9Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 124 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl9Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 125 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl8Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 126 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl8Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 127 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 128 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 129 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl6Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 130 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl6Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 131 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 132 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 133 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl4Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 134 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl4Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 135 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl3Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 136 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl3Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 137 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl2Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 138 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl2Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 139 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl1Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 140 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl1Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 141 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %lz77_output_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%done_0_loc_load = load i1 %done_0_loc"   --->   Operation 145 'load' 'done_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%buffer_loc_load = load i32 %buffer_loc"   --->   Operation 146 'load' 'buffer_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%counter_loc_load = load i6 %counter_loc"   --->   Operation 147 'load' 'counter_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%mrv = insertvalue i39 <undef>, i1 %done_0_loc_load"   --->   Operation 148 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i39 %mrv, i32 %buffer_loc_load"   --->   Operation 149 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i39 %mrv_1, i6 %counter_loc_load"   --->   Operation 150 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i39 %mrv_2"   --->   Operation 151 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.730ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('codeOffsets_0_addr') [82]  (0.000 ns)
	'load' operation 16 bit ('codeOffsets_0_load') on array 'codeOffsets_0' [84]  (0.730 ns)

 <State 2>: 0.730ns
The critical path consists of the following:
	'load' operation 16 bit ('codeOffsets_0_load') on array 'codeOffsets_0' [84]  (0.730 ns)

 <State 3>: 0.730ns
The critical path consists of the following:
	'load' operation 16 bit ('codeOffsets_0_load_1') on array 'codeOffsets_0' [87]  (0.730 ns)

 <State 4>: 0.730ns
The critical path consists of the following:
	'load' operation 16 bit ('codeOffsets_0_load_3') on array 'codeOffsets_0' [93]  (0.730 ns)

 <State 5>: 0.730ns
The critical path consists of the following:
	'load' operation 16 bit ('codeOffsets_0_load_5') on array 'codeOffsets_0' [99]  (0.730 ns)

 <State 6>: 0.730ns
The critical path consists of the following:
	'load' operation 16 bit ('codeOffsets_0_load_7') on array 'codeOffsets_0' [105]  (0.730 ns)

 <State 7>: 0.730ns
The critical path consists of the following:
	'load' operation 16 bit ('codeOffsets_0_load_9') on array 'codeOffsets_0' [111]  (0.730 ns)

 <State 8>: 0.730ns
The critical path consists of the following:
	'load' operation 16 bit ('codeOffsets_0_load_11') on array 'codeOffsets_0' [117]  (0.730 ns)

 <State 9>: 3.368ns
The critical path consists of the following:
	'load' operation 16 bit ('codeOffsets_0_load_13') on array 'codeOffsets_0' [123]  (0.730 ns)
	'call' operation 0 bit ('call_ln0') to 'huffmanBytegenLL_Pipeline_ByteGen' [143]  (2.638 ns)

 <State 10>: 0.608ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'huffmanBytegenLL_Pipeline_ByteGen' [143]  (0.608 ns)

 <State 11>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
