// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="uz_NN_acc_uz_NN_acc,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvc900-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=7898,HLS_SYN_TPT=7818,HLS_SYN_MEM=157,HLS_SYN_DSP=0,HLS_SYN_FF=52161,HLS_SYN_LUT=50675,HLS_VERSION=2022_2}" *)

module uz_NN_acc (
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        m_axi_arrays_AWVALID,
        m_axi_arrays_AWREADY,
        m_axi_arrays_AWADDR,
        m_axi_arrays_AWID,
        m_axi_arrays_AWLEN,
        m_axi_arrays_AWSIZE,
        m_axi_arrays_AWBURST,
        m_axi_arrays_AWLOCK,
        m_axi_arrays_AWCACHE,
        m_axi_arrays_AWPROT,
        m_axi_arrays_AWQOS,
        m_axi_arrays_AWREGION,
        m_axi_arrays_AWUSER,
        m_axi_arrays_WVALID,
        m_axi_arrays_WREADY,
        m_axi_arrays_WDATA,
        m_axi_arrays_WSTRB,
        m_axi_arrays_WLAST,
        m_axi_arrays_WID,
        m_axi_arrays_WUSER,
        m_axi_arrays_ARVALID,
        m_axi_arrays_ARREADY,
        m_axi_arrays_ARADDR,
        m_axi_arrays_ARID,
        m_axi_arrays_ARLEN,
        m_axi_arrays_ARSIZE,
        m_axi_arrays_ARBURST,
        m_axi_arrays_ARLOCK,
        m_axi_arrays_ARCACHE,
        m_axi_arrays_ARPROT,
        m_axi_arrays_ARQOS,
        m_axi_arrays_ARREGION,
        m_axi_arrays_ARUSER,
        m_axi_arrays_RVALID,
        m_axi_arrays_RREADY,
        m_axi_arrays_RDATA,
        m_axi_arrays_RLAST,
        m_axi_arrays_RID,
        m_axi_arrays_RUSER,
        m_axi_arrays_RRESP,
        m_axi_arrays_BVALID,
        m_axi_arrays_BREADY,
        m_axi_arrays_BRESP,
        m_axi_arrays_BID,
        m_axi_arrays_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 8;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_ARRAYS_ID_WIDTH = 1;
parameter    C_M_AXI_ARRAYS_ADDR_WIDTH = 32;
parameter    C_M_AXI_ARRAYS_DATA_WIDTH = 32;
parameter    C_M_AXI_ARRAYS_AWUSER_WIDTH = 1;
parameter    C_M_AXI_ARRAYS_ARUSER_WIDTH = 1;
parameter    C_M_AXI_ARRAYS_WUSER_WIDTH = 1;
parameter    C_M_AXI_ARRAYS_RUSER_WIDTH = 1;
parameter    C_M_AXI_ARRAYS_BUSER_WIDTH = 1;
parameter    C_M_AXI_ARRAYS_USER_VALUE = 0;
parameter    C_M_AXI_ARRAYS_PROT_VALUE = 0;
parameter    C_M_AXI_ARRAYS_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_ARRAYS_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
output   m_axi_arrays_AWVALID;
input   m_axi_arrays_AWREADY;
output  [C_M_AXI_ARRAYS_ADDR_WIDTH - 1:0] m_axi_arrays_AWADDR;
output  [C_M_AXI_ARRAYS_ID_WIDTH - 1:0] m_axi_arrays_AWID;
output  [7:0] m_axi_arrays_AWLEN;
output  [2:0] m_axi_arrays_AWSIZE;
output  [1:0] m_axi_arrays_AWBURST;
output  [1:0] m_axi_arrays_AWLOCK;
output  [3:0] m_axi_arrays_AWCACHE;
output  [2:0] m_axi_arrays_AWPROT;
output  [3:0] m_axi_arrays_AWQOS;
output  [3:0] m_axi_arrays_AWREGION;
output  [C_M_AXI_ARRAYS_AWUSER_WIDTH - 1:0] m_axi_arrays_AWUSER;
output   m_axi_arrays_WVALID;
input   m_axi_arrays_WREADY;
output  [C_M_AXI_ARRAYS_DATA_WIDTH - 1:0] m_axi_arrays_WDATA;
output  [C_M_AXI_ARRAYS_WSTRB_WIDTH - 1:0] m_axi_arrays_WSTRB;
output   m_axi_arrays_WLAST;
output  [C_M_AXI_ARRAYS_ID_WIDTH - 1:0] m_axi_arrays_WID;
output  [C_M_AXI_ARRAYS_WUSER_WIDTH - 1:0] m_axi_arrays_WUSER;
output   m_axi_arrays_ARVALID;
input   m_axi_arrays_ARREADY;
output  [C_M_AXI_ARRAYS_ADDR_WIDTH - 1:0] m_axi_arrays_ARADDR;
output  [C_M_AXI_ARRAYS_ID_WIDTH - 1:0] m_axi_arrays_ARID;
output  [7:0] m_axi_arrays_ARLEN;
output  [2:0] m_axi_arrays_ARSIZE;
output  [1:0] m_axi_arrays_ARBURST;
output  [1:0] m_axi_arrays_ARLOCK;
output  [3:0] m_axi_arrays_ARCACHE;
output  [2:0] m_axi_arrays_ARPROT;
output  [3:0] m_axi_arrays_ARQOS;
output  [3:0] m_axi_arrays_ARREGION;
output  [C_M_AXI_ARRAYS_ARUSER_WIDTH - 1:0] m_axi_arrays_ARUSER;
input   m_axi_arrays_RVALID;
output   m_axi_arrays_RREADY;
input  [C_M_AXI_ARRAYS_DATA_WIDTH - 1:0] m_axi_arrays_RDATA;
input   m_axi_arrays_RLAST;
input  [C_M_AXI_ARRAYS_ID_WIDTH - 1:0] m_axi_arrays_RID;
input  [C_M_AXI_ARRAYS_RUSER_WIDTH - 1:0] m_axi_arrays_RUSER;
input  [1:0] m_axi_arrays_RRESP;
input   m_axi_arrays_BVALID;
output   m_axi_arrays_BREADY;
input  [1:0] m_axi_arrays_BRESP;
input  [C_M_AXI_ARRAYS_ID_WIDTH - 1:0] m_axi_arrays_BID;
input  [C_M_AXI_ARRAYS_BUSER_WIDTH - 1:0] m_axi_arrays_BUSER;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire   [31:0] Actions_i_q0;
wire   [31:0] Actions_t_q0;
wire   [31:0] Observation_Input;
wire   [31:0] L_Input_Weights_input;
wire   [31:0] L_1_Weights_input;
wire   [31:0] L_2_Weights_input;
wire   [31:0] L_3_Weights_input;
wire   [31:0] Action_output;
wire   [31:0] L_Input_Bias_input;
wire   [31:0] L_1_Bias_input;
wire   [31:0] L_2_Bias_input;
wire   [31:0] L_3_Bias_input;
wire    copy_mats_flag;
wire   [31:0] Observation_size_input;
wire   [31:0] Action_size_input;
wire    copy_flag_out;
wire    matrices_updated_out;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    arrays_AWREADY;
wire    arrays_WREADY;
wire    arrays_ARREADY;
wire    arrays_RVALID;
wire   [31:0] arrays_RDATA;
wire    arrays_RLAST;
wire   [0:0] arrays_RID;
wire   [8:0] arrays_RFIFONUM;
wire   [0:0] arrays_RUSER;
wire   [1:0] arrays_RRESP;
wire    arrays_BVALID;
wire   [1:0] arrays_BRESP;
wire   [0:0] arrays_BID;
wire   [0:0] arrays_BUSER;
wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire   [31:0] entry_proc_U0_Action_output_c_din;
wire    entry_proc_U0_Action_output_c_write;
wire    Loop_1_proc1_U0_ap_start;
wire    Loop_1_proc1_U0_ap_done;
wire    Loop_1_proc1_U0_ap_continue;
wire    Loop_1_proc1_U0_ap_idle;
wire    Loop_1_proc1_U0_ap_ready;
wire   [3:0] Loop_1_proc1_U0_Actions_address0;
wire    Loop_1_proc1_U0_Actions_ce0;
wire    Loop_1_proc1_U0_Actions_we0;
wire   [31:0] Loop_1_proc1_U0_Actions_d0;
wire    Loop_1_proc1_U0_m_axi_arrays_AWVALID;
wire   [31:0] Loop_1_proc1_U0_m_axi_arrays_AWADDR;
wire   [0:0] Loop_1_proc1_U0_m_axi_arrays_AWID;
wire   [31:0] Loop_1_proc1_U0_m_axi_arrays_AWLEN;
wire   [2:0] Loop_1_proc1_U0_m_axi_arrays_AWSIZE;
wire   [1:0] Loop_1_proc1_U0_m_axi_arrays_AWBURST;
wire   [1:0] Loop_1_proc1_U0_m_axi_arrays_AWLOCK;
wire   [3:0] Loop_1_proc1_U0_m_axi_arrays_AWCACHE;
wire   [2:0] Loop_1_proc1_U0_m_axi_arrays_AWPROT;
wire   [3:0] Loop_1_proc1_U0_m_axi_arrays_AWQOS;
wire   [3:0] Loop_1_proc1_U0_m_axi_arrays_AWREGION;
wire   [0:0] Loop_1_proc1_U0_m_axi_arrays_AWUSER;
wire    Loop_1_proc1_U0_m_axi_arrays_WVALID;
wire   [31:0] Loop_1_proc1_U0_m_axi_arrays_WDATA;
wire   [3:0] Loop_1_proc1_U0_m_axi_arrays_WSTRB;
wire    Loop_1_proc1_U0_m_axi_arrays_WLAST;
wire   [0:0] Loop_1_proc1_U0_m_axi_arrays_WID;
wire   [0:0] Loop_1_proc1_U0_m_axi_arrays_WUSER;
wire    Loop_1_proc1_U0_m_axi_arrays_ARVALID;
wire   [31:0] Loop_1_proc1_U0_m_axi_arrays_ARADDR;
wire   [0:0] Loop_1_proc1_U0_m_axi_arrays_ARID;
wire   [31:0] Loop_1_proc1_U0_m_axi_arrays_ARLEN;
wire   [2:0] Loop_1_proc1_U0_m_axi_arrays_ARSIZE;
wire   [1:0] Loop_1_proc1_U0_m_axi_arrays_ARBURST;
wire   [1:0] Loop_1_proc1_U0_m_axi_arrays_ARLOCK;
wire   [3:0] Loop_1_proc1_U0_m_axi_arrays_ARCACHE;
wire   [2:0] Loop_1_proc1_U0_m_axi_arrays_ARPROT;
wire   [3:0] Loop_1_proc1_U0_m_axi_arrays_ARQOS;
wire   [3:0] Loop_1_proc1_U0_m_axi_arrays_ARREGION;
wire   [0:0] Loop_1_proc1_U0_m_axi_arrays_ARUSER;
wire    Loop_1_proc1_U0_m_axi_arrays_RREADY;
wire    Loop_1_proc1_U0_m_axi_arrays_BREADY;
wire   [0:0] Loop_1_proc1_U0_matrices_updated_out;
wire    Loop_1_proc1_U0_matrices_updated_out_ap_vld;
wire   [0:0] Loop_1_proc1_U0_copy_mats_flag;
wire   [0:0] Loop_1_proc1_U0_copy_flag_out;
wire    Loop_1_proc1_U0_copy_flag_out_ap_vld;
wire   [31:0] Loop_1_proc1_U0_ap_return;
wire    ap_channel_done_Action_size_input_c_channel;
wire    Action_size_input_c_channel_full_n;
reg    ap_sync_reg_channel_write_Action_size_input_c_channel;
wire    ap_sync_channel_write_Action_size_input_c_channel;
wire    ap_channel_done_Actions;
wire    Loop_1_proc1_U0_Actions_full_n;
reg    ap_sync_reg_channel_write_Actions;
wire    ap_sync_channel_write_Actions;
wire    ap_sync_continue;
wire    Loop_burst_Action_proc_U0_ap_start;
wire    Loop_burst_Action_proc_U0_ap_done;
wire    Loop_burst_Action_proc_U0_ap_continue;
wire    Loop_burst_Action_proc_U0_ap_idle;
wire    Loop_burst_Action_proc_U0_ap_ready;
wire    Loop_burst_Action_proc_U0_Action_output_read;
wire    Loop_burst_Action_proc_U0_m_axi_arrays_AWVALID;
wire   [31:0] Loop_burst_Action_proc_U0_m_axi_arrays_AWADDR;
wire   [0:0] Loop_burst_Action_proc_U0_m_axi_arrays_AWID;
wire   [31:0] Loop_burst_Action_proc_U0_m_axi_arrays_AWLEN;
wire   [2:0] Loop_burst_Action_proc_U0_m_axi_arrays_AWSIZE;
wire   [1:0] Loop_burst_Action_proc_U0_m_axi_arrays_AWBURST;
wire   [1:0] Loop_burst_Action_proc_U0_m_axi_arrays_AWLOCK;
wire   [3:0] Loop_burst_Action_proc_U0_m_axi_arrays_AWCACHE;
wire   [2:0] Loop_burst_Action_proc_U0_m_axi_arrays_AWPROT;
wire   [3:0] Loop_burst_Action_proc_U0_m_axi_arrays_AWQOS;
wire   [3:0] Loop_burst_Action_proc_U0_m_axi_arrays_AWREGION;
wire   [0:0] Loop_burst_Action_proc_U0_m_axi_arrays_AWUSER;
wire    Loop_burst_Action_proc_U0_m_axi_arrays_WVALID;
wire   [31:0] Loop_burst_Action_proc_U0_m_axi_arrays_WDATA;
wire   [3:0] Loop_burst_Action_proc_U0_m_axi_arrays_WSTRB;
wire    Loop_burst_Action_proc_U0_m_axi_arrays_WLAST;
wire   [0:0] Loop_burst_Action_proc_U0_m_axi_arrays_WID;
wire   [0:0] Loop_burst_Action_proc_U0_m_axi_arrays_WUSER;
wire    Loop_burst_Action_proc_U0_m_axi_arrays_ARVALID;
wire   [31:0] Loop_burst_Action_proc_U0_m_axi_arrays_ARADDR;
wire   [0:0] Loop_burst_Action_proc_U0_m_axi_arrays_ARID;
wire   [31:0] Loop_burst_Action_proc_U0_m_axi_arrays_ARLEN;
wire   [2:0] Loop_burst_Action_proc_U0_m_axi_arrays_ARSIZE;
wire   [1:0] Loop_burst_Action_proc_U0_m_axi_arrays_ARBURST;
wire   [1:0] Loop_burst_Action_proc_U0_m_axi_arrays_ARLOCK;
wire   [3:0] Loop_burst_Action_proc_U0_m_axi_arrays_ARCACHE;
wire   [2:0] Loop_burst_Action_proc_U0_m_axi_arrays_ARPROT;
wire   [3:0] Loop_burst_Action_proc_U0_m_axi_arrays_ARQOS;
wire   [3:0] Loop_burst_Action_proc_U0_m_axi_arrays_ARREGION;
wire   [0:0] Loop_burst_Action_proc_U0_m_axi_arrays_ARUSER;
wire    Loop_burst_Action_proc_U0_m_axi_arrays_RREADY;
wire    Loop_burst_Action_proc_U0_m_axi_arrays_BREADY;
wire   [3:0] Loop_burst_Action_proc_U0_Actions_address0;
wire    Loop_burst_Action_proc_U0_Actions_ce0;
wire    Actions_i_full_n;
wire    Actions_t_empty_n;
wire    Action_output_c_full_n;
wire   [31:0] Action_output_c_dout;
wire   [2:0] Action_output_c_num_data_valid;
wire   [2:0] Action_output_c_fifo_cap;
wire    Action_output_c_empty_n;
wire   [31:0] Action_size_input_c_channel_dout;
wire   [1:0] Action_size_input_c_channel_num_data_valid;
wire   [1:0] Action_size_input_c_channel_fifo_cap;
wire    Action_size_input_c_channel_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_Loop_1_proc1_U0_ap_ready;
wire    ap_sync_Loop_1_proc1_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_sync_reg_channel_write_Action_size_input_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_Actions = 1'b0;
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Loop_1_proc1_U0_ap_ready = 1'b0;
end

uz_NN_acc_Actions_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
Actions_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_1_proc1_U0_Actions_address0),
    .i_ce0(Loop_1_proc1_U0_Actions_ce0),
    .i_we0(Loop_1_proc1_U0_Actions_we0),
    .i_d0(Loop_1_proc1_U0_Actions_d0),
    .i_q0(Actions_i_q0),
    .t_address0(Loop_burst_Action_proc_U0_Actions_address0),
    .t_ce0(Loop_burst_Action_proc_U0_Actions_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(Actions_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Actions_i_full_n),
    .i_write(ap_channel_done_Actions),
    .t_empty_n(Actions_t_empty_n),
    .t_read(Loop_burst_Action_proc_U0_ap_ready)
);

uz_NN_acc_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .Observation_Input(Observation_Input),
    .L_Input_Weights_input(L_Input_Weights_input),
    .L_1_Weights_input(L_1_Weights_input),
    .L_2_Weights_input(L_2_Weights_input),
    .L_3_Weights_input(L_3_Weights_input),
    .Action_output(Action_output),
    .L_Input_Bias_input(L_Input_Bias_input),
    .L_1_Bias_input(L_1_Bias_input),
    .L_2_Bias_input(L_2_Bias_input),
    .L_3_Bias_input(L_3_Bias_input),
    .copy_mats_flag(copy_mats_flag),
    .Observation_size_input(Observation_size_input),
    .Action_size_input(Action_size_input),
    .copy_flag_out(copy_flag_out),
    .matrices_updated_out(matrices_updated_out),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

uz_NN_acc_arrays_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 69 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_ARRAYS_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_ARRAYS_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_ARRAYS_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_ARRAYS_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_ARRAYS_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_ARRAYS_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_ARRAYS_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_ARRAYS_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_ARRAYS_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_ARRAYS_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_ARRAYS_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
arrays_m_axi_U(
    .AWVALID(m_axi_arrays_AWVALID),
    .AWREADY(m_axi_arrays_AWREADY),
    .AWADDR(m_axi_arrays_AWADDR),
    .AWID(m_axi_arrays_AWID),
    .AWLEN(m_axi_arrays_AWLEN),
    .AWSIZE(m_axi_arrays_AWSIZE),
    .AWBURST(m_axi_arrays_AWBURST),
    .AWLOCK(m_axi_arrays_AWLOCK),
    .AWCACHE(m_axi_arrays_AWCACHE),
    .AWPROT(m_axi_arrays_AWPROT),
    .AWQOS(m_axi_arrays_AWQOS),
    .AWREGION(m_axi_arrays_AWREGION),
    .AWUSER(m_axi_arrays_AWUSER),
    .WVALID(m_axi_arrays_WVALID),
    .WREADY(m_axi_arrays_WREADY),
    .WDATA(m_axi_arrays_WDATA),
    .WSTRB(m_axi_arrays_WSTRB),
    .WLAST(m_axi_arrays_WLAST),
    .WID(m_axi_arrays_WID),
    .WUSER(m_axi_arrays_WUSER),
    .ARVALID(m_axi_arrays_ARVALID),
    .ARREADY(m_axi_arrays_ARREADY),
    .ARADDR(m_axi_arrays_ARADDR),
    .ARID(m_axi_arrays_ARID),
    .ARLEN(m_axi_arrays_ARLEN),
    .ARSIZE(m_axi_arrays_ARSIZE),
    .ARBURST(m_axi_arrays_ARBURST),
    .ARLOCK(m_axi_arrays_ARLOCK),
    .ARCACHE(m_axi_arrays_ARCACHE),
    .ARPROT(m_axi_arrays_ARPROT),
    .ARQOS(m_axi_arrays_ARQOS),
    .ARREGION(m_axi_arrays_ARREGION),
    .ARUSER(m_axi_arrays_ARUSER),
    .RVALID(m_axi_arrays_RVALID),
    .RREADY(m_axi_arrays_RREADY),
    .RDATA(m_axi_arrays_RDATA),
    .RLAST(m_axi_arrays_RLAST),
    .RID(m_axi_arrays_RID),
    .RUSER(m_axi_arrays_RUSER),
    .RRESP(m_axi_arrays_RRESP),
    .BVALID(m_axi_arrays_BVALID),
    .BREADY(m_axi_arrays_BREADY),
    .BRESP(m_axi_arrays_BRESP),
    .BID(m_axi_arrays_BID),
    .BUSER(m_axi_arrays_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(Loop_1_proc1_U0_m_axi_arrays_ARVALID),
    .I_ARREADY(arrays_ARREADY),
    .I_ARADDR(Loop_1_proc1_U0_m_axi_arrays_ARADDR),
    .I_ARLEN(Loop_1_proc1_U0_m_axi_arrays_ARLEN),
    .I_RVALID(arrays_RVALID),
    .I_RREADY(Loop_1_proc1_U0_m_axi_arrays_RREADY),
    .I_RDATA(arrays_RDATA),
    .I_RFIFONUM(arrays_RFIFONUM),
    .I_AWVALID(Loop_burst_Action_proc_U0_m_axi_arrays_AWVALID),
    .I_AWREADY(arrays_AWREADY),
    .I_AWADDR(Loop_burst_Action_proc_U0_m_axi_arrays_AWADDR),
    .I_AWLEN(Loop_burst_Action_proc_U0_m_axi_arrays_AWLEN),
    .I_WVALID(Loop_burst_Action_proc_U0_m_axi_arrays_WVALID),
    .I_WREADY(arrays_WREADY),
    .I_WDATA(Loop_burst_Action_proc_U0_m_axi_arrays_WDATA),
    .I_WSTRB(Loop_burst_Action_proc_U0_m_axi_arrays_WSTRB),
    .I_BVALID(arrays_BVALID),
    .I_BREADY(Loop_burst_Action_proc_U0_m_axi_arrays_BREADY)
);

uz_NN_acc_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(entry_proc_U0_ap_start),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .Action_output(Action_output),
    .Action_output_c_din(entry_proc_U0_Action_output_c_din),
    .Action_output_c_num_data_valid(Action_output_c_num_data_valid),
    .Action_output_c_fifo_cap(Action_output_c_fifo_cap),
    .Action_output_c_full_n(Action_output_c_full_n),
    .Action_output_c_write(entry_proc_U0_Action_output_c_write)
);

uz_NN_acc_Loop_1_proc1 Loop_1_proc1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_1_proc1_U0_ap_start),
    .ap_done(Loop_1_proc1_U0_ap_done),
    .ap_continue(Loop_1_proc1_U0_ap_continue),
    .ap_idle(Loop_1_proc1_U0_ap_idle),
    .ap_ready(Loop_1_proc1_U0_ap_ready),
    .Actions_address0(Loop_1_proc1_U0_Actions_address0),
    .Actions_ce0(Loop_1_proc1_U0_Actions_ce0),
    .Actions_we0(Loop_1_proc1_U0_Actions_we0),
    .Actions_d0(Loop_1_proc1_U0_Actions_d0),
    .Observation_Input(Observation_Input),
    .m_axi_arrays_AWVALID(Loop_1_proc1_U0_m_axi_arrays_AWVALID),
    .m_axi_arrays_AWREADY(1'b0),
    .m_axi_arrays_AWADDR(Loop_1_proc1_U0_m_axi_arrays_AWADDR),
    .m_axi_arrays_AWID(Loop_1_proc1_U0_m_axi_arrays_AWID),
    .m_axi_arrays_AWLEN(Loop_1_proc1_U0_m_axi_arrays_AWLEN),
    .m_axi_arrays_AWSIZE(Loop_1_proc1_U0_m_axi_arrays_AWSIZE),
    .m_axi_arrays_AWBURST(Loop_1_proc1_U0_m_axi_arrays_AWBURST),
    .m_axi_arrays_AWLOCK(Loop_1_proc1_U0_m_axi_arrays_AWLOCK),
    .m_axi_arrays_AWCACHE(Loop_1_proc1_U0_m_axi_arrays_AWCACHE),
    .m_axi_arrays_AWPROT(Loop_1_proc1_U0_m_axi_arrays_AWPROT),
    .m_axi_arrays_AWQOS(Loop_1_proc1_U0_m_axi_arrays_AWQOS),
    .m_axi_arrays_AWREGION(Loop_1_proc1_U0_m_axi_arrays_AWREGION),
    .m_axi_arrays_AWUSER(Loop_1_proc1_U0_m_axi_arrays_AWUSER),
    .m_axi_arrays_WVALID(Loop_1_proc1_U0_m_axi_arrays_WVALID),
    .m_axi_arrays_WREADY(1'b0),
    .m_axi_arrays_WDATA(Loop_1_proc1_U0_m_axi_arrays_WDATA),
    .m_axi_arrays_WSTRB(Loop_1_proc1_U0_m_axi_arrays_WSTRB),
    .m_axi_arrays_WLAST(Loop_1_proc1_U0_m_axi_arrays_WLAST),
    .m_axi_arrays_WID(Loop_1_proc1_U0_m_axi_arrays_WID),
    .m_axi_arrays_WUSER(Loop_1_proc1_U0_m_axi_arrays_WUSER),
    .m_axi_arrays_ARVALID(Loop_1_proc1_U0_m_axi_arrays_ARVALID),
    .m_axi_arrays_ARREADY(arrays_ARREADY),
    .m_axi_arrays_ARADDR(Loop_1_proc1_U0_m_axi_arrays_ARADDR),
    .m_axi_arrays_ARID(Loop_1_proc1_U0_m_axi_arrays_ARID),
    .m_axi_arrays_ARLEN(Loop_1_proc1_U0_m_axi_arrays_ARLEN),
    .m_axi_arrays_ARSIZE(Loop_1_proc1_U0_m_axi_arrays_ARSIZE),
    .m_axi_arrays_ARBURST(Loop_1_proc1_U0_m_axi_arrays_ARBURST),
    .m_axi_arrays_ARLOCK(Loop_1_proc1_U0_m_axi_arrays_ARLOCK),
    .m_axi_arrays_ARCACHE(Loop_1_proc1_U0_m_axi_arrays_ARCACHE),
    .m_axi_arrays_ARPROT(Loop_1_proc1_U0_m_axi_arrays_ARPROT),
    .m_axi_arrays_ARQOS(Loop_1_proc1_U0_m_axi_arrays_ARQOS),
    .m_axi_arrays_ARREGION(Loop_1_proc1_U0_m_axi_arrays_ARREGION),
    .m_axi_arrays_ARUSER(Loop_1_proc1_U0_m_axi_arrays_ARUSER),
    .m_axi_arrays_RVALID(arrays_RVALID),
    .m_axi_arrays_RREADY(Loop_1_proc1_U0_m_axi_arrays_RREADY),
    .m_axi_arrays_RDATA(arrays_RDATA),
    .m_axi_arrays_RLAST(arrays_RLAST),
    .m_axi_arrays_RID(arrays_RID),
    .m_axi_arrays_RFIFONUM(arrays_RFIFONUM),
    .m_axi_arrays_RUSER(arrays_RUSER),
    .m_axi_arrays_RRESP(arrays_RRESP),
    .m_axi_arrays_BVALID(1'b0),
    .m_axi_arrays_BREADY(Loop_1_proc1_U0_m_axi_arrays_BREADY),
    .m_axi_arrays_BRESP(2'd0),
    .m_axi_arrays_BID(1'd0),
    .m_axi_arrays_BUSER(1'd0),
    .Observation_size_input(Observation_size_input),
    .matrices_updated_out(Loop_1_proc1_U0_matrices_updated_out),
    .matrices_updated_out_ap_vld(Loop_1_proc1_U0_matrices_updated_out_ap_vld),
    .copy_mats_flag(Loop_1_proc1_U0_copy_mats_flag),
    .copy_flag_out(Loop_1_proc1_U0_copy_flag_out),
    .copy_flag_out_ap_vld(Loop_1_proc1_U0_copy_flag_out_ap_vld),
    .L_Input_Weights_input(L_Input_Weights_input),
    .L_1_Weights_input(L_1_Weights_input),
    .L_2_Weights_input(L_2_Weights_input),
    .Action_size_input(Action_size_input),
    .L_3_Weights_input(L_3_Weights_input),
    .L_Input_Bias_input(L_Input_Bias_input),
    .L_1_Bias_input(L_1_Bias_input),
    .L_2_Bias_input(L_2_Bias_input),
    .L_3_Bias_input(L_3_Bias_input),
    .ap_return(Loop_1_proc1_U0_ap_return)
);

uz_NN_acc_Loop_burst_Action_proc Loop_burst_Action_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_burst_Action_proc_U0_ap_start),
    .ap_done(Loop_burst_Action_proc_U0_ap_done),
    .ap_continue(Loop_burst_Action_proc_U0_ap_continue),
    .ap_idle(Loop_burst_Action_proc_U0_ap_idle),
    .ap_ready(Loop_burst_Action_proc_U0_ap_ready),
    .Action_output_dout(Action_output_c_dout),
    .Action_output_num_data_valid(Action_output_c_num_data_valid),
    .Action_output_fifo_cap(Action_output_c_fifo_cap),
    .Action_output_empty_n(Action_output_c_empty_n),
    .Action_output_read(Loop_burst_Action_proc_U0_Action_output_read),
    .m_axi_arrays_AWVALID(Loop_burst_Action_proc_U0_m_axi_arrays_AWVALID),
    .m_axi_arrays_AWREADY(arrays_AWREADY),
    .m_axi_arrays_AWADDR(Loop_burst_Action_proc_U0_m_axi_arrays_AWADDR),
    .m_axi_arrays_AWID(Loop_burst_Action_proc_U0_m_axi_arrays_AWID),
    .m_axi_arrays_AWLEN(Loop_burst_Action_proc_U0_m_axi_arrays_AWLEN),
    .m_axi_arrays_AWSIZE(Loop_burst_Action_proc_U0_m_axi_arrays_AWSIZE),
    .m_axi_arrays_AWBURST(Loop_burst_Action_proc_U0_m_axi_arrays_AWBURST),
    .m_axi_arrays_AWLOCK(Loop_burst_Action_proc_U0_m_axi_arrays_AWLOCK),
    .m_axi_arrays_AWCACHE(Loop_burst_Action_proc_U0_m_axi_arrays_AWCACHE),
    .m_axi_arrays_AWPROT(Loop_burst_Action_proc_U0_m_axi_arrays_AWPROT),
    .m_axi_arrays_AWQOS(Loop_burst_Action_proc_U0_m_axi_arrays_AWQOS),
    .m_axi_arrays_AWREGION(Loop_burst_Action_proc_U0_m_axi_arrays_AWREGION),
    .m_axi_arrays_AWUSER(Loop_burst_Action_proc_U0_m_axi_arrays_AWUSER),
    .m_axi_arrays_WVALID(Loop_burst_Action_proc_U0_m_axi_arrays_WVALID),
    .m_axi_arrays_WREADY(arrays_WREADY),
    .m_axi_arrays_WDATA(Loop_burst_Action_proc_U0_m_axi_arrays_WDATA),
    .m_axi_arrays_WSTRB(Loop_burst_Action_proc_U0_m_axi_arrays_WSTRB),
    .m_axi_arrays_WLAST(Loop_burst_Action_proc_U0_m_axi_arrays_WLAST),
    .m_axi_arrays_WID(Loop_burst_Action_proc_U0_m_axi_arrays_WID),
    .m_axi_arrays_WUSER(Loop_burst_Action_proc_U0_m_axi_arrays_WUSER),
    .m_axi_arrays_ARVALID(Loop_burst_Action_proc_U0_m_axi_arrays_ARVALID),
    .m_axi_arrays_ARREADY(1'b0),
    .m_axi_arrays_ARADDR(Loop_burst_Action_proc_U0_m_axi_arrays_ARADDR),
    .m_axi_arrays_ARID(Loop_burst_Action_proc_U0_m_axi_arrays_ARID),
    .m_axi_arrays_ARLEN(Loop_burst_Action_proc_U0_m_axi_arrays_ARLEN),
    .m_axi_arrays_ARSIZE(Loop_burst_Action_proc_U0_m_axi_arrays_ARSIZE),
    .m_axi_arrays_ARBURST(Loop_burst_Action_proc_U0_m_axi_arrays_ARBURST),
    .m_axi_arrays_ARLOCK(Loop_burst_Action_proc_U0_m_axi_arrays_ARLOCK),
    .m_axi_arrays_ARCACHE(Loop_burst_Action_proc_U0_m_axi_arrays_ARCACHE),
    .m_axi_arrays_ARPROT(Loop_burst_Action_proc_U0_m_axi_arrays_ARPROT),
    .m_axi_arrays_ARQOS(Loop_burst_Action_proc_U0_m_axi_arrays_ARQOS),
    .m_axi_arrays_ARREGION(Loop_burst_Action_proc_U0_m_axi_arrays_ARREGION),
    .m_axi_arrays_ARUSER(Loop_burst_Action_proc_U0_m_axi_arrays_ARUSER),
    .m_axi_arrays_RVALID(1'b0),
    .m_axi_arrays_RREADY(Loop_burst_Action_proc_U0_m_axi_arrays_RREADY),
    .m_axi_arrays_RDATA(32'd0),
    .m_axi_arrays_RLAST(1'b0),
    .m_axi_arrays_RID(1'd0),
    .m_axi_arrays_RFIFONUM(9'd0),
    .m_axi_arrays_RUSER(1'd0),
    .m_axi_arrays_RRESP(2'd0),
    .m_axi_arrays_BVALID(arrays_BVALID),
    .m_axi_arrays_BREADY(Loop_burst_Action_proc_U0_m_axi_arrays_BREADY),
    .m_axi_arrays_BRESP(arrays_BRESP),
    .m_axi_arrays_BID(arrays_BID),
    .m_axi_arrays_BUSER(arrays_BUSER),
    .p_read(Action_size_input_c_channel_dout),
    .Actions_address0(Loop_burst_Action_proc_U0_Actions_address0),
    .Actions_ce0(Loop_burst_Action_proc_U0_Actions_ce0),
    .Actions_q0(Actions_t_q0)
);

uz_NN_acc_fifo_w32_d3_S Action_output_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_Action_output_c_din),
    .if_full_n(Action_output_c_full_n),
    .if_write(entry_proc_U0_Action_output_c_write),
    .if_dout(Action_output_c_dout),
    .if_num_data_valid(Action_output_c_num_data_valid),
    .if_fifo_cap(Action_output_c_fifo_cap),
    .if_empty_n(Action_output_c_empty_n),
    .if_read(Loop_burst_Action_proc_U0_Action_output_read)
);

uz_NN_acc_fifo_w32_d2_S Action_size_input_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_1_proc1_U0_ap_return),
    .if_full_n(Action_size_input_c_channel_full_n),
    .if_write(ap_channel_done_Action_size_input_c_channel),
    .if_dout(Action_size_input_c_channel_dout),
    .if_num_data_valid(Action_size_input_c_channel_num_data_valid),
    .if_fifo_cap(Action_size_input_c_channel_fifo_cap),
    .if_empty_n(Action_size_input_c_channel_empty_n),
    .if_read(Loop_burst_Action_proc_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Loop_1_proc1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Loop_1_proc1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Loop_1_proc1_U0_ap_ready <= ap_sync_Loop_1_proc1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_Action_size_input_c_channel <= 1'b0;
    end else begin
        if (((Loop_1_proc1_U0_ap_done & Loop_1_proc1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Action_size_input_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Action_size_input_c_channel <= ap_sync_channel_write_Action_size_input_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_Actions <= 1'b0;
    end else begin
        if (((Loop_1_proc1_U0_ap_done & Loop_1_proc1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Actions <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Actions <= ap_sync_channel_write_Actions;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

assign Loop_1_proc1_U0_Actions_full_n = Actions_i_full_n;

assign Loop_1_proc1_U0_ap_continue = (ap_sync_continue & ap_sync_channel_write_Actions & ap_sync_channel_write_Action_size_input_c_channel);

assign Loop_1_proc1_U0_ap_start = ((ap_sync_reg_Loop_1_proc1_U0_ap_ready ^ 1'b1) & ap_start);

assign Loop_1_proc1_U0_copy_mats_flag = copy_mats_flag;

assign Loop_burst_Action_proc_U0_ap_continue = ap_sync_done;

assign Loop_burst_Action_proc_U0_ap_start = (Actions_t_empty_n & Action_size_input_c_channel_empty_n);

assign ap_channel_done_Action_size_input_c_channel = ((ap_sync_reg_channel_write_Action_size_input_c_channel ^ 1'b1) & Loop_1_proc1_U0_ap_done);

assign ap_channel_done_Actions = ((ap_sync_reg_channel_write_Actions ^ 1'b1) & Loop_1_proc1_U0_ap_done);

assign ap_done = ap_sync_done;

assign ap_idle = ((1'b1 ^ Action_size_input_c_channel_empty_n) & (1'b1 ^ Actions_t_empty_n) & entry_proc_U0_ap_idle & Loop_burst_Action_proc_U0_ap_idle & Loop_1_proc1_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_Loop_1_proc1_U0_ap_ready = (ap_sync_reg_Loop_1_proc1_U0_ap_ready | Loop_1_proc1_U0_ap_ready);

assign ap_sync_channel_write_Action_size_input_c_channel = ((ap_channel_done_Action_size_input_c_channel & Action_size_input_c_channel_full_n) | ap_sync_reg_channel_write_Action_size_input_c_channel);

assign ap_sync_channel_write_Actions = ((ap_channel_done_Actions & Loop_1_proc1_U0_Actions_full_n) | ap_sync_reg_channel_write_Actions);

assign ap_sync_continue = ap_sync_done;

assign ap_sync_done = (Loop_burst_Action_proc_U0_ap_done & Loop_1_proc1_U0_ap_done);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_ready = (ap_sync_entry_proc_U0_ap_ready & ap_sync_Loop_1_proc1_U0_ap_ready);

assign arrays_BID = 1'd0;

assign arrays_BRESP = 2'd0;

assign arrays_BUSER = 1'd0;

assign arrays_RID = 1'd0;

assign arrays_RLAST = 1'b0;

assign arrays_RRESP = 2'd0;

assign arrays_RUSER = 1'd0;

assign copy_flag_out = Loop_1_proc1_U0_copy_flag_out;

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign matrices_updated_out = Loop_1_proc1_U0_matrices_updated_out;


reg find_df_deadlock = 0;
// synthesis translate_off
`include "uz_NN_acc_hls_deadlock_detector.vh"
// synthesis translate_on

endmodule //uz_NN_acc

