Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Aug 28 15:45:06 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SuperiorVerifica_timing_summary_routed.rpt -pb SuperiorVerifica_timing_summary_routed.pb -rpx SuperiorVerifica_timing_summary_routed.rpx -warn_on_violation
| Design       : SuperiorVerifica
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: u2/u5/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.994        0.000                      0                   94        0.227        0.000                      0                   94        4.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.994        0.000                      0                   94        0.227        0.000                      0                   94        4.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cuenta_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.940ns (48.499%)  route 2.060ns (51.501%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.617     5.138    u1/CLK
    SLICE_X59Y24         FDCE                                         r  u1/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  u1/cuenta_reg[3]/Q
                         net (fo=7, routed)           0.704     6.298    u1/cuenta_reg_n_0_[3]
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.422 r  u1/cuenta[0]_i_9/O
                         net (fo=1, routed)           0.667     7.089    u1/cuenta[0]_i_9_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.213 r  u1/cuenta[0]_i_8/O
                         net (fo=9, routed)           0.681     7.893    u1/cuenta[0]_i_3_n_0
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.017 r  u1/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.017    u1/cuenta[0]_i_6_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.567 r  u1/cuenta_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.576    u1/cuenta_reg[0]_i_2_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.690 r  u1/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.690    u1/cuenta_reg[4]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.804 r  u1/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.804    u1/cuenta_reg[8]_i_1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.138 r  u1/cuenta_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.138    u1/cuenta_reg[12]_i_1_n_6
    SLICE_X59Y27         FDCE                                         r  u1/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.504    14.845    u1/CLK
    SLICE_X59Y27         FDCE                                         r  u1/cuenta_reg[13]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y27         FDCE (Setup_fdce_C_D)        0.062    15.132    u1/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cuenta_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 1.829ns (47.029%)  route 2.060ns (52.971%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.617     5.138    u1/CLK
    SLICE_X59Y24         FDCE                                         r  u1/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  u1/cuenta_reg[3]/Q
                         net (fo=7, routed)           0.704     6.298    u1/cuenta_reg_n_0_[3]
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.422 r  u1/cuenta[0]_i_9/O
                         net (fo=1, routed)           0.667     7.089    u1/cuenta[0]_i_9_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.213 r  u1/cuenta[0]_i_8/O
                         net (fo=9, routed)           0.681     7.893    u1/cuenta[0]_i_3_n_0
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.017 r  u1/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.017    u1/cuenta[0]_i_6_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.567 r  u1/cuenta_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.576    u1/cuenta_reg[0]_i_2_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.690 r  u1/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.690    u1/cuenta_reg[4]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.804 r  u1/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.804    u1/cuenta_reg[8]_i_1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.027 r  u1/cuenta_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.027    u1/cuenta_reg[12]_i_1_n_7
    SLICE_X59Y27         FDCE                                         r  u1/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.504    14.845    u1/CLK
    SLICE_X59Y27         FDCE                                         r  u1/cuenta_reg[12]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y27         FDCE (Setup_fdce_C_D)        0.062    15.132    u1/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cuenta_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.826ns (46.988%)  route 2.060ns (53.012%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.617     5.138    u1/CLK
    SLICE_X59Y24         FDCE                                         r  u1/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  u1/cuenta_reg[3]/Q
                         net (fo=7, routed)           0.704     6.298    u1/cuenta_reg_n_0_[3]
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.422 r  u1/cuenta[0]_i_9/O
                         net (fo=1, routed)           0.667     7.089    u1/cuenta[0]_i_9_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.213 r  u1/cuenta[0]_i_8/O
                         net (fo=9, routed)           0.681     7.893    u1/cuenta[0]_i_3_n_0
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.017 r  u1/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.017    u1/cuenta[0]_i_6_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.567 r  u1/cuenta_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.576    u1/cuenta_reg[0]_i_2_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.690 r  u1/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.690    u1/cuenta_reg[4]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.024 r  u1/cuenta_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.024    u1/cuenta_reg[8]_i_1_n_6
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503    14.844    u1/CLK
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[9]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDCE (Setup_fdce_C_D)        0.062    15.131    u1/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cuenta_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 1.805ns (46.700%)  route 2.060ns (53.300%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.617     5.138    u1/CLK
    SLICE_X59Y24         FDCE                                         r  u1/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  u1/cuenta_reg[3]/Q
                         net (fo=7, routed)           0.704     6.298    u1/cuenta_reg_n_0_[3]
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.422 r  u1/cuenta[0]_i_9/O
                         net (fo=1, routed)           0.667     7.089    u1/cuenta[0]_i_9_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.213 r  u1/cuenta[0]_i_8/O
                         net (fo=9, routed)           0.681     7.893    u1/cuenta[0]_i_3_n_0
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.017 r  u1/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.017    u1/cuenta[0]_i_6_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.567 r  u1/cuenta_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.576    u1/cuenta_reg[0]_i_2_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.690 r  u1/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.690    u1/cuenta_reg[4]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.003 r  u1/cuenta_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.003    u1/cuenta_reg[8]_i_1_n_4
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503    14.844    u1/CLK
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[11]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDCE (Setup_fdce_C_D)        0.062    15.131    u1/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 u2/u5/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.704ns (21.221%)  route 2.613ns (78.779%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.625     5.146    u2/u5/CLK
    SLICE_X63Y20         FDRE                                         r  u2/u5/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  u2/u5/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.857     6.459    u2/u5/cuenta_reg_n_0_[11]
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.583 r  u2/u5/cuenta[17]_i_2/O
                         net (fo=1, routed)           0.638     7.221    u2/u5/cuenta[17]_i_2_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.345 r  u2/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          1.118     8.464    u2/u5/cuenta[17]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  u2/u5/cuenta_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.505    14.846    u2/u5/CLK
    SLICE_X63Y22         FDRE                                         r  u2/u5/cuenta_reg[17]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    u2/u5/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cuenta_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.731ns (45.660%)  route 2.060ns (54.340%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.617     5.138    u1/CLK
    SLICE_X59Y24         FDCE                                         r  u1/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  u1/cuenta_reg[3]/Q
                         net (fo=7, routed)           0.704     6.298    u1/cuenta_reg_n_0_[3]
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.422 r  u1/cuenta[0]_i_9/O
                         net (fo=1, routed)           0.667     7.089    u1/cuenta[0]_i_9_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.213 r  u1/cuenta[0]_i_8/O
                         net (fo=9, routed)           0.681     7.893    u1/cuenta[0]_i_3_n_0
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.017 r  u1/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.017    u1/cuenta[0]_i_6_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.567 r  u1/cuenta_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.576    u1/cuenta_reg[0]_i_2_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.690 r  u1/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.690    u1/cuenta_reg[4]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.929 r  u1/cuenta_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.929    u1/cuenta_reg[8]_i_1_n_5
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503    14.844    u1/CLK
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[10]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDCE (Setup_fdce_C_D)        0.062    15.131    u1/cuenta_reg[10]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cuenta_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.715ns (45.429%)  route 2.060ns (54.571%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.617     5.138    u1/CLK
    SLICE_X59Y24         FDCE                                         r  u1/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  u1/cuenta_reg[3]/Q
                         net (fo=7, routed)           0.704     6.298    u1/cuenta_reg_n_0_[3]
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.422 r  u1/cuenta[0]_i_9/O
                         net (fo=1, routed)           0.667     7.089    u1/cuenta[0]_i_9_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.213 r  u1/cuenta[0]_i_8/O
                         net (fo=9, routed)           0.681     7.893    u1/cuenta[0]_i_3_n_0
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.017 r  u1/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.017    u1/cuenta[0]_i_6_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.567 r  u1/cuenta_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.576    u1/cuenta_reg[0]_i_2_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.690 r  u1/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.690    u1/cuenta_reg[4]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.913 r  u1/cuenta_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.913    u1/cuenta_reg[8]_i_1_n_7
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503    14.844    u1/CLK
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[8]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDCE (Setup_fdce_C_D)        0.062    15.131    u1/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cuenta_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 1.712ns (45.386%)  route 2.060ns (54.614%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.617     5.138    u1/CLK
    SLICE_X59Y24         FDCE                                         r  u1/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  u1/cuenta_reg[3]/Q
                         net (fo=7, routed)           0.704     6.298    u1/cuenta_reg_n_0_[3]
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.422 r  u1/cuenta[0]_i_9/O
                         net (fo=1, routed)           0.667     7.089    u1/cuenta[0]_i_9_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.213 r  u1/cuenta[0]_i_8/O
                         net (fo=9, routed)           0.681     7.893    u1/cuenta[0]_i_3_n_0
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.017 r  u1/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.017    u1/cuenta[0]_i_6_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.567 r  u1/cuenta_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.576    u1/cuenta_reg[0]_i_2_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.910 r  u1/cuenta_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.910    u1/cuenta_reg[4]_i_1_n_6
    SLICE_X59Y25         FDCE                                         r  u1/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.501    14.842    u1/CLK
    SLICE_X59Y25         FDCE                                         r  u1/cuenta_reg[5]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.062    15.129    u1/cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cuenta_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.691ns (45.080%)  route 2.060ns (54.920%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.617     5.138    u1/CLK
    SLICE_X59Y24         FDCE                                         r  u1/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  u1/cuenta_reg[3]/Q
                         net (fo=7, routed)           0.704     6.298    u1/cuenta_reg_n_0_[3]
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.422 r  u1/cuenta[0]_i_9/O
                         net (fo=1, routed)           0.667     7.089    u1/cuenta[0]_i_9_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.213 r  u1/cuenta[0]_i_8/O
                         net (fo=9, routed)           0.681     7.893    u1/cuenta[0]_i_3_n_0
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.017 r  u1/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.017    u1/cuenta[0]_i_6_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.567 r  u1/cuenta_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.576    u1/cuenta_reg[0]_i_2_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.889 r  u1/cuenta_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.889    u1/cuenta_reg[4]_i_1_n_4
    SLICE_X59Y25         FDCE                                         r  u1/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.501    14.842    u1/CLK
    SLICE_X59Y25         FDCE                                         r  u1/cuenta_reg[7]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.062    15.129    u1/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cuenta_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 1.617ns (43.975%)  route 2.060ns (56.025%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.617     5.138    u1/CLK
    SLICE_X59Y24         FDCE                                         r  u1/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  u1/cuenta_reg[3]/Q
                         net (fo=7, routed)           0.704     6.298    u1/cuenta_reg_n_0_[3]
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.422 r  u1/cuenta[0]_i_9/O
                         net (fo=1, routed)           0.667     7.089    u1/cuenta[0]_i_9_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.213 r  u1/cuenta[0]_i_8/O
                         net (fo=9, routed)           0.681     7.893    u1/cuenta[0]_i_3_n_0
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.017 r  u1/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.017    u1/cuenta[0]_i_6_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.567 r  u1/cuenta_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.576    u1/cuenta_reg[0]_i_2_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.815 r  u1/cuenta_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.815    u1/cuenta_reg[4]_i_1_n_5
    SLICE_X59Y25         FDCE                                         r  u1/cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.501    14.842    u1/CLK
    SLICE_X59Y25         FDCE                                         r  u1/cuenta_reg[6]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.062    15.129    u1/cuenta_reg[6]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  6.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u2/u5/unseg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.636%)  route 0.142ns (43.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.584     1.467    u2/u5/CLK
    SLICE_X61Y22         FDRE                                         r  u2/u5/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  u2/u5/unseg_reg/Q
                         net (fo=1, routed)           0.142     1.751    u2/u5/unseg
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.796 r  u2/u5/aux_i_1/O
                         net (fo=1, routed)           0.000     1.796    u2/u5/aux_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  u2/u5/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.848     1.975    u2/u5/CLK
    SLICE_X61Y24         FDRE                                         r  u2/u5/aux_reg/C
                         clock pessimism             -0.498     1.477    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.091     1.568    u2/u5/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.585     1.468    u2/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u2/u5/cuenta_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u2/u5/cuenta_reg[16]/Q
                         net (fo=2, routed)           0.118     1.727    u2/u5/cuenta_reg_n_0_[16]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  u2/u5/cuenta0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.835    u2/u5/p_1_in[16]
    SLICE_X63Y21         FDRE                                         r  u2/u5/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.981    u2/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u2/u5/cuenta_reg[16]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    u2/u5/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.587     1.470    u2/u5/CLK
    SLICE_X63Y19         FDRE                                         r  u2/u5/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u2/u5/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.119     1.730    u2/u5/cuenta_reg_n_0_[8]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  u2/u5/cuenta0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.838    u2/u5/p_1_in[8]
    SLICE_X63Y19         FDRE                                         r  u2/u5/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.856     1.983    u2/u5/CLK
    SLICE_X63Y19         FDRE                                         r  u2/u5/cuenta_reg[8]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    u2/u5/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.586     1.469    u2/u5/CLK
    SLICE_X63Y20         FDRE                                         r  u2/u5/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u2/u5/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.119     1.729    u2/u5/cuenta_reg_n_0_[12]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  u2/u5/cuenta0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.837    u2/u5/p_1_in[12]
    SLICE_X63Y20         FDRE                                         r  u2/u5/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.855     1.982    u2/u5/CLK
    SLICE_X63Y20         FDRE                                         r  u2/u5/cuenta_reg[12]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    u2/u5/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.471    u2/u5/CLK
    SLICE_X63Y18         FDRE                                         r  u2/u5/cuenta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u2/u5/cuenta_reg[4]/Q
                         net (fo=2, routed)           0.120     1.732    u2/u5/cuenta_reg_n_0_[4]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  u2/u5/cuenta0_carry/O[3]
                         net (fo=1, routed)           0.000     1.840    u2/u5/p_1_in[4]
    SLICE_X63Y18         FDRE                                         r  u2/u5/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.857     1.984    u2/u5/CLK
    SLICE_X63Y18         FDRE                                         r  u2/u5/cuenta_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    u2/u5/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.587     1.470    u2/u5/CLK
    SLICE_X63Y19         FDRE                                         r  u2/u5/cuenta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u2/u5/cuenta_reg[5]/Q
                         net (fo=2, routed)           0.116     1.727    u2/u5/cuenta_reg_n_0_[5]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  u2/u5/cuenta0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.842    u2/u5/p_1_in[5]
    SLICE_X63Y19         FDRE                                         r  u2/u5/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.856     1.983    u2/u5/CLK
    SLICE_X63Y19         FDRE                                         r  u2/u5/cuenta_reg[5]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    u2/u5/cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.586     1.469    u2/u5/CLK
    SLICE_X63Y20         FDRE                                         r  u2/u5/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u2/u5/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.121     1.731    u2/u5/cuenta_reg_n_0_[11]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  u2/u5/cuenta0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.842    u2/u5/p_1_in[11]
    SLICE_X63Y20         FDRE                                         r  u2/u5/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.855     1.982    u2/u5/CLK
    SLICE_X63Y20         FDRE                                         r  u2/u5/cuenta_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    u2/u5/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.585     1.468    u2/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u2/u5/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u2/u5/cuenta_reg[13]/Q
                         net (fo=2, routed)           0.117     1.726    u2/u5/cuenta_reg_n_0_[13]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  u2/u5/cuenta0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.841    u2/u5/p_1_in[13]
    SLICE_X63Y21         FDRE                                         r  u2/u5/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.981    u2/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u2/u5/cuenta_reg[13]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    u2/u5/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.585     1.468    u2/u5/CLK
    SLICE_X63Y22         FDRE                                         r  u2/u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u2/u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           0.117     1.726    u2/u5/cuenta_reg_n_0_[17]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  u2/u5/cuenta0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.841    u2/u5/p_1_in[17]
    SLICE_X63Y22         FDRE                                         r  u2/u5/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.853     1.980    u2/u5/CLK
    SLICE_X63Y22         FDRE                                         r  u2/u5/cuenta_reg[17]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    u2/u5/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.586     1.469    u2/u5/CLK
    SLICE_X63Y20         FDRE                                         r  u2/u5/cuenta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u2/u5/cuenta_reg[9]/Q
                         net (fo=2, routed)           0.117     1.727    u2/u5/cuenta_reg_n_0_[9]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  u2/u5/cuenta0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.842    u2/u5/p_1_in[9]
    SLICE_X63Y20         FDRE                                         r  u2/u5/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.855     1.982    u2/u5/CLK
    SLICE_X63Y20         FDRE                                         r  u2/u5/cuenta_reg[9]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    u2/u5/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y16   u0/u0/cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   u0/u0/cuenta_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   u0/u0/cuenta_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   u0/u0/cuenta_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   u0/u0/cuenta_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   u0/u0/cuenta_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   u0/u0/cuenta_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   u0/u0/cuenta_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   u0/u0/cuenta_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   u0/u0/cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   u0/u0/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   u0/u0/cuenta_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   u0/u0/cuenta_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/u0/cuenta_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/u0/cuenta_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   u0/u0/cuenta_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   u0/u0/cuenta_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   u0/u0/cuenta_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   u0/u0/cuenta_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   u0/u0/cuenta_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   u0/u0/cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   u0/u0/cuenta_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   u0/u0/cuenta_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/u0/cuenta_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/u0/cuenta_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   u0/u0/cuenta_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   u0/u0/cuenta_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   u0/u0/cuenta_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   u0/u0/cuenta_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.484ns  (logic 4.549ns (47.969%)  route 4.934ns (52.032%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.835     1.353    u2/u3/Q[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.477 r  u2/u3/segmento_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           1.099     2.576    u1/segmento_OBUF[6]_inst_i_1_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.700 r  u1/segmento_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.439     3.140    u1/segmento_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.264 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.884     4.147    u1/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.271 r  u1/segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.677     5.948    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.484 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.484    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.480ns  (logic 4.550ns (47.994%)  route 4.930ns (52.006%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.835     1.353    u2/u3/Q[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.477 r  u2/u3/segmento_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           1.099     2.576    u1/segmento_OBUF[6]_inst_i_1_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.700 r  u1/segmento_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.439     3.140    u1/segmento_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.264 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.874     4.137    u1/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.261 r  u1/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.683     5.944    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.480 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.480    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.453ns  (logic 4.525ns (47.868%)  route 4.928ns (52.132%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.835     1.353    u2/u3/Q[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.477 r  u2/u3/segmento_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           1.099     2.576    u1/segmento_OBUF[6]_inst_i_1_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.700 r  u1/segmento_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.439     3.140    u1/segmento_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.264 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.869     4.132    u1/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     4.256 r  u1/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.686     5.942    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.453 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.453    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.448ns  (logic 4.545ns (48.113%)  route 4.902ns (51.887%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.835     1.353    u2/u3/Q[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.477 r  u2/u3/segmento_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           1.099     2.576    u1/segmento_OBUF[6]_inst_i_1_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.700 r  u1/segmento_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.439     3.140    u1/segmento_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.264 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.466     3.729    u1/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.853 r  u1/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063     5.916    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.448 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.448    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.313ns  (logic 4.543ns (48.785%)  route 4.769ns (51.215%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.835     1.353    u2/u3/Q[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.477 r  u2/u3/segmento_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           1.099     2.576    u1/segmento_OBUF[6]_inst_i_1_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.700 r  u1/segmento_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.439     3.140    u1/segmento_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.264 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.871     4.134    u1/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.258 r  u1/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525     5.783    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.313 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.313    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.298ns  (logic 4.534ns (48.764%)  route 4.764ns (51.236%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.835     1.353    u2/u3/Q[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.477 r  u2/u3/segmento_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           1.099     2.576    u1/segmento_OBUF[6]_inst_i_1_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.700 r  u1/segmento_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.439     3.140    u1/segmento_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.264 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.486     3.749    u1/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.873 r  u1/segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905     5.778    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.298 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.298    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.224ns  (logic 4.518ns (48.986%)  route 4.705ns (51.014%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.835     1.353    u2/u3/Q[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.477 r  u2/u3/segmento_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           1.099     2.576    u1/segmento_OBUF[6]_inst_i_1_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.700 r  u1/segmento_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.439     3.140    u1/segmento_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.264 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.467     3.730    u1/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.854 r  u1/segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.865     5.719    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.224 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.224    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.180ns  (logic 4.397ns (61.241%)  route 2.783ns (38.759%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.918     1.436    u2/u3/Q[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.152     1.588 r  u2/u3/anodo_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.864     3.453    anodo_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727     7.180 r  anodo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.180    anodo[0]
    U2                                                                r  anodo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 4.141ns (59.826%)  route 2.781ns (40.174%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.928     1.446    u2/u3/Q[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I2_O)        0.124     1.570 r  u2/u3/anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.852     3.423    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.922 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.922    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.751ns  (logic 4.165ns (61.693%)  route 2.586ns (38.307%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.918     1.436    u2/u3/Q[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I2_O)        0.124     1.560 r  u2/u3/anodo_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.228    anodo_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.751 r  anodo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.751    anodo[2]
    V4                                                                r  anodo[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/u3/cuenta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.183ns (47.352%)  route 0.203ns (52.648%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[1]/C
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.203     0.344    u2/u3/Q[1]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.042     0.386 r  u2/u3/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000     0.386    u2/u3/cuenta[1]_i_1_n_0
    SLICE_X63Y25         FDCE                                         r  u2/u3/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/u3/cuenta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[2]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u2/u3/cuenta_reg[2]/Q
                         net (fo=16, routed)          0.197     0.361    u2/u3/Q[2]
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.043     0.404 r  u2/u3/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     0.404    u2/u3/cuenta[2]_i_1_n_0
    SLICE_X64Y25         FDCE                                         r  u2/u3/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/u3/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.209ns (43.778%)  route 0.268ns (56.222%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.268     0.432    u2/u3/Q[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.477 r  u2/u3/cuenta[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.477    u2/u3/cuenta[0]_i_1__0_n_0
    SLICE_X64Y25         FDCE                                         r  u2/u3/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.420ns (76.027%)  route 0.448ns (23.973%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[2]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  u2/u3/cuenta_reg[2]/Q
                         net (fo=16, routed)          0.116     0.280    u2/u3/Q[2]
    SLICE_X65Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.325 r  u2/u3/anodo_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.331     0.657    anodo_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.868 r  anodo_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.868    anodo[3]
    W4                                                                r  anodo[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.433ns (72.693%)  route 0.538ns (27.307%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[2]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u2/u3/cuenta_reg[2]/Q
                         net (fo=16, routed)          0.197     0.361    u2/u3/Q[2]
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.045     0.406 r  u2/u3/anodo_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.341     0.747    anodo_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.971 r  anodo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.971    anodo[2]
    V4                                                                r  anodo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.409ns (69.970%)  route 0.605ns (30.030%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[2]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u2/u3/cuenta_reg[2]/Q
                         net (fo=16, routed)          0.197     0.361    u2/u3/Q[2]
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.045     0.406 r  u2/u3/anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.407     0.814    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.014 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.014    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/u3/cuenta_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 0.210ns (10.100%)  route 1.865ns (89.900%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.865     2.074    u2/u3/AR[0]
    SLICE_X64Y25         FDCE                                         f  u2/u3/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/u3/cuenta_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 0.210ns (10.100%)  route 1.865ns (89.900%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.865     2.074    u2/u3/AR[0]
    SLICE_X64Y25         FDCE                                         f  u2/u3/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.484ns (70.773%)  route 0.613ns (29.227%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[2]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u2/u3/cuenta_reg[2]/Q
                         net (fo=16, routed)          0.197     0.361    u2/u3/Q[2]
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.043     0.404 r  u2/u3/anodo_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.415     0.820    anodo_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     2.097 r  anodo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.097    anodo[0]
    U2                                                                r  anodo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.439ns (68.523%)  route 0.661ns (31.477%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[2]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u2/u3/cuenta_reg[2]/Q
                         net (fo=16, routed)          0.381     0.545    u1/Q[2]
    SLICE_X65Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.590 r  u1/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.280     0.870    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.100 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.100    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.703ns  (logic 4.855ns (35.433%)  route 8.848ns (64.567%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.619     5.140    u1/CLK
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.252     6.848    u1/cuenta_reg_n_0_[9]
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.972 r  u1/segmento_OBUF[6]_inst_i_59/O
                         net (fo=8, routed)           1.164     8.136    u1/segmento_OBUF[6]_inst_i_59_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.260 r  u1/segmento_OBUF[6]_inst_i_36/O
                         net (fo=10, routed)          1.190     9.450    u1/segmento_OBUF[6]_inst_i_36_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.574 r  u1/segmento_OBUF[6]_inst_i_44/O
                         net (fo=2, routed)           0.818    10.391    u1/segmento_OBUF[6]_inst_i_44_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.515 r  u1/segmento_OBUF[6]_inst_i_13/O
                         net (fo=4, routed)           0.857    11.373    u1/cuenta_reg[2]_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  u1/segmento_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.642    12.139    u1/segmento_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.263 r  u1/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.862    13.125    u1/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.249 r  u1/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063    15.312    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    18.843 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.843    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.486ns  (logic 4.860ns (36.034%)  route 8.627ns (63.966%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.619     5.140    u1/CLK
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.252     6.848    u1/cuenta_reg_n_0_[9]
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.972 r  u1/segmento_OBUF[6]_inst_i_59/O
                         net (fo=8, routed)           1.164     8.136    u1/segmento_OBUF[6]_inst_i_59_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.260 r  u1/segmento_OBUF[6]_inst_i_36/O
                         net (fo=10, routed)          0.863     9.123    u1/segmento_OBUF[6]_inst_i_36_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.247 r  u1/segmento_OBUF[6]_inst_i_30/O
                         net (fo=6, routed)           1.106    10.353    u1/segmento_OBUF[6]_inst_i_30_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.477 r  u1/segmento_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           1.049    11.526    u1/segmento_OBUF[6]_inst_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.650 f  u1/segmento_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.433    12.083    u1/segmento_OBUF[6]_inst_i_23_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.207 r  u1/segmento_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.077    13.284    u1/segmento_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.408 r  u1/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.683    15.091    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    18.626 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.626    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.482ns  (logic 4.859ns (36.041%)  route 8.623ns (63.959%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.619     5.140    u1/CLK
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.252     6.848    u1/cuenta_reg_n_0_[9]
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.972 r  u1/segmento_OBUF[6]_inst_i_59/O
                         net (fo=8, routed)           1.164     8.136    u1/segmento_OBUF[6]_inst_i_59_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.260 r  u1/segmento_OBUF[6]_inst_i_36/O
                         net (fo=10, routed)          0.863     9.123    u1/segmento_OBUF[6]_inst_i_36_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.247 r  u1/segmento_OBUF[6]_inst_i_30/O
                         net (fo=6, routed)           1.106    10.353    u1/segmento_OBUF[6]_inst_i_30_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.477 r  u1/segmento_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           1.049    11.526    u1/segmento_OBUF[6]_inst_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.650 f  u1/segmento_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.433    12.083    u1/segmento_OBUF[6]_inst_i_23_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.207 r  u1/segmento_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.079    13.286    u1/segmento_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.410 r  u1/segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.677    15.087    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    18.622 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.622    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.476ns  (logic 4.828ns (35.829%)  route 8.648ns (64.171%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.619     5.140    u1/CLK
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.252     6.848    u1/cuenta_reg_n_0_[9]
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.972 r  u1/segmento_OBUF[6]_inst_i_59/O
                         net (fo=8, routed)           1.164     8.136    u1/segmento_OBUF[6]_inst_i_59_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.260 r  u1/segmento_OBUF[6]_inst_i_36/O
                         net (fo=10, routed)          1.190     9.450    u1/segmento_OBUF[6]_inst_i_36_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.574 r  u1/segmento_OBUF[6]_inst_i_44/O
                         net (fo=2, routed)           0.818    10.391    u1/segmento_OBUF[6]_inst_i_44_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.515 r  u1/segmento_OBUF[6]_inst_i_13/O
                         net (fo=4, routed)           0.857    11.373    u1/cuenta_reg[2]_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124    11.497 f  u1/segmento_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.642    12.139    u1/segmento_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.263 f  u1/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.860    13.123    u1/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.247 r  u1/segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.865    15.112    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.617 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.617    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.466ns  (logic 4.844ns (35.970%)  route 8.622ns (64.030%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.619     5.140    u1/CLK
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.252     6.848    u1/cuenta_reg_n_0_[9]
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.972 r  u1/segmento_OBUF[6]_inst_i_59/O
                         net (fo=8, routed)           1.164     8.136    u1/segmento_OBUF[6]_inst_i_59_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.260 r  u1/segmento_OBUF[6]_inst_i_36/O
                         net (fo=10, routed)          0.863     9.123    u1/segmento_OBUF[6]_inst_i_36_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.247 r  u1/segmento_OBUF[6]_inst_i_30/O
                         net (fo=6, routed)           1.106    10.353    u1/segmento_OBUF[6]_inst_i_30_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.477 r  u1/segmento_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           1.049    11.526    u1/segmento_OBUF[6]_inst_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.650 f  u1/segmento_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.433    12.083    u1/segmento_OBUF[6]_inst_i_23_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.207 r  u1/segmento_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.851    13.058    u1/segmento_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.182 r  u1/segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905    15.087    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.607 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.607    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.251ns  (logic 4.835ns (36.486%)  route 8.416ns (63.514%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.619     5.140    u1/CLK
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.252     6.848    u1/cuenta_reg_n_0_[9]
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.972 r  u1/segmento_OBUF[6]_inst_i_59/O
                         net (fo=8, routed)           1.164     8.136    u1/segmento_OBUF[6]_inst_i_59_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.260 r  u1/segmento_OBUF[6]_inst_i_36/O
                         net (fo=10, routed)          0.863     9.123    u1/segmento_OBUF[6]_inst_i_36_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.247 r  u1/segmento_OBUF[6]_inst_i_30/O
                         net (fo=6, routed)           1.106    10.353    u1/segmento_OBUF[6]_inst_i_30_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.477 r  u1/segmento_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           1.038    11.515    u1/segmento_OBUF[6]_inst_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.639 r  u1/segmento_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.439    12.078    u1/segmento_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.202 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.869    13.071    u1/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.195 r  u1/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.686    14.881    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    18.391 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.391    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.111ns  (logic 4.853ns (37.016%)  route 8.258ns (62.984%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.619     5.140    u1/CLK
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.252     6.848    u1/cuenta_reg_n_0_[9]
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.972 r  u1/segmento_OBUF[6]_inst_i_59/O
                         net (fo=8, routed)           1.164     8.136    u1/segmento_OBUF[6]_inst_i_59_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.260 r  u1/segmento_OBUF[6]_inst_i_36/O
                         net (fo=10, routed)          0.863     9.123    u1/segmento_OBUF[6]_inst_i_36_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.247 r  u1/segmento_OBUF[6]_inst_i_30/O
                         net (fo=6, routed)           1.106    10.353    u1/segmento_OBUF[6]_inst_i_30_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.477 r  u1/segmento_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           1.038    11.515    u1/segmento_OBUF[6]_inst_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.639 r  u1/segmento_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.439    12.078    u1/segmento_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.202 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.871    13.073    u1/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.197 r  u1/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525    14.722    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    18.251 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.251    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.467ns (62.750%)  route 0.871ns (37.250%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.581     1.464    u1/CLK
    SLICE_X59Y24         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.355     1.960    u2/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     2.005 r  u2/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.200     2.204    u1/segmento[6]
    SLICE_X64Y23         LUT6 (Prop_lut6_I2_O)        0.045     2.249 r  u1/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.317     2.566    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.803 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.803    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.467ns (62.542%)  route 0.879ns (37.458%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.581     1.464    u1/CLK
    SLICE_X59Y24         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.355     1.960    u2/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     2.005 r  u2/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.196     2.200    u1/segmento[6]
    SLICE_X64Y23         LUT6 (Prop_lut6_I2_O)        0.045     2.245 r  u1/segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.574    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.810 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.810    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.461ns (61.839%)  route 0.902ns (38.161%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.581     1.464    u1/CLK
    SLICE_X59Y24         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.355     1.960    u2/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     2.005 r  u2/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.267     2.271    u1/segmento[6]
    SLICE_X65Y23         LUT6 (Prop_lut6_I2_O)        0.045     2.316 r  u1/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.597    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.827 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.827    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.443ns (60.072%)  route 0.959ns (39.928%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.581     1.464    u1/CLK
    SLICE_X59Y24         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.355     1.960    u2/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     2.005 r  u2/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.265     2.269    u1/segmento[6]
    SLICE_X65Y23         LUT6 (Prop_lut6_I2_O)        0.045     2.314 r  u1/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.340     2.654    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.866 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.866    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.482ns (59.952%)  route 0.990ns (40.048%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.581     1.464    u1/CLK
    SLICE_X59Y24         FDCE                                         r  u1/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  u1/cuenta_reg[1]/Q
                         net (fo=6, routed)           0.170     1.775    u1/cuenta_reg_n_0_[1]
    SLICE_X62Y24         LUT5 (Prop_lut5_I1_O)        0.045     1.820 f  u1/segmento_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.220     2.040    u1/segmento_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.085 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.182     2.267    u1/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.045     2.312 r  u1/segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.730    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.935 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.935    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.497ns (60.044%)  route 0.996ns (39.956%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.581     1.464    u1/CLK
    SLICE_X59Y24         FDCE                                         r  u1/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  u1/cuenta_reg[1]/Q
                         net (fo=6, routed)           0.170     1.775    u1/cuenta_reg_n_0_[1]
    SLICE_X62Y24         LUT5 (Prop_lut5_I1_O)        0.045     1.820 f  u1/segmento_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.220     2.040    u1/segmento_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.085 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.189     2.274    u1/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     2.319 r  u1/segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.736    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.957 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.957    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.508ns (58.447%)  route 1.072ns (41.553%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.581     1.464    u1/CLK
    SLICE_X59Y24         FDCE                                         r  u1/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  u1/cuenta_reg[1]/Q
                         net (fo=6, routed)           0.170     1.775    u1/cuenta_reg_n_0_[1]
    SLICE_X62Y24         LUT5 (Prop_lut5_I1_O)        0.045     1.820 f  u1/segmento_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.220     2.040    u1/segmento_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.085 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.182     2.267    u1/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.045     2.312 r  u1/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.501     2.812    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.045 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.045    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.441ns (23.028%)  route 4.818ns (76.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          4.818     6.259    u1/AR[0]
    SLICE_X59Y27         FDCE                                         f  u1/cuenta_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.504     4.845    u1/CLK
    SLICE_X59Y27         FDCE                                         r  u1/cuenta_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.441ns (23.028%)  route 4.818ns (76.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          4.818     6.259    u1/AR[0]
    SLICE_X59Y27         FDCE                                         f  u1/cuenta_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.504     4.845    u1/CLK
    SLICE_X59Y27         FDCE                                         r  u1/cuenta_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.441ns (23.562%)  route 4.676ns (76.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          4.676     6.117    u1/AR[0]
    SLICE_X59Y26         FDCE                                         f  u1/cuenta_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503     4.844    u1/CLK
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.441ns (23.562%)  route 4.676ns (76.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          4.676     6.117    u1/AR[0]
    SLICE_X59Y26         FDCE                                         f  u1/cuenta_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503     4.844    u1/CLK
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.441ns (23.562%)  route 4.676ns (76.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          4.676     6.117    u1/AR[0]
    SLICE_X59Y26         FDCE                                         f  u1/cuenta_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503     4.844    u1/CLK
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.441ns (23.562%)  route 4.676ns (76.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          4.676     6.117    u1/AR[0]
    SLICE_X59Y26         FDCE                                         f  u1/cuenta_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503     4.844    u1/CLK
    SLICE_X59Y26         FDCE                                         r  u1/cuenta_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.965ns  (logic 1.441ns (24.161%)  route 4.524ns (75.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          4.524     5.965    u1/AR[0]
    SLICE_X59Y25         FDCE                                         f  u1/cuenta_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.501     4.842    u1/CLK
    SLICE_X59Y25         FDCE                                         r  u1/cuenta_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.965ns  (logic 1.441ns (24.161%)  route 4.524ns (75.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          4.524     5.965    u1/AR[0]
    SLICE_X59Y25         FDCE                                         f  u1/cuenta_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.501     4.842    u1/CLK
    SLICE_X59Y25         FDCE                                         r  u1/cuenta_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.965ns  (logic 1.441ns (24.161%)  route 4.524ns (75.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          4.524     5.965    u1/AR[0]
    SLICE_X59Y25         FDCE                                         f  u1/cuenta_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.501     4.842    u1/CLK
    SLICE_X59Y25         FDCE                                         r  u1/cuenta_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.965ns  (logic 1.441ns (24.161%)  route 4.524ns (75.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          4.524     5.965    u1/AR[0]
    SLICE_X59Y25         FDCE                                         f  u1/cuenta_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.501     4.842    u1/CLK
    SLICE_X59Y25         FDCE                                         r  u1/cuenta_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/u0/cuenta_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.210ns (13.462%)  route 1.347ns (86.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.347     1.556    u0/u0/AR[0]
    SLICE_X59Y17         FDCE                                         f  u0/u0/cuenta_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.856     1.983    u0/u0/CLK
    SLICE_X59Y17         FDCE                                         r  u0/u0/cuenta_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/u0/cuenta_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.210ns (13.011%)  route 1.401ns (86.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.401     1.610    u0/u0/AR[0]
    SLICE_X59Y16         FDCE                                         f  u0/u0/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.857     1.984    u0/u0/CLK
    SLICE_X59Y16         FDCE                                         r  u0/u0/cuenta_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/u0/cuenta_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.210ns (13.011%)  route 1.401ns (86.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.401     1.610    u0/u0/AR[0]
    SLICE_X59Y16         FDCE                                         f  u0/u0/cuenta_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.857     1.984    u0/u0/CLK
    SLICE_X59Y16         FDCE                                         r  u0/u0/cuenta_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/u0/cuenta_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.210ns (12.936%)  route 1.410ns (87.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.410     1.620    u0/u0/AR[0]
    SLICE_X59Y18         FDCE                                         f  u0/u0/cuenta_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.855     1.982    u0/u0/CLK
    SLICE_X59Y18         FDCE                                         r  u0/u0/cuenta_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/u0/cuenta_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.210ns (12.936%)  route 1.410ns (87.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.410     1.620    u0/u0/AR[0]
    SLICE_X59Y18         FDCE                                         f  u0/u0/cuenta_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.855     1.982    u0/u0/CLK
    SLICE_X59Y18         FDCE                                         r  u0/u0/cuenta_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/u0/cuenta_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.210ns (12.936%)  route 1.410ns (87.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.410     1.620    u0/u0/AR[0]
    SLICE_X59Y18         FDCE                                         f  u0/u0/cuenta_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.855     1.982    u0/u0/CLK
    SLICE_X59Y18         FDCE                                         r  u0/u0/cuenta_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/u0/cuenta_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.700ns  (logic 0.210ns (12.323%)  route 1.491ns (87.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.491     1.700    u0/u0/AR[0]
    SLICE_X59Y19         FDCE                                         f  u0/u0/cuenta_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.981    u0/u0/CLK
    SLICE_X59Y19         FDCE                                         r  u0/u0/cuenta_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/u0/cuenta_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.700ns  (logic 0.210ns (12.323%)  route 1.491ns (87.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.491     1.700    u0/u0/AR[0]
    SLICE_X59Y19         FDCE                                         f  u0/u0/cuenta_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.981    u0/u0/CLK
    SLICE_X59Y19         FDCE                                         r  u0/u0/cuenta_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/u0/cuenta_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.700ns  (logic 0.210ns (12.323%)  route 1.491ns (87.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.491     1.700    u0/u0/AR[0]
    SLICE_X59Y19         FDCE                                         f  u0/u0/cuenta_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.981    u0/u0/CLK
    SLICE_X59Y19         FDCE                                         r  u0/u0/cuenta_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/u0/cuenta_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.700ns  (logic 0.210ns (12.323%)  route 1.491ns (87.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.491     1.700    u0/u0/AR[0]
    SLICE_X59Y19         FDCE                                         f  u0/u0/cuenta_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.981    u0/u0/CLK
    SLICE_X59Y19         FDCE                                         r  u0/u0/cuenta_reg[16]/C





