<!-- Org profile README for github.com/RiseEdge -->

<p align="center">
  <img src="https://raw.githubusercontent.com/RiseEdge/riseedge.github.io/main/assets/logo.png" alt="RiseEdge logo" height="56">
</p>

<h1 align="left">RiseEdge</h1>
<p align="left"><b>ASIC development from RTL to tape-out</b> — with a strong emphasis on design verification, RTL integration, and DFT.</p>

---

## What we do
- **RTL design & integration** — micro-architecture, clean interfaces, lint/CDC/reset hygiene  
- **Design verification (UVM/SVA)** — protocol/IP benches (SPI/APB/AXI/JTAG), assertions, triage  
- **Automation** — scripted builds and smoke sims; artifacted logs/waveforms; plugs into your CI

## Selected public repos
- **uvm-spi-agent** — UVM agent + sequences + scoreboard for SPI master/slave.  
  https://github.com/RiseEdge/uvm-spi-agent
- **jtag-tap-uvm** — IEEE 1149.1 TAP RTL + UVM testbench with scan chain checks.  
  https://github.com/RiseEdge/jtag-tap-uvm
- **apb-ral-kit** — APB RAL models + adapter + sequences for register verification.  
  https://github.com/RiseEdge/apb-ral-kit

## How we work
- Clear scope → short sprints → measurable outcomes  
- We integrate with your existing flows

## Contact
- 🌐 https://riseedge.com  
- ✉️ info@riseedge.com  
- 🧑‍💻 https://github.com/RiseEdge
