#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Nov 21 08:00:00 2017
# Process ID: 13952
# Current directory: C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9500 C:\JPEG_Thesis_2\Final_PR\HUFFMAN_TEST_MAIN\HUFFMAN_TEST_MAIN.xpr
# Log file: C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/vivado.log
# Journal file: C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.xpr
INFO: [Project 1-313] Project file moved from 'C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/JPEG_Thesis_2/Final_PR/ip_repo/dummy_1.0', nor could it be found using path 'C:/JPEG_Thesis/Huffman/ip_repo/dummy_1.0'.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/JPEG_Thesis_2/Final_PR/ip_repo/DARC_HUFFMAN_1.0'; using path 'C:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0' instead.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/JPEG_Thesis_2/Final_PR/ip_repo/DARC_HUFFMAN_1_1.0', nor could it be found using path 'C:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1_1.0'.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/JPEG_Thesis_2/Final_PR/ip_repo/DARC_HUFFMAN_1.0'; using path 'C:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0' instead.
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.cache/ip', nor could it be found using path 'C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo/dummy_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo/DARC_HUFFMAN_1_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 808.023 ; gain = 147.453
update_compile_order -fileset sources_1
delete_runs "impl_1"
delete_runs "synth_1"
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.srcs/sources_1/imports/huffman_try/huffman_E.v" into library work [C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.srcs/sources_1/imports/huffman_try/huffman_E.v:1]
[Tue Nov 21 08:06:01 2017] Launched synth_2...
Run output will be captured here: C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.runs/synth_2/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 8408 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 68 instances

open_run: Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1243.035 ; gain = 407.770
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_2'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing/huffman_test_time_synth.v"
write_verilog: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 1534.375 ; gain = 291.340
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing/huffman_test_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1691.563 ; gain = 157.188
INFO: [SIM-utils-36] Netlist generated:C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing/huffman_test_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing/huffman_test_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'huffman_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj huffman_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing/huffman_test_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD1
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD10
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD11
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD12
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD13
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD14
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD15
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD16
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD17
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD18
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD19
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD2
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD20
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD21
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD22
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD23
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD24
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD25
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD26
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD27
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD28
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD29
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD3
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD30
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD31
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD32
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD33
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD34
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD35
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD36
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD37
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD38
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD39
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD4
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD40
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD41
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD42
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD43
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD44
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD45
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD46
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD47
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD48
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD49
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD5
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD50
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD51
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD52
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD53
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD54
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD55
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD56
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD57
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD58
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD59
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD6
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD60
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD61
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD62
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD63
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD64
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD65
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD66
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD67
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD7
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD8
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD9
INFO: [VRFC 10-311] analyzing module jpeg
INFO: [VRFC 10-311] analyzing module jpeg_MEMB64W128
INFO: [VRFC 10-311] analyzing module jpeg_MEMB64W128_sub
INFO: [VRFC 10-311] analyzing module jpeg_MEM_ac_code
INFO: [VRFC 10-311] analyzing module jpeg_MEM_ac_code_subD
INFO: [VRFC 10-311] analyzing module jpeg_MEM_dc_code
INFO: [VRFC 10-311] analyzing module jpeg_MEM_dc_code_subD
INFO: [VRFC 10-311] analyzing module jpeg_MEM_encode_output
INFO: [VRFC 10-311] analyzing module jpeg_MEM_encode_output_subD
INFO: [VRFC 10-311] analyzing module jpeg_add12u_9
INFO: [VRFC 10-311] analyzing module jpeg_add32s
INFO: [VRFC 10-311] analyzing module jpeg_add32s_32
INFO: [VRFC 10-311] analyzing module jpeg_add32s_32_1
INFO: [VRFC 10-311] analyzing module jpeg_add32s_32_2
INFO: [VRFC 10-311] analyzing module jpeg_add8s
INFO: [VRFC 10-311] analyzing module jpeg_dat
INFO: [VRFC 10-311] analyzing module jpeg_decr12u_11
INFO: [VRFC 10-311] analyzing module jpeg_decr32s
INFO: [VRFC 10-311] analyzing module jpeg_fsm
INFO: [VRFC 10-311] analyzing module jpeg_geop64s_1
INFO: [VRFC 10-311] analyzing module jpeg_geop64s_1_1
INFO: [VRFC 10-311] analyzing module jpeg_geop64s_1_1_1
INFO: [VRFC 10-311] analyzing module jpeg_geop64s_1_1_2
INFO: [VRFC 10-311] analyzing module jpeg_geop64s_1_1_3
INFO: [VRFC 10-311] analyzing module jpeg_geop64s_1_1_4
INFO: [VRFC 10-311] analyzing module jpeg_geop64s_1_1_5
INFO: [VRFC 10-311] analyzing module jpeg_geop64s_1_1_6
INFO: [VRFC 10-311] analyzing module jpeg_geop64s_1_1_7
INFO: [VRFC 10-311] analyzing module jpeg_gop8s_1
INFO: [VRFC 10-311] analyzing module jpeg_lop36u_1
INFO: [VRFC 10-311] analyzing module jpeg_lop36u_1_1
INFO: [VRFC 10-311] analyzing module jpeg_lop8s_1
INFO: [VRFC 10-311] analyzing module jpeg_sub8s_7
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.srcs/sim_1/imports/new/huffman_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 6d75815a1daa42e6826c3dbb04526304 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot huffman_test_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.huffman_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1691.563 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:01:57 ; elapsed = 00:02:25 . Memory (MB): peak = 1691.563 ; gain = 856.297
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_project
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Nov 21 08:13:13 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 21 08:13:13 2017...
create_project HUFFMAN_REV2_IP C:/JPEG_Thesis_2/Final_PR/HUFFMAN_REV2_IP -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
set_property target_language Verilog [current_project]
file mkdir C:/JPEG_Thesis_2/Final_PR/HUFFMAN_REV2_IP/HUFFMAN_REV2_IP.srcs/sources_1/new
close [ open C:/JPEG_Thesis_2/Final_PR/HUFFMAN_REV2_IP/HUFFMAN_REV2_IP.srcs/sources_1/new/jpeg.v w ]
add_files C:/JPEG_Thesis_2/Final_PR/HUFFMAN_REV2_IP/HUFFMAN_REV2_IP.srcs/sources_1/new/jpeg.v
create_peripheral xilinx.com user HUFFMAN_REV2_IP 1.0 -dir C:/JPEG_Thesis_2/Final_PR/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:HUFFMAN_REV2_IP:1.0]
set_property VALUE 265 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:HUFFMAN_REV2_IP:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:HUFFMAN_REV2_IP:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:HUFFMAN_REV2_IP:1.0]
set_property  ip_repo_paths  C:/JPEG_Thesis_2/Final_PR/ip_repo/HUFFMAN_REV2_IP_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo/HUFFMAN_REV2_IP_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_HUFFMAN_REV2_IP_v1_0 -directory C:/JPEG_Thesis_2/Final_PR/ip_repo c:/JPEG_Thesis_2/Final_PR/ip_repo/HUFFMAN_REV2_IP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo/HUFFMAN_REV2_IP_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
add_files -norecurse -copy_to C:/JPEG_Thesis_2/Final_PR/ip_repo/HUFFMAN_REV2_IP_1.0/src C:/JPEG_Thesis_2/Final_PR/HUFFMAN_REV2_IP/HUFFMAN_REV2_IP.srcs/sources_1/new/jpeg.v
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/jpeg_thesis_2/final_pr/ip_repo/edit_HUFFMAN_REV2_IP_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/jpeg_thesis_2/final_pr/ip_repo/edit_HUFFMAN_REV2_IP_v1_0.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Nov 21 08:17:35 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 21 08:17:35 2017...
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/Final_PR/ip_repo/HUFFMAN_REV2_IP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo/HUFFMAN_REV2_IP_1.0'
close_project
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/JPEG_Thesis_2/Final_PR/HUFFMAN_REV2_IP/HUFFMAN_REV2_IP.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/JPEG_Thesis_2/Final_PR/HUFFMAN_REV2_IP/HUFFMAN_REV2_IP.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Nov 21 08:18:07 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 21 08:18:07 2017...
create_project HUFFMAN_SYSTEM_SDK C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "huffman_system_sdk"
Wrote  : <C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd> 
create_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1751.004 ; gain = 0.000
set_property target_language Verilog [current_project]
set_property  ip_repo_paths  C:/JPEG_Thesis_2/Final_PR/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:HUFFMAN_REV2_IP:1.0 HUFFMAN_REV2_IP_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins HUFFMAN_REV2_IP_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</HUFFMAN_REV2_IP_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
validate_bd_design
save_bd_design
Wrote  : <C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd> 
set_property synth_checkpoint_mode None [get_files  C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd]
generate_target all [get_files  C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd]
INFO: [BD 41-1662] The design 'huffman_system_sdk.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk.v
Verilog Output written to : C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HUFFMAN_REV2_IP_0 .
WARNING: [xilinx.com:ip:processing_system7:5.5-1] huffman_system_sdk_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hw_handoff/huffman_system_sdk.hwh
Generated Block Design Tcl file C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hw_handoff/huffman_system_sdk_bd.tcl
Generated Hardware Definition File C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk.hwdef
generate_target: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1845.285 ; gain = 36.797
export_ip_user_files -of_objects [get_files C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd] -directory C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.ip_user_files/sim_scripts -ip_user_files_dir C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.ip_user_files -ipstatic_source_dir C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.cache/compile_simlib/modelsim} {questa=C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.cache/compile_simlib/questa} {riviera=C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.cache/compile_simlib/riviera} {activehdl=C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd] -top
add_files -norecurse C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk_wrapper.v" into library work [C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk_wrapper.v:1]
[Tue Nov 21 08:21:07 2017] Launched synth_1...
Run output will be captured here: C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Nov 21 08:25:57 2017] Launched impl_1...
Run output will be captured here: C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 21 08:30:14 2017] Launched impl_1...
Run output will be captured here: C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/runme.log
file mkdir C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.sdk
file copy -force C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/huffman_system_sdk_wrapper.sysdef C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.sdk/huffman_system_sdk_wrapper.hdf

launch_sdk -workspace C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.sdk -hwspec C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.sdk/huffman_system_sdk_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.sdk -hwspec C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.sdk/huffman_system_sdk_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/huffman_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/huffman_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248782397.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/huffman_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248782397.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/huffman_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248782397.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/huffman_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
file copy -force C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/huffman_system_sdk_wrapper.sysdef C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.sdk/huffman_system_sdk_wrapper.hdf

launch_sdk -workspace C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.sdk -hwspec C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.sdk/huffman_system_sdk_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.sdk -hwspec C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.sdk/huffman_system_sdk_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248782397.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/huffman_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248782397.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248782397.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/huffman_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248782397.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/huffman_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd}
ipx::edit_ip_in_project -upgrade true -name HUFFMAN_REV2_IP_v1_0_project -directory C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.tmp/HUFFMAN_REV2_IP_v1_0_project c:/JPEG_Thesis_2/Final_PR/ip_repo/HUFFMAN_REV2_IP_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/jpeg_thesis_2/final_pr/huffman_system_sdk/huffman_system_sdk.tmp/huffman_rev2_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1979.059 ; gain = 0.000
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/jpeg_thesis_2/final_pr/huffman_system_sdk/huffman_system_sdk.tmp/huffman_rev2_ip_v1_0_project/HUFFMAN_REV2_IP_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/jpeg_thesis_2/final_pr/huffman_system_sdk/huffman_system_sdk.tmp/huffman_rev2_ip_v1_0_project/HUFFMAN_REV2_IP_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Nov 21 16:02:31 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 21 16:02:31 2017...
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/Final_PR/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HUFFMAN_REV2_IP:1.0 [get_ips  huffman_system_sdk_HUFFMAN_REV2_IP_0_0] -log ip_upgrade.log
Upgrading 'C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd'
INFO: [IP_Flow 19-3422] Upgraded huffman_system_sdk_HUFFMAN_REV2_IP_0_0 (HUFFMAN_REV2_IP_v1.0 1.0) from revision 2 to revision 4
Wrote  : <C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips huffman_system_sdk_HUFFMAN_REV2_IP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd]
Verilog Output written to : C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk.v
Verilog Output written to : C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk_wrapper.v
Wrote  : <C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block HUFFMAN_REV2_IP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hw_handoff/huffman_system_sdk.hwh
Generated Block Design Tcl file C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hw_handoff/huffman_system_sdk_bd.tcl
Generated Hardware Definition File C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2082.348 ; gain = 32.094
export_ip_user_files -of_objects [get_files C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd] -directory C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.ip_user_files/sim_scripts -ip_user_files_dir C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.ip_user_files -ipstatic_source_dir C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.cache/compile_simlib/modelsim} {questa=C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.cache/compile_simlib/questa} {riviera=C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.cache/compile_simlib/riviera} {activehdl=C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk_wrapper.v" into library work [C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk.v" into library work [C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk.v:1]
[Tue Nov 21 16:03:32 2017] Launched synth_1...
Run output will be captured here: C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Nov 21 16:07:06 2017] Launched impl_1...
Run output will be captured here: C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/runme.log
set_msg_config -suppress -id {Labtools 27-2269} -string {{ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248782397.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.} } 
set_msg_config -suppress -id {Labtoolstcl 44-513} -string {{ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248782397} } 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 21 16:10:07 2017] Launched impl_1...
Run output will be captured here: C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zed-210248782397" may be locked by another hw_server.
set_msg_config -suppress -id {Labtoolstcl 44-494} -string {{ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zed-210248782397" may be locked by another hw_server.} } 
open_run impl_1
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/.Xil/Vivado-13952-LAPTOP-QUI0SV4S/dcp/huffman_system_sdk_wrapper_early.xdc]
Finished Parsing XDC File [C:/JPEG_Thesis_2/Final_PR/HUFFMAN_TEST_MAIN/.Xil/Vivado-13952-LAPTOP-QUI0SV4S/dcp/huffman_system_sdk_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.230 ; gain = 10.590
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.230 ; gain = 10.590
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 36 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2219.668 ; gain = 137.320
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/huffman_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/huffman_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/huffman_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/huffman_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd}
open_bd_design {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd}
ipx::edit_ip_in_project -upgrade true -name HUFFMAN_REV2_IP_v1_0_project -directory C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.tmp/HUFFMAN_REV2_IP_v1_0_project c:/JPEG_Thesis_2/Final_PR/ip_repo/HUFFMAN_REV2_IP_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/jpeg_thesis_2/final_pr/huffman_system_sdk/huffman_system_sdk.tmp/huffman_rev2_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2236.219 ; gain = 0.000
