

================================================================
== Vitis HLS Report for 'v_csc'
================================================================
* Date:           Mon May  6 14:33:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.74 ns|  4.782 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+------+----------+----------+
    |  Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline |
    |   min   |    max   |    min    |    max    |  min |    max   |   Type   |
    +---------+----------+-----------+-----------+------+----------+----------+
    |     4679|  16801790|  31.522 us|  0.113 sec|  4679|  16801787|  dataflow|
    +---------+----------+-----------+-----------+------+----------+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-------------------------+---------+----------+-----------+-----------+------+----------+---------+
        |                            |                         |  Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
        |          Instance          |          Module         |   min   |    max   |    min    |    max    |  min |    max   |   Type  |
        +----------------------------+-------------------------+---------+----------+-----------+-----------+------+----------+---------+
        |Block_entry3_proc_U0        |Block_entry3_proc        |        0|         0|       0 ns|       0 ns|     0|         0|       no|
        |AXIvideo2MultiPixStream_U0  |AXIvideo2MultiPixStream  |     4678|   8313846|  31.516 us|  56.010 ms|  4678|   8313846|       no|
        |v_csc_core_U0               |v_csc_core               |        1|  16801786|   6.737 ns|  0.113 sec|     1|  16801786|       no|
        |MultiPixStream2AXIvideo_U0  |MultiPixStream2AXIvideo  |     4483|   8307363|  30.202 us|  55.967 ms|  4483|   8307363|       no|
        +----------------------------+-------------------------+---------+----------+-----------+-----------+------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     152|    -|
|FIFO             |        -|     -|    4158|    2858|    -|
|Instance         |        0|     9|    2225|    3674|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     324|    -|
|Register         |        -|     -|      36|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     9|    6419|    7008|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+----+-----+------+-----+
    |          Instance          |          Module         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------+-------------------------+---------+----+-----+------+-----+
    |AXIvideo2MultiPixStream_U0  |AXIvideo2MultiPixStream  |        0|   0|  199|   477|    0|
    |Block_entry3_proc_U0        |Block_entry3_proc        |        0|   0|  526|   335|    0|
    |CTRL_s_axi_U                |CTRL_s_axi               |        0|   0|  784|  1104|    0|
    |MultiPixStream2AXIvideo_U0  |MultiPixStream2AXIvideo  |        0|   0|  191|   342|    0|
    |v_csc_core_U0               |v_csc_core               |        0|   9|  525|  1416|    0|
    +----------------------------+-------------------------+---------+----+-----+------+-----+
    |Total                       |                         |        0|   9| 2225|  3674|    0|
    +----------------------------+-------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |              Name              | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |HwReg_BOffset_2_channel_U       |        0|  99|   0|    -|     3|   14|       42|
    |HwReg_BOffset_channel_U         |        0|  99|   0|    -|     3|   14|       42|
    |HwReg_ClampMin_2_channel_U      |        0|  99|   0|    -|     3|   12|       36|
    |HwReg_ClampMin_channel_U        |        0|  99|   0|    -|     3|   12|       36|
    |HwReg_ClipMax_2_channel_U       |        0|  99|   0|    -|     3|   12|       36|
    |HwReg_ClipMax_channel_U         |        0|  99|   0|    -|     3|   12|       36|
    |HwReg_ColEnd_channel_U          |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_ColStart_channel_U        |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_GOffset_2_channel_U       |        0|  99|   0|    -|     3|   14|       42|
    |HwReg_GOffset_channel_U         |        0|  99|   0|    -|     3|   14|       42|
    |HwReg_InVideoFormat_channel_U   |        0|  99|   0|    -|     2|    8|       16|
    |HwReg_K11_2_channel_U           |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K11_channel_U             |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K12_2_channel_U           |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K12_channel_U             |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K13_2_channel_U           |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K13_channel_U             |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K21_2_channel_U           |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K21_channel_U             |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K22_2_channel_U           |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K22_channel_U             |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K23_2_channel_U           |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K23_channel_U             |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K31_2_channel_U           |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K31_channel_U             |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K32_2_channel_U           |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K32_channel_U             |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K33_2_channel_U           |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_K33_channel_U             |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_OutVideoFormat_channel_U  |        0|  99|   0|    -|     4|    8|       32|
    |HwReg_ROffset_2_channel_U       |        0|  99|   0|    -|     3|   14|       42|
    |HwReg_ROffset_channel_U         |        0|  99|   0|    -|     3|   14|       42|
    |HwReg_RowEnd_channel_U          |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_RowStart_channel_U        |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_height_c13_U              |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_height_c14_channel_U      |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_height_c_U                |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_width_c11_U               |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_width_c12_channel_U       |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_width_c_U                 |        0|  99|   0|    -|     2|   12|       24|
    |stream_csc_U                    |        0|  99|   0|    -|    16|   36|      576|
    |stream_in_U                     |        0|  99|   0|    -|    16|   36|      576|
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                           |        0|4158|   0|    0|   146|  644|     2796|
    +--------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |AXIvideo2MultiPixStream_U0_ap_start                 |       and|   0|  0|   2|           1|           1|
    |Block_entry3_proc_U0_ap_continue                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_BOffset_2_channel             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_BOffset_channel               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ClampMin_2_channel            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ClampMin_channel              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ClipMax_2_channel             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ClipMax_channel               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ColEnd_channel                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ColStart_channel              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_GOffset_2_channel             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_GOffset_channel               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_InVideoFormat_channel         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K11_2_channel                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K11_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K12_2_channel                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K12_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K13_2_channel                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K13_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K21_2_channel                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K21_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K22_2_channel                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K22_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K23_2_channel                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K23_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K31_2_channel                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K31_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K32_2_channel                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K32_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K33_2_channel                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K33_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_OutVideoFormat_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ROffset_2_channel             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ROffset_channel               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_RowEnd_channel                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_RowStart_channel              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_height_c14_channel            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_width_c12_channel             |       and|   0|  0|   2|           1|           1|
    |ap_idle                                             |       and|   0|  0|   2|           1|           1|
    |v_csc_core_U0_ap_start                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_BOffset_2_channel       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_BOffset_channel         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ClampMin_2_channel      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ClampMin_channel        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ClipMax_2_channel       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ClipMax_channel         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ColEnd_channel          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ColStart_channel        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_GOffset_2_channel       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_GOffset_channel         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_InVideoFormat_channel   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K11_2_channel           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K11_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K12_2_channel           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K12_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K13_2_channel           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K13_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K21_2_channel           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K21_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K22_2_channel           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K22_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K23_2_channel           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K23_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K31_2_channel           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K31_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K32_2_channel           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K32_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K33_2_channel           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K33_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_OutVideoFormat_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ROffset_2_channel       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ROffset_channel         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_RowEnd_channel          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_RowStart_channel        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_height_c14_channel      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_width_c12_channel       |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                               |          |   0|  0| 152|          76|          76|
    +----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                          | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_HwReg_BOffset_2_channel       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_BOffset_channel         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ClampMin_2_channel      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ClampMin_channel        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ClipMax_2_channel       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ClipMax_channel         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ColEnd_channel          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ColStart_channel        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_GOffset_2_channel       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_GOffset_channel         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_InVideoFormat_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K11_2_channel           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K11_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K12_2_channel           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K12_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K13_2_channel           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K13_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K21_2_channel           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K21_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K22_2_channel           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K22_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K23_2_channel           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K23_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K31_2_channel           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K31_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K32_2_channel           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K32_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K33_2_channel           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K33_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ROffset_2_channel       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ROffset_channel         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_RowEnd_channel          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_RowStart_channel        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_height_c14_channel      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_width_c12_channel       |   9|          2|    1|          2|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                   | 324|         72|   36|         72|
    +--------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+---+----+-----+-----------+
    |                          Name                          | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_HwReg_BOffset_2_channel       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_BOffset_channel         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ClampMin_2_channel      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ClampMin_channel        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ClipMax_2_channel       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ClipMax_channel         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ColEnd_channel          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ColStart_channel        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_GOffset_2_channel       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_GOffset_channel         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_InVideoFormat_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K11_2_channel           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K11_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K12_2_channel           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K12_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K13_2_channel           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K13_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K21_2_channel           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K21_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K22_2_channel           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K22_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K23_2_channel           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K23_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K31_2_channel           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K31_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K32_2_channel           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K32_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K33_2_channel           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K33_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ROffset_2_channel       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ROffset_channel         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_RowEnd_channel          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_RowStart_channel        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_height_c14_channel      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_width_c12_channel       |  1|   0|    1|          0|
    +--------------------------------------------------------+---+----+-----+-----------+
    |Total                                                   | 36|   0|   36|          0|
    +--------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_AWADDR    |   in|    9|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_ARADDR    |   in|    9|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|                   CTRL|       pointer|
|ap_clk               |   in|    1|  ap_ctrl_hs|                  v_csc|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|                  v_csc|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|                  v_csc|  return value|
|s_axis_video_TDATA   |   in|   40|        axis|  s_axis_video_V_data_V|       pointer|
|s_axis_video_TKEEP   |   in|    5|        axis|  s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB   |   in|    5|        axis|  s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER   |   in|    1|        axis|  s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST   |   in|    1|        axis|  s_axis_video_V_last_V|       pointer|
|s_axis_video_TID     |   in|    1|        axis|    s_axis_video_V_id_V|       pointer|
|s_axis_video_TDEST   |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TVALID  |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TREADY  |  out|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|m_axis_video_TDATA   |  out|   40|        axis|  m_axis_video_V_data_V|       pointer|
|m_axis_video_TKEEP   |  out|    5|        axis|  m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB   |  out|    5|        axis|  m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER   |  out|    1|        axis|  m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST   |  out|    1|        axis|  m_axis_video_V_last_V|       pointer|
|m_axis_video_TID     |  out|    1|        axis|    m_axis_video_V_id_V|       pointer|
|m_axis_video_TDEST   |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TVALID  |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY  |   in|    1|        axis|  m_axis_video_V_dest_V|       pointer|
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%HwReg_height_c13 = alloca i64 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 9 'alloca' 'HwReg_height_c13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%HwReg_height_c = alloca i64 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 10 'alloca' 'HwReg_height_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%HwReg_width_c11 = alloca i64 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 11 'alloca' 'HwReg_width_c11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%HwReg_width_c = alloca i64 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 12 'alloca' 'HwReg_width_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%stream_in = alloca i64 1"   --->   Operation 13 'alloca' 'stream_in' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 36> <Depth = 16> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%stream_csc = alloca i64 1"   --->   Operation 14 'alloca' 'stream_csc' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 36> <Depth = 16> <FIFO>

State 2 <SV = 1> <Delay = 4.78>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%call_ret = call i524 @Block_entry3_proc, i8 %InVideoFormat, i8 %OutVideoFormat, i16 %width, i16 %height, i16 %ColStart, i16 %ColEnd, i16 %RowStart, i16 %RowEnd, i16 %K11, i16 %K12, i16 %K13, i16 %K21, i16 %K22, i16 %K23, i16 %K31, i16 %K32, i16 %K33, i14 %ROffset, i14 %GOffset, i14 %BOffset, i12 %ClampMin, i12 %ClipMax, i16 %K11_2, i16 %K12_2, i16 %K13_2, i16 %K21_2, i16 %K22_2, i16 %K23_2, i16 %K31_2, i16 %K32_2, i16 %K33_2, i14 %ROffset_2, i14 %GOffset_2, i14 %BOffset_2, i12 %ClampMin_2, i12 %ClipMax_2"   --->   Operation 15 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%HwReg_InVideoFormat_channel = extractvalue i524 %call_ret"   --->   Operation 16 'extractvalue' 'HwReg_InVideoFormat_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%HwReg_OutVideoFormat_channel = extractvalue i524 %call_ret"   --->   Operation 17 'extractvalue' 'HwReg_OutVideoFormat_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%HwReg_ColStart_channel = extractvalue i524 %call_ret"   --->   Operation 18 'extractvalue' 'HwReg_ColStart_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%HwReg_ColEnd_channel = extractvalue i524 %call_ret"   --->   Operation 19 'extractvalue' 'HwReg_ColEnd_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%HwReg_RowStart_channel = extractvalue i524 %call_ret"   --->   Operation 20 'extractvalue' 'HwReg_RowStart_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%HwReg_RowEnd_channel = extractvalue i524 %call_ret"   --->   Operation 21 'extractvalue' 'HwReg_RowEnd_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%HwReg_K11_channel = extractvalue i524 %call_ret"   --->   Operation 22 'extractvalue' 'HwReg_K11_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%HwReg_K12_channel = extractvalue i524 %call_ret"   --->   Operation 23 'extractvalue' 'HwReg_K12_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%HwReg_K13_channel = extractvalue i524 %call_ret"   --->   Operation 24 'extractvalue' 'HwReg_K13_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%HwReg_K21_channel = extractvalue i524 %call_ret"   --->   Operation 25 'extractvalue' 'HwReg_K21_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%HwReg_K22_channel = extractvalue i524 %call_ret"   --->   Operation 26 'extractvalue' 'HwReg_K22_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%HwReg_K23_channel = extractvalue i524 %call_ret"   --->   Operation 27 'extractvalue' 'HwReg_K23_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%HwReg_K31_channel = extractvalue i524 %call_ret"   --->   Operation 28 'extractvalue' 'HwReg_K31_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%HwReg_K32_channel = extractvalue i524 %call_ret"   --->   Operation 29 'extractvalue' 'HwReg_K32_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%HwReg_K33_channel = extractvalue i524 %call_ret"   --->   Operation 30 'extractvalue' 'HwReg_K33_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%HwReg_ROffset_channel = extractvalue i524 %call_ret"   --->   Operation 31 'extractvalue' 'HwReg_ROffset_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 3> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%HwReg_GOffset_channel = extractvalue i524 %call_ret"   --->   Operation 32 'extractvalue' 'HwReg_GOffset_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 3> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%HwReg_BOffset_channel = extractvalue i524 %call_ret"   --->   Operation 33 'extractvalue' 'HwReg_BOffset_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 3> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%HwReg_ClampMin_channel = extractvalue i524 %call_ret"   --->   Operation 34 'extractvalue' 'HwReg_ClampMin_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%HwReg_ClipMax_channel = extractvalue i524 %call_ret"   --->   Operation 35 'extractvalue' 'HwReg_ClipMax_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%HwReg_K11_2_channel = extractvalue i524 %call_ret"   --->   Operation 36 'extractvalue' 'HwReg_K11_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%HwReg_K12_2_channel = extractvalue i524 %call_ret"   --->   Operation 37 'extractvalue' 'HwReg_K12_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%HwReg_K13_2_channel = extractvalue i524 %call_ret"   --->   Operation 38 'extractvalue' 'HwReg_K13_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%HwReg_K21_2_channel = extractvalue i524 %call_ret"   --->   Operation 39 'extractvalue' 'HwReg_K21_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%HwReg_K22_2_channel = extractvalue i524 %call_ret"   --->   Operation 40 'extractvalue' 'HwReg_K22_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%HwReg_K23_2_channel = extractvalue i524 %call_ret"   --->   Operation 41 'extractvalue' 'HwReg_K23_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%HwReg_K31_2_channel = extractvalue i524 %call_ret"   --->   Operation 42 'extractvalue' 'HwReg_K31_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%HwReg_K32_2_channel = extractvalue i524 %call_ret"   --->   Operation 43 'extractvalue' 'HwReg_K32_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%HwReg_K33_2_channel = extractvalue i524 %call_ret"   --->   Operation 44 'extractvalue' 'HwReg_K33_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%HwReg_ROffset_2_channel = extractvalue i524 %call_ret"   --->   Operation 45 'extractvalue' 'HwReg_ROffset_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 3> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%HwReg_GOffset_2_channel = extractvalue i524 %call_ret"   --->   Operation 46 'extractvalue' 'HwReg_GOffset_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 3> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%HwReg_BOffset_2_channel = extractvalue i524 %call_ret"   --->   Operation 47 'extractvalue' 'HwReg_BOffset_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 3> <FIFO>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%HwReg_ClampMin_2_channel = extractvalue i524 %call_ret"   --->   Operation 48 'extractvalue' 'HwReg_ClampMin_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%HwReg_ClipMax_2_channel = extractvalue i524 %call_ret"   --->   Operation 49 'extractvalue' 'HwReg_ClipMax_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%HwReg_width_c12_channel = extractvalue i524 %call_ret"   --->   Operation 50 'extractvalue' 'HwReg_width_c12_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%HwReg_height_c14_channel = extractvalue i524 %call_ret"   --->   Operation 51 'extractvalue' 'HwReg_height_c14_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_2 : Operation 52 [2/2] (4.78ns)   --->   "%call_ln446 = call void @AXIvideo2MultiPixStream, i40 %s_axis_video_V_data_V, i5 %s_axis_video_V_keep_V, i5 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i36 %stream_in, i12 %HwReg_height_c14_channel, i12 %HwReg_width_c12_channel, i8 %HwReg_InVideoFormat_channel, i12 %HwReg_width_c11, i12 %HwReg_height_c13" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:446]   --->   Operation 52 'call' 'call_ln446' <Predicate = true> <Delay = 4.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln446 = call void @AXIvideo2MultiPixStream, i40 %s_axis_video_V_data_V, i5 %s_axis_video_V_keep_V, i5 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i36 %stream_in, i12 %HwReg_height_c14_channel, i12 %HwReg_width_c12_channel, i8 %HwReg_InVideoFormat_channel, i12 %HwReg_width_c11, i12 %HwReg_height_c13" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:446]   --->   Operation 53 'call' 'call_ln446' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.39>
ST_4 : Operation 54 [2/2] (2.39ns)   --->   "%call_ln468 = call void @v_csc_core, i36 %stream_in, i12 %HwReg_height_c13, i12 %HwReg_width_c11, i16 %HwReg_ColStart_channel, i16 %HwReg_ColEnd_channel, i16 %HwReg_RowStart_channel, i16 %HwReg_RowEnd_channel, i16 %HwReg_K11_channel, i16 %HwReg_K12_channel, i16 %HwReg_K13_channel, i16 %HwReg_K21_channel, i16 %HwReg_K22_channel, i16 %HwReg_K23_channel, i16 %HwReg_K31_channel, i16 %HwReg_K32_channel, i16 %HwReg_K33_channel, i14 %HwReg_ROffset_channel, i14 %HwReg_GOffset_channel, i14 %HwReg_BOffset_channel, i12 %HwReg_ClampMin_channel, i12 %HwReg_ClipMax_channel, i16 %HwReg_K11_2_channel, i16 %HwReg_K12_2_channel, i16 %HwReg_K13_2_channel, i16 %HwReg_K21_2_channel, i16 %HwReg_K22_2_channel, i16 %HwReg_K23_2_channel, i16 %HwReg_K31_2_channel, i16 %HwReg_K32_2_channel, i16 %HwReg_K33_2_channel, i14 %HwReg_ROffset_2_channel, i14 %HwReg_GOffset_2_channel, i14 %HwReg_BOffset_2_channel, i12 %HwReg_ClampMin_2_channel, i12 %HwReg_ClipMax_2_channel, i36 %stream_csc, i12 %HwReg_width_c, i12 %HwReg_height_c" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:468]   --->   Operation 54 'call' 'call_ln468' <Predicate = true> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln468 = call void @v_csc_core, i36 %stream_in, i12 %HwReg_height_c13, i12 %HwReg_width_c11, i16 %HwReg_ColStart_channel, i16 %HwReg_ColEnd_channel, i16 %HwReg_RowStart_channel, i16 %HwReg_RowEnd_channel, i16 %HwReg_K11_channel, i16 %HwReg_K12_channel, i16 %HwReg_K13_channel, i16 %HwReg_K21_channel, i16 %HwReg_K22_channel, i16 %HwReg_K23_channel, i16 %HwReg_K31_channel, i16 %HwReg_K32_channel, i16 %HwReg_K33_channel, i14 %HwReg_ROffset_channel, i14 %HwReg_GOffset_channel, i14 %HwReg_BOffset_channel, i12 %HwReg_ClampMin_channel, i12 %HwReg_ClipMax_channel, i16 %HwReg_K11_2_channel, i16 %HwReg_K12_2_channel, i16 %HwReg_K13_2_channel, i16 %HwReg_K21_2_channel, i16 %HwReg_K22_2_channel, i16 %HwReg_K23_2_channel, i16 %HwReg_K31_2_channel, i16 %HwReg_K32_2_channel, i16 %HwReg_K33_2_channel, i14 %HwReg_ROffset_2_channel, i14 %HwReg_GOffset_2_channel, i14 %HwReg_BOffset_2_channel, i12 %HwReg_ClampMin_2_channel, i12 %HwReg_ClipMax_2_channel, i36 %stream_csc, i12 %HwReg_width_c, i12 %HwReg_height_c" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:468]   --->   Operation 55 'call' 'call_ln468' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.39>
ST_6 : Operation 56 [2/2] (2.39ns)   --->   "%call_ln500 = call void @MultiPixStream2AXIvideo, i36 %stream_csc, i40 %m_axis_video_V_data_V, i5 %m_axis_video_V_keep_V, i5 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i12 %HwReg_height_c, i12 %HwReg_width_c, i8 %HwReg_OutVideoFormat_channel" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500]   --->   Operation 56 'call' 'call_ln500' <Predicate = true> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln500 = call void @MultiPixStream2AXIvideo, i36 %stream_csc, i40 %m_axis_video_V_data_V, i5 %m_axis_video_V_keep_V, i5 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i12 %HwReg_height_c, i12 %HwReg_width_c, i8 %HwReg_OutVideoFormat_channel" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500]   --->   Operation 57 'call' 'call_ln500' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_height_c13_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %HwReg_height_c13, i12 %HwReg_height_c13" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 58 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln438 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height_c13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 59 'specinterface' 'specinterface_ln438' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_height_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %HwReg_height_c, i12 %HwReg_height_c" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 60 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln438 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 61 'specinterface' 'specinterface_ln438' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_width_c11_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %HwReg_width_c11, i12 %HwReg_width_c11" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 62 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln438 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width_c11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 63 'specinterface' 'specinterface_ln438' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_width_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %HwReg_width_c, i12 %HwReg_width_c" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 64 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln438 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 65 'specinterface' 'specinterface_ln438' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln438 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_43" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 66 'specdataflowpipeline' 'specdataflowpipeline_ln438' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%spectopmodule_ln220 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_33" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:220]   --->   Operation 67 'spectopmodule' 'spectopmodule_ln220' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %s_axis_video_V_data_V, i5 %s_axis_video_V_keep_V, i5 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_36, i32 1, i32 1, void @empty_42, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %s_axis_video_V_data_V"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %s_axis_video_V_keep_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %s_axis_video_V_strb_V"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_user_V"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_last_V"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_id_V"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_dest_V"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %InVideoFormat"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %InVideoFormat, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_47, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %InVideoFormat, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %OutVideoFormat"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %OutVideoFormat, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_49, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %OutVideoFormat, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %width"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_20, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %height"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_50, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %ColStart"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ColStart, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_51, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ColStart, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %ColEnd"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ColEnd, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ColEnd, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %RowStart"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %RowStart, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_0, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %RowStart, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %RowEnd"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %RowEnd, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_1, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %RowEnd, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K11"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K11, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_2, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K11, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K12"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K12, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_3, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K12, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K13"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K13, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_4, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K13, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K21"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K21, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_5, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K21, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K22"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K22, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_6, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K22, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K23"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K23, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_7, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K23, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K31"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K31, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_8, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K31, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K32"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K32, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_9, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K32, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K33"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K33, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_10, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K33, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i14 %ROffset"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %ROffset, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_11, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %ROffset, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i14 %GOffset"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %GOffset, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_12, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %GOffset, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i14 %BOffset"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %BOffset, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_13, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %BOffset, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %ClampMin"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ClampMin, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_14, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ClampMin, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %ClipMax"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ClipMax, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_15, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ClipMax, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K11_2"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K11_2, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_16, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K11_2, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K12_2"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K12_2, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_17, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K12_2, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K13_2"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K13_2, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_18, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K13_2, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K21_2"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K21_2, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_19, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K21_2, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K22_2"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K22_2, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_44, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K22_2, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K23_2"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K23_2, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_21, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K23_2, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K31_2"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K31_2, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_22, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K31_2, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K32_2"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K32_2, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_23, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K32_2, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K33_2"   --->   Operation 166 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K33_2, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_24, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K33_2, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i14 %ROffset_2"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %ROffset_2, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_25, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %ROffset_2, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i14 %GOffset_2"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %GOffset_2, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_26, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %GOffset_2, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i14 %BOffset_2"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %BOffset_2, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_27, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %BOffset_2, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %ClampMin_2"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ClampMin_2, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_28, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ClampMin_2, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %ClipMax_2"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ClipMax_2, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_29, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ClipMax_2, void @empty_48, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %m_axis_video_V_data_V, i5 %m_axis_video_V_keep_V, i5 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_36, i32 1, i32 1, void @empty_42, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %m_axis_video_V_data_V"   --->   Operation 185 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %m_axis_video_V_keep_V"   --->   Operation 186 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %m_axis_video_V_strb_V"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_user_V"   --->   Operation 188 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_last_V"   --->   Operation 189 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_id_V"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_dest_V"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_45, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_46, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_in_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i36 %stream_in, i36 %stream_in"   --->   Operation 193 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %stream_in, void @empty_30, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_csc_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i36 %stream_csc, i36 %stream_csc"   --->   Operation 195 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %stream_csc, void @empty_30, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%specstablecontent_ln286 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %InVideoFormat, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:286]   --->   Operation 197 'specstablecontent' 'specstablecontent_ln286' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%specstablecontent_ln288 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %OutVideoFormat, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:288]   --->   Operation 198 'specstablecontent' 'specstablecontent_ln288' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%specstablecontent_ln290 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:290]   --->   Operation 199 'specstablecontent' 'specstablecontent_ln290' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%specstablecontent_ln292 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:292]   --->   Operation 200 'specstablecontent' 'specstablecontent_ln292' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%specstablecontent_ln295 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ColStart, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:295]   --->   Operation 201 'specstablecontent' 'specstablecontent_ln295' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%specstablecontent_ln297 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ColEnd, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:297]   --->   Operation 202 'specstablecontent' 'specstablecontent_ln297' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%specstablecontent_ln299 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %RowStart, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:299]   --->   Operation 203 'specstablecontent' 'specstablecontent_ln299' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%specstablecontent_ln301 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %RowEnd, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:301]   --->   Operation 204 'specstablecontent' 'specstablecontent_ln301' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%specstablecontent_ln304 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K11, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:304]   --->   Operation 205 'specstablecontent' 'specstablecontent_ln304' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%specstablecontent_ln306 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K12, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:306]   --->   Operation 206 'specstablecontent' 'specstablecontent_ln306' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%specstablecontent_ln308 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K13, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:308]   --->   Operation 207 'specstablecontent' 'specstablecontent_ln308' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%specstablecontent_ln310 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K21, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:310]   --->   Operation 208 'specstablecontent' 'specstablecontent_ln310' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%specstablecontent_ln312 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K22, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:312]   --->   Operation 209 'specstablecontent' 'specstablecontent_ln312' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%specstablecontent_ln314 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K23, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:314]   --->   Operation 210 'specstablecontent' 'specstablecontent_ln314' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%specstablecontent_ln316 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K31, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:316]   --->   Operation 211 'specstablecontent' 'specstablecontent_ln316' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%specstablecontent_ln318 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K32, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:318]   --->   Operation 212 'specstablecontent' 'specstablecontent_ln318' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%specstablecontent_ln320 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K33, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:320]   --->   Operation 213 'specstablecontent' 'specstablecontent_ln320' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%specstablecontent_ln322 = specstablecontent void @_ssdm_op_SpecStableContent, i14 %ROffset, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:322]   --->   Operation 214 'specstablecontent' 'specstablecontent_ln322' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%specstablecontent_ln324 = specstablecontent void @_ssdm_op_SpecStableContent, i14 %GOffset, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 215 'specstablecontent' 'specstablecontent_ln324' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%specstablecontent_ln326 = specstablecontent void @_ssdm_op_SpecStableContent, i14 %BOffset, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:326]   --->   Operation 216 'specstablecontent' 'specstablecontent_ln326' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%specstablecontent_ln328 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %ClampMin, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:328]   --->   Operation 217 'specstablecontent' 'specstablecontent_ln328' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%specstablecontent_ln330 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %ClipMax, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:330]   --->   Operation 218 'specstablecontent' 'specstablecontent_ln330' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%specstablecontent_ln333 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K11_2, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:333]   --->   Operation 219 'specstablecontent' 'specstablecontent_ln333' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%specstablecontent_ln335 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K12_2, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:335]   --->   Operation 220 'specstablecontent' 'specstablecontent_ln335' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%specstablecontent_ln337 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K13_2, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:337]   --->   Operation 221 'specstablecontent' 'specstablecontent_ln337' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%specstablecontent_ln339 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K21_2, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:339]   --->   Operation 222 'specstablecontent' 'specstablecontent_ln339' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%specstablecontent_ln341 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K22_2, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:341]   --->   Operation 223 'specstablecontent' 'specstablecontent_ln341' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%specstablecontent_ln343 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K23_2, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:343]   --->   Operation 224 'specstablecontent' 'specstablecontent_ln343' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%specstablecontent_ln345 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K31_2, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:345]   --->   Operation 225 'specstablecontent' 'specstablecontent_ln345' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%specstablecontent_ln347 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K32_2, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:347]   --->   Operation 226 'specstablecontent' 'specstablecontent_ln347' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%specstablecontent_ln349 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K33_2, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:349]   --->   Operation 227 'specstablecontent' 'specstablecontent_ln349' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%specstablecontent_ln351 = specstablecontent void @_ssdm_op_SpecStableContent, i14 %ROffset_2, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:351]   --->   Operation 228 'specstablecontent' 'specstablecontent_ln351' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%specstablecontent_ln353 = specstablecontent void @_ssdm_op_SpecStableContent, i14 %GOffset_2, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:353]   --->   Operation 229 'specstablecontent' 'specstablecontent_ln353' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%specstablecontent_ln355 = specstablecontent void @_ssdm_op_SpecStableContent, i14 %BOffset_2, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:355]   --->   Operation 230 'specstablecontent' 'specstablecontent_ln355' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%specstablecontent_ln357 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %ClampMin_2, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:357]   --->   Operation 231 'specstablecontent' 'specstablecontent_ln357' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%specstablecontent_ln359 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %ClipMax_2, void " [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:359]   --->   Operation 232 'specstablecontent' 'specstablecontent_ln359' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln503 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i40 %m_axis_video_V_data_V, i5 %m_axis_video_V_keep_V, i5 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_31" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:503]   --->   Operation 233 'specaxissidechannel' 'specaxissidechannel_ln503' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln503 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i40 %s_axis_video_V_data_V, i5 %s_axis_video_V_keep_V, i5 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_32" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:503]   --->   Operation 234 'specaxissidechannel' 'specaxissidechannel_ln503' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%ret_ln503 = ret" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:503]   --->   Operation 235 'ret' 'ret_ln503' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ InVideoFormat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OutVideoFormat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ColStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ColEnd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RowStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RowEnd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GOffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ BOffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClampMin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClipMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K11_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K12_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K13_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K21_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K22_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K23_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K31_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K32_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K33_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROffset_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GOffset_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ BOffset_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClampMin_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClipMax_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
HwReg_height_c13             (alloca              ) [ 001111111]
HwReg_height_c               (alloca              ) [ 001111111]
HwReg_width_c11              (alloca              ) [ 001111111]
HwReg_width_c                (alloca              ) [ 001111111]
stream_in                    (alloca              ) [ 001111111]
stream_csc                   (alloca              ) [ 001111111]
call_ret                     (call                ) [ 000000000]
HwReg_InVideoFormat_channel  (extractvalue        ) [ 000100000]
HwReg_OutVideoFormat_channel (extractvalue        ) [ 000111110]
HwReg_ColStart_channel       (extractvalue        ) [ 000111000]
HwReg_ColEnd_channel         (extractvalue        ) [ 000111000]
HwReg_RowStart_channel       (extractvalue        ) [ 000111000]
HwReg_RowEnd_channel         (extractvalue        ) [ 000111000]
HwReg_K11_channel            (extractvalue        ) [ 000111000]
HwReg_K12_channel            (extractvalue        ) [ 000111000]
HwReg_K13_channel            (extractvalue        ) [ 000111000]
HwReg_K21_channel            (extractvalue        ) [ 000111000]
HwReg_K22_channel            (extractvalue        ) [ 000111000]
HwReg_K23_channel            (extractvalue        ) [ 000111000]
HwReg_K31_channel            (extractvalue        ) [ 000111000]
HwReg_K32_channel            (extractvalue        ) [ 000111000]
HwReg_K33_channel            (extractvalue        ) [ 000111000]
HwReg_ROffset_channel        (extractvalue        ) [ 000111000]
HwReg_GOffset_channel        (extractvalue        ) [ 000111000]
HwReg_BOffset_channel        (extractvalue        ) [ 000111000]
HwReg_ClampMin_channel       (extractvalue        ) [ 000111000]
HwReg_ClipMax_channel        (extractvalue        ) [ 000111000]
HwReg_K11_2_channel          (extractvalue        ) [ 000111000]
HwReg_K12_2_channel          (extractvalue        ) [ 000111000]
HwReg_K13_2_channel          (extractvalue        ) [ 000111000]
HwReg_K21_2_channel          (extractvalue        ) [ 000111000]
HwReg_K22_2_channel          (extractvalue        ) [ 000111000]
HwReg_K23_2_channel          (extractvalue        ) [ 000111000]
HwReg_K31_2_channel          (extractvalue        ) [ 000111000]
HwReg_K32_2_channel          (extractvalue        ) [ 000111000]
HwReg_K33_2_channel          (extractvalue        ) [ 000111000]
HwReg_ROffset_2_channel      (extractvalue        ) [ 000111000]
HwReg_GOffset_2_channel      (extractvalue        ) [ 000111000]
HwReg_BOffset_2_channel      (extractvalue        ) [ 000111000]
HwReg_ClampMin_2_channel     (extractvalue        ) [ 000111000]
HwReg_ClipMax_2_channel      (extractvalue        ) [ 000111000]
HwReg_width_c12_channel      (extractvalue        ) [ 000100000]
HwReg_height_c14_channel     (extractvalue        ) [ 000100000]
call_ln446                   (call                ) [ 000000000]
call_ln468                   (call                ) [ 000000000]
call_ln500                   (call                ) [ 000000000]
empty                        (specchannel         ) [ 000000000]
specinterface_ln438          (specinterface       ) [ 000000000]
empty_67                     (specchannel         ) [ 000000000]
specinterface_ln438          (specinterface       ) [ 000000000]
empty_68                     (specchannel         ) [ 000000000]
specinterface_ln438          (specinterface       ) [ 000000000]
empty_69                     (specchannel         ) [ 000000000]
specinterface_ln438          (specinterface       ) [ 000000000]
specdataflowpipeline_ln438   (specdataflowpipeline) [ 000000000]
spectopmodule_ln220          (spectopmodule       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
empty_70                     (specchannel         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
empty_71                     (specchannel         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specstablecontent_ln286      (specstablecontent   ) [ 000000000]
specstablecontent_ln288      (specstablecontent   ) [ 000000000]
specstablecontent_ln290      (specstablecontent   ) [ 000000000]
specstablecontent_ln292      (specstablecontent   ) [ 000000000]
specstablecontent_ln295      (specstablecontent   ) [ 000000000]
specstablecontent_ln297      (specstablecontent   ) [ 000000000]
specstablecontent_ln299      (specstablecontent   ) [ 000000000]
specstablecontent_ln301      (specstablecontent   ) [ 000000000]
specstablecontent_ln304      (specstablecontent   ) [ 000000000]
specstablecontent_ln306      (specstablecontent   ) [ 000000000]
specstablecontent_ln308      (specstablecontent   ) [ 000000000]
specstablecontent_ln310      (specstablecontent   ) [ 000000000]
specstablecontent_ln312      (specstablecontent   ) [ 000000000]
specstablecontent_ln314      (specstablecontent   ) [ 000000000]
specstablecontent_ln316      (specstablecontent   ) [ 000000000]
specstablecontent_ln318      (specstablecontent   ) [ 000000000]
specstablecontent_ln320      (specstablecontent   ) [ 000000000]
specstablecontent_ln322      (specstablecontent   ) [ 000000000]
specstablecontent_ln324      (specstablecontent   ) [ 000000000]
specstablecontent_ln326      (specstablecontent   ) [ 000000000]
specstablecontent_ln328      (specstablecontent   ) [ 000000000]
specstablecontent_ln330      (specstablecontent   ) [ 000000000]
specstablecontent_ln333      (specstablecontent   ) [ 000000000]
specstablecontent_ln335      (specstablecontent   ) [ 000000000]
specstablecontent_ln337      (specstablecontent   ) [ 000000000]
specstablecontent_ln339      (specstablecontent   ) [ 000000000]
specstablecontent_ln341      (specstablecontent   ) [ 000000000]
specstablecontent_ln343      (specstablecontent   ) [ 000000000]
specstablecontent_ln345      (specstablecontent   ) [ 000000000]
specstablecontent_ln347      (specstablecontent   ) [ 000000000]
specstablecontent_ln349      (specstablecontent   ) [ 000000000]
specstablecontent_ln351      (specstablecontent   ) [ 000000000]
specstablecontent_ln353      (specstablecontent   ) [ 000000000]
specstablecontent_ln355      (specstablecontent   ) [ 000000000]
specstablecontent_ln357      (specstablecontent   ) [ 000000000]
specstablecontent_ln359      (specstablecontent   ) [ 000000000]
specaxissidechannel_ln503    (specaxissidechannel ) [ 000000000]
specaxissidechannel_ln503    (specaxissidechannel ) [ 000000000]
ret_ln503                    (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="InVideoFormat">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InVideoFormat"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OutVideoFormat">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutVideoFormat"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="width">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="height">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ColStart">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColStart"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ColEnd">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColEnd"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="RowStart">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowStart"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="RowEnd">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowEnd"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="K11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="K12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="K13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="K21">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K21"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="K22">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K22"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="K23">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K23"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="K31">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K31"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="K32">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="K33">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K33"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="ROffset">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROffset"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="GOffset">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GOffset"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="BOffset">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BOffset"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="ClampMin">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClampMin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="ClipMax">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClipMax"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="K11_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K11_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="K12_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K12_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="K13_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K13_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="K21_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K21_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="K22_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K22_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="K23_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K23_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="K31_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K31_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="K32_2">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K32_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="K33_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K33_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="ROffset_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROffset_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="GOffset_2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GOffset_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="BOffset_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BOffset_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="ClampMin_2">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClampMin_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="ClipMax_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClipMax_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry3_proc"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_csc_core"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MultiPixStream2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_height_c13_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_height_c_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_width_c11_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_width_c_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_str"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_csc_str"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="244" class="1004" name="HwReg_height_c13_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c13/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="HwReg_height_c_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="HwReg_width_c11_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c11/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="HwReg_width_c_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="stream_in_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_in/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="stream_csc_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="36" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_csc/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="call_ret_Block_entry3_proc_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="524" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="0" index="3" bw="16" slack="0"/>
<pin id="273" dir="0" index="4" bw="16" slack="0"/>
<pin id="274" dir="0" index="5" bw="16" slack="0"/>
<pin id="275" dir="0" index="6" bw="16" slack="0"/>
<pin id="276" dir="0" index="7" bw="16" slack="0"/>
<pin id="277" dir="0" index="8" bw="16" slack="0"/>
<pin id="278" dir="0" index="9" bw="16" slack="0"/>
<pin id="279" dir="0" index="10" bw="16" slack="0"/>
<pin id="280" dir="0" index="11" bw="16" slack="0"/>
<pin id="281" dir="0" index="12" bw="16" slack="0"/>
<pin id="282" dir="0" index="13" bw="16" slack="0"/>
<pin id="283" dir="0" index="14" bw="16" slack="0"/>
<pin id="284" dir="0" index="15" bw="16" slack="0"/>
<pin id="285" dir="0" index="16" bw="16" slack="0"/>
<pin id="286" dir="0" index="17" bw="16" slack="0"/>
<pin id="287" dir="0" index="18" bw="14" slack="0"/>
<pin id="288" dir="0" index="19" bw="14" slack="0"/>
<pin id="289" dir="0" index="20" bw="14" slack="0"/>
<pin id="290" dir="0" index="21" bw="12" slack="0"/>
<pin id="291" dir="0" index="22" bw="12" slack="0"/>
<pin id="292" dir="0" index="23" bw="16" slack="0"/>
<pin id="293" dir="0" index="24" bw="16" slack="0"/>
<pin id="294" dir="0" index="25" bw="16" slack="0"/>
<pin id="295" dir="0" index="26" bw="16" slack="0"/>
<pin id="296" dir="0" index="27" bw="16" slack="0"/>
<pin id="297" dir="0" index="28" bw="16" slack="0"/>
<pin id="298" dir="0" index="29" bw="16" slack="0"/>
<pin id="299" dir="0" index="30" bw="16" slack="0"/>
<pin id="300" dir="0" index="31" bw="16" slack="0"/>
<pin id="301" dir="0" index="32" bw="14" slack="0"/>
<pin id="302" dir="0" index="33" bw="14" slack="0"/>
<pin id="303" dir="0" index="34" bw="14" slack="0"/>
<pin id="304" dir="0" index="35" bw="12" slack="0"/>
<pin id="305" dir="0" index="36" bw="12" slack="0"/>
<pin id="306" dir="1" index="37" bw="524" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_AXIvideo2MultiPixStream_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="40" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="0" index="3" bw="5" slack="0"/>
<pin id="349" dir="0" index="4" bw="1" slack="0"/>
<pin id="350" dir="0" index="5" bw="1" slack="0"/>
<pin id="351" dir="0" index="6" bw="1" slack="0"/>
<pin id="352" dir="0" index="7" bw="1" slack="0"/>
<pin id="353" dir="0" index="8" bw="36" slack="1"/>
<pin id="354" dir="0" index="9" bw="12" slack="0"/>
<pin id="355" dir="0" index="10" bw="12" slack="0"/>
<pin id="356" dir="0" index="11" bw="8" slack="0"/>
<pin id="357" dir="0" index="12" bw="12" slack="1"/>
<pin id="358" dir="0" index="13" bw="12" slack="1"/>
<pin id="359" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln446/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_v_csc_core_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="0" slack="0"/>
<pin id="370" dir="0" index="1" bw="36" slack="3"/>
<pin id="371" dir="0" index="2" bw="12" slack="3"/>
<pin id="372" dir="0" index="3" bw="12" slack="3"/>
<pin id="373" dir="0" index="4" bw="16" slack="2"/>
<pin id="374" dir="0" index="5" bw="16" slack="2"/>
<pin id="375" dir="0" index="6" bw="16" slack="2"/>
<pin id="376" dir="0" index="7" bw="16" slack="2"/>
<pin id="377" dir="0" index="8" bw="16" slack="2"/>
<pin id="378" dir="0" index="9" bw="16" slack="2"/>
<pin id="379" dir="0" index="10" bw="16" slack="2"/>
<pin id="380" dir="0" index="11" bw="16" slack="2"/>
<pin id="381" dir="0" index="12" bw="16" slack="2"/>
<pin id="382" dir="0" index="13" bw="16" slack="2"/>
<pin id="383" dir="0" index="14" bw="16" slack="2"/>
<pin id="384" dir="0" index="15" bw="16" slack="2"/>
<pin id="385" dir="0" index="16" bw="16" slack="2"/>
<pin id="386" dir="0" index="17" bw="14" slack="2"/>
<pin id="387" dir="0" index="18" bw="14" slack="2"/>
<pin id="388" dir="0" index="19" bw="14" slack="2"/>
<pin id="389" dir="0" index="20" bw="12" slack="2"/>
<pin id="390" dir="0" index="21" bw="12" slack="2"/>
<pin id="391" dir="0" index="22" bw="16" slack="2"/>
<pin id="392" dir="0" index="23" bw="16" slack="2"/>
<pin id="393" dir="0" index="24" bw="16" slack="2"/>
<pin id="394" dir="0" index="25" bw="16" slack="2"/>
<pin id="395" dir="0" index="26" bw="16" slack="2"/>
<pin id="396" dir="0" index="27" bw="16" slack="2"/>
<pin id="397" dir="0" index="28" bw="16" slack="2"/>
<pin id="398" dir="0" index="29" bw="16" slack="2"/>
<pin id="399" dir="0" index="30" bw="16" slack="2"/>
<pin id="400" dir="0" index="31" bw="14" slack="2"/>
<pin id="401" dir="0" index="32" bw="14" slack="2"/>
<pin id="402" dir="0" index="33" bw="14" slack="2"/>
<pin id="403" dir="0" index="34" bw="12" slack="2"/>
<pin id="404" dir="0" index="35" bw="12" slack="2"/>
<pin id="405" dir="0" index="36" bw="36" slack="3"/>
<pin id="406" dir="0" index="37" bw="12" slack="3"/>
<pin id="407" dir="0" index="38" bw="12" slack="3"/>
<pin id="408" dir="1" index="39" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln468/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_MultiPixStream2AXIvideo_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="0" slack="0"/>
<pin id="412" dir="0" index="1" bw="36" slack="5"/>
<pin id="413" dir="0" index="2" bw="40" slack="0"/>
<pin id="414" dir="0" index="3" bw="5" slack="0"/>
<pin id="415" dir="0" index="4" bw="5" slack="0"/>
<pin id="416" dir="0" index="5" bw="1" slack="0"/>
<pin id="417" dir="0" index="6" bw="1" slack="0"/>
<pin id="418" dir="0" index="7" bw="1" slack="0"/>
<pin id="419" dir="0" index="8" bw="1" slack="0"/>
<pin id="420" dir="0" index="9" bw="12" slack="5"/>
<pin id="421" dir="0" index="10" bw="12" slack="5"/>
<pin id="422" dir="0" index="11" bw="8" slack="4"/>
<pin id="423" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln500/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="HwReg_InVideoFormat_channel_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="524" slack="0"/>
<pin id="434" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_InVideoFormat_channel/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="HwReg_OutVideoFormat_channel_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="524" slack="0"/>
<pin id="439" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_OutVideoFormat_channel/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="HwReg_ColStart_channel_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="524" slack="0"/>
<pin id="443" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ColStart_channel/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="HwReg_ColEnd_channel_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="524" slack="0"/>
<pin id="447" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ColEnd_channel/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="HwReg_RowStart_channel_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="524" slack="0"/>
<pin id="451" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_RowStart_channel/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="HwReg_RowEnd_channel_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="524" slack="0"/>
<pin id="455" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_RowEnd_channel/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="HwReg_K11_channel_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="524" slack="0"/>
<pin id="459" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K11_channel/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="HwReg_K12_channel_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="524" slack="0"/>
<pin id="463" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K12_channel/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="HwReg_K13_channel_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="524" slack="0"/>
<pin id="467" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K13_channel/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="HwReg_K21_channel_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="524" slack="0"/>
<pin id="471" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K21_channel/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="HwReg_K22_channel_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="524" slack="0"/>
<pin id="475" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K22_channel/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="HwReg_K23_channel_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="524" slack="0"/>
<pin id="479" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K23_channel/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="HwReg_K31_channel_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="524" slack="0"/>
<pin id="483" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K31_channel/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="HwReg_K32_channel_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="524" slack="0"/>
<pin id="487" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K32_channel/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="HwReg_K33_channel_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="524" slack="0"/>
<pin id="491" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K33_channel/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="HwReg_ROffset_channel_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="524" slack="0"/>
<pin id="495" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ROffset_channel/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="HwReg_GOffset_channel_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="524" slack="0"/>
<pin id="499" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_GOffset_channel/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="HwReg_BOffset_channel_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="524" slack="0"/>
<pin id="503" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_BOffset_channel/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="HwReg_ClampMin_channel_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="524" slack="0"/>
<pin id="507" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ClampMin_channel/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="HwReg_ClipMax_channel_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="524" slack="0"/>
<pin id="511" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ClipMax_channel/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="HwReg_K11_2_channel_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="524" slack="0"/>
<pin id="515" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K11_2_channel/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="HwReg_K12_2_channel_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="524" slack="0"/>
<pin id="519" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K12_2_channel/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="HwReg_K13_2_channel_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="524" slack="0"/>
<pin id="523" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K13_2_channel/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="HwReg_K21_2_channel_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="524" slack="0"/>
<pin id="527" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K21_2_channel/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="HwReg_K22_2_channel_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="524" slack="0"/>
<pin id="531" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K22_2_channel/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="HwReg_K23_2_channel_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="524" slack="0"/>
<pin id="535" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K23_2_channel/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="HwReg_K31_2_channel_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="524" slack="0"/>
<pin id="539" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K31_2_channel/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="HwReg_K32_2_channel_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="524" slack="0"/>
<pin id="543" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K32_2_channel/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="HwReg_K33_2_channel_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="524" slack="0"/>
<pin id="547" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K33_2_channel/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="HwReg_ROffset_2_channel_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="524" slack="0"/>
<pin id="551" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ROffset_2_channel/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="HwReg_GOffset_2_channel_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="524" slack="0"/>
<pin id="555" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_GOffset_2_channel/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="HwReg_BOffset_2_channel_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="524" slack="0"/>
<pin id="559" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_BOffset_2_channel/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="HwReg_ClampMin_2_channel_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="524" slack="0"/>
<pin id="563" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ClampMin_2_channel/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="HwReg_ClipMax_2_channel_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="524" slack="0"/>
<pin id="567" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ClipMax_2_channel/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="HwReg_width_c12_channel_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="524" slack="0"/>
<pin id="571" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_width_c12_channel/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="HwReg_height_c14_channel_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="524" slack="0"/>
<pin id="576" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_height_c14_channel/2 "/>
</bind>
</comp>

<comp id="579" class="1005" name="HwReg_height_c13_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="12" slack="1"/>
<pin id="581" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_height_c13 "/>
</bind>
</comp>

<comp id="585" class="1005" name="HwReg_height_c_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="12" slack="3"/>
<pin id="587" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="HwReg_height_c "/>
</bind>
</comp>

<comp id="591" class="1005" name="HwReg_width_c11_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="12" slack="1"/>
<pin id="593" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_width_c11 "/>
</bind>
</comp>

<comp id="597" class="1005" name="HwReg_width_c_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="12" slack="3"/>
<pin id="599" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="HwReg_width_c "/>
</bind>
</comp>

<comp id="603" class="1005" name="stream_in_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="36" slack="1"/>
<pin id="605" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="stream_in "/>
</bind>
</comp>

<comp id="609" class="1005" name="stream_csc_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="36" slack="3"/>
<pin id="611" dir="1" index="1" bw="36" slack="3"/>
</pin_list>
<bind>
<opset="stream_csc "/>
</bind>
</comp>

<comp id="615" class="1005" name="HwReg_InVideoFormat_channel_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="1"/>
<pin id="617" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_InVideoFormat_channel "/>
</bind>
</comp>

<comp id="620" class="1005" name="HwReg_OutVideoFormat_channel_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="4"/>
<pin id="622" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="HwReg_OutVideoFormat_channel "/>
</bind>
</comp>

<comp id="625" class="1005" name="HwReg_ColStart_channel_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="2"/>
<pin id="627" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_ColStart_channel "/>
</bind>
</comp>

<comp id="630" class="1005" name="HwReg_ColEnd_channel_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="2"/>
<pin id="632" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_ColEnd_channel "/>
</bind>
</comp>

<comp id="635" class="1005" name="HwReg_RowStart_channel_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="2"/>
<pin id="637" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_RowStart_channel "/>
</bind>
</comp>

<comp id="640" class="1005" name="HwReg_RowEnd_channel_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="2"/>
<pin id="642" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_RowEnd_channel "/>
</bind>
</comp>

<comp id="645" class="1005" name="HwReg_K11_channel_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="2"/>
<pin id="647" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K11_channel "/>
</bind>
</comp>

<comp id="650" class="1005" name="HwReg_K12_channel_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="2"/>
<pin id="652" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K12_channel "/>
</bind>
</comp>

<comp id="655" class="1005" name="HwReg_K13_channel_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="2"/>
<pin id="657" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K13_channel "/>
</bind>
</comp>

<comp id="660" class="1005" name="HwReg_K21_channel_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="2"/>
<pin id="662" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K21_channel "/>
</bind>
</comp>

<comp id="665" class="1005" name="HwReg_K22_channel_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="2"/>
<pin id="667" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K22_channel "/>
</bind>
</comp>

<comp id="670" class="1005" name="HwReg_K23_channel_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="2"/>
<pin id="672" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K23_channel "/>
</bind>
</comp>

<comp id="675" class="1005" name="HwReg_K31_channel_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="2"/>
<pin id="677" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K31_channel "/>
</bind>
</comp>

<comp id="680" class="1005" name="HwReg_K32_channel_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="2"/>
<pin id="682" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K32_channel "/>
</bind>
</comp>

<comp id="685" class="1005" name="HwReg_K33_channel_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="2"/>
<pin id="687" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K33_channel "/>
</bind>
</comp>

<comp id="690" class="1005" name="HwReg_ROffset_channel_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="14" slack="2"/>
<pin id="692" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_ROffset_channel "/>
</bind>
</comp>

<comp id="695" class="1005" name="HwReg_GOffset_channel_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="14" slack="2"/>
<pin id="697" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_GOffset_channel "/>
</bind>
</comp>

<comp id="700" class="1005" name="HwReg_BOffset_channel_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="14" slack="2"/>
<pin id="702" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_BOffset_channel "/>
</bind>
</comp>

<comp id="705" class="1005" name="HwReg_ClampMin_channel_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="12" slack="2"/>
<pin id="707" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_ClampMin_channel "/>
</bind>
</comp>

<comp id="710" class="1005" name="HwReg_ClipMax_channel_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="12" slack="2"/>
<pin id="712" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_ClipMax_channel "/>
</bind>
</comp>

<comp id="715" class="1005" name="HwReg_K11_2_channel_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="2"/>
<pin id="717" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K11_2_channel "/>
</bind>
</comp>

<comp id="720" class="1005" name="HwReg_K12_2_channel_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="2"/>
<pin id="722" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K12_2_channel "/>
</bind>
</comp>

<comp id="725" class="1005" name="HwReg_K13_2_channel_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="16" slack="2"/>
<pin id="727" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K13_2_channel "/>
</bind>
</comp>

<comp id="730" class="1005" name="HwReg_K21_2_channel_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="2"/>
<pin id="732" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K21_2_channel "/>
</bind>
</comp>

<comp id="735" class="1005" name="HwReg_K22_2_channel_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="2"/>
<pin id="737" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K22_2_channel "/>
</bind>
</comp>

<comp id="740" class="1005" name="HwReg_K23_2_channel_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="2"/>
<pin id="742" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K23_2_channel "/>
</bind>
</comp>

<comp id="745" class="1005" name="HwReg_K31_2_channel_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="2"/>
<pin id="747" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K31_2_channel "/>
</bind>
</comp>

<comp id="750" class="1005" name="HwReg_K32_2_channel_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="2"/>
<pin id="752" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K32_2_channel "/>
</bind>
</comp>

<comp id="755" class="1005" name="HwReg_K33_2_channel_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="2"/>
<pin id="757" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_K33_2_channel "/>
</bind>
</comp>

<comp id="760" class="1005" name="HwReg_ROffset_2_channel_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="14" slack="2"/>
<pin id="762" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_ROffset_2_channel "/>
</bind>
</comp>

<comp id="765" class="1005" name="HwReg_GOffset_2_channel_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="14" slack="2"/>
<pin id="767" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_GOffset_2_channel "/>
</bind>
</comp>

<comp id="770" class="1005" name="HwReg_BOffset_2_channel_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="14" slack="2"/>
<pin id="772" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_BOffset_2_channel "/>
</bind>
</comp>

<comp id="775" class="1005" name="HwReg_ClampMin_2_channel_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="12" slack="2"/>
<pin id="777" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_ClampMin_2_channel "/>
</bind>
</comp>

<comp id="780" class="1005" name="HwReg_ClipMax_2_channel_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="12" slack="2"/>
<pin id="782" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_ClipMax_2_channel "/>
</bind>
</comp>

<comp id="785" class="1005" name="HwReg_width_c12_channel_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="12" slack="1"/>
<pin id="787" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_width_c12_channel "/>
</bind>
</comp>

<comp id="790" class="1005" name="HwReg_height_c14_channel_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="12" slack="1"/>
<pin id="792" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_height_c14_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="247"><net_src comp="100" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="100" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="100" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="100" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="100" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="100" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="307"><net_src comp="102" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="308"><net_src comp="14" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="309"><net_src comp="16" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="310"><net_src comp="18" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="311"><net_src comp="20" pin="0"/><net_sink comp="268" pin=4"/></net>

<net id="312"><net_src comp="22" pin="0"/><net_sink comp="268" pin=5"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="268" pin=6"/></net>

<net id="314"><net_src comp="26" pin="0"/><net_sink comp="268" pin=7"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="268" pin=8"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="268" pin=9"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="268" pin=10"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="268" pin=11"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="268" pin=12"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="268" pin=13"/></net>

<net id="321"><net_src comp="40" pin="0"/><net_sink comp="268" pin=14"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="268" pin=15"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="268" pin=16"/></net>

<net id="324"><net_src comp="46" pin="0"/><net_sink comp="268" pin=17"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="268" pin=18"/></net>

<net id="326"><net_src comp="50" pin="0"/><net_sink comp="268" pin=19"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="268" pin=20"/></net>

<net id="328"><net_src comp="54" pin="0"/><net_sink comp="268" pin=21"/></net>

<net id="329"><net_src comp="56" pin="0"/><net_sink comp="268" pin=22"/></net>

<net id="330"><net_src comp="58" pin="0"/><net_sink comp="268" pin=23"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="268" pin=24"/></net>

<net id="332"><net_src comp="62" pin="0"/><net_sink comp="268" pin=25"/></net>

<net id="333"><net_src comp="64" pin="0"/><net_sink comp="268" pin=26"/></net>

<net id="334"><net_src comp="66" pin="0"/><net_sink comp="268" pin=27"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="268" pin=28"/></net>

<net id="336"><net_src comp="70" pin="0"/><net_sink comp="268" pin=29"/></net>

<net id="337"><net_src comp="72" pin="0"/><net_sink comp="268" pin=30"/></net>

<net id="338"><net_src comp="74" pin="0"/><net_sink comp="268" pin=31"/></net>

<net id="339"><net_src comp="76" pin="0"/><net_sink comp="268" pin=32"/></net>

<net id="340"><net_src comp="78" pin="0"/><net_sink comp="268" pin=33"/></net>

<net id="341"><net_src comp="80" pin="0"/><net_sink comp="268" pin=34"/></net>

<net id="342"><net_src comp="82" pin="0"/><net_sink comp="268" pin=35"/></net>

<net id="343"><net_src comp="84" pin="0"/><net_sink comp="268" pin=36"/></net>

<net id="360"><net_src comp="104" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="361"><net_src comp="0" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="362"><net_src comp="2" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="363"><net_src comp="4" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="364"><net_src comp="6" pin="0"/><net_sink comp="344" pin=4"/></net>

<net id="365"><net_src comp="8" pin="0"/><net_sink comp="344" pin=5"/></net>

<net id="366"><net_src comp="10" pin="0"/><net_sink comp="344" pin=6"/></net>

<net id="367"><net_src comp="12" pin="0"/><net_sink comp="344" pin=7"/></net>

<net id="409"><net_src comp="106" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="424"><net_src comp="108" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="425"><net_src comp="86" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="426"><net_src comp="88" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="427"><net_src comp="90" pin="0"/><net_sink comp="410" pin=4"/></net>

<net id="428"><net_src comp="92" pin="0"/><net_sink comp="410" pin=5"/></net>

<net id="429"><net_src comp="94" pin="0"/><net_sink comp="410" pin=6"/></net>

<net id="430"><net_src comp="96" pin="0"/><net_sink comp="410" pin=7"/></net>

<net id="431"><net_src comp="98" pin="0"/><net_sink comp="410" pin=8"/></net>

<net id="435"><net_src comp="268" pin="37"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="344" pin=11"/></net>

<net id="440"><net_src comp="268" pin="37"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="268" pin="37"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="268" pin="37"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="268" pin="37"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="268" pin="37"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="268" pin="37"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="268" pin="37"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="268" pin="37"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="268" pin="37"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="268" pin="37"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="268" pin="37"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="268" pin="37"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="268" pin="37"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="268" pin="37"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="268" pin="37"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="268" pin="37"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="268" pin="37"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="268" pin="37"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="268" pin="37"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="268" pin="37"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="268" pin="37"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="268" pin="37"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="268" pin="37"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="268" pin="37"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="268" pin="37"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="268" pin="37"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="268" pin="37"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="268" pin="37"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="268" pin="37"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="268" pin="37"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="268" pin="37"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="268" pin="37"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="268" pin="37"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="268" pin="37"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="344" pin=10"/></net>

<net id="577"><net_src comp="268" pin="37"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="344" pin=9"/></net>

<net id="582"><net_src comp="244" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="344" pin=13"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="588"><net_src comp="248" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="368" pin=38"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="410" pin=9"/></net>

<net id="594"><net_src comp="252" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="344" pin=12"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="368" pin=3"/></net>

<net id="600"><net_src comp="256" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="368" pin=37"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="410" pin=10"/></net>

<net id="606"><net_src comp="260" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="344" pin=8"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="612"><net_src comp="264" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="368" pin=36"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="618"><net_src comp="432" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="344" pin=11"/></net>

<net id="623"><net_src comp="437" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="410" pin=11"/></net>

<net id="628"><net_src comp="441" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="368" pin=4"/></net>

<net id="633"><net_src comp="445" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="368" pin=5"/></net>

<net id="638"><net_src comp="449" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="368" pin=6"/></net>

<net id="643"><net_src comp="453" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="368" pin=7"/></net>

<net id="648"><net_src comp="457" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="368" pin=8"/></net>

<net id="653"><net_src comp="461" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="368" pin=9"/></net>

<net id="658"><net_src comp="465" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="368" pin=10"/></net>

<net id="663"><net_src comp="469" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="368" pin=11"/></net>

<net id="668"><net_src comp="473" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="368" pin=12"/></net>

<net id="673"><net_src comp="477" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="368" pin=13"/></net>

<net id="678"><net_src comp="481" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="368" pin=14"/></net>

<net id="683"><net_src comp="485" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="368" pin=15"/></net>

<net id="688"><net_src comp="489" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="368" pin=16"/></net>

<net id="693"><net_src comp="493" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="368" pin=17"/></net>

<net id="698"><net_src comp="497" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="368" pin=18"/></net>

<net id="703"><net_src comp="501" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="368" pin=19"/></net>

<net id="708"><net_src comp="505" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="368" pin=20"/></net>

<net id="713"><net_src comp="509" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="368" pin=21"/></net>

<net id="718"><net_src comp="513" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="368" pin=22"/></net>

<net id="723"><net_src comp="517" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="368" pin=23"/></net>

<net id="728"><net_src comp="521" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="368" pin=24"/></net>

<net id="733"><net_src comp="525" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="368" pin=25"/></net>

<net id="738"><net_src comp="529" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="368" pin=26"/></net>

<net id="743"><net_src comp="533" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="368" pin=27"/></net>

<net id="748"><net_src comp="537" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="368" pin=28"/></net>

<net id="753"><net_src comp="541" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="368" pin=29"/></net>

<net id="758"><net_src comp="545" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="368" pin=30"/></net>

<net id="763"><net_src comp="549" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="368" pin=31"/></net>

<net id="768"><net_src comp="553" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="368" pin=32"/></net>

<net id="773"><net_src comp="557" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="368" pin=33"/></net>

<net id="778"><net_src comp="561" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="368" pin=34"/></net>

<net id="783"><net_src comp="565" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="368" pin=35"/></net>

<net id="788"><net_src comp="569" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="344" pin=10"/></net>

<net id="793"><net_src comp="574" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="344" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {6 7 }
	Port: m_axis_video_V_keep_V | {6 7 }
	Port: m_axis_video_V_strb_V | {6 7 }
	Port: m_axis_video_V_user_V | {6 7 }
	Port: m_axis_video_V_last_V | {6 7 }
	Port: m_axis_video_V_id_V | {6 7 }
	Port: m_axis_video_V_dest_V | {6 7 }
 - Input state : 
	Port: v_csc : s_axis_video_V_data_V | {2 3 }
	Port: v_csc : s_axis_video_V_keep_V | {2 3 }
	Port: v_csc : s_axis_video_V_strb_V | {2 3 }
	Port: v_csc : s_axis_video_V_user_V | {2 3 }
	Port: v_csc : s_axis_video_V_last_V | {2 3 }
	Port: v_csc : s_axis_video_V_id_V | {2 3 }
	Port: v_csc : s_axis_video_V_dest_V | {2 3 }
	Port: v_csc : InVideoFormat | {2 }
	Port: v_csc : OutVideoFormat | {2 }
	Port: v_csc : width | {2 }
	Port: v_csc : height | {2 }
	Port: v_csc : ColStart | {2 }
	Port: v_csc : ColEnd | {2 }
	Port: v_csc : RowStart | {2 }
	Port: v_csc : RowEnd | {2 }
	Port: v_csc : K11 | {2 }
	Port: v_csc : K12 | {2 }
	Port: v_csc : K13 | {2 }
	Port: v_csc : K21 | {2 }
	Port: v_csc : K22 | {2 }
	Port: v_csc : K23 | {2 }
	Port: v_csc : K31 | {2 }
	Port: v_csc : K32 | {2 }
	Port: v_csc : K33 | {2 }
	Port: v_csc : ROffset | {2 }
	Port: v_csc : GOffset | {2 }
	Port: v_csc : BOffset | {2 }
	Port: v_csc : ClampMin | {2 }
	Port: v_csc : ClipMax | {2 }
	Port: v_csc : K11_2 | {2 }
	Port: v_csc : K12_2 | {2 }
	Port: v_csc : K13_2 | {2 }
	Port: v_csc : K21_2 | {2 }
	Port: v_csc : K22_2 | {2 }
	Port: v_csc : K23_2 | {2 }
	Port: v_csc : K31_2 | {2 }
	Port: v_csc : K32_2 | {2 }
	Port: v_csc : K33_2 | {2 }
	Port: v_csc : ROffset_2 | {2 }
	Port: v_csc : GOffset_2 | {2 }
	Port: v_csc : BOffset_2 | {2 }
	Port: v_csc : ClampMin_2 | {2 }
	Port: v_csc : ClipMax_2 | {2 }
  - Chain level:
	State 1
	State 2
		HwReg_InVideoFormat_channel : 1
		HwReg_OutVideoFormat_channel : 1
		HwReg_ColStart_channel : 1
		HwReg_ColEnd_channel : 1
		HwReg_RowStart_channel : 1
		HwReg_RowEnd_channel : 1
		HwReg_K11_channel : 1
		HwReg_K12_channel : 1
		HwReg_K13_channel : 1
		HwReg_K21_channel : 1
		HwReg_K22_channel : 1
		HwReg_K23_channel : 1
		HwReg_K31_channel : 1
		HwReg_K32_channel : 1
		HwReg_K33_channel : 1
		HwReg_ROffset_channel : 1
		HwReg_GOffset_channel : 1
		HwReg_BOffset_channel : 1
		HwReg_ClampMin_channel : 1
		HwReg_ClipMax_channel : 1
		HwReg_K11_2_channel : 1
		HwReg_K12_2_channel : 1
		HwReg_K13_2_channel : 1
		HwReg_K21_2_channel : 1
		HwReg_K22_2_channel : 1
		HwReg_K23_2_channel : 1
		HwReg_K31_2_channel : 1
		HwReg_K32_2_channel : 1
		HwReg_K33_2_channel : 1
		HwReg_ROffset_2_channel : 1
		HwReg_GOffset_2_channel : 1
		HwReg_BOffset_2_channel : 1
		HwReg_ClampMin_2_channel : 1
		HwReg_ClipMax_2_channel : 1
		HwReg_width_c12_channel : 1
		HwReg_height_c14_channel : 1
		call_ln446 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |  call_ret_Block_entry3_proc_fu_268  |    0    |    0    |    0    |    0    |
|   call   |  grp_AXIvideo2MultiPixStream_fu_344 |    0    | 1.70214 |   220   |   147   |
|          |        grp_v_csc_core_fu_368        |    9    | 6.79443 |   1525  |   1233  |
|          |  grp_MultiPixStream2AXIvideo_fu_410 |    0    | 0.858143|   265   |   123   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |  HwReg_InVideoFormat_channel_fu_432 |    0    |    0    |    0    |    0    |
|          | HwReg_OutVideoFormat_channel_fu_437 |    0    |    0    |    0    |    0    |
|          |    HwReg_ColStart_channel_fu_441    |    0    |    0    |    0    |    0    |
|          |     HwReg_ColEnd_channel_fu_445     |    0    |    0    |    0    |    0    |
|          |    HwReg_RowStart_channel_fu_449    |    0    |    0    |    0    |    0    |
|          |     HwReg_RowEnd_channel_fu_453     |    0    |    0    |    0    |    0    |
|          |       HwReg_K11_channel_fu_457      |    0    |    0    |    0    |    0    |
|          |       HwReg_K12_channel_fu_461      |    0    |    0    |    0    |    0    |
|          |       HwReg_K13_channel_fu_465      |    0    |    0    |    0    |    0    |
|          |       HwReg_K21_channel_fu_469      |    0    |    0    |    0    |    0    |
|          |       HwReg_K22_channel_fu_473      |    0    |    0    |    0    |    0    |
|          |       HwReg_K23_channel_fu_477      |    0    |    0    |    0    |    0    |
|          |       HwReg_K31_channel_fu_481      |    0    |    0    |    0    |    0    |
|          |       HwReg_K32_channel_fu_485      |    0    |    0    |    0    |    0    |
|          |       HwReg_K33_channel_fu_489      |    0    |    0    |    0    |    0    |
|          |     HwReg_ROffset_channel_fu_493    |    0    |    0    |    0    |    0    |
|          |     HwReg_GOffset_channel_fu_497    |    0    |    0    |    0    |    0    |
|extractvalue|     HwReg_BOffset_channel_fu_501    |    0    |    0    |    0    |    0    |
|          |    HwReg_ClampMin_channel_fu_505    |    0    |    0    |    0    |    0    |
|          |     HwReg_ClipMax_channel_fu_509    |    0    |    0    |    0    |    0    |
|          |      HwReg_K11_2_channel_fu_513     |    0    |    0    |    0    |    0    |
|          |      HwReg_K12_2_channel_fu_517     |    0    |    0    |    0    |    0    |
|          |      HwReg_K13_2_channel_fu_521     |    0    |    0    |    0    |    0    |
|          |      HwReg_K21_2_channel_fu_525     |    0    |    0    |    0    |    0    |
|          |      HwReg_K22_2_channel_fu_529     |    0    |    0    |    0    |    0    |
|          |      HwReg_K23_2_channel_fu_533     |    0    |    0    |    0    |    0    |
|          |      HwReg_K31_2_channel_fu_537     |    0    |    0    |    0    |    0    |
|          |      HwReg_K32_2_channel_fu_541     |    0    |    0    |    0    |    0    |
|          |      HwReg_K33_2_channel_fu_545     |    0    |    0    |    0    |    0    |
|          |    HwReg_ROffset_2_channel_fu_549   |    0    |    0    |    0    |    0    |
|          |    HwReg_GOffset_2_channel_fu_553   |    0    |    0    |    0    |    0    |
|          |    HwReg_BOffset_2_channel_fu_557   |    0    |    0    |    0    |    0    |
|          |   HwReg_ClampMin_2_channel_fu_561   |    0    |    0    |    0    |    0    |
|          |    HwReg_ClipMax_2_channel_fu_565   |    0    |    0    |    0    |    0    |
|          |    HwReg_width_c12_channel_fu_569   |    0    |    0    |    0    |    0    |
|          |   HwReg_height_c14_channel_fu_574   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |    9    | 9.35471 |   2010  |   1503  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|   HwReg_BOffset_2_channel_reg_770  |   14   |
|    HwReg_BOffset_channel_reg_700   |   14   |
|  HwReg_ClampMin_2_channel_reg_775  |   12   |
|   HwReg_ClampMin_channel_reg_705   |   12   |
|   HwReg_ClipMax_2_channel_reg_780  |   12   |
|    HwReg_ClipMax_channel_reg_710   |   12   |
|    HwReg_ColEnd_channel_reg_630    |   16   |
|   HwReg_ColStart_channel_reg_625   |   16   |
|   HwReg_GOffset_2_channel_reg_765  |   14   |
|    HwReg_GOffset_channel_reg_695   |   14   |
| HwReg_InVideoFormat_channel_reg_615|    8   |
|     HwReg_K11_2_channel_reg_715    |   16   |
|      HwReg_K11_channel_reg_645     |   16   |
|     HwReg_K12_2_channel_reg_720    |   16   |
|      HwReg_K12_channel_reg_650     |   16   |
|     HwReg_K13_2_channel_reg_725    |   16   |
|      HwReg_K13_channel_reg_655     |   16   |
|     HwReg_K21_2_channel_reg_730    |   16   |
|      HwReg_K21_channel_reg_660     |   16   |
|     HwReg_K22_2_channel_reg_735    |   16   |
|      HwReg_K22_channel_reg_665     |   16   |
|     HwReg_K23_2_channel_reg_740    |   16   |
|      HwReg_K23_channel_reg_670     |   16   |
|     HwReg_K31_2_channel_reg_745    |   16   |
|      HwReg_K31_channel_reg_675     |   16   |
|     HwReg_K32_2_channel_reg_750    |   16   |
|      HwReg_K32_channel_reg_680     |   16   |
|     HwReg_K33_2_channel_reg_755    |   16   |
|      HwReg_K33_channel_reg_685     |   16   |
|HwReg_OutVideoFormat_channel_reg_620|    8   |
|   HwReg_ROffset_2_channel_reg_760  |   14   |
|    HwReg_ROffset_channel_reg_690   |   14   |
|    HwReg_RowEnd_channel_reg_640    |   16   |
|   HwReg_RowStart_channel_reg_635   |   16   |
|      HwReg_height_c13_reg_579      |   12   |
|  HwReg_height_c14_channel_reg_790  |   12   |
|       HwReg_height_c_reg_585       |   12   |
|       HwReg_width_c11_reg_591      |   12   |
|   HwReg_width_c12_channel_reg_785  |   12   |
|        HwReg_width_c_reg_597       |   12   |
|         stream_csc_reg_609         |   36   |
|          stream_in_reg_603         |   36   |
+------------------------------------+--------+
|                Total               |   644  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------|
| grp_AXIvideo2MultiPixStream_fu_344 |  p9  |   2  |  12  |   24   ||    9    |
| grp_AXIvideo2MultiPixStream_fu_344 |  p10 |   2  |  12  |   24   ||    9    |
| grp_AXIvideo2MultiPixStream_fu_344 |  p11 |   2  |   8  |   16   ||    9    |
|------------------------------------|------|------|------|--------||---------||---------|
|                Total               |      |      |      |   64   ||  2.532  ||    27   |
|------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    9   |  2010  |  1503  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |   644  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   11   |  2654  |  1530  |
+-----------+--------+--------+--------+--------+
