Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : CPU
Version: N-2017.09-SP3
Date   : Fri May  8 11:55:29 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.27
  Critical Path Slack:           4.53
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.14
  Critical Path Slack:          14.66
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:          0.85
  Critical Path Slack:           8.95
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         54
  Hierarchical Port Count:        162
  Leaf Cell Count:               5971
  Buf/Inv Cell Count:             439
  Buf Cell Count:                 100
  Inv Cell Count:                 339
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4212
  Sequential Cell Count:         1759
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4863.012073
  Noncombinational Area:  7853.649725
  Buf/Inv Area:            261.212000
  Total Buffer Area:            80.33
  Total Inverter Area:         180.88
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             12716.661798
  Design Area:           12716.661798


  Design Rules
  -----------------------------------
  Total Number of Nets:          6194
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: frascati

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.18
  Mapping Optimization:                1.48
  -----------------------------------------
  Overall Compile Time:                6.33
  Overall Compile Wall Clock Time:     7.29

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
