// Seed: 3795235075
module module_0;
  parameter id_1 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd36
) (
    input  tri1 _id_0
    , id_3,
    output wand id_1
);
  wire [1 : 1  ==  1 'b0] id_4;
  assign id_4 = (id_3[id_0+:-1'b0]);
  wire [-1 : 'b0] id_5;
  logic [7:0] id_6;
  module_0 modCall_1 ();
  assign id_6[1&&-1] = -1;
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1,
    output wand id_2,
    input wire id_3,
    output wire id_4,
    input supply0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output tri id_8,
    input tri id_9,
    input supply1 id_10,
    input uwire id_11
);
endmodule
module module_3 (
    input  tri1  id_0,
    input  wor   id_1,
    output wand  id_2,
    output uwire id_3,
    input  tri0  id_4
);
  wire id_6;
  localparam id_7 = 1 - -1;
  logic id_8;
  ;
  assign id_8 = id_4;
  module_2 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_0,
      id_3,
      id_4,
      id_1,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
  wire id_9;
  ;
endmodule
