{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711454205383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711454205383 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "century_clock EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"century_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711454205395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711454205444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711454205444 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711454205742 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711454205757 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711454205926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711454205926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711454205926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711454205926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711454205926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711454205926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711454205926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711454205926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711454205926 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711454205926 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 1574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711454205941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 1576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711454205941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 1578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711454205941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 1580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711454205941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 1582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711454205941 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711454205941 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711454205947 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1711454206721 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "century_clock.sdc " "Synopsys Design Constraints File file not found: 'century_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711454206723 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711454206723 ""}
{ "Warning" "WSTA_SCC_LOOP" "38 " "Found combinational loop of 38 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal0~0\|combout " "Node \"count_24_hours\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~47\|datab " "Node \"count_24_hours\|seconds~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~47\|combout " "Node \"count_24_hours\|seconds~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~49\|dataa " "Node \"count_24_hours\|seconds~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~49\|combout " "Node \"count_24_hours\|seconds~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[4\]~27\|datac " "Node \"count_24_hours\|seconds\[4\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[4\]~27\|combout " "Node \"count_24_hours\|seconds\[4\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~49\|datab " "Node \"count_24_hours\|seconds~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~3\|dataa " "Node \"count_24_hours\|Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~3\|combout " "Node \"count_24_hours\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~48\|datac " "Node \"count_24_hours\|seconds~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~48\|combout " "Node \"count_24_hours\|seconds~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[5\]~22\|datac " "Node \"count_24_hours\|seconds\[5\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[5\]~22\|combout " "Node \"count_24_hours\|seconds\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~48\|datab " "Node \"count_24_hours\|seconds~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~47\|datac " "Node \"count_24_hours\|seconds~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~47\|datad " "Node \"count_24_hours\|seconds~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~50\|dataa " "Node \"count_24_hours\|seconds~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~50\|combout " "Node \"count_24_hours\|seconds~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[3\]~17\|datac " "Node \"count_24_hours\|seconds\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[3\]~17\|combout " "Node \"count_24_hours\|seconds\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~50\|datab " "Node \"count_24_hours\|seconds~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal0~0\|datad " "Node \"count_24_hours\|Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~5\|datad " "Node \"count_24_hours\|Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~5\|combout " "Node \"count_24_hours\|Add0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~3\|datab " "Node \"count_24_hours\|Add0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~49\|datac " "Node \"count_24_hours\|seconds~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~48\|dataa " "Node \"count_24_hours\|seconds~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~51\|dataa " "Node \"count_24_hours\|seconds~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~51\|combout " "Node \"count_24_hours\|seconds~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[2\]~12\|datac " "Node \"count_24_hours\|seconds\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[2\]~12\|combout " "Node \"count_24_hours\|seconds\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~5\|datac " "Node \"count_24_hours\|Add0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal0~0\|dataa " "Node \"count_24_hours\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~51\|datab " "Node \"count_24_hours\|seconds~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~2\|datac " "Node \"count_24_hours\|Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~2\|combout " "Node \"count_24_hours\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~50\|datac " "Node \"count_24_hours\|seconds~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206725 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 59 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 11 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711454206725 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[1\]~7\|combout " "Node \"count_24_hours\|seconds\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~52\|datab " "Node \"count_24_hours\|seconds~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~52\|combout " "Node \"count_24_hours\|seconds~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[1\]~7\|datac " "Node \"count_24_hours\|seconds\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711454206726 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[0\]~2\|combout " "Node \"count_24_hours\|seconds\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~46\|dataa " "Node \"count_24_hours\|seconds~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~46\|combout " "Node \"count_24_hours\|seconds~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[0\]~2\|datac " "Node \"count_24_hours\|seconds\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711454206726 ""}
{ "Warning" "WSTA_SCC_LOOP" "39 " "Found combinational loop of 39 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal1~0\|combout " "Node \"count_24_hours\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~50\|datab " "Node \"count_24_hours\|minutes~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~50\|combout " "Node \"count_24_hours\|minutes~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~53\|dataa " "Node \"count_24_hours\|minutes~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~53\|combout " "Node \"count_24_hours\|minutes~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[4\]~27\|datac " "Node \"count_24_hours\|minutes\[4\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[4\]~27\|combout " "Node \"count_24_hours\|minutes\[4\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~53\|datab " "Node \"count_24_hours\|minutes~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~3\|datac " "Node \"count_24_hours\|Add1~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~3\|combout " "Node \"count_24_hours\|Add1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~51\|dataa " "Node \"count_24_hours\|minutes~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~51\|combout " "Node \"count_24_hours\|minutes~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[5\]~22\|datac " "Node \"count_24_hours\|minutes\[5\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[5\]~22\|combout " "Node \"count_24_hours\|minutes\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~3\|datab " "Node \"count_24_hours\|Add1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~51\|datac " "Node \"count_24_hours\|minutes~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~50\|datac " "Node \"count_24_hours\|minutes~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~50\|datad " "Node \"count_24_hours\|minutes~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~55\|dataa " "Node \"count_24_hours\|minutes~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~55\|combout " "Node \"count_24_hours\|minutes~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[3\]~17\|datac " "Node \"count_24_hours\|minutes\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[3\]~17\|combout " "Node \"count_24_hours\|minutes\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~55\|datab " "Node \"count_24_hours\|minutes~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal1~0\|datad " "Node \"count_24_hours\|Equal1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~5\|datad " "Node \"count_24_hours\|Add1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~5\|combout " "Node \"count_24_hours\|Add1~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~3\|datad " "Node \"count_24_hours\|Add1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~53\|datac " "Node \"count_24_hours\|minutes~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~51\|datab " "Node \"count_24_hours\|minutes~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~57\|dataa " "Node \"count_24_hours\|minutes~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~57\|combout " "Node \"count_24_hours\|minutes~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[2\]~12\|datac " "Node \"count_24_hours\|minutes\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[2\]~12\|combout " "Node \"count_24_hours\|minutes\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~5\|datac " "Node \"count_24_hours\|Add1~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal1~0\|dataa " "Node \"count_24_hours\|Equal1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~57\|datab " "Node \"count_24_hours\|minutes~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~2\|datac " "Node \"count_24_hours\|Add1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~2\|combout " "Node \"count_24_hours\|Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~55\|datac " "Node \"count_24_hours\|minutes~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 63 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 12 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 61 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711454206726 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[1\]~7\|combout " "Node \"count_24_hours\|minutes\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~48\|datab " "Node \"count_24_hours\|minutes~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~48\|combout " "Node \"count_24_hours\|minutes~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[1\]~7\|datac " "Node \"count_24_hours\|minutes\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206726 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711454206726 ""}
{ "Warning" "WSTA_SCC_LOOP" "47 " "Found combinational loop of 47 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~55\|combout " "Node \"count_24_hours\|hours~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[0\]~2\|datac " "Node \"count_24_hours\|hours\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[0\]~2\|combout " "Node \"count_24_hours\|hours\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~0\|dataa " "Node \"count_24_hours\|Add2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~0\|combout " "Node \"count_24_hours\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~58\|datad " "Node \"count_24_hours\|hours~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~58\|combout " "Node \"count_24_hours\|hours~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[4\]~22\|datac " "Node \"count_24_hours\|hours\[4\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[4\]~22\|combout " "Node \"count_24_hours\|hours\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~58\|datac " "Node \"count_24_hours\|hours~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~51\|datad " "Node \"count_24_hours\|hours~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~51\|combout " "Node \"count_24_hours\|hours~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~54\|datab " "Node \"count_24_hours\|hours~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~54\|combout " "Node \"count_24_hours\|hours~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[3\]~17\|datac " "Node \"count_24_hours\|hours\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[3\]~17\|combout " "Node \"count_24_hours\|hours\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~0\|datab " "Node \"count_24_hours\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~1\|dataa " "Node \"count_24_hours\|Add2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~1\|combout " "Node \"count_24_hours\|Add2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~54\|dataa " "Node \"count_24_hours\|hours~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~54\|datac " "Node \"count_24_hours\|hours~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal2~0\|datad " "Node \"count_24_hours\|Equal2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal2~0\|combout " "Node \"count_24_hours\|Equal2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~58\|datab " "Node \"count_24_hours\|hours~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~51\|datab " "Node \"count_24_hours\|hours~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~55\|datab " "Node \"count_24_hours\|hours~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~55\|datac " "Node \"count_24_hours\|hours~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal2~0\|dataa " "Node \"count_24_hours\|Equal2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~1\|datab " "Node \"count_24_hours\|Add2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~61\|datab " "Node \"count_24_hours\|hours~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~61\|combout " "Node \"count_24_hours\|hours~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[2\]~12\|datac " "Node \"count_24_hours\|hours\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[2\]~12\|combout " "Node \"count_24_hours\|hours\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~0\|datac " "Node \"count_24_hours\|Add2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal2~0\|datab " "Node \"count_24_hours\|Equal2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~61\|dataa " "Node \"count_24_hours\|hours~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~1\|datac " "Node \"count_24_hours\|Add2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~55\|datad " "Node \"count_24_hours\|hours~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~53\|datac " "Node \"count_24_hours\|hours~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~53\|combout " "Node \"count_24_hours\|hours~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[1\]~7\|datac " "Node \"count_24_hours\|hours\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[1\]~7\|combout " "Node \"count_24_hours\|hours\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~53\|datab " "Node \"count_24_hours\|hours~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal2~0\|datac " "Node \"count_24_hours\|Equal2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~61\|datac " "Node \"count_24_hours\|hours~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~1\|datad " "Node \"count_24_hours\|Add2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~0\|datad " "Node \"count_24_hours\|Add2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206727 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 14 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 65 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711454206727 ""}
{ "Warning" "WSTA_SCC_LOOP" "86 " "Found combinational loop of 86 nodes" { { "Warning" "WSTA_SCC_NODE" "date\|months~40\|combout " "Node \"date\|months~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~47\|datab " "Node \"date\|days~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~47\|combout " "Node \"date\|days~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[5\]~22\|datac " "Node \"date\|days\[5\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[5\]~22\|combout " "Node \"date\|days\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~36\|datad " "Node \"date\|months~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~36\|combout " "Node \"date\|months~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~40\|dataa " "Node \"date\|months~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~12\|dataa " "Node \"date\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~12\|combout " "Node \"date\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~47\|dataa " "Node \"date\|days~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~47\|datac " "Node \"date\|days~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~38\|datab " "Node \"date\|months~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~38\|combout " "Node \"date\|months~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~40\|datab " "Node \"date\|months~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~49\|datab " "Node \"date\|days~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~49\|combout " "Node \"date\|days~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[3\]~17\|datac " "Node \"date\|days\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[3\]~17\|combout " "Node \"date\|days\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~37\|datac " "Node \"date\|months~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~37\|combout " "Node \"date\|months~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~38\|dataa " "Node \"date\|months~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~49\|datac " "Node \"date\|days~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~8\|dataa " "Node \"date\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~8\|combout " "Node \"date\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~49\|dataa " "Node \"date\|days~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~8\|cout " "Node \"date\|Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~10\|cin " "Node \"date\|Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~10\|cout " "Node \"date\|Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~12\|cin " "Node \"date\|Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~10\|combout " "Node \"date\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~48\|dataa " "Node \"date\|days~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~48\|combout " "Node \"date\|days~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[4\]~27\|datac " "Node \"date\|days\[4\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[4\]~27\|combout " "Node \"date\|days\[4\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~37\|datab " "Node \"date\|months~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~10\|dataa " "Node \"date\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~48\|datac " "Node \"date\|days~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~39\|datad " "Node \"date\|months~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~39\|combout " "Node \"date\|months~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~40\|datad " "Node \"date\|months~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~50\|datab " "Node \"date\|days~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~50\|combout " "Node \"date\|days~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[2\]~12\|datac " "Node \"date\|days\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[2\]~12\|combout " "Node \"date\|days\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~37\|datad " "Node \"date\|months~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~38\|datac " "Node \"date\|months~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~50\|datac " "Node \"date\|days~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~6\|dataa " "Node \"date\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~6\|combout " "Node \"date\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~50\|dataa " "Node \"date\|days~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~6\|cout " "Node \"date\|Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~8\|cin " "Node \"date\|Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~46\|datab " "Node \"date\|days~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~46\|combout " "Node \"date\|days~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[1\]~7\|datac " "Node \"date\|days\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[1\]~7\|combout " "Node \"date\|days\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~28\|datad " "Node \"date\|months~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~28\|combout " "Node \"date\|months~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~29\|dataa " "Node \"date\|months~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~29\|combout " "Node \"date\|months~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~36\|dataa " "Node \"date\|months~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~35\|datad " "Node \"date\|months~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~35\|combout " "Node \"date\|months~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~36\|datab " "Node \"date\|months~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~37\|dataa " "Node \"date\|months~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~39\|dataa " "Node \"date\|months~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~46\|datac " "Node \"date\|days~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~3\|dataa " "Node \"date\|Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~3\|combout " "Node \"date\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~46\|dataa " "Node \"date\|days~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~3\|cout " "Node \"date\|Add0~3\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~6\|cin " "Node \"date\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~45\|datad " "Node \"date\|days~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~45\|combout " "Node \"date\|days~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[0\]~2\|datac " "Node \"date\|days\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[0\]~2\|combout " "Node \"date\|days\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~36\|datac " "Node \"date\|months~36\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~40\|datac " "Node \"date\|months~40\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~45\|datab " "Node \"date\|days~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~0\|dataa " "Node \"date\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~0\|combout " "Node \"date\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~45\|dataa " "Node \"date\|days~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~0\|cout " "Node \"date\|Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~3\|cin " "Node \"date\|Add0~3\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~48\|datab " "Node \"date\|days~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206728 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 14 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 13 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711454206728 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "86 " "Design contains combinational loop of 86 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1711454206729 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~46\|combout " "Node \"count_24_hours\|minutes~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[0\]~2\|datac " "Node \"count_24_hours\|minutes\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[0\]~2\|combout " "Node \"count_24_hours\|minutes\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~46\|dataa " "Node \"count_24_hours\|minutes~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 12 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711454206729 ""}
{ "Warning" "WSTA_SCC_LOOP" "37 " "Found combinational loop of 37 nodes" { { "Warning" "WSTA_SCC_NODE" "date\|Equal14~0\|combout " "Node \"date\|Equal14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~46\|datad " "Node \"date\|months~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~46\|combout " "Node \"date\|months~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[3\]~17\|datac " "Node \"date\|months\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[3\]~17\|combout " "Node \"date\|months\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal14~0\|datab " "Node \"date\|Equal14~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~46\|dataa " "Node \"date\|months~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~0\|dataa " "Node \"date\|Add1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~0\|combout " "Node \"date\|Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~46\|datab " "Node \"date\|months~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~48\|datad " "Node \"date\|months~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~48\|combout " "Node \"date\|months~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[2\]~12\|datac " "Node \"date\|months\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[2\]~12\|combout " "Node \"date\|months\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal14~0\|datac " "Node \"date\|Equal14~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~0\|datac " "Node \"date\|Add1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~48\|dataa " "Node \"date\|months~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~1\|datab " "Node \"date\|Add1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~1\|combout " "Node \"date\|Add1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~48\|datab " "Node \"date\|months~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~41\|dataa " "Node \"date\|months~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~41\|combout " "Node \"date\|months~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[0\]~2\|datac " "Node \"date\|months\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[0\]~2\|combout " "Node \"date\|months\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal14~0\|dataa " "Node \"date\|Equal14~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~0\|datab " "Node \"date\|Add1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~1\|datac " "Node \"date\|Add1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~41\|datac " "Node \"date\|months~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~44\|datab " "Node \"date\|months~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~44\|combout " "Node \"date\|months~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[1\]~7\|datac " "Node \"date\|months\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[1\]~7\|combout " "Node \"date\|months\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~44\|dataa " "Node \"date\|months~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~0\|datad " "Node \"date\|Add1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~1\|datad " "Node \"date\|Add1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal14~0\|datad " "Node \"date\|Equal14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~44\|datac " "Node \"date\|months~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 87 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 14 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 84 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711454206729 ""}
{ "Warning" "WSTA_SCC_LOOP" "56 " "Found combinational loop of 56 nodes" { { "Warning" "WSTA_SCC_NODE" "date\|years\[3\]~17\|combout " "Node \"date\|years\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~0\|datac " "Node \"date\|Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~0\|combout " "Node \"date\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~51\|datac " "Node \"date\|years~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~51\|combout " "Node \"date\|years~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~57\|dataa " "Node \"date\|years~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~57\|combout " "Node \"date\|years~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[6\]~22\|datac " "Node \"date\|years\[6\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[6\]~22\|combout " "Node \"date\|years\[6\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~12\|dataa " "Node \"date\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~12\|combout " "Node \"date\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~57\|datab " "Node \"date\|years~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~1\|datac " "Node \"date\|Equal0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~1\|combout " "Node \"date\|Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~51\|datad " "Node \"date\|years~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~57\|datac " "Node \"date\|years~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~55\|datab " "Node \"date\|years~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~55\|combout " "Node \"date\|years~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[2\]~12\|datac " "Node \"date\|years\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[2\]~12\|combout " "Node \"date\|years\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~4\|dataa " "Node \"date\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~4\|cout " "Node \"date\|Add2~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~6\|cin " "Node \"date\|Add2~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~6\|cout " "Node \"date\|Add2~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~8\|cin " "Node \"date\|Add2~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~8\|combout " "Node \"date\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~53\|dataa " "Node \"date\|years~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~53\|combout " "Node \"date\|years~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[4\]~32\|datac " "Node \"date\|years\[4\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[4\]~32\|combout " "Node \"date\|years\[4\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~0\|datab " "Node \"date\|Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~53\|datab " "Node \"date\|years~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~8\|dataa " "Node \"date\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~8\|cout " "Node \"date\|Add2~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~10\|cin " "Node \"date\|Add2~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~10\|combout " "Node \"date\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~52\|dataa " "Node \"date\|years~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~52\|combout " "Node \"date\|years~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[5\]~27\|datac " "Node \"date\|years\[5\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[5\]~27\|combout " "Node \"date\|years\[5\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~1\|dataa " "Node \"date\|Equal0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~52\|datac " "Node \"date\|years~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~10\|dataa " "Node \"date\|Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~10\|cout " "Node \"date\|Add2~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~12\|cin " "Node \"date\|Add2~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~6\|combout " "Node \"date\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~54\|dataa " "Node \"date\|years~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~54\|combout " "Node \"date\|years~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[3\]~17\|datac " "Node \"date\|years\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~4\|combout " "Node \"date\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~55\|dataa " "Node \"date\|years~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~55\|datac " "Node \"date\|years~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~1\|datab " "Node \"date\|Equal0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~52\|datab " "Node \"date\|years~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~6\|dataa " "Node \"date\|Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~54\|datab " "Node \"date\|years~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206729 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 61 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 16 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 88 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711454206729 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "date\|Add2~2\|dataa " "Node \"date\|Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206730 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~2\|combout " "Node \"date\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206730 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~49\|dataa " "Node \"date\|years~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206730 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~49\|combout " "Node \"date\|years~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206730 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[1\]~7\|datac " "Node \"date\|years\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206730 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[1\]~7\|combout " "Node \"date\|years\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206730 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~49\|datab " "Node \"date\|years~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206730 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 88 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 16 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711454206730 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "date\|Add2~0\|dataa " "Node \"date\|Add2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206730 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~0\|combout " "Node \"date\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206730 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~48\|dataa " "Node \"date\|years~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206730 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~48\|combout " "Node \"date\|years~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206730 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[0\]~2\|datac " "Node \"date\|years\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206730 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[0\]~2\|combout " "Node \"date\|years\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206730 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~48\|datab " "Node \"date\|years~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454206730 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 88 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 16 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711454206730 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711454206799 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711454206803 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711454206803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50MHz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_50MHz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711454206835 ""}  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711454206835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "date:date\|days\[5\]~44  " "Automatically promoted node date:date\|days\[5\]~44 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711454206835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "date:date\|years\[0\]~0 " "Destination node date:date\|years\[0\]~0" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711454206835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "date:date\|years\[0\]~2 " "Destination node date:date\|years\[0\]~2" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711454206835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "date:date\|years\[1\]~7 " "Destination node date:date\|years\[1\]~7" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711454206835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "date:date\|years\[2\]~12 " "Destination node date:date\|years\[2\]~12" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711454206835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "date:date\|years\[3\]~17 " "Destination node date:date\|years\[3\]~17" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711454206835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_24_hours:count_24_hours\|seconds\[0\]~2 " "Destination node count_24_hours:count_24_hours\|seconds\[0\]~2" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711454206835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_24_hours:count_24_hours\|seconds\[1\]~7 " "Destination node count_24_hours:count_24_hours\|seconds\[1\]~7" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711454206835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_24_hours:count_24_hours\|seconds\[2\]~12 " "Destination node count_24_hours:count_24_hours\|seconds\[2\]~12" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711454206835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_24_hours:count_24_hours\|seconds\[3\]~17 " "Destination node count_24_hours:count_24_hours\|seconds\[3\]~17" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711454206835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_24_hours:count_24_hours\|minutes\[0\]~2 " "Destination node count_24_hours:count_24_hours\|minutes\[0\]~2" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711454206835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1711454206835 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711454206835 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 1276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711454206835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "one_second_pulse:one_second_pulse\|clk_1Hz  " "Automatically promoted node one_second_pulse:one_second_pulse\|clk_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711454206836 ""}  } { { "one_second_pulse.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/one_second_pulse.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711454206836 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711454207110 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711454207110 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711454207111 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711454207111 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711454207112 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711454207113 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711454207113 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711454207113 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711454207113 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711454207114 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711454207114 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711454207200 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711454207224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711454209120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711454209302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711454209341 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711454212293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711454212294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711454212575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 12 { 0 ""} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711454217674 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711454217674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711454219509 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711454219509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711454219513 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.94 " "Total time spent on timing analysis during the Fitter is 3.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711454219603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711454219619 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711454219790 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711454219790 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711454219940 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711454220495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/century_clock.fit.smsg " "Generated suppressed messages file D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/century_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711454221020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 351 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 351 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5713 " "Peak virtual memory: 5713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711454221247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 18:57:01 2024 " "Processing ended: Tue Mar 26 18:57:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711454221247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711454221247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711454221247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711454221247 ""}
