
---------- Begin Simulation Statistics ----------
final_tick                               2542127841500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228406                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   228404                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.37                       # Real time elapsed on the host
host_tick_rate                              659608442                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196128                       # Number of instructions simulated
sim_ops                                       4196128                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012118                       # Number of seconds simulated
sim_ticks                                 12117996500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             52.154966                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  365272                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               700359                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2676                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            109729                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            962090                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29655                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          181434                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           151779                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1164016                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70846                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28499                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196128                       # Number of instructions committed
system.cpu.committedOps                       4196128                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.772547                       # CPI: cycles per instruction
system.cpu.discardedOps                        305343                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   616930                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1476339                       # DTB hits
system.cpu.dtb.data_misses                       8304                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   415444                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872617                       # DTB read hits
system.cpu.dtb.read_misses                       7415                       # DTB read misses
system.cpu.dtb.write_accesses                  201486                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603722                       # DTB write hits
system.cpu.dtb.write_misses                       889                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18274                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3668861                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1150622                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           683119                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17036870                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173234                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  975619                       # ITB accesses
system.cpu.itb.fetch_acv                          474                       # ITB acv
system.cpu.itb.fetch_hits                      970462                       # ITB hits
system.cpu.itb.fetch_misses                      5157                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4242     69.45%     79.26% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.08% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.14% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.19% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.69%     94.88% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6108                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14452                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2440     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2699     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5157                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2427     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2427     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4872                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11164810000     92.10%     92.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9361000      0.08%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19655000      0.16%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               928394000      7.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12122220000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994672                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899222                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944735                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8188771500     67.55%     67.55% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3933448500     32.45%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24222348                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85385      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541619     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839300     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592517     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104968      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196128                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7185478                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317711                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22739456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22739456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22739456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22739456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116612.594872                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116612.594872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116612.594872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116612.594872                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12976490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12976490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12976490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12976490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66546.102564                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66546.102564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66546.102564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66546.102564                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22389959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22389959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116614.369792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116614.369792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12776993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12776993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66546.838542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66546.838542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.302243                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539625728000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.302243                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206390                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206390                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130601                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34914                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88577                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34541                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28977                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28977                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89167                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41328                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       266842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       266842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11371200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11371200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6722432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722873                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18105337                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               72                       # Total snoops (count)
system.membus.snoopTraffic                       4608                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159887                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002752                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052387                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159447     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159887                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835058037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378244750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          472825000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5702272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10201472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5702272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5702272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34914                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34914                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470562275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         371282497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841844772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470562275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470562275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184394838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184394838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184394838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470562275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        371282497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1026239610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000209533750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7458                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7458                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413558                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113841                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159398                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123266                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159398                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123266                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10357                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2028                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5793                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2026488750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4821007500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13596.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32346.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105563                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81811                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159398                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123266                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.689810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.329727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.115841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35076     42.32%     42.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24663     29.76%     72.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10172     12.27%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4652      5.61%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2489      3.00%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1450      1.75%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          918      1.11%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          617      0.74%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2838      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82875                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.983642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.396221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.583112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1369     18.36%     18.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5612     75.25%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           287      3.85%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.18%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      0.43%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      0.35%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.24%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7458                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.777951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6634     88.95%     88.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              114      1.53%     90.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              449      6.02%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              185      2.48%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      0.90%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7458                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9538624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7757952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10201472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7889024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12117991500                       # Total gap between requests
system.mem_ctrls.avgGap                      42870.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5070976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7757952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418466534.463844716549                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368678766.329070985317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640200878.090697526932                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89098                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70300                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123266                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2556251000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2264756500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297639513250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28690.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32215.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414611.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318815280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169435365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568365420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          313815960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     956379840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5304040950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        186750240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7817603055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.123396                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    432992000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    404560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11280444500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272983620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145075260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           495787320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318942000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     956379840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5234887980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        244984320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7669040340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.863720                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    582821250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    404560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11130615250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12110796500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1692093                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1692093                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1692093                       # number of overall hits
system.cpu.icache.overall_hits::total         1692093                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89167                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89167                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89167                       # number of overall misses
system.cpu.icache.overall_misses::total         89167                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5473742000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5473742000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5473742000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5473742000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1781260                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1781260                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1781260                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1781260                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050058                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050058                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050058                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050058                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61387.531262                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61387.531262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61387.531262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61387.531262                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88577                       # number of writebacks
system.cpu.icache.writebacks::total             88577                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89167                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89167                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89167                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89167                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5384575000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5384575000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5384575000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5384575000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050058                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050058                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050058                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050058                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60387.531262                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60387.531262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60387.531262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60387.531262                       # average overall mshr miss latency
system.cpu.icache.replacements                  88577                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1692093                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1692093                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89167                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89167                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5473742000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5473742000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1781260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1781260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61387.531262                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61387.531262                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89167                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89167                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5384575000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5384575000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60387.531262                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60387.531262                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.831887                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1747219                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88655                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.708071                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.831887                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3651687                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3651687                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1333558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1333558                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1333558                       # number of overall hits
system.cpu.dcache.overall_hits::total         1333558                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106025                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106025                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106025                       # number of overall misses
system.cpu.dcache.overall_misses::total        106025                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6807965500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6807965500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6807965500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6807965500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1439583                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1439583                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1439583                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1439583                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073650                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073650                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073650                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073650                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64210.945532                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64210.945532                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64210.945532                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64210.945532                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34738                       # number of writebacks
system.cpu.dcache.writebacks::total             34738                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36599                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36599                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36599                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36599                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4429389000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4429389000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4429389000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4429389000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048226                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048226                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048226                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048226                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63800.146919                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63800.146919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63800.146919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63800.146919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69276                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       802727                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          802727                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3323517000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3323517000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058175                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058175                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67029.364903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67029.364903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9147                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9147                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2703220000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2703220000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66851.815214                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66851.815214                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530831                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530831                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3484448500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3484448500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61735.028879                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61735.028879                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28990                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28990                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1726169000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1726169000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59543.601242                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59543.601242                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10303                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10303                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     60909500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     60909500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079596                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079596                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 68360.830527                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68360.830527                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     60018500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     60018500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079596                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079596                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 67360.830527                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67360.830527                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11126                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11126                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542127841500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.461250                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1394970                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69276                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.136411                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.461250                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2994106                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2994106                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552028188500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 654486                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745856                       # Number of bytes of host memory used
host_op_rate                                   654479                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.81                       # Real time elapsed on the host
host_tick_rate                              644474367                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7729340                       # Number of instructions simulated
sim_ops                                       7729340                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007611                       # Number of seconds simulated
sim_ticks                                  7611197000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             41.123488                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  182995                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               444989                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12391                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             68111                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            493819                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20162                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          148315                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           128153                       # Number of indirect misses.
system.cpu.branchPred.lookups                  663407                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   80898                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19339                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2793779                       # Number of instructions committed
system.cpu.committedOps                       2793779                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.395651                       # CPI: cycles per instruction
system.cpu.discardedOps                        267657                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   352507                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       878573                       # DTB hits
system.cpu.dtb.data_misses                       2257                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   235406                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       546189                       # DTB read hits
system.cpu.dtb.read_misses                       1789                       # DTB read misses
system.cpu.dtb.write_accesses                  117101                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      332384                       # DTB write hits
system.cpu.dtb.write_misses                       468                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              205011                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2388953                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            715381                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           383223                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10544422                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.185334                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  582471                       # ITB accesses
system.cpu.itb.fetch_acv                          229                       # ITB acv
system.cpu.itb.fetch_hits                      580952                       # ITB hits
system.cpu.itb.fetch_misses                      1519                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.54%      3.54% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.75% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4349     82.35%     86.10% # number of callpals executed
system.cpu.kern.callpal::rdps                     192      3.64%     89.74% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.77% # number of callpals executed
system.cpu.kern.callpal::rti                      307      5.81%     95.59% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.72% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.80% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.18%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5281                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7342                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       97                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1830     38.90%     38.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2826     60.08%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4704                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1827     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1827     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3702                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5127590500     67.34%     67.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                71108000      0.93%     68.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8854500      0.12%     68.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2406521000     31.61%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7614074000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998361                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.646497                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786990                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 267                      
system.cpu.kern.mode_good::user                   262                      
system.cpu.kern.mode_good::idle                     5                      
system.cpu.kern.mode_switch::kernel               484                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 262                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  10                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.551653                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.706349                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5927435000     77.85%     77.85% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1485637000     19.51%     97.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            201002000      2.64%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         15074256                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        97                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108406      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1700813     60.88%     64.76% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4405      0.16%     64.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470541     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295741     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40220      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2793779                       # Class of committed instruction
system.cpu.quiesceCycles                       148138                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4529834                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          171                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       116179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        232245                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2984111148                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2984111148                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2984111148                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2984111148                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118332.585772                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118332.585772                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118332.585772                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118332.585772                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           361                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    8                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    45.125000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1721797734                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1721797734                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1721797734                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1721797734                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68276.537949                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68276.537949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68276.537949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68276.537949                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7799468                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7799468                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118173.757576                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118173.757576                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4499468                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4499468                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68173.757576                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68173.757576                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2976311680                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2976311680                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118333.002545                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118333.002545                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1717298266                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1717298266                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68276.807649                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68276.807649                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              81275                       # Transaction distribution
system.membus.trans_dist::WriteReq                730                       # Transaction distribution
system.membus.trans_dist::WriteResp               730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38949                       # Transaction distribution
system.membus.trans_dist::WritebackClean        67746                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9363                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10366                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10366                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          67747                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12798                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       203228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       203228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        69301                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        72221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 325885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8670784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8670784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2361280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2363872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12644384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            117534                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001421                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037668                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  117367     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     167      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              117534                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2517000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           669715859                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          127048250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          360114000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4335040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1478272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5813312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4335040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4335040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2492736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2492736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           67735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           23098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38949                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38949                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         569560872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         194223327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             763784198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    569560872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        569560872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      327509063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            327509063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      327509063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        569560872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        194223327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1091293262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    105654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     64176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     23002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000498289500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6487                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6488                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              250676                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99791                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90833                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     106630                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90833                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   106630                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3655                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   976                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5182                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1346496500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  435890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2981084000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15445.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34195.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       113                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    62479                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73846                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90833                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               106630                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   79365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    387                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        56502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.413507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.181625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.671432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23036     40.77%     40.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16980     30.05%     70.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7037     12.45%     83.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3221      5.70%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1812      3.21%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          974      1.72%     93.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          588      1.04%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          412      0.73%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2442      4.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        56502                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.438348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.946070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1563     24.09%     24.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              47      0.72%     24.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            127      1.96%     26.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           667     10.28%     37.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3405     52.48%     89.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           417      6.43%     95.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           126      1.94%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            64      0.99%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            31      0.48%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            13      0.20%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             9      0.14%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             8      0.12%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6488                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.286111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.251241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.572828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5988     92.31%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           432      6.66%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            40      0.62%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            16      0.25%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             3      0.05%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6487                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5579392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  233920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6761792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5813312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6824320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       733.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       888.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    763.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    896.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7611197000                       # Total gap between requests
system.mem_ctrls.avgGap                      38544.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4107264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1472128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6761792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 539634435.950087785721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 193416094.735164523125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 888400602.428238272667                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        67735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        23098                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       106630                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2162764500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    818319500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 190841451750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31929.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35428.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1789753.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            224581560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            119345160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           333116700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          288446760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     600503280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3111400290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        303460320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4980854070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.411398                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    761683250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    254020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6597804000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            179021220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             95121675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           289562700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          263213280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     600503280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3174115680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        250574880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4852112715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.496666                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    623651500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    254020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6735647000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25882                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25882                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               208500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131360148                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.7                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1481500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              715500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               62500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 194                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            97                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     810819.587629                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    302250.156686                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           97    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1849500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              97                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9821697500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     78649500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1031574                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1031574                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1031574                       # number of overall hits
system.cpu.icache.overall_hits::total         1031574                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67747                       # number of overall misses
system.cpu.icache.overall_misses::total         67747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4439854500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4439854500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4439854500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4439854500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1099321                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1099321                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1099321                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1099321                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061626                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061626                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061626                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061626                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65535.809704                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65535.809704                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65535.809704                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65535.809704                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67746                       # number of writebacks
system.cpu.icache.writebacks::total             67746                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        67747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        67747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4372107500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4372107500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4372107500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4372107500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061626                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061626                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061626                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061626                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64535.809704                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64535.809704                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64535.809704                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64535.809704                       # average overall mshr miss latency
system.cpu.icache.replacements                  67746                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1031574                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1031574                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4439854500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4439854500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1099321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1099321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061626                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061626                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65535.809704                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65535.809704                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        67747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4372107500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4372107500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061626                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061626                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64535.809704                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64535.809704                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998508                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1144563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67746                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.894916                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998508                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2266389                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2266389                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       814080                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           814080                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       814080                       # number of overall hits
system.cpu.dcache.overall_hits::total          814080                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33932                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33932                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33932                       # number of overall misses
system.cpu.dcache.overall_misses::total         33932                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2246770500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2246770500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2246770500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2246770500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       848012                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       848012                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       848012                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       848012                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040014                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040014                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040014                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040014                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66213.913120                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66213.913120                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66213.913120                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66213.913120                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13797                       # number of writebacks
system.cpu.dcache.writebacks::total             13797                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11243                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11243                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22689                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22689                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22689                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22689                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1521799500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1521799500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1521799500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1521799500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138655000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138655000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026756                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026756                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026756                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026756                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67072.127463                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67072.127463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67072.127463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67072.127463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94969.178082                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94969.178082                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  23094                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       512291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          512291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1023970500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1023970500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026862                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026862                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72411.463121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72411.463121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1825                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1825                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12316                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12316                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    897349500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    897349500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138655000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138655000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023395                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023395                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72860.466060                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72860.466060                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189938.356164                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189938.356164                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19791                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19791                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1222800000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1222800000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61785.660149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61785.660149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9418                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9418                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10373                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10373                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    624450000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    624450000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60199.556541                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60199.556541                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6630                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6630                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          421                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          421                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     32692000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32692000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77653.206651                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77653.206651                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          420                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          420                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059566                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059566                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76690.476190                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76690.476190                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6918                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6918                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6918                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6918                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9900347000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.876592                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              828237                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23098                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.857520                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.876592                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999879                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999879                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          691                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1747060                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1747060                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3193428479000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 439501                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754048                       # Number of bytes of host memory used
host_op_rate                                   439501                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1764.42                       # Real time elapsed on the host
host_tick_rate                              363518054                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   775467206                       # Number of instructions simulated
sim_ops                                     775467206                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.641400                       # Number of seconds simulated
sim_ticks                                641400290500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.235748                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19640339                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             22775171                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2261                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5649226                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          22749330                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             727670                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1758468                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1030798                       # Number of indirect misses.
system.cpu.branchPred.lookups                32985306                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4236482                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       340419                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   767737866                       # Number of instructions committed
system.cpu.committedOps                     767737866                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.670064                       # CPI: cycles per instruction
system.cpu.discardedOps                      15548370                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                172197859                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    173748332                       # DTB hits
system.cpu.dtb.data_misses                       4843                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                123382094                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    124096568                       # DTB read hits
system.cpu.dtb.read_misses                       4156                       # DTB read misses
system.cpu.dtb.write_accesses                48815765                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    49651764                       # DTB write hits
system.cpu.dtb.write_misses                       687                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              509831                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          591012564                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         134600882                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         52413532                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       598559912                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.598779                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               118594752                       # ITB accesses
system.cpu.itb.fetch_acv                          201                       # ITB acv
system.cpu.itb.fetch_hits                   118566483                       # ITB hits
system.cpu.itb.fetch_misses                     28269                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.36%      0.36% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13858     82.39%     82.76% # number of callpals executed
system.cpu.kern.callpal::rdps                    1454      8.64%     91.40% # number of callpals executed
system.cpu.kern.callpal::rti                     1216      7.23%     98.63% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.13%     98.76% # number of callpals executed
system.cpu.kern.callpal::rdunique                 208      1.24%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16819                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      46199                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4386     27.85%     27.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     27.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     657      4.17%     32.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10688     67.88%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15746                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4347     46.41%     46.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      657      7.01%     53.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4347     46.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9366                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             629753412500     98.19%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                29809500      0.00%     98.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               901150500      0.14%     98.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10662308500      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         641346681000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.991108                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.406718                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.594818                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1155                      
system.cpu.kern.mode_good::user                  1153                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1273                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1153                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.907306                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.950617                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20660983000      3.22%      3.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         620603582000     96.77%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             82013000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1282171557                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            48436924      6.31%      6.31% # Class of committed instruction
system.cpu.op_class_0::IntAlu               543407754     70.78%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5142061      0.67%     77.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                504539      0.07%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::MemRead              120483135     15.69%     93.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite              49505232      6.45%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12203      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8998      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               236668      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                767737866                       # Class of committed instruction
system.cpu.quiesceCycles                       629024                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       683611645                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7468                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5451451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10902842                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2040735730                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2040735730                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2040735730                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2040735730                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118269.239641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118269.239641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118269.239641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118269.239641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           216                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           72                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1177036711                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1177036711                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1177036711                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1177036711                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68214.239988                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68214.239988                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68214.239988                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68214.239988                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4792485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4792485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 122884.230769                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 122884.230769                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2842485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2842485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 72884.230769                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 72884.230769                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2035943245                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2035943245                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118258.785142                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118258.785142                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1174194226                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1174194226                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68203.660897                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68203.660897                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5299861                       # Transaction distribution
system.membus.trans_dist::WriteReq               1207                       # Transaction distribution
system.membus.trans_dist::WriteResp              1207                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       225170                       # Transaction distribution
system.membus.trans_dist::WritebackClean      5024013                       # Transaction distribution
system.membus.trans_dist::CleanEvict           202208                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            134759                       # Transaction distribution
system.membus.trans_dist::ReadExResp           134759                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        5024013                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        275403                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     15066066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     15066066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1230373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1233677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16334255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    642691392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    642691392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6681                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     39556928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     39563609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               683356953                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6010                       # Total snoops (count)
system.membus.snoopTraffic                     384640                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5453047                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001370                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036982                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5445579     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7468      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5453047                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3448500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32331851496                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             211485                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2220063750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        26526432500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      321154560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26247872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          347402560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    321154560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     321154560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14410880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14410880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         5018040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          410123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5428165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       225170                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             225170                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         500708473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40922763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             541631435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    500708473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        500708473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22467841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22467841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22467841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        500708473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40922763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            564099277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5203632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4860242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    407582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000586296500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       321328                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       321327                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15580931                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4886350                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5428165                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5241907                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5428165                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5241907                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 160339                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 38275                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            863144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            190447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            153636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            119442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            529494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            220916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            273266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            210710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            292809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             98492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           223381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           301005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           382205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           420122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           251040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           737717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            841720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            184372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            159199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            107800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            532597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            215842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            282382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            208628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            326085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           211230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           297962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           353924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           416665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           241704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           731469                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55894516250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26339130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            154666253750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10610.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29360.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        56                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4470581                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4231555                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5428165                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5241907                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5098110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 309684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 321601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 323276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 321911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 321858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 324140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 321586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 321820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 322159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 322489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 321699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 321612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 321593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 321319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 321410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 321526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    205                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1769339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    378.771200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   243.020588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.704044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       427628     24.17%     24.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       408204     23.07%     47.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       239579     13.54%     60.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       155729      8.80%     69.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       109628      6.20%     75.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        91880      5.19%     80.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        60798      3.44%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        45865      2.59%     87.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       230028     13.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1769339                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       321327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.393957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.180493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2557      0.80%      0.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          27965      8.70%      9.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        286734     89.23%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2862      0.89%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           603      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           223      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           131      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            66      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            51      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            29      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            22      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            29      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           13      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           16      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        321327                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       321328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.194185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.182294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.658651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        294507     91.65%     91.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         25260      7.86%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1512      0.47%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            32      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        321328                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              337140864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10261696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               333032960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               347402560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335482048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       525.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       519.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    541.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    523.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  641398130000                       # Total gap between requests
system.mem_ctrls.avgGap                      60111.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    311055488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26085248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    333032960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 484963123.040556192398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40669217.626430116594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 199.563364556973                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 519227953.171623945236                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      5018040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       410123                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5241907                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 140186960500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14479028750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       264500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15600172661500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27936.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35304.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    132250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2976049.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6217954680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3304928880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19326344940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13943147220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50631584640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     230468314320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      52219131360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       376111406040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.391075                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 133490887250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21417760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 486491643250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6415068660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3409716420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18285932700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13219874460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50631584640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     225685689990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      56246604480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       373894471350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.934677                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 144165195000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21417760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 475817335500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18423                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18423                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1404                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37814                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108817                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1725500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2097000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89921730                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              688500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1017000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    641078290500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    114906148                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        114906148                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    114906148                       # number of overall hits
system.cpu.icache.overall_hits::total       114906148                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      5024012                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5024012                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      5024012                       # number of overall misses
system.cpu.icache.overall_misses::total       5024012                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 312430858000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 312430858000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 312430858000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 312430858000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    119930160                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    119930160                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    119930160                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    119930160                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.041891                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041891                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.041891                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041891                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62187.522243                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62187.522243                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62187.522243                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62187.522243                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      5024013                       # number of writebacks
system.cpu.icache.writebacks::total           5024013                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      5024012                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5024012                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      5024012                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5024012                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 307406845000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 307406845000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 307406845000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 307406845000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.041891                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041891                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.041891                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041891                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61187.522044                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61187.522044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61187.522044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61187.522044                       # average overall mshr miss latency
system.cpu.icache.replacements                5024013                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    114906148                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       114906148                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      5024012                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5024012                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 312430858000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 312430858000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    119930160                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    119930160                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.041891                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041891                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62187.522243                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62187.522243                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      5024012                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5024012                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 307406845000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 307406845000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.041891                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041891                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61187.522044                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61187.522044                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           119938122                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5024525                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.870539                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         244884333                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        244884333                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    168081318                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        168081318                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    168081318                       # number of overall hits
system.cpu.dcache.overall_hits::total       168081318                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       550826                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         550826                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       550826                       # number of overall misses
system.cpu.dcache.overall_misses::total        550826                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36800222500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36800222500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36800222500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36800222500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    168632144                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    168632144                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    168632144                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    168632144                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003266                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003266                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003266                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003266                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66809.160243                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66809.160243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66809.160243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66809.160243                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       207954                       # number of writebacks
system.cpu.dcache.writebacks::total            207954                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       142150                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       142150                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       142150                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       142150                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       408676                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       408676                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       408676                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       408676                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1652                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1652                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27421263500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27421263500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27421263500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27421263500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87653500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87653500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002423                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002423                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002423                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002423                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67097.807309                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67097.807309                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67097.807309                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67097.807309                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 53059.019370                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 53059.019370                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 410123                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    118826337                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       118826337                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       308860                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        308860                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21362644000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21362644000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    119135197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    119135197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69166.107622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69166.107622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        34946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        34946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       273914                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       273914                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18749518000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18749518000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87653500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87653500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68450.382237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68450.382237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196974.157303                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196974.157303                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49254981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49254981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       241966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       241966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15437578500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15437578500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49496947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49496947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63800.610416                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63800.610416                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       107204                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       107204                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       134762                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       134762                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1207                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1207                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8671745500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8671745500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64348.596043                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64348.596043                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10754                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10754                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1452                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1452                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    110201500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    110201500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.118958                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.118958                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75896.349862                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75896.349862                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1451                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1451                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    108688500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    108688500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.118876                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.118876                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74905.926947                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74905.926947                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12183                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12183                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12183                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12183                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 641400290500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           168568599                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            411147                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            409.995936                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          768                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         337723189                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        337723189                       # Number of data accesses

---------- End Simulation Statistics   ----------
