// Seed: 3462620725
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_19 = 1 ? id_13 + id_7 & {1, 1, id_16} : id_6;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    input wire id_5,
    input wire id_6,
    output uwire id_7,
    input supply0 id_8,
    input wand id_9,
    input tri0 id_10
    , id_15,
    output wor id_11,
    input wire id_12,
    output supply0 id_13
);
  assign {1, 1 - 1} = 1'b0;
  module_0(
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  wire id_16;
  id_17(
      .id_0(1'b0),
      .id_1(1'b0 - id_6),
      .id_2(id_8),
      .id_3(1),
      .id_4(1),
      .id_5(id_16),
      .id_6(id_7),
      .id_7(),
      .id_8(1),
      .id_9(1),
      .id_10(id_1)
  );
  nand (id_13, id_8, id_5, id_1);
endmodule
