{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571924344018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571924344030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 08:39:03 2019 " "Processing started: Thu Oct 24 08:39:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571924344030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571924344030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Master -c Master " "Command: quartus_map --read_settings_files=on --write_settings_files=off Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571924344031 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571924345369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571924345369 ""}
{ "Warning" "WSGN_SEARCH_FILE" "master.vhd 2 1 " "Using design file master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Master-Beh " "Found design unit 1: Master-Beh" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/master.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571924363306 ""} { "Info" "ISGN_ENTITY_NAME" "1 Master " "Found entity 1: Master" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/master.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571924363306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571924363306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Master " "Elaborating entity \"Master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571924363375 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux mux.vhd " "Entity \"Mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1571924363606 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.vhd 2 1 " "Using design file mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-Beh " "Found design unit 1: Mux-Beh" {  } { { "mux.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571924363607 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "mux.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571924363607 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571924363607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:U0 " "Elaborating entity \"Mux\" for hierarchy \"Mux:U0\"" {  } { { "master.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/master.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571924363609 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div1hz.vhd 2 1 " "Using design file div1hz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV1Hz-beh " "Found design unit 1: DIV1Hz-beh" {  } { { "div1hz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/div1hz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571924363763 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV1Hz " "Found entity 1: DIV1Hz" {  } { { "div1hz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/div1hz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571924363763 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571924363763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV1Hz DIV1Hz:U1 " "Elaborating entity \"DIV1Hz\" for hierarchy \"DIV1Hz:U1\"" {  } { { "master.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/master.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571924363765 ""}
{ "Warning" "WSGN_SEARCH_FILE" "countmod6.vhd 2 1 " "Using design file countmod6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CountMod6-beh " "Found design unit 1: CountMod6-beh" {  } { { "countmod6.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/countmod6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571924363853 ""} { "Info" "ISGN_ENTITY_NAME" "1 CountMod6 " "Found entity 1: CountMod6" {  } { { "countmod6.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/countmod6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571924363853 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571924363853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountMod6 CountMod6:U2 " "Elaborating entity \"CountMod6\" for hierarchy \"CountMod6:U2\"" {  } { { "master.vhd" "U2" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/master.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571924363855 ""}
{ "Warning" "WSGN_SEARCH_FILE" "deco.vhd 2 1 " "Using design file deco.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Deco-Beh " "Found design unit 1: Deco-Beh" {  } { { "deco.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/deco.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571924363910 ""} { "Info" "ISGN_ENTITY_NAME" "1 Deco " "Found entity 1: Deco" {  } { { "deco.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/deco.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571924363910 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571924363910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deco Deco:U3 " "Elaborating entity \"Deco\" for hierarchy \"Deco:U3\"" {  } { { "master.vhd" "U3" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/master.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571924363911 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_counter.vhd 2 1 " "Using design file bcd_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_counter-beh " "Found design unit 1: BCD_counter-beh" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571924364000 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Found entity 1: BCD_counter" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571924364000 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571924364000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_counter BCD_counter:U4 " "Elaborating entity \"BCD_counter\" for hierarchy \"BCD_counter:U4\"" {  } { { "master.vhd" "U4" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/master.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571924364002 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable bcd_counter.vhd(28) " "VHDL Process Statement warning at bcd_counter.vhd(28): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571924364058 "|Master|BCD_counter:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear bcd_counter.vhd(70) " "VHDL Process Statement warning at bcd_counter.vhd(70): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571924364058 "|Master|BCD_counter:U4"}
{ "Warning" "WSGN_SEARCH_FILE" "display.vhd 2 1 " "Using design file display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-beh " "Found design unit 1: Display-beh" {  } { { "display.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571924364102 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "display.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571924364102 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571924364102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:U5 " "Elaborating entity \"Display\" for hierarchy \"Display:U5\"" {  } { { "master.vhd" "U5" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/master.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571924364104 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmentos7.vhd 2 1 " "Using design file segmentos7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segmentos7-Beh " "Found design unit 1: segmentos7-Beh" {  } { { "segmentos7.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/segmentos7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571924364162 ""} { "Info" "ISGN_ENTITY_NAME" "1 segmentos7 " "Found entity 1: segmentos7" {  } { { "segmentos7.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/segmentos7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571924364162 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571924364162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentos7 Display:U5\|segmentos7:U0 " "Elaborating entity \"segmentos7\" for hierarchy \"Display:U5\|segmentos7:U0\"" {  } { { "display.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/display.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571924364163 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "a segmentos7.vhd(14) " "VHDL warning at segmentos7.vhd(14): sensitivity list already contains a" {  } { { "segmentos7.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/segmentos7.vhd" 14 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571924364232 "|Master|Display:U5|segmentos7:U0"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Deco:U3\|Mux2 " "Found clock multiplexer Deco:U3\|Mux2" {  } { { "deco.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/deco.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1571924365799 "|Master|Deco:U3|Mux2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1571924365799 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont0\[0\] BCD_counter:U4\|cont0\[0\]~_emulated BCD_counter:U4\|cont0\[0\]~1 " "Register \"BCD_counter:U4\|cont0\[0\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont0\[0\]~_emulated\" and latch \"BCD_counter:U4\|cont0\[0\]~1\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont0\[1\] BCD_counter:U4\|cont0\[1\]~_emulated BCD_counter:U4\|cont0\[1\]~5 " "Register \"BCD_counter:U4\|cont0\[1\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont0\[1\]~_emulated\" and latch \"BCD_counter:U4\|cont0\[1\]~5\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont0\[2\] BCD_counter:U4\|cont0\[2\]~_emulated BCD_counter:U4\|cont0\[2\]~9 " "Register \"BCD_counter:U4\|cont0\[2\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont0\[2\]~_emulated\" and latch \"BCD_counter:U4\|cont0\[2\]~9\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont0\[3\] BCD_counter:U4\|cont0\[3\]~_emulated BCD_counter:U4\|cont0\[3\]~13 " "Register \"BCD_counter:U4\|cont0\[3\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont0\[3\]~_emulated\" and latch \"BCD_counter:U4\|cont0\[3\]~13\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont1\[0\] BCD_counter:U4\|cont1\[0\]~_emulated BCD_counter:U4\|cont1\[0\]~1 " "Register \"BCD_counter:U4\|cont1\[0\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont1\[0\]~_emulated\" and latch \"BCD_counter:U4\|cont1\[0\]~1\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont1\[1\] BCD_counter:U4\|cont1\[1\]~_emulated BCD_counter:U4\|cont1\[1\]~5 " "Register \"BCD_counter:U4\|cont1\[1\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont1\[1\]~_emulated\" and latch \"BCD_counter:U4\|cont1\[1\]~5\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont1\[2\] BCD_counter:U4\|cont1\[2\]~_emulated BCD_counter:U4\|cont1\[2\]~9 " "Register \"BCD_counter:U4\|cont1\[2\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont1\[2\]~_emulated\" and latch \"BCD_counter:U4\|cont1\[2\]~9\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont1\[3\] BCD_counter:U4\|cont1\[3\]~_emulated BCD_counter:U4\|cont1\[3\]~13 " "Register \"BCD_counter:U4\|cont1\[3\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont1\[3\]~_emulated\" and latch \"BCD_counter:U4\|cont1\[3\]~13\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont2\[0\] BCD_counter:U4\|cont2\[0\]~_emulated BCD_counter:U4\|cont2\[0\]~1 " "Register \"BCD_counter:U4\|cont2\[0\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont2\[0\]~_emulated\" and latch \"BCD_counter:U4\|cont2\[0\]~1\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont2\[1\] BCD_counter:U4\|cont2\[1\]~_emulated BCD_counter:U4\|cont2\[1\]~5 " "Register \"BCD_counter:U4\|cont2\[1\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont2\[1\]~_emulated\" and latch \"BCD_counter:U4\|cont2\[1\]~5\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont2\[2\] BCD_counter:U4\|cont2\[2\]~_emulated BCD_counter:U4\|cont2\[2\]~9 " "Register \"BCD_counter:U4\|cont2\[2\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont2\[2\]~_emulated\" and latch \"BCD_counter:U4\|cont2\[2\]~9\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont2\[3\] BCD_counter:U4\|cont2\[3\]~_emulated BCD_counter:U4\|cont2\[3\]~13 " "Register \"BCD_counter:U4\|cont2\[3\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont2\[3\]~_emulated\" and latch \"BCD_counter:U4\|cont2\[3\]~13\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont3\[0\] BCD_counter:U4\|cont3\[0\]~_emulated BCD_counter:U4\|cont3\[0\]~1 " "Register \"BCD_counter:U4\|cont3\[0\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont3\[0\]~_emulated\" and latch \"BCD_counter:U4\|cont3\[0\]~1\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont3[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont3\[1\] BCD_counter:U4\|cont3\[1\]~_emulated BCD_counter:U4\|cont3\[1\]~5 " "Register \"BCD_counter:U4\|cont3\[1\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont3\[1\]~_emulated\" and latch \"BCD_counter:U4\|cont3\[1\]~5\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont3[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont3\[2\] BCD_counter:U4\|cont3\[2\]~_emulated BCD_counter:U4\|cont3\[2\]~9 " "Register \"BCD_counter:U4\|cont3\[2\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont3\[2\]~_emulated\" and latch \"BCD_counter:U4\|cont3\[2\]~9\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont3\[3\] BCD_counter:U4\|cont3\[3\]~_emulated BCD_counter:U4\|cont3\[3\]~13 " "Register \"BCD_counter:U4\|cont3\[3\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont3\[3\]~_emulated\" and latch \"BCD_counter:U4\|cont3\[3\]~13\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont3[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont4\[0\] BCD_counter:U4\|cont4\[0\]~_emulated BCD_counter:U4\|cont4\[0\]~1 " "Register \"BCD_counter:U4\|cont4\[0\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont4\[0\]~_emulated\" and latch \"BCD_counter:U4\|cont4\[0\]~1\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont4[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont4\[1\] BCD_counter:U4\|cont4\[1\]~_emulated BCD_counter:U4\|cont4\[1\]~5 " "Register \"BCD_counter:U4\|cont4\[1\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont4\[1\]~_emulated\" and latch \"BCD_counter:U4\|cont4\[1\]~5\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont4[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont4\[2\] BCD_counter:U4\|cont4\[2\]~_emulated BCD_counter:U4\|cont4\[2\]~9 " "Register \"BCD_counter:U4\|cont4\[2\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont4\[2\]~_emulated\" and latch \"BCD_counter:U4\|cont4\[2\]~9\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont4[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont4\[3\] BCD_counter:U4\|cont4\[3\]~_emulated BCD_counter:U4\|cont4\[3\]~13 " "Register \"BCD_counter:U4\|cont4\[3\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont4\[3\]~_emulated\" and latch \"BCD_counter:U4\|cont4\[3\]~13\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont4[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont5\[0\] BCD_counter:U4\|cont5\[0\]~_emulated BCD_counter:U4\|cont5\[0\]~1 " "Register \"BCD_counter:U4\|cont5\[0\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont5\[0\]~_emulated\" and latch \"BCD_counter:U4\|cont5\[0\]~1\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont5[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont5\[1\] BCD_counter:U4\|cont5\[1\]~_emulated BCD_counter:U4\|cont5\[1\]~5 " "Register \"BCD_counter:U4\|cont5\[1\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont5\[1\]~_emulated\" and latch \"BCD_counter:U4\|cont5\[1\]~5\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont5[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont5\[2\] BCD_counter:U4\|cont5\[2\]~_emulated BCD_counter:U4\|cont5\[2\]~9 " "Register \"BCD_counter:U4\|cont5\[2\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont5\[2\]~_emulated\" and latch \"BCD_counter:U4\|cont5\[2\]~9\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont5[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont5\[3\] BCD_counter:U4\|cont5\[3\]~_emulated BCD_counter:U4\|cont5\[3\]~13 " "Register \"BCD_counter:U4\|cont5\[3\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont5\[3\]~_emulated\" and latch \"BCD_counter:U4\|cont5\[3\]~13\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont5[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont6\[0\] BCD_counter:U4\|cont6\[0\]~_emulated BCD_counter:U4\|cont6\[0\]~1 " "Register \"BCD_counter:U4\|cont6\[0\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont6\[0\]~_emulated\" and latch \"BCD_counter:U4\|cont6\[0\]~1\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont6[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont6\[1\] BCD_counter:U4\|cont6\[1\]~_emulated BCD_counter:U4\|cont6\[1\]~5 " "Register \"BCD_counter:U4\|cont6\[1\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont6\[1\]~_emulated\" and latch \"BCD_counter:U4\|cont6\[1\]~5\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont6[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont6\[2\] BCD_counter:U4\|cont6\[2\]~_emulated BCD_counter:U4\|cont6\[2\]~9 " "Register \"BCD_counter:U4\|cont6\[2\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont6\[2\]~_emulated\" and latch \"BCD_counter:U4\|cont6\[2\]~9\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont6[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont6\[3\] BCD_counter:U4\|cont6\[3\]~_emulated BCD_counter:U4\|cont6\[3\]~13 " "Register \"BCD_counter:U4\|cont6\[3\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont6\[3\]~_emulated\" and latch \"BCD_counter:U4\|cont6\[3\]~13\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont6[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont7\[0\] BCD_counter:U4\|cont7\[0\]~_emulated BCD_counter:U4\|cont7\[0\]~1 " "Register \"BCD_counter:U4\|cont7\[0\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont7\[0\]~_emulated\" and latch \"BCD_counter:U4\|cont7\[0\]~1\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont7[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont7\[1\] BCD_counter:U4\|cont7\[1\]~_emulated BCD_counter:U4\|cont7\[1\]~5 " "Register \"BCD_counter:U4\|cont7\[1\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont7\[1\]~_emulated\" and latch \"BCD_counter:U4\|cont7\[1\]~5\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont7[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont7\[2\] BCD_counter:U4\|cont7\[2\]~_emulated BCD_counter:U4\|cont7\[2\]~9 " "Register \"BCD_counter:U4\|cont7\[2\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont7\[2\]~_emulated\" and latch \"BCD_counter:U4\|cont7\[2\]~9\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont7[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_counter:U4\|cont7\[3\] BCD_counter:U4\|cont7\[3\]~_emulated BCD_counter:U4\|cont7\[3\]~13 " "Register \"BCD_counter:U4\|cont7\[3\]\" is converted into an equivalent circuit using register \"BCD_counter:U4\|cont7\[3\]~_emulated\" and latch \"BCD_counter:U4\|cont7\[3\]~13\"" {  } { { "bcd_counter.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/ExamenParcial2P_Equipo5/Examen/bcd_counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571924368375 "|Master|BCD_counter:U4|cont7[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1571924368375 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571924369040 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571924373746 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571924373746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "380 " "Implemented 380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571924375770 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571924375770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "319 " "Implemented 319 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571924375770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571924375770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571924375998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 08:39:35 2019 " "Processing ended: Thu Oct 24 08:39:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571924375998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571924375998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571924375998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571924375998 ""}
