// Seed: 3091256053
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = 1 ? 1 : 1;
  logic id_3;
  type_6(
      id_2, 1
  );
  logic id_4;
  assign id_1 = 1 ? id_3 : 1'd0;
endmodule
