

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-192e696560217fbde0ca32c0b7f1cb04a8d61fd3_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          1 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
eb2e4b1d2e66a6f476a193fa8f794a98  /home/gpuser/Documents/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_7Tdwup
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_F8vkpC"
Running: cat _ptx_F8vkpC | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_EFnakP
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_EFnakP --output-file  /dev/null 2> _ptx_F8vkpCinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_F8vkpC _ptx2_EFnakP _ptx_F8vkpCinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 103717
gpu_sim_insn = 103760320
gpu_ipc =    1000.4177
gpu_tot_sim_cycle = 325867
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     318.4131
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 87688
gpu_stall_icnt2sh    = 277613
partiton_reqs_in_parallel = 2194086
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.1545
partiton_level_parallism_total  =       6.7331
partiton_reqs_in_parallel_util = 2194086
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 101449
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.6275
partiton_level_parallism_util_total  =      21.6275
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =     103.4831 GB/Sec
L2_BW_total  =      32.9366 GB/Sec
gpu_total_sim_rate=197638

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 11346
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11587
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1922278
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11346
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11587
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2436, 3149, 3154, 3146, 3150, 3142, 3152, 2521, 2516, 3145, 3154, 3139, 3152, 3137, 3148, 2512, 2510, 3141, 3146, 3136, 3147, 2989, 3001, 2437, 2510, 3139, 3144, 3143, 3146, 2998, 3005, 2436, 2267, 2836, 2842, 2831, 2840, 2830, 2837, 2274, 2264, 2835, 2838, 2835, 2835, 2828, 2834, 2271, 2267, 2834, 2838, 2832, 2839, 2829, 2839, 2271, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 122959
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75587
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 42486
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:155020	W0_Idle:655051	W0_Scoreboard:1749715	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 574 
maxdqlatency = 0 
maxmflatency = 7088 
averagemflatency = 1359 
max_icnt2mem_latency = 6522 
max_icnt2sh_latency = 325866 
mrq_lat_table:17470 	1467 	1548 	3057 	3584 	4764 	4641 	4063 	4558 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37329 	31898 	2169 	13947 	17201 	10328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25068 	4857 	921 	445 	36347 	2629 	1144 	5811 	12887 	13033 	10094 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16296 	37616 	29937 	1873 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	6996 	20140 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	36 	5 	11 	14 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        67        68        70        57        58        67        65        66        68        60        60        50        54        41        45 
dram[1]:        64        65        68        70        57        61        64        68        64        68        60        62        51        51        43        46 
dram[2]:        64        66        68        70        58        54        62        66        64        68        58        62        52        70        43        41 
dram[3]:        64        65        68        70        58        62        66        64        67        68        60        60        50        53        41        41 
dram[4]:        66        67        68        70        62        65        65        67        66        69        60        62        52        51        43        39 
dram[5]:        66        68        68        70        62        59        65        68        64        68        63        66        51        54        42        44 
dram[6]:        66        67        68        70        60        66        67        67        66        69        64        65        50        52        42        41 
dram[7]:        68        69        68        70        63        61        66        68        64        69        64        66        48        47        47        40 
dram[8]:        66        68        68        70        55        58        68        69        66        68        64        65        46        50        41        41 
dram[9]:        66        67        68        70        56        61        66        69        67        68        64        66        46        47        38        41 
dram[10]:        66        68        68        70        56        57        65        68        63        69        63        66        48        70        39        37 
maximum service time to same row:
dram[0]:     19131     19010     18841     18952     18356     18052     18536     18553     24675     24648     31936     31760     27963     28397     31893     31839 
dram[1]:     19251     19166     18997     19183     18373     18062     18570     18664     24676     24671     32185     32178     28324     28413     31953     31917 
dram[2]:     19101     19015     19041     19067     18064     18039     18651     18568     24693     24646     31663     31846     27971     28354     32056     31921 
dram[3]:     19118     19362     22450     22683     18352     18042     18515     18513     24633     24619     31808     28133     28346     28287     32164     31940 
dram[4]:     19100     19017     18962     19158     18366     18068     18570     18618     24641     24659     31768     31974     28140     28370     32070     32062 
dram[5]:     19048     19015     18945     19052     18063     18039     18623     18589     32639     32550     31666     32032     27786     28351     32001     32019 
dram[6]:     19119     19369     22450     22681     18360     18049     18591     18697     32706     32664     31819     31906     28186     28074     32112     32155 
dram[7]:     18803     18843     18887     19001     18355     18067     18696     18611     32743     32664     31782     31986     28141     28136     31838     31843 
dram[8]:     18921     18879     18865     19001     18078     18052     18598     18614     24629     24646     31959     31869     27960     28396     31843     31826 
dram[9]:     19205     19104     22400     22680     18362     18063     18596     18653     24657     24634     31714     31881     28174     28049     31953     31931 
dram[10]:     19060     18979     18949     19014     18362     18067     18673     18575     24655     24650     32014     31885     28209     28137     31890     31846 
average row accesses per activate:
dram[0]: 23.090910 24.545454 26.454546 23.307692 11.217391 11.304348 22.727272 22.363636 16.769230 19.727272 13.444445 10.909091 21.750000 21.416666  8.187500  8.500000 
dram[1]: 23.545454 20.692308 22.153847 22.923077 11.217391 11.478261 22.000000 22.363636 19.363636 19.818182 13.555555 11.950000 20.153847 21.333334  7.305555  8.500000 
dram[2]: 23.090910 24.272728 21.846153 27.363636 11.304348 10.400000 21.909090 22.545454 16.615385 14.733334 13.388889 10.208333 18.642857 25.600000  8.218750  8.468750 
dram[3]: 23.181818 24.545454 26.545454 22.923077 12.476191 11.652174 22.363636 22.363636 20.000000 19.818182 13.388889 12.526316 22.000000 21.083334  8.187500  8.088235 
dram[4]: 23.545454 24.636364 21.923077 23.153847 11.304348 12.571428 22.272728 22.363636 16.692308 15.785714 10.954545  9.833333 23.636364 21.166666  7.457143  8.181818 
dram[5]: 23.727272 24.545454 25.636364 20.133333 11.304348 10.480000 22.000000 22.545454 19.454546 16.769230 12.200000 11.181818 21.916666 21.166666  8.181818  8.363636 
dram[6]: 23.454546 24.818182 22.307692 20.000000 13.631579 11.565217 22.454546 22.727272 20.000000 19.727272 12.150000 10.521739 18.642857 20.916666  8.030303  7.885714 
dram[7]: 23.545454 25.090910 20.285715 20.200001 10.440000 11.608696 22.272728 22.636364 16.615385 14.733334 12.400000 11.045455 19.846153 21.833334  7.794117  7.500000 
dram[8]: 23.727272 24.727272 26.272728 20.266666 12.095238 11.391304 22.545454 22.818182 16.846153 16.692308 13.277778 11.045455 21.833334 21.416666  7.628572  7.742857 
dram[9]: 23.818182 24.909090 22.076923 19.933332 11.217391 12.619047 22.090910 22.818182 19.636364 19.454546 12.400000 11.666667 20.000000 21.416666  6.717949  8.242424 
dram[10]: 23.272728 24.636364 19.133333 23.076923 11.173913 12.523809 22.545454 22.454546 16.384615 16.923077 13.611111 11.181818 21.583334 26.000000  7.026316  8.250000 
average row locality = 45169/3007 = 15.021284
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       139       139       128       128       130       130       144       144       144       144 
dram[1]:       144       144       144       144       144       144       139       139       128       128       131       131       144       144       144       144 
dram[2]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[3]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[4]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[5]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[6]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[7]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[8]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[9]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[10]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2236/2234 = 1.00
number of total write accesses:
dram[0]:       109       126       147       159       114       116       111       107        90        89       112       110       117       113       118       128 
dram[1]:       115       125       144       154       114       120       103       107        85        90       113       108       118       112       119       128 
dram[2]:       110       123       140       157       116       116       103       110        88        93       110       114       117       112       119       127 
dram[3]:       111       126       148       154       118       124       108       108        92        90       110       107       120       109       118       131 
dram[4]:       115       127       141       157       116       120       107       108        89        93       110       105       116       110       116       125 
dram[5]:       117       126       138       158       116       118       104       110        86        90       113       115       119       110       125       131 
dram[6]:       114       129       146       156       115       122       109       112        92        89       112       111       117       107       120       131 
dram[7]:       115       132       140       159       117       123       107       111        88        93       117       112       114       118       120       125 
dram[8]:       117       128       145       160       110       118       110       113        91        89       108       112       118       113       122       126 
dram[9]:       118       130       143       155       114       121       105       113        88        86       117       114       116       113       117       127 
dram[10]:       112       127       143       156       113       119       110       109        85        92       114       115       115       116       122       120 
total reads: 20579
bank skew: 160/85 = 1.88
chip skew: 1891/1855 = 1.02
average mf latency per bank:
dram[0]:       3903      3679      4758      4728      5558      5628      3469      3558      3170      3289      2147      2225      1791      1858      1810      1820
dram[1]:       3824      3871      4803      4825      5591      5660      3620      3544      3314      3287      2160      2213      1771      1872      1820      1775
dram[2]:       3956      3874      4945      4802      5649      5623      3629      3552      3230      3192      2174      2210      1741      1872      1809      1820
dram[3]:       3884      3751      4851      4933      5393      5441      3528      3572      3134      3251      2146      2239      1735      1881      1806      1825
dram[4]:       3837      3824      4966      4880      5687      5695      3549      3506      3254      3187      2131      2167      1776      1879      1871      1828
dram[5]:       3870      3817      5030      4854      5661      5649      3581      3596      3202      3201      2115      2159      1724      1856      1807      1824
dram[6]:       3897      3811      4850      4898      5593      5686      3513      3520      3081      3253      2178      2249      1734      1878      1858      1853
dram[7]:       3902      3778      5056      4865      5684      5563      3634      3556      3191      3133      2141      2238      1757      1791      1883      1848
dram[8]:       3934      3812      4845      4762      5749      5677      3426      3494      3175      3277      2157      2179      1730      1816      1802      1817
dram[9]:       3824      3825      4916      4946      5508      5529      3579      3487      3216      3325      2153      2192      1729      1805      1870      1810
dram[10]:       3903      3835      4942      4831      5612      5493      3519      3580      3232      3170      2191      2226      1732      1801      1825      1860
maximum mf latency per bank:
dram[0]:       6700      6565      6799      6842      6851      7010      6778      6742      3971      3934      3191      3147      2719      2591      3311      3332
dram[1]:       6688      6694      6850      6899      6913      6998      6740      6739      3915      3883      3190      3181      2562      2598      3295      3354
dram[2]:       6704      6715      6805      6800      6995      6879      6786      6722      3874      3835      3218      3188      2608      2619      3311      3346
dram[3]:       6708      6745      6806      6842      6916      7036      6692      6683      3739      3769      3102      3157      2652      2611      3303      3330
dram[4]:       6749      6774      6819      6759      6970      7048      6632      6536      3474      3468      3115      3181      2598      2611      3288      3323
dram[5]:       6791      6720      6722      6820      6977      6938      6674      6584      3409      3410      3186      3154      2596      2573      3304      3346
dram[6]:       6666      6696      6769      6770      6908      7050      6677      6663      3385      3424      3141      3021      2594      2616      3311      3329
dram[7]:       6709      6758      6844      6753      7063      6995      6755      6611      3398      3398      3213      3230      2654      2662      3303      3334
dram[8]:       6791      6719      6751      6843      6962      6934      6769      6751      3962      4000      3263      3149      2764      2651      3307      3347
dram[9]:       6625      6727      6826      6885      6930      7088      6705      6820      3854      3933      3185      3179      2669      2660      3310      3359
dram[10]:       6706      6717      6849      6773      7043      6858      6914      6700      3823      3862      3195      3214      2657      2667      3326      3370
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192586 n_nop=179334 n_act=267 n_pre=251 n_req=4101 n_rd=8940 n_write=3794 bw_util=0.1322
n_activity=41075 dram_eff=0.62
bk0: 580a 188409i bk1: 576a 187989i bk2: 576a 186600i bk3: 576a 186112i bk4: 576a 187140i bk5: 576a 186937i bk6: 556a 187812i bk7: 556a 187644i bk8: 512a 188555i bk9: 512a 188415i bk10: 520a 188186i bk11: 520a 187699i bk12: 576a 188650i bk13: 576a 187971i bk14: 576a 187745i bk15: 576a 187382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6546
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192586 n_nop=179339 n_act=271 n_pre=255 n_req=4091 n_rd=8944 n_write=3777 bw_util=0.1321
n_activity=41133 dram_eff=0.6185
bk0: 576a 188310i bk1: 576a 187974i bk2: 576a 186395i bk3: 576a 186070i bk4: 576a 187591i bk5: 576a 186772i bk6: 556a 188145i bk7: 556a 187618i bk8: 512a 188566i bk9: 512a 188522i bk10: 524a 188035i bk11: 524a 187739i bk12: 576a 188523i bk13: 576a 188040i bk14: 576a 187610i bk15: 576a 187621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65442
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192586 n_nop=179340 n_act=274 n_pre=258 n_req=4089 n_rd=8936 n_write=3778 bw_util=0.132
n_activity=40897 dram_eff=0.6218
bk0: 576a 188209i bk1: 576a 187861i bk2: 576a 186678i bk3: 576a 186165i bk4: 576a 187109i bk5: 576a 186702i bk6: 552a 187958i bk7: 552a 187709i bk8: 512a 188448i bk9: 512a 188119i bk10: 524a 188123i bk11: 524a 187805i bk12: 576a 188326i bk13: 576a 188298i bk14: 576a 187953i bk15: 576a 187468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6193
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192586 n_nop=179319 n_act=261 n_pre=245 n_req=4108 n_rd=8936 n_write=3825 bw_util=0.1325
n_activity=40944 dram_eff=0.6233
bk0: 576a 188525i bk1: 576a 188081i bk2: 576a 186450i bk3: 576a 185978i bk4: 576a 187212i bk5: 576a 186866i bk6: 552a 188040i bk7: 552a 187803i bk8: 512a 188754i bk9: 512a 188343i bk10: 524a 188319i bk11: 524a 188012i bk12: 576a 188310i bk13: 576a 188191i bk14: 576a 187629i bk15: 576a 187337i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.71911
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192586 n_nop=179338 n_act=278 n_pre=262 n_req=4091 n_rd=8944 n_write=3764 bw_util=0.132
n_activity=41468 dram_eff=0.6129
bk0: 576a 188388i bk1: 576a 187913i bk2: 576a 186829i bk3: 576a 186273i bk4: 576a 187445i bk5: 576a 187201i bk6: 552a 188018i bk7: 552a 188208i bk8: 512a 188570i bk9: 512a 188219i bk10: 524a 188058i bk11: 524a 187973i bk12: 576a 188506i bk13: 576a 188188i bk14: 580a 187731i bk15: 580a 187501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6524
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192586 n_nop=179299 n_act=274 n_pre=258 n_req=4112 n_rd=8944 n_write=3811 bw_util=0.1325
n_activity=41396 dram_eff=0.6162
bk0: 576a 188041i bk1: 576a 187725i bk2: 576a 186856i bk3: 576a 186179i bk4: 576a 187157i bk5: 576a 186900i bk6: 552a 188087i bk7: 552a 188129i bk8: 512a 188851i bk9: 512a 188391i bk10: 524a 188310i bk11: 524a 187954i bk12: 576a 188570i bk13: 576a 188264i bk14: 580a 187881i bk15: 580a 187285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68078
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192586 n_nop=179282 n_act=273 n_pre=257 n_req=4118 n_rd=8944 n_write=3830 bw_util=0.1327
n_activity=41603 dram_eff=0.6141
bk0: 576a 188353i bk1: 576a 187874i bk2: 576a 186703i bk3: 576a 186163i bk4: 576a 187628i bk5: 576a 186989i bk6: 552a 188169i bk7: 552a 188081i bk8: 512a 188698i bk9: 512a 188547i bk10: 524a 188293i bk11: 524a 187954i bk12: 576a 188468i bk13: 576a 188149i bk14: 580a 187747i bk15: 580a 187192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.76727
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192586 n_nop=179271 n_act=286 n_pre=270 n_req=4127 n_rd=8944 n_write=3815 bw_util=0.1325
n_activity=41424 dram_eff=0.616
bk0: 576a 188231i bk1: 576a 188126i bk2: 576a 186501i bk3: 576a 186058i bk4: 576a 187429i bk5: 576a 186941i bk6: 552a 188285i bk7: 552a 187897i bk8: 512a 188465i bk9: 512a 188112i bk10: 524a 188149i bk11: 524a 187933i bk12: 576a 188286i bk13: 576a 188015i bk14: 580a 187579i bk15: 580a 187256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7366
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192586 n_nop=179293 n_act=274 n_pre=258 n_req=4116 n_rd=8944 n_write=3817 bw_util=0.1325
n_activity=41388 dram_eff=0.6167
bk0: 576a 188256i bk1: 576a 187671i bk2: 576a 186458i bk3: 576a 186082i bk4: 576a 187176i bk5: 576a 186842i bk6: 552a 187915i bk7: 552a 187583i bk8: 512a 188233i bk9: 512a 188186i bk10: 524a 188291i bk11: 524a 187754i bk12: 576a 188479i bk13: 576a 187901i bk14: 580a 187683i bk15: 580a 187326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68479
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192586 n_nop=179283 n_act=276 n_pre=260 n_req=4113 n_rd=8944 n_write=3823 bw_util=0.1326
n_activity=41355 dram_eff=0.6174
bk0: 576a 188355i bk1: 576a 187741i bk2: 576a 186687i bk3: 576a 186155i bk4: 576a 187416i bk5: 576a 187095i bk6: 552a 187981i bk7: 552a 188006i bk8: 512a 188500i bk9: 512a 188428i bk10: 524a 188055i bk11: 524a 187862i bk12: 576a 188188i bk13: 576a 188056i bk14: 580a 187786i bk15: 580a 187452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67019
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192586 n_nop=179321 n_act=274 n_pre=258 n_req=4103 n_rd=8940 n_write=3793 bw_util=0.1322
n_activity=41501 dram_eff=0.6136
bk0: 576a 188228i bk1: 576a 187566i bk2: 576a 186176i bk3: 576a 186079i bk4: 576a 187340i bk5: 576a 186644i bk6: 552a 187912i bk7: 552a 187644i bk8: 512a 188491i bk9: 512a 188218i bk10: 524a 188241i bk11: 524a 187954i bk12: 576a 188118i bk13: 576a 188244i bk14: 580a 187665i bk15: 576a 187606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.66381

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5094, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2223, Reservation_fails = 1
L2_cache_bank[1]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2360, Reservation_fails = 1
L2_cache_bank[2]: Access = 5049, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2205, Reservation_fails = 1
L2_cache_bank[3]: Access = 5215, Miss = 1118, Miss_rate = 0.214, Pending_hits = 2422, Reservation_fails = 1
L2_cache_bank[4]: Access = 5040, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2156, Reservation_fails = 1
L2_cache_bank[5]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2374, Reservation_fails = 1
L2_cache_bank[6]: Access = 5043, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2213, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2341, Reservation_fails = 0
L2_cache_bank[8]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2238, Reservation_fails = 1
L2_cache_bank[9]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2405, Reservation_fails = 1
L2_cache_bank[10]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2210, Reservation_fails = 0
L2_cache_bank[11]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2406, Reservation_fails = 2
L2_cache_bank[12]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2198, Reservation_fails = 0
L2_cache_bank[13]: Access = 5245, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2377, Reservation_fails = 0
L2_cache_bank[14]: Access = 5072, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2207, Reservation_fails = 0
L2_cache_bank[15]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2378, Reservation_fails = 1
L2_cache_bank[16]: Access = 5065, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2241, Reservation_fails = 0
L2_cache_bank[17]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2387, Reservation_fails = 1
L2_cache_bank[18]: Access = 5075, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2200, Reservation_fails = 1
L2_cache_bank[19]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2417, Reservation_fails = 2
L2_cache_bank[20]: Access = 5070, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2191, Reservation_fails = 5
L2_cache_bank[21]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2349, Reservation_fails = 2
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 50498
L2_total_cache_reservation_fails = 22
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37764
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6586
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 349
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.3342
	minimum = 6
	maximum = 846
Network latency average = 15.9298
	minimum = 6
	maximum = 817
Slowest packet = 118281
Flit latency average = 14.7202
	minimum = 6
	maximum = 817
Slowest flit = 248800
Fragmentation average = 0.0231596
	minimum = 0
	maximum = 707
Injected packet rate average = 0.0218357
	minimum = 0.0178901 (at node 20)
	maximum = 0.0252853 (at node 41)
Accepted packet rate average = 0.0218357
	minimum = 0.0178901 (at node 20)
	maximum = 0.0252853 (at node 41)
Injected flit rate average = 0.0466757
	minimum = 0.0275896 (at node 20)
	maximum = 0.0705963 (at node 41)
Accepted flit rate average= 0.0466757
	minimum = 0.0364069 (at node 32)
	maximum = 0.058038 (at node 12)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.3342 (1 samples)
	minimum = 6 (1 samples)
	maximum = 846 (1 samples)
Network latency average = 15.9298 (1 samples)
	minimum = 6 (1 samples)
	maximum = 817 (1 samples)
Flit latency average = 14.7202 (1 samples)
	minimum = 6 (1 samples)
	maximum = 817 (1 samples)
Fragmentation average = 0.0231596 (1 samples)
	minimum = 0 (1 samples)
	maximum = 707 (1 samples)
Injected packet rate average = 0.0218357 (1 samples)
	minimum = 0.0178901 (1 samples)
	maximum = 0.0252853 (1 samples)
Accepted packet rate average = 0.0218357 (1 samples)
	minimum = 0.0178901 (1 samples)
	maximum = 0.0252853 (1 samples)
Injected flit rate average = 0.0466757 (1 samples)
	minimum = 0.0275896 (1 samples)
	maximum = 0.0705963 (1 samples)
Accepted flit rate average = 0.0466757 (1 samples)
	minimum = 0.0364069 (1 samples)
	maximum = 0.058038 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 45 sec (525 sec)
gpgpu_simulation_rate = 197638 (inst/sec)
gpgpu_simulation_rate = 620 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 4032 Tlb_hit: 1216 Tlb_miss: 2816 Tlb_hit_rate: 0.301587
Shader1: Tlb_access: 4156 Tlb_hit: 1044 Tlb_miss: 3112 Tlb_hit_rate: 0.251203
Shader2: Tlb_access: 3908 Tlb_hit: 826 Tlb_miss: 3082 Tlb_hit_rate: 0.211361
Shader3: Tlb_access: 3752 Tlb_hit: 880 Tlb_miss: 2872 Tlb_hit_rate: 0.234542
Shader4: Tlb_access: 4200 Tlb_hit: 1170 Tlb_miss: 3030 Tlb_hit_rate: 0.278571
Shader5: Tlb_access: 3896 Tlb_hit: 1134 Tlb_miss: 2762 Tlb_hit_rate: 0.291068
Shader6: Tlb_access: 4016 Tlb_hit: 1086 Tlb_miss: 2930 Tlb_hit_rate: 0.270418
Shader7: Tlb_access: 4040 Tlb_hit: 1090 Tlb_miss: 2950 Tlb_hit_rate: 0.269802
Shader8: Tlb_access: 4216 Tlb_hit: 1698 Tlb_miss: 2518 Tlb_hit_rate: 0.402751
Shader9: Tlb_access: 4160 Tlb_hit: 1228 Tlb_miss: 2932 Tlb_hit_rate: 0.295192
Shader10: Tlb_access: 3968 Tlb_hit: 1126 Tlb_miss: 2842 Tlb_hit_rate: 0.283770
Shader11: Tlb_access: 4240 Tlb_hit: 1110 Tlb_miss: 3130 Tlb_hit_rate: 0.261792
Shader12: Tlb_access: 4124 Tlb_hit: 1516 Tlb_miss: 2608 Tlb_hit_rate: 0.367604
Shader13: Tlb_access: 4156 Tlb_hit: 1090 Tlb_miss: 3066 Tlb_hit_rate: 0.262271
Shader14: Tlb_access: 3936 Tlb_hit: 996 Tlb_miss: 2940 Tlb_hit_rate: 0.253049
Shader15: Tlb_access: 3952 Tlb_hit: 1052 Tlb_miss: 2900 Tlb_hit_rate: 0.266194
Shader16: Tlb_access: 3852 Tlb_hit: 782 Tlb_miss: 3070 Tlb_hit_rate: 0.203011
Shader17: Tlb_access: 4288 Tlb_hit: 1188 Tlb_miss: 3100 Tlb_hit_rate: 0.277052
Shader18: Tlb_access: 3912 Tlb_hit: 858 Tlb_miss: 3054 Tlb_hit_rate: 0.219325
Shader19: Tlb_access: 3832 Tlb_hit: 1384 Tlb_miss: 2448 Tlb_hit_rate: 0.361169
Shader20: Tlb_access: 3696 Tlb_hit: 1064 Tlb_miss: 2632 Tlb_hit_rate: 0.287879
Shader21: Tlb_access: 4144 Tlb_hit: 1222 Tlb_miss: 2922 Tlb_hit_rate: 0.294884
Shader22: Tlb_access: 4172 Tlb_hit: 1196 Tlb_miss: 2976 Tlb_hit_rate: 0.286673
Shader23: Tlb_access: 3972 Tlb_hit: 1206 Tlb_miss: 2766 Tlb_hit_rate: 0.303625
Shader24: Tlb_access: 4116 Tlb_hit: 1148 Tlb_miss: 2968 Tlb_hit_rate: 0.278912
Shader25: Tlb_access: 4016 Tlb_hit: 1146 Tlb_miss: 2870 Tlb_hit_rate: 0.285359
Shader26: Tlb_access: 3956 Tlb_hit: 976 Tlb_miss: 2980 Tlb_hit_rate: 0.246714
Shader27: Tlb_access: 4108 Tlb_hit: 1124 Tlb_miss: 2984 Tlb_hit_rate: 0.273612
Tlb_tot_access: 112816 Tlb_tot_hit: 31556, Tlb_tot_miss: 81260, Tlb_tot_hit_rate: 0.279712
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 642 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader1: Tlb_validate: 656 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader2: Tlb_validate: 642 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader3: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader4: Tlb_validate: 680 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader5: Tlb_validate: 624 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader6: Tlb_validate: 638 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader7: Tlb_validate: 702 Tlb_invalidate: 228 Tlb_evict: 0 Tlb_page_evict: 228
Shader8: Tlb_validate: 616 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader9: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader10: Tlb_validate: 610 Tlb_invalidate: 192 Tlb_evict: 0 Tlb_page_evict: 192
Shader11: Tlb_validate: 680 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader12: Tlb_validate: 652 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader13: Tlb_validate: 712 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader14: Tlb_validate: 656 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader15: Tlb_validate: 688 Tlb_invalidate: 222 Tlb_evict: 0 Tlb_page_evict: 222
Shader16: Tlb_validate: 740 Tlb_invalidate: 244 Tlb_evict: 0 Tlb_page_evict: 244
Shader17: Tlb_validate: 674 Tlb_invalidate: 216 Tlb_evict: 0 Tlb_page_evict: 216
Shader18: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader19: Tlb_validate: 606 Tlb_invalidate: 192 Tlb_evict: 0 Tlb_page_evict: 192
Shader20: Tlb_validate: 638 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader21: Tlb_validate: 628 Tlb_invalidate: 198 Tlb_evict: 0 Tlb_page_evict: 198
Shader22: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader23: Tlb_validate: 666 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader24: Tlb_validate: 666 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader25: Tlb_validate: 712 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader26: Tlb_validate: 676 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader27: Tlb_validate: 652 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Tlb_tot_valiate: 18606 Tlb_invalidate: 5962, Tlb_tot_evict: 0, Tlb_tot_evict page: 5962
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2816 Page_hit: 1418 Page_miss: 1398 Page_hit_rate: 0.503551 Page_fault: 0 Page_pending: 1396
Shader1: Page_table_access:3112 Page_hit: 1478 Page_miss: 1634 Page_hit_rate: 0.474936 Page_fault: 1 Page_pending: 1633
Shader2: Page_table_access:3082 Page_hit: 1384 Page_miss: 1698 Page_hit_rate: 0.449059 Page_fault: 0 Page_pending: 1698
Shader3: Page_table_access:2872 Page_hit: 1396 Page_miss: 1476 Page_hit_rate: 0.486072 Page_fault: 1 Page_pending: 1475
Shader4: Page_table_access:3030 Page_hit: 1654 Page_miss: 1376 Page_hit_rate: 0.545875 Page_fault: 2 Page_pending: 1374
Shader5: Page_table_access:2762 Page_hit: 1434 Page_miss: 1328 Page_hit_rate: 0.519189 Page_fault: 0 Page_pending: 1327
Shader6: Page_table_access:2930 Page_hit: 1396 Page_miss: 1534 Page_hit_rate: 0.476451 Page_fault: 1 Page_pending: 1533
Shader7: Page_table_access:2950 Page_hit: 1448 Page_miss: 1502 Page_hit_rate: 0.490847 Page_fault: 1 Page_pending: 1500
Shader8: Page_table_access:2518 Page_hit: 1096 Page_miss: 1422 Page_hit_rate: 0.435266 Page_fault: 1 Page_pending: 1422
Shader9: Page_table_access:2932 Page_hit: 1336 Page_miss: 1596 Page_hit_rate: 0.455662 Page_fault: 0 Page_pending: 1596
Shader10: Page_table_access:2842 Page_hit: 1484 Page_miss: 1358 Page_hit_rate: 0.522168 Page_fault: 0 Page_pending: 1357
Shader11: Page_table_access:3130 Page_hit: 1576 Page_miss: 1554 Page_hit_rate: 0.503514 Page_fault: 0 Page_pending: 1554
Shader12: Page_table_access:2608 Page_hit: 1168 Page_miss: 1440 Page_hit_rate: 0.447853 Page_fault: 0 Page_pending: 1440
Shader13: Page_table_access:3066 Page_hit: 1458 Page_miss: 1608 Page_hit_rate: 0.475538 Page_fault: 0 Page_pending: 1608
Shader14: Page_table_access:2940 Page_hit: 1380 Page_miss: 1560 Page_hit_rate: 0.469388 Page_fault: 1 Page_pending: 1560
Shader15: Page_table_access:2900 Page_hit: 1456 Page_miss: 1444 Page_hit_rate: 0.502069 Page_fault: 0 Page_pending: 1443
Shader16: Page_table_access:3070 Page_hit: 1520 Page_miss: 1550 Page_hit_rate: 0.495114 Page_fault: 0 Page_pending: 1550
Shader17: Page_table_access:3100 Page_hit: 1372 Page_miss: 1728 Page_hit_rate: 0.442581 Page_fault: 1 Page_pending: 1727
Shader18: Page_table_access:3054 Page_hit: 1374 Page_miss: 1680 Page_hit_rate: 0.449902 Page_fault: 0 Page_pending: 1680
Shader19: Page_table_access:2448 Page_hit: 1076 Page_miss: 1372 Page_hit_rate: 0.439542 Page_fault: 0 Page_pending: 1372
Shader20: Page_table_access:2632 Page_hit: 1144 Page_miss: 1488 Page_hit_rate: 0.434650 Page_fault: 3 Page_pending: 1487
Shader21: Page_table_access:2922 Page_hit: 1452 Page_miss: 1470 Page_hit_rate: 0.496920 Page_fault: 0 Page_pending: 1470
Shader22: Page_table_access:2976 Page_hit: 1214 Page_miss: 1762 Page_hit_rate: 0.407930 Page_fault: 2 Page_pending: 1761
Shader23: Page_table_access:2766 Page_hit: 1254 Page_miss: 1512 Page_hit_rate: 0.453362 Page_fault: 0 Page_pending: 1512
Shader24: Page_table_access:2968 Page_hit: 1302 Page_miss: 1666 Page_hit_rate: 0.438679 Page_fault: 0 Page_pending: 1666
Shader25: Page_table_access:2870 Page_hit: 1382 Page_miss: 1488 Page_hit_rate: 0.481533 Page_fault: 0 Page_pending: 1487
Shader26: Page_table_access:2980 Page_hit: 1328 Page_miss: 1652 Page_hit_rate: 0.445638 Page_fault: 1 Page_pending: 1653
Shader27: Page_table_access:2984 Page_hit: 1318 Page_miss: 1666 Page_hit_rate: 0.441689 Page_fault: 0 Page_pending: 1666
Page_talbe_tot_access: 81260 Page_tot_hit: 38298, Page_tot_miss 42962, Page_tot_hit_rate: 0.471302 Page_tot_fault: 15 Page_tot_pending: 42947
Total_memory_access_page_fault: 15, Average_latency: 246050.531250
========================================Page threshing statistics==============================
Page_validate: 768 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 6.651452
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   325867 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(70.031738)
F:   223850----T:   224536 	 St: c0000000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   224536----T:   224879 	 St: c000c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   224879----T:   225159 	 St: c0010000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   225159----T:   225937 	 St: c0012000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:   225937----T:   226197 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   226197----T:   227021 	 St: c0201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   227021----T:   227281 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   227281----T:   228105 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   234141----T:   234401 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   234401----T:   235225 	 St: c0101000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   235225----T:   235505 	 St: c0110000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   235505----T:   236283 	 St: c0112000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:   236283----T:   236563 	 St: c0020000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   236563----T:   238085 	 St: c0022000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(1.027684)
F:   238085----T:   238345 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   238345----T:   239914 	 St: c0221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(1.059419)
F:   244921----T:   245181 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   245181----T:   246750 	 St: c0121000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(1.059419)
F:   247574----T:   247854 	 St: c0040000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   247854----T:   250879 	 St: c0042000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(2.042539)
F:   250879----T:   251139 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   251139----T:   254211 	 St: c0241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(2.074274)
F:   259279----T:   259559 	 St: c0140000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   259559----T:   262584 	 St: c0142000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(2.042539)
F:   271290----T:   271570 	 St: c0080000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   271570----T:   277606 	 St: c0082000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(4.075624)
F:   277606----T:   277886 	 St: c0280000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   277886----T:   283922 	 St: c0282000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(4.075624)
F:   289322----T:   289582 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   289582----T:   295665 	 St: c0181000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(4.107360)
F:   325867----T:   326127 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   325867----T:   326691 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   326951----T:   327211 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   326951----T:   327775 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   328035----T:   328295 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   328035----T:   329604 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F:   329864----T:   330124 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   329864----T:   332936 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(2.074274)
F:   333196----T:   333456 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   333196----T:   339279 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(4.107360)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 103717(cycle), 70.031738(us)
Tot_kernel_exec_time_and_fault_time: 1103392(cycle), 745.031738(us)
Tot_memcpy_h2d_time: 40774(cycle), 27.531397(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 40774(cycle), 27.531397(us)
Tot_devicesync_time: 13672(cycle), 9.231600(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 13672(cycle), 9.231600(us)
GPGPU-Sim: *** exit detected ***
