
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 2983.26

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: ext_stage_wr_vxrm.internal_data[1]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.59    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.02    0.01 1000.01 v _387_/A (INVx1_ASAP7_75t_R)
    49   51.56  323.31  135.12 1135.12 ^ _387_/Y (INVx1_ASAP7_75t_R)
                                         _049_ (net)
                323.31    0.32 1135.45 ^ ext_stage_wr_vxrm.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1135.45   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ext_stage_wr_vxrm.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          4.21    4.21   library removal time
                                  4.21   data required time
-----------------------------------------------------------------------------
                                  4.21   data required time
                               -1135.45   data arrival time
-----------------------------------------------------------------------------
                               1131.24   slack (MET)


Startpoint: stage_vtype.internal_data[9]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vtype.internal_data[9]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_vtype.internal_data[9]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.56   12.04   34.65   34.65 ^ stage_vtype.internal_data[9]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _009_ (net)
                 12.04    0.00   34.66 ^ _181_/A (INVx1_ASAP7_75t_R)
     2    0.60    6.28    5.86   40.51 v _181_/Y (INVx1_ASAP7_75t_R)
                                         vtype_exe[0] (net)
                  6.28    0.01   40.52 v _310_/C (AND3x1_ASAP7_75t_R)
     1    0.56    5.72   12.78   53.30 v _310_/Y (AND3x1_ASAP7_75t_R)
                                         _155_ (net)
                  5.72    0.01   53.31 v _311_/B (AO21x1_ASAP7_75t_R)
     1    0.60    5.96   12.25   65.56 v _311_/Y (AO21x1_ASAP7_75t_R)
                                         _089_ (net)
                  5.96    0.01   65.56 v stage_vtype.internal_data[9]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 65.56   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_vtype.internal_data[9]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          9.30    9.30   library hold time
                                  9.30   data required time
-----------------------------------------------------------------------------
                                  9.30   data required time
                                -65.56   data arrival time
-----------------------------------------------------------------------------
                                 56.26   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vl.internal_data[9]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.77    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.02    0.01 1000.01 v _387_/A (INVx1_ASAP7_75t_R)
    49   63.97  400.84  167.14 1167.14 ^ _387_/Y (INVx1_ASAP7_75t_R)
                                         _049_ (net)
                401.09    5.85 1172.99 ^ stage_vl.internal_data[9]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1172.99   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ stage_vl.internal_data[9]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -41.17 4958.83   library recovery time
                               4958.83   data required time
-----------------------------------------------------------------------------
                               4958.83   data required time
                               -1172.99   data arrival time
-----------------------------------------------------------------------------
                               3785.84   slack (MET)


Startpoint: vec_data_in_exe[0] (input port clocked by clk)
Endpoint: csr_wr_data_vsstatus_exe[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     6    2.96    0.00    0.00 1000.00 v vec_data_in_exe[0] (in)
                                         vec_data_in_exe[0] (net)
                  0.25    0.08 1000.08 v _343_/A1 (AO22x1_ASAP7_75t_R)
     1    0.59    7.95   16.63 1016.71 v _343_/Y (AO22x1_ASAP7_75t_R)
                                         csr_wr_data_vsstatus_exe[0] (net)
                  7.95    0.03 1016.74 v csr_wr_data_vsstatus_exe[0] (out)
                               1016.74   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1016.74   data arrival time
-----------------------------------------------------------------------------
                               2983.26   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vl.internal_data[9]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.77    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.02    0.01 1000.01 v _387_/A (INVx1_ASAP7_75t_R)
    49   63.97  400.84  167.14 1167.14 ^ _387_/Y (INVx1_ASAP7_75t_R)
                                         _049_ (net)
                401.09    5.85 1172.99 ^ stage_vl.internal_data[9]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1172.99   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ stage_vl.internal_data[9]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -41.17 4958.83   library recovery time
                               4958.83   data required time
-----------------------------------------------------------------------------
                               4958.83   data required time
                               -1172.99   data arrival time
-----------------------------------------------------------------------------
                               3785.84   slack (MET)


Startpoint: vec_data_in_exe[0] (input port clocked by clk)
Endpoint: csr_wr_data_vsstatus_exe[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     6    2.96    0.00    0.00 1000.00 v vec_data_in_exe[0] (in)
                                         vec_data_in_exe[0] (net)
                  0.25    0.08 1000.08 v _343_/A1 (AO22x1_ASAP7_75t_R)
     1    0.59    7.95   16.63 1016.71 v _343_/Y (AO22x1_ASAP7_75t_R)
                                         csr_wr_data_vsstatus_exe[0] (net)
                  7.95    0.03 1016.74 v csr_wr_data_vsstatus_exe[0] (out)
                               1016.74   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1016.74   data arrival time
-----------------------------------------------------------------------------
                               2983.26   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.20e-05   5.61e-07   4.84e-09   1.26e-05  73.6%
Combinational          2.39e-06   2.12e-06   1.13e-08   4.52e-06  26.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.44e-05   2.68e-06   1.61e-08   1.71e-05 100.0%
                          84.3%      15.6%       0.1%
