0.6
2019.1
May 24 2019
15:06:07
D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/Implementation/Board_Implementation.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/Implementation/Board_Implementation.srcs/sim_1/new/testbench.v,1606169679,verilog,,,,testbench,,,,,,,,
D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/Implementation/Board_Implementation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1606093434,verilog,,D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/Implementation/Board_Implementation.srcs/sources_1/new/Regs.v,,clk_wiz_0,,,../../../../Board_Implementation.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/Implementation/Board_Implementation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1606093434,verilog,,D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/Implementation/Board_Implementation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Board_Implementation.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/Implementation/Board_Implementation.srcs/sources_1/new/Regs.v,1606169372,verilog,,D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/Implementation/Board_Implementation.srcs/sources_1/new/SPI.v,,Regs,,,,,,,,
D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/Implementation/Board_Implementation.srcs/sources_1/new/SPI.v,1606167888,verilog,,D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/Implementation/Board_Implementation.srcs/sources_1/new/Top.v,,SPI,,,,,,,,
D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/Implementation/Board_Implementation.srcs/sources_1/new/Top.v,1606168532,verilog,,D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/Implementation/Board_Implementation.srcs/sim_1/new/testbench.v,,Top,,,,,,,,
