<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\GOWIN\TangNano-4K-example\Nano4K_HDMI\src\dvi_tx\dvi_tx.v<br>
E:\GOWIN\TangNano-4K-example\Nano4K_HDMI\src\top.v<br>
E:\GOWIN\TangNano-4K-example\Nano4K_HDMI\src\led_test.v<br>
E:\GOWIN\TangNano-4K-example\Nano4K_HDMI\src\VGA_BITSTREAM.v<br>
E:\GOWIN\TangNano-4K-example\Nano4K_HDMI\src\VGA_Controller.sv<br>
E:\GOWIN\TangNano-4K-example\Nano4K_HDMI\src\gowin_rom\gowin_rom.v<br>
C:\Gowin\Gowin_V1.9.8.05\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
C:\Gowin\Gowin_V1.9.8.05\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
C:\Gowin\Gowin_V1.9.8.05\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
C:\Gowin\Gowin_V1.9.8.05\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
C:\Gowin\Gowin_V1.9.8.05\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v<br>
C:\Gowin\Gowin_V1.9.8.05\IDE\data\ipcores\gw_jtag.v<br>
E:\GOWIN\TangNano-4K-example\Nano4K_HDMI\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Feb 09 12:57:26 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.422s, Peak memory usage = 222.234MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.074s, Peak memory usage = 222.234MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 222.234MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.148s, Peak memory usage = 222.234MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 222.234MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 222.234MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 222.234MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 222.234MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.157s, Peak memory usage = 222.234MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.027s, Peak memory usage = 222.234MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 222.234MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 13s, Elapsed time = 0h 0m 13s, Peak memory usage = 222.234MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.163s, Peak memory usage = 222.234MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.134s, Peak memory usage = 222.234MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 14s, Elapsed time = 0h 0m 14s, Peak memory usage = 222.234MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>610</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>46</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>188</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>273</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNP</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNC</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNCE</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1540</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>191</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>357</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>992</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>219</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>219</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPADD18</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspROM</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLVR</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1778(1559 LUTs, 219 ALUs) / 4608</td>
<td>39%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>610 / 3570</td>
<td>17%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 3570</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>610 / 3570</td>
<td>17%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>4 / 10</td>
<td>40%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>pll/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>1.300</td>
<td>769.5</td>
<td>0.000</td>
<td>0.650</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll/CLKOUT </td>
</tr>
<tr>
<td>pll/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>1.300</td>
<td>769.5</td>
<td>0.000</td>
<td>0.650</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll/CLKOUTP </td>
</tr>
<tr>
<td>pll/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>2.599</td>
<td>384.8</td>
<td>0.000</td>
<td>1.300</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll/CLKOUTD </td>
</tr>
<tr>
<td>pll/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>3.899</td>
<td>256.5</td>
<td>0.000</td>
<td>1.949</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.498</td>
<td>153.9</td>
<td>0.000</td>
<td>3.249</td>
<td>pll/CLKOUT</td>
<td>pll/CLKOUT.default_gen_clk</td>
<td>clk_pixel_gen/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.0(MHz)</td>
<td>103.0(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>153.9(MHz)</td>
<td>34.7(MHz)</td>
<td>34</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.269</td>
<td>0.269</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.538</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cnt_h_6_s0/CLK</td>
</tr>
<tr>
<td>0.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>cnt_h_6_s0/Q</td>
</tr>
<tr>
<td>1.234</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n78_s2/I1</td>
</tr>
<tr>
<td>2.048</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n78_s2/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>3.218</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>n78_s0/F</td>
</tr>
<tr>
<td>3.574</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>4.338</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>4.694</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>5.404</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>5.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8983_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>5.821</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8983_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>6.177</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/I0</td>
</tr>
<tr>
<td>6.887</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8984_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8984_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>7.660</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/I0</td>
</tr>
<tr>
<td>8.369</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8985_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.787</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8985_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>9.142</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8986_DOUT_2_s/I0</td>
</tr>
<tr>
<td>9.852</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8986_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8986_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>10.269</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8986_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>10.625</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8987_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.335</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8987_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8987_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.752</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8987_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>12.108</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8988_DOUT_2_s/I0</td>
</tr>
<tr>
<td>12.818</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8988_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>12.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8988_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>13.235</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8988_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>13.591</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8989_DOUT_2_s/I0</td>
</tr>
<tr>
<td>14.300</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8989_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>14.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8989_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>14.718</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8989_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>15.073</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89810_DOUT_2_s/I0</td>
</tr>
<tr>
<td>15.783</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89810_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>15.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89810_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>16.200</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89810_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.556</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89811_DOUT_2_s/I0</td>
</tr>
<tr>
<td>17.266</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89811_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89811_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.683</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89811_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>18.039</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89812_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.749</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89812_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89812_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>19.166</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89812_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>19.522</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89813_DOUT_2_s/I0</td>
</tr>
<tr>
<td>20.250</td>
<td>0.728</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89813_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>20.606</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/I0</td>
</tr>
<tr>
<td>21.315</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>22.280</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s493/F</td>
</tr>
<tr>
<td>22.636</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>23.100</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s386/F</td>
</tr>
<tr>
<td>23.455</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>24.220</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s295/F</td>
</tr>
<tr>
<td>24.576</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>25.040</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s168/F</td>
</tr>
<tr>
<td>25.395</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>25.859</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s71/F</td>
</tr>
<tr>
<td>26.215</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>26.679</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s36/F</td>
</tr>
<tr>
<td>27.035</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>27.498</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>rgb_next_23_s26/F</td>
</tr>
<tr>
<td>27.854</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_5_s22/I1</td>
</tr>
<tr>
<td>28.668</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rgb_next_5_s22/F</td>
</tr>
<tr>
<td>29.024</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.767</td>
<td>0.269</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>7.036</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s1/CLK</td>
</tr>
<tr>
<td>6.740</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.269, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.610, 68.841%; route: 8.536, 29.967%; tC2Q: 0.340, 1.192%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.269, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.269</td>
<td>0.269</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.538</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cnt_h_6_s0/CLK</td>
</tr>
<tr>
<td>0.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>cnt_h_6_s0/Q</td>
</tr>
<tr>
<td>1.234</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n78_s2/I1</td>
</tr>
<tr>
<td>2.048</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n78_s2/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>3.218</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>n78_s0/F</td>
</tr>
<tr>
<td>3.574</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>4.338</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>4.694</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>5.404</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>5.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8983_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>5.821</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8983_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>6.177</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/I0</td>
</tr>
<tr>
<td>6.887</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8984_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8984_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>7.660</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/I0</td>
</tr>
<tr>
<td>8.369</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8985_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.787</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8985_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>9.142</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8986_DOUT_2_s/I0</td>
</tr>
<tr>
<td>9.852</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8986_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8986_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>10.269</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8986_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>10.625</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8987_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.335</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8987_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8987_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.752</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8987_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>12.108</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8988_DOUT_2_s/I0</td>
</tr>
<tr>
<td>12.818</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8988_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>12.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8988_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>13.235</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8988_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>13.591</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8989_DOUT_2_s/I0</td>
</tr>
<tr>
<td>14.300</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8989_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>14.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8989_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>14.718</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8989_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>15.073</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89810_DOUT_2_s/I0</td>
</tr>
<tr>
<td>15.783</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89810_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>15.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89810_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>16.200</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89810_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.556</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89811_DOUT_2_s/I0</td>
</tr>
<tr>
<td>17.266</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89811_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89811_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.683</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89811_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>18.039</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89812_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.749</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89812_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89812_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>19.166</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89812_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>19.522</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89813_DOUT_2_s/I0</td>
</tr>
<tr>
<td>20.250</td>
<td>0.728</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89813_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>20.606</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/I0</td>
</tr>
<tr>
<td>21.315</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>22.280</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s493/F</td>
</tr>
<tr>
<td>22.636</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>23.100</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s386/F</td>
</tr>
<tr>
<td>23.455</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>24.220</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s295/F</td>
</tr>
<tr>
<td>24.576</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>25.040</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s168/F</td>
</tr>
<tr>
<td>25.395</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>25.859</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s71/F</td>
</tr>
<tr>
<td>26.215</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>26.679</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s36/F</td>
</tr>
<tr>
<td>27.035</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>27.498</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>rgb_next_23_s26/F</td>
</tr>
<tr>
<td>27.854</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_5_s22/I1</td>
</tr>
<tr>
<td>28.668</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rgb_next_5_s22/F</td>
</tr>
<tr>
<td>29.024</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.767</td>
<td>0.269</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>7.036</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s1/CLK</td>
</tr>
<tr>
<td>6.740</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.269, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.610, 68.841%; route: 8.536, 29.967%; tC2Q: 0.340, 1.192%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.269, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.269</td>
<td>0.269</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.538</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cnt_h_6_s0/CLK</td>
</tr>
<tr>
<td>0.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>cnt_h_6_s0/Q</td>
</tr>
<tr>
<td>1.234</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n78_s2/I1</td>
</tr>
<tr>
<td>2.048</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n78_s2/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>3.218</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>n78_s0/F</td>
</tr>
<tr>
<td>3.574</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>4.338</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>4.694</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>5.404</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>5.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8983_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>5.821</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8983_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>6.177</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/I0</td>
</tr>
<tr>
<td>6.887</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8984_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8984_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>7.660</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/I0</td>
</tr>
<tr>
<td>8.369</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8985_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.787</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8985_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>9.142</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8986_DOUT_2_s/I0</td>
</tr>
<tr>
<td>9.852</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8986_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8986_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>10.269</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8986_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>10.625</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8987_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.335</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8987_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8987_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.752</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8987_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>12.108</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8988_DOUT_2_s/I0</td>
</tr>
<tr>
<td>12.818</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8988_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>12.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8988_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>13.235</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8988_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>13.591</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8989_DOUT_2_s/I0</td>
</tr>
<tr>
<td>14.300</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8989_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>14.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8989_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>14.718</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8989_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>15.073</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89810_DOUT_2_s/I0</td>
</tr>
<tr>
<td>15.783</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89810_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>15.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89810_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>16.200</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89810_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.556</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89811_DOUT_2_s/I0</td>
</tr>
<tr>
<td>17.266</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89811_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89811_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.683</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89811_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>18.039</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89812_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.749</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89812_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89812_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>19.166</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89812_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>19.522</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89813_DOUT_2_s/I0</td>
</tr>
<tr>
<td>20.250</td>
<td>0.728</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89813_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>20.606</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/I0</td>
</tr>
<tr>
<td>21.315</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>22.280</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s493/F</td>
</tr>
<tr>
<td>22.636</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>23.100</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s386/F</td>
</tr>
<tr>
<td>23.455</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>24.220</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s295/F</td>
</tr>
<tr>
<td>24.576</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>25.040</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s168/F</td>
</tr>
<tr>
<td>25.395</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>25.859</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s71/F</td>
</tr>
<tr>
<td>26.215</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>26.679</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s36/F</td>
</tr>
<tr>
<td>27.035</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>27.498</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>rgb_next_23_s26/F</td>
</tr>
<tr>
<td>27.854</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_12_s20/I1</td>
</tr>
<tr>
<td>28.668</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_12_s20/F</td>
</tr>
<tr>
<td>29.024</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.767</td>
<td>0.269</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>7.036</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s1/CLK</td>
</tr>
<tr>
<td>6.740</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.269, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.610, 68.841%; route: 8.536, 29.967%; tC2Q: 0.340, 1.192%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.269, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.269</td>
<td>0.269</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.538</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cnt_h_6_s0/CLK</td>
</tr>
<tr>
<td>0.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>cnt_h_6_s0/Q</td>
</tr>
<tr>
<td>1.234</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n78_s2/I1</td>
</tr>
<tr>
<td>2.048</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n78_s2/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>3.218</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>n78_s0/F</td>
</tr>
<tr>
<td>3.574</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>4.338</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>4.694</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>5.404</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>5.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8983_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>5.821</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8983_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>6.177</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/I0</td>
</tr>
<tr>
<td>6.887</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8984_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8984_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>7.660</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/I0</td>
</tr>
<tr>
<td>8.369</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8985_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.787</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8985_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>9.142</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8986_DOUT_2_s/I0</td>
</tr>
<tr>
<td>9.852</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8986_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8986_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>10.269</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8986_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>10.625</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8987_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.335</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8987_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8987_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.752</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8987_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>12.108</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8988_DOUT_2_s/I0</td>
</tr>
<tr>
<td>12.818</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8988_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>12.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8988_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>13.235</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8988_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>13.591</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8989_DOUT_2_s/I0</td>
</tr>
<tr>
<td>14.300</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8989_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>14.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8989_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>14.718</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8989_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>15.073</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89810_DOUT_2_s/I0</td>
</tr>
<tr>
<td>15.783</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89810_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>15.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89810_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>16.200</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89810_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.556</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89811_DOUT_2_s/I0</td>
</tr>
<tr>
<td>17.266</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89811_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89811_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.683</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89811_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>18.039</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89812_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.749</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89812_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89812_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>19.166</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89812_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>19.522</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89813_DOUT_2_s/I0</td>
</tr>
<tr>
<td>20.250</td>
<td>0.728</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89813_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>20.606</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/I0</td>
</tr>
<tr>
<td>21.315</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>22.280</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s493/F</td>
</tr>
<tr>
<td>22.636</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>23.100</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s386/F</td>
</tr>
<tr>
<td>23.455</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>24.220</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s295/F</td>
</tr>
<tr>
<td>24.576</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>25.040</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s168/F</td>
</tr>
<tr>
<td>25.395</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>25.859</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s71/F</td>
</tr>
<tr>
<td>26.215</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>26.679</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s36/F</td>
</tr>
<tr>
<td>27.035</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>27.498</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>rgb_next_23_s26/F</td>
</tr>
<tr>
<td>27.854</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>color_1_s1/I1</td>
</tr>
<tr>
<td>28.668</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>color_1_s1/F</td>
</tr>
<tr>
<td>29.024</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.767</td>
<td>0.269</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>7.036</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLK</td>
</tr>
<tr>
<td>6.740</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.269, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.610, 68.841%; route: 8.536, 29.967%; tC2Q: 0.340, 1.192%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.269, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.269</td>
<td>0.269</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.538</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cnt_h_6_s0/CLK</td>
</tr>
<tr>
<td>0.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>cnt_h_6_s0/Q</td>
</tr>
<tr>
<td>1.234</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n78_s2/I1</td>
</tr>
<tr>
<td>2.048</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n78_s2/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>3.218</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>n78_s0/F</td>
</tr>
<tr>
<td>3.574</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>4.338</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>4.694</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>5.404</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>5.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8983_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>5.821</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8983_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>6.177</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/I0</td>
</tr>
<tr>
<td>6.887</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8984_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8984_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>7.660</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/I0</td>
</tr>
<tr>
<td>8.369</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8985_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.787</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8985_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>9.142</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8986_DOUT_2_s/I0</td>
</tr>
<tr>
<td>9.852</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8986_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8986_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>10.269</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8986_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>10.625</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8987_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.335</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8987_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8987_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.752</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8987_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>12.108</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8988_DOUT_2_s/I0</td>
</tr>
<tr>
<td>12.818</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8988_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>12.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8988_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>13.235</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8988_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>13.591</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8989_DOUT_2_s/I0</td>
</tr>
<tr>
<td>14.300</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8989_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>14.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_8989_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>14.718</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_8989_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>15.073</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89810_DOUT_2_s/I0</td>
</tr>
<tr>
<td>15.783</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89810_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>15.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89810_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>16.200</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89810_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.556</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89811_DOUT_2_s/I0</td>
</tr>
<tr>
<td>17.266</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89811_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89811_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.683</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89811_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>18.039</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89812_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.749</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89812_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89812_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>19.166</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89812_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>19.522</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89813_DOUT_2_s/I0</td>
</tr>
<tr>
<td>20.250</td>
<td>0.728</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89813_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>20.606</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/I0</td>
</tr>
<tr>
<td>21.315</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>22.280</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s493/F</td>
</tr>
<tr>
<td>22.636</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>23.100</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s386/F</td>
</tr>
<tr>
<td>23.455</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>24.220</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s295/F</td>
</tr>
<tr>
<td>24.576</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>25.040</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s168/F</td>
</tr>
<tr>
<td>25.395</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>25.859</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s71/F</td>
</tr>
<tr>
<td>26.215</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>26.679</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s36/F</td>
</tr>
<tr>
<td>27.035</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>27.498</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>rgb_next_23_s26/F</td>
</tr>
<tr>
<td>27.854</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>color_3_s1/I1</td>
</tr>
<tr>
<td>28.668</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>color_3_s1/F</td>
</tr>
<tr>
<td>29.024</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.767</td>
<td>0.269</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>7.036</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLK</td>
</tr>
<tr>
<td>6.740</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.269, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.610, 68.841%; route: 8.536, 29.967%; tC2Q: 0.340, 1.192%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.269, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
