# Generate Verilog code
run:
	sbt run

test:
	sbt test

clean:
	-rm -rf test_run_dir verilog target project *.v *.fir *.json
