Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000504 00000044 t Board_LED_Init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000548 00000040 t Board_TEC_Init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000588 00000040 t Board_GPIO_Init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0005c8 00000030 t Board_ADC_Init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0005f8 00000038 t Board_SPI_Init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000630 00000024 t Board_I2C_Init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001d20 00000008 t GpioButtons
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001d28 0000000c t GpioLeds
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001d34 00000012 t GpioPorts
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001d4c 00000004 t InitClkStates
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001d50 00000074 t pinmuxing
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000760 0000002c t Chip_UART_GetIndex
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001dc4 00000008 t UART_BClock
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001dcc 00000008 t UART_PClock
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0008fc 00000014 t Chip_ADC_GetClockIndex
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000910 00000032 t getClkDiv
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0009c4 000000a0 t pll_calc_divs
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000a64 0000010c t pll_get_frac
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000b70 0000004c t Chip_Clock_FindBaseClock
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000de4 00000022 t Chip_Clock_GetDivRate
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000048 00000008 b audio_usb_pll_freq
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001de0 0000006c t periph_to_base
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001e4c 00000048 t InitClkStates
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000000 00000038 d i2c
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a00113c 00000014 t Chip_SSP_GetClockIndex
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001150 00000018 t Chip_SSP_GetPeriphClockIndex
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000038 00000004 d ClockSpeed
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001e94 00000048 t lpcUarts
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000050 00000004 b callBackFuncParams
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000058 00000008 b tickCounter
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000060 00000004 b tickHookFunction
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0014ec 00000034 t gpioObtainPinInit
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000064 00000004 b g_hUsb
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001fc8 t __init_array_end
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001fc4 b __preinit_array_end
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001fc4 t __init_array_start
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001fc4 b __preinit_array_start
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000c08 0000001c T Chip_Clock_GetDividerSource
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W TIMER2_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001274 00000014 T uartRxRead
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000184 00000002 W DebugMon_Handler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W RIT_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a080000 A __top_MFlashA512
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W ADCHS_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000114 T __section_table_start
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W FLASH_EEPROM_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W I2C0_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001318 0000001e T uartReadByte
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0006a8 00000008 T __stdio_init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001888 0000003e T delayRead
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a00017a 00000002 W HardFault_Handler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000000 A __vectors_start__
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0009b6 0000000c T Chip_ADC_SetResolution
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0014c0 0000002c T SysTick_Handler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0007e0 00000040 T Chip_UART_SetBaud
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000474 00000002 W initialise_monitor_handles
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W SDIO_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W ATIMER_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000186 00000002 W PendSV_Handler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000178 00000002 W NMI_Handler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001fd0 R __exidx_end
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000150 T __data_section_table_end
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W I2C1_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W UART1_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W GPIO5_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W CAN1_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:53ff7416 A __valid_user_code_checksum
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001fd0 R _etext
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W USB1_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W I2S0_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001336 00000080 T waitForReceiveStringOrTimeout
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W TIMER3_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000e86 0000000c T Chip_Clock_GetBaseClocktHz
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W UART0_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001a8 00000012 T bss_init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W SGPIO_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0018c8 T __aeabi_uldivmod
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000070 ? _noinit
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a00140a 00000016 T uartWriteString
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000068 00000004 B SystemCoreClock
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a00078c 00000054 T Chip_UART_Init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W ADC0_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000180 00000002 W UsageFault_Handler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000f04 0000004c T Chip_Clock_GetRate
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W GPIO6_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0006e8 0000006c T Board_SetupClocking
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:20008000 A __top_RamAHB32
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0018f8 000002d0 T __udivmoddi4
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000300 00000030 T hc05Test
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001d1c 00000004 T ExtRateIn
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W IntDefaultHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000300 T __CRP_WORD_END__
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W GPIO1_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W SSP0_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001244 00000018 T uartRxReady
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001fc8 R __exidx_start
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0002fc 00000004 T CRP_WORD
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001bcc 00000048 T __libc_init_array
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W ADC1_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000678 00000030 T Board_Init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000502 00000002 W _init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000114 T __data_section_table
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W RTC_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000070 B _ebss
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W TIMER0_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000478 00000088 T Reset_Handler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001444 0000007c T tickInit
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:20010000 A __top_RamAHB_ETB16
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W SPI_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001104 00000038 T Chip_I2C_SetClockRate
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W LCD_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000bbc 0000004c T Chip_Clock_EnableCrystal
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10008000 A __top_RamLoc32
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a00018a 0000001e T data_init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W TIMER1_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0010e0 00000024 T Chip_I2C_Init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W UART2_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000d78 0000006c T Chip_Clock_GetMainPLLHz
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001edc 000000e6 T gpioPinsInit
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000330 00000028 T hc05PrintATCommands
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0013f0 0000001a T uartWriteByte
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001168 00000012 T Chip_SSP_SetClockRate
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W GPIO2_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000e60 00000026 T Chip_Clock_GetBaseClock
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000048 B _bss
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000984 00000032 T Chip_ADC_SetSampleRate
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001868 00000020 T delayInit
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W I2S1_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a00117a 0000003e T Chip_SSP_SetBitRate
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000f64 00000002 T Chip_GPIO_Init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001d48 00000004 T OscRateIn
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a00129c 0000007c T uartInit
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000070 ? _end_noinit
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10008000 A _vStackTop
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W SSP1_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000178 T __bss_section_table_end
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001520 000001ac T gpioInit
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001bc8 00000002 W __aeabi_ldiv0
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0017a0 0000001c T USB0_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W GPIO3_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W SCT_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000c24 0000001c T Chip_Clock_GetDividerDivisor
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0002fc T __CRP_WORD_START__
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001c14 00000010 T memset
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a00017c 00000002 W MemManage_Handler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000358 0000011c T main
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W WDT_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:2000c000 A __top_RamAHB16
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1008a000 A __top_RamLoc40
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000182 00000002 W SVC_Handler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a00125c 00000018 T uartTxReady
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W GPIO7_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000e94 0000003c T Chip_Clock_EnableOpts
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000c40 000000b8 T Chip_Clock_GetClockInputHz
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000cf8 00000080 T Chip_Clock_CalcMainPLLValue
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0011f0 00000038 T SystemInit
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W SPIFI_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001830 00000038 T delay
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W QEI_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000150 T __bss_section_table
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0016cc 0000006a T gpioWrite
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000500 00000002 W _fini
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000944 00000040 T Chip_ADC_Init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1000006c 00000004 B g_pUsbApi
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0006b0 00000038 T Board_SetupMuxing
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000820 000000dc T Chip_UART_SetBaudFDR
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001420 0000000c T tickRead
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000040 00000008 D tickRateMS
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W ETH_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000000 ? _end_uninit_RESERVED
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0013b6 0000003a T waitForReceiveStringOrTimeoutBlocking
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001288 00000014 T uartTxWrite
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W CAN0_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000000 D _data
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000070 B _pvHeapStart
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000178 T __section_table_end
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0011b8 00000038 T Chip_SSP_Init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W GINT0_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W DAC_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000654 00000024 T Board_Debug_Init
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:10000048 D _edata
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0010c0 00000020 T Chip_I2C_EventHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W M0SUB_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000f68 00000158 T Chip_SetupCoreClock
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W GPIO0_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000000 00000040 T g_pfnVectors
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000f50 00000014 T SystemCoreClockUpdate
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W DMA_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W EVRT_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1b080000 A __top_MFlashB512
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001bc8 00000002 W __aeabi_idiv0
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a00017e 00000002 W BusFault_Handler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000ed0 00000034 T Chip_Clock_Enable
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W UART3_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W MCPWM_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W M0APP_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001736 00000068 T gpioRead
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0017bc 00000074 T boardInit
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000040 000000d4 T g_pfnVendorVectors
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W GINT1_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a00142c 00000018 T tickPowerSet
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000e08 00000058 T Chip_Clock_SetBaseClock
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a001228 0000001c T cyclesCounterInit
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a0001ba 00000002 W GPIO4_IRQHandler
Fede/Protocolos/CESE_PCSE/hc05_uart_bridge/out/hc05_uart_bridge.elf:1a000754 0000000c T Board_SystemInit
