#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Dec  6 19:40:12 2024
# Process ID: 38432
# Current directory: C:/Users/rutch/Downloads/HWLAB_final_project-pep3/HWLAB_final_project-pep3/final_try/final_try.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/rutch/Downloads/HWLAB_final_project-pep3/HWLAB_final_project-pep3/final_try/final_try.runs/synth_1/top.vds
# Journal file: C:/Users/rutch/Downloads/HWLAB_final_project-pep3/HWLAB_final_project-pep3/final_try/final_try.runs/synth_1\vivado.jou
# Running On        :Legion_5
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-12500H
# CPU Frequency     :3110 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :16890 MB
# Swap memory       :14210 MB
# Total Virtual     :31101 MB
# Available Virtual :7664 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 553.348 ; gain = 236.691
Command: read_checkpoint -auto_incremental -incremental C:/Users/rutch/Downloads/HWLAB_final_project-pep3/HWLAB_final_project-pep3/final_try/final_try.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/rutch/Downloads/HWLAB_final_project-pep3/HWLAB_final_project-pep3/final_try/final_try.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24380
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1405.562 ; gain = 449.016
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'ena2', assumed default net type 'wire' [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/top.v:28]
INFO: [Synth 8-11241] undeclared symbol 'w_p_tick', assumed default net type 'wire' [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/top.v:34]
WARNING: [Synth 8-8895] 'w_p_tick' is already implicitly declared on line 34 [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/top.v:39]
WARNING: [Synth 8-6901] identifier 'Tx' is used before its declaration [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/top.v:20]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [C:/Users/rutch/Downloads/CSA_Final_Project-main/CSA_Final_Project-main/finalp.srcs/sources_1/new/baudrate_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (0#1) [C:/Users/rutch/Downloads/CSA_Final_Project-main/CSA_Final_Project-main/finalp.srcs/sources_1/new/baudrate_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/rutch/Downloads/CSA_Final_Project-main/CSA_Final_Project-main/finalp.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rutch/Downloads/CSA_Final_Project-main/CSA_Final_Project-main/finalp.srcs/sources_1/new/uart_rx.v:45]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/rutch/Downloads/CSA_Final_Project-main/CSA_Final_Project-main/finalp.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/rutch/Downloads/CSA_Final_Project-main/CSA_Final_Project-main/finalp.srcs/sources_1/new/uart_tx.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rutch/Downloads/CSA_Final_Project-main/CSA_Final_Project-main/finalp.srcs/sources_1/new/uart_tx.v:49]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/rutch/Downloads/CSA_Final_Project-main/CSA_Final_Project-main/finalp.srcs/sources_1/new/uart_tx.v:22]
WARNING: [Synth 8-689] width (7) of port connection 'data_transmit' does not match port width (8) of module 'uart_tx' [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/top.v:32]
WARNING: [Synth 8-689] width (7) of port connection 'data_transmit' does not match port width (8) of module 'uart_tx' [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/top.v:33]
INFO: [Synth 8-6157] synthesizing module 'singlePulser' [C:/Users/rutch/Downloads/CSA_Final_Project-main/CSA_Final_Project-main/finalp.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'singlePulser' (0#1) [C:/Users/rutch/Downloads/CSA_Final_Project-main/CSA_Final_Project-main/finalp.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/vga_controller.v:21]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/vga_controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'text_screen_gen' [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/text_screen_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'debounce_chu' [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/debounce.v:10]
INFO: [Synth 8-226] default block is never used [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/debounce.v:51]
INFO: [Synth 8-6155] done synthesizing module 'debounce_chu' (0#1) [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/debounce.v:10]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/ascii_rom.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (0#1) [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/ascii_rom.v:21]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/simple_dual_one_clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (0#1) [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/simple_dual_one_clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'text_screen_gen' (0#1) [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/text_screen_gen.v:11]
WARNING: [Synth 8-689] width (8) of port connection 'sw' does not match port width (7) of module 'text_screen_gen' [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/top.v:51]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.707 ; gain = 566.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.707 ; gain = 566.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.707 ; gain = 566.160
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1522.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/const_text_gen.xdc]
Finished Parsing XDC File [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/const_text_gen.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rutch/Downloads/Digital-Design-main/Digital-Design-main/FPGA Projects/VGA Projects/VGA Full Screen Text Editor/const_text_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1624.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1624.141 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1624.141 ; gain = 667.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1624.141 ; gain = 667.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1624.141 ; gain = 667.594
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'debounce_chu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               00
                   wait1 |                               01 |                               11
                     one |                               10 |                               10
                   wait0 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'debounce_chu'
WARNING: [Synth 8-6430] The Block RAM "dual_port_ram:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1624.141 ; gain = 667.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---RAMs : 
	              28K Bit	(4096 X 7 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   4 Input   21 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
RAM Pipeline Warning: Read Address Register Found For RAM tsg/dp_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tsg/dp_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tsg/dp_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "top/tsg/dp_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tsg/dp_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1624.141 ; gain = 667.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------------------+---------------+----------------+
|Module Name | RTL Object             | Depth x Width | Implemented As | 
+------------+------------------------+---------------+----------------+
|top         | tsg/a_rom/addr_reg_reg | 2048x8        | Block RAM      | 
+------------+------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | tsg/dp_ram/ram_reg | 4 K x 7(READ_FIRST)    | W |   | 4 K x 7(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1624.141 ; gain = 667.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1624.141 ; gain = 667.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | tsg/dp_ram/ram_reg | 4 K x 7(READ_FIRST)    | W |   | 4 K x 7(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance tsg/dp_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tsg/a_rom/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1624.141 ; gain = 667.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1624.141 ; gain = 667.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1624.141 ; gain = 667.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1624.141 ; gain = 667.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1624.141 ; gain = 667.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1624.141 ; gain = 667.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1624.141 ; gain = 667.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    38|
|3     |LUT1     |    90|
|4     |LUT2     |    35|
|5     |LUT3     |    27|
|6     |LUT4     |   121|
|7     |LUT5     |    40|
|8     |LUT6     |    57|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     1|
|11    |FDCE     |   178|
|12    |FDRE     |    97|
|13    |IBUF     |    16|
|14    |OBUF     |    16|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1624.141 ; gain = 667.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1624.141 ; gain = 566.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1624.141 ; gain = 667.594
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1624.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1624.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b778d11e
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1624.141 ; gain = 1066.219
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1624.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rutch/Downloads/HWLAB_final_project-pep3/HWLAB_final_project-pep3/final_try/final_try.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 19:41:00 2024...
