###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       272488   # Number of WRITE/WRITEP commands
num_reads_done                 =       685233   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       517357   # Number of read row buffer hits
num_read_cmds                  =       685229   # Number of READ/READP commands
num_writes_done                =       272506   # Number of read requests issued
num_write_row_hits             =       213131   # Number of write row buffer hits
num_act_cmds                   =       228113   # Number of ACT commands
num_pre_cmds                   =       228084   # Number of PRE commands
num_ondemand_pres              =       203200   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9476391   # Cyles of rank active rank.0
rank_active_cycles.1           =      9254548   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       523609   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       745452   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       901649   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9568   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4750   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2294   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2814   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4191   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2368   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2797   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4772   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1517   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21040   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           29   # Write cmd latency (cycles)
write_latency[20-39]           =          628   # Write cmd latency (cycles)
write_latency[40-59]           =         1135   # Write cmd latency (cycles)
write_latency[60-79]           =         2282   # Write cmd latency (cycles)
write_latency[80-99]           =         4571   # Write cmd latency (cycles)
write_latency[100-119]         =         6590   # Write cmd latency (cycles)
write_latency[120-139]         =         9490   # Write cmd latency (cycles)
write_latency[140-159]         =        12118   # Write cmd latency (cycles)
write_latency[160-179]         =        14346   # Write cmd latency (cycles)
write_latency[180-199]         =        15634   # Write cmd latency (cycles)
write_latency[200-]            =       205665   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       260153   # Read request latency (cycles)
read_latency[40-59]            =        84448   # Read request latency (cycles)
read_latency[60-79]            =       105861   # Read request latency (cycles)
read_latency[80-99]            =        40158   # Read request latency (cycles)
read_latency[100-119]          =        29019   # Read request latency (cycles)
read_latency[120-139]          =        25451   # Read request latency (cycles)
read_latency[140-159]          =        15063   # Read request latency (cycles)
read_latency[160-179]          =        11627   # Read request latency (cycles)
read_latency[180-199]          =         9340   # Read request latency (cycles)
read_latency[200-]             =       104110   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.36026e+09   # Write energy
read_energy                    =  2.76284e+09   # Read energy
act_energy                     =  6.24117e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.51332e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.57817e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91327e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77484e+09   # Active standby energy rank.1
average_read_latency           =      123.111   # Average read request latency (cycles)
average_interarrival           =       10.441   # Average request interarrival latency (cycles)
total_energy                   =  1.77491e+10   # Total energy (pJ)
average_power                  =      1774.91   # Average power (mW)
average_bandwidth              =      8.17271   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       264107   # Number of WRITE/WRITEP commands
num_reads_done                 =       665937   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       498795   # Number of read row buffer hits
num_read_cmds                  =       665938   # Number of READ/READP commands
num_writes_done                =       264136   # Number of read requests issued
num_write_row_hits             =       205179   # Number of write row buffer hits
num_act_cmds                   =       226947   # Number of ACT commands
num_pre_cmds                   =       226917   # Number of PRE commands
num_ondemand_pres              =       203058   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9393717   # Cyles of rank active rank.0
rank_active_cycles.1           =      9357508   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       606283   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       642492   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       872706   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10872   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4769   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2283   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2770   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4286   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2336   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2744   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4708   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1571   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21041   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           59   # Write cmd latency (cycles)
write_latency[20-39]           =          738   # Write cmd latency (cycles)
write_latency[40-59]           =         1129   # Write cmd latency (cycles)
write_latency[60-79]           =         2273   # Write cmd latency (cycles)
write_latency[80-99]           =         4428   # Write cmd latency (cycles)
write_latency[100-119]         =         6548   # Write cmd latency (cycles)
write_latency[120-139]         =         9323   # Write cmd latency (cycles)
write_latency[140-159]         =        11692   # Write cmd latency (cycles)
write_latency[160-179]         =        13955   # Write cmd latency (cycles)
write_latency[180-199]         =        15303   # Write cmd latency (cycles)
write_latency[200-]            =       198659   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       256389   # Read request latency (cycles)
read_latency[40-59]            =        82214   # Read request latency (cycles)
read_latency[60-79]            =       107710   # Read request latency (cycles)
read_latency[80-99]            =        38296   # Read request latency (cycles)
read_latency[100-119]          =        28422   # Read request latency (cycles)
read_latency[120-139]          =        24140   # Read request latency (cycles)
read_latency[140-159]          =        14792   # Read request latency (cycles)
read_latency[160-179]          =        11255   # Read request latency (cycles)
read_latency[180-199]          =         9015   # Read request latency (cycles)
read_latency[200-]             =        93703   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.31842e+09   # Write energy
read_energy                    =  2.68506e+09   # Read energy
act_energy                     =  6.20927e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.91016e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.08396e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86168e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83908e+09   # Active standby energy rank.1
average_read_latency           =      115.386   # Average read request latency (cycles)
average_interarrival           =      10.7517   # Average request interarrival latency (cycles)
total_energy                   =  1.76292e+10   # Total energy (pJ)
average_power                  =      1762.92   # Average power (mW)
average_bandwidth              =      7.93662   # Average bandwidth
