File C:\Users\Kenne\Documents\GitHub\Domemtech.Trash\_tests\trconvert\antlr3\Verilog3.g3 parsed successfully.
Date: 10/11/2021 7:25:18 AM
