Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Jan 26 15:42:08 2018
| Host         : ESIT044 running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file fmchc_python1300c_wrapper_methodology_drc_routed.rpt -rpx fmchc_python1300c_wrapper_methodology_drc_routed.rpx
| Design       : fmchc_python1300c_wrapper
| Device       : xc7z030sbg485-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 82
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                       | 1          |
| TIMING-18 | Warning  | Missing input or output delay                          | 57         |
| TIMING-24 | Warning  | Overridden Max delay datapath only                     | 18         |
| TIMING-28 | Warning  | Auto-derived clock referenced by a timing constraint   | 4          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_data[0] relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_data[10] relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_data[11] relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_data[12] relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_data[13] relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_data[14] relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_data[15] relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_data[1] relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_data[2] relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_data[3] relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_data[4] relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_data[5] relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_data[6] relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_data[7] relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_data[8] relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_data[9] relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on IO_HDMII_spdif relative to clock(s) hdmii_clk 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on IO_PYTHON_CAM_data_n[0] relative to clock(s) vita_ser_clk 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on IO_PYTHON_CAM_data_n[1] relative to clock(s) vita_ser_clk 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on IO_PYTHON_CAM_data_n[2] relative to clock(s) vita_ser_clk 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on IO_PYTHON_CAM_data_n[3] relative to clock(s) vita_ser_clk 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on IO_PYTHON_CAM_data_p[0] relative to clock(s) vita_ser_clk 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on IO_PYTHON_CAM_data_p[1] relative to clock(s) vita_ser_clk 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on IO_PYTHON_CAM_data_p[2] relative to clock(s) vita_ser_clk 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on IO_PYTHON_CAM_data_p[3] relative to clock(s) vita_ser_clk 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on IO_PYTHON_CAM_sync_n relative to clock(s) vita_ser_clk 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on IO_PYTHON_CAM_sync_p relative to clock(s) vita_ser_clk 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on IO_PYTHON_SPI_spi_miso relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on fmc_hdmi_cam_iic_scl_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on fmc_hdmi_cam_iic_sda_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_clk relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_data[0] relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_data[10] relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_data[11] relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_data[12] relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_data[13] relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_data[14] relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_data[15] relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_data[1] relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_data[2] relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_data[3] relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_data[4] relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_data[5] relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_data[6] relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_data[7] relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_data[8] relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_data[9] relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on IO_HDMIO_spdif relative to clock(s) video_clk 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on IO_PYTHON_CAM_clk_pll relative to clock(s) VIRTUAL_vita_clk_1 
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on IO_PYTHON_CAM_reset_n relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on IO_PYTHON_CAM_trigger[0] relative to clock(s) VIRTUAL_vita_clk_1 
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on IO_PYTHON_CAM_trigger[1] relative to clock(s) VIRTUAL_vita_clk_1 
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on IO_PYTHON_CAM_trigger[2] relative to clock(s) VIRTUAL_vita_clk_1 
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on IO_PYTHON_SPI_spi_mosi relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on IO_PYTHON_SPI_spi_sclk relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on IO_PYTHON_SPI_spi_ssel_n relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on fmc_hdmi_cam_iic_rst_n[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 34). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 36). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and clk_fpga_0 overrides a set_max_delay -datapath_only (position 33). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and clk_fpga_0 overrides a set_max_delay -datapath_only (position 35). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#5 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and clk_out1_fmchc_python1300c_clk_wiz_0_0_1 overrides a set_max_delay -datapath_only (position 38). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#6 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and clk_out2_fmchc_python1300c_clk_wiz_0_0_1 overrides a set_max_delay -datapath_only (position 42). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#7 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and hdmii_clk overrides a set_max_delay -datapath_only (position 47). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#8 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_fmchc_python1300c_clk_wiz_0_0_1 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 37). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#9 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks clk_out2_fmchc_python1300c_clk_wiz_0_0_1 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 43). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#10 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks clk_out2_fmchc_python1300c_clk_wiz_0_0_1 and vita_clk_1 overrides a set_max_delay -datapath_only (position 53). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#11 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks clk_out2_fmchc_python1300c_clk_wiz_0_0_1 and vita_clk_1 overrides a set_max_delay -datapath_only (position 57). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#12 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks clk_out2_fmchc_python1300c_clk_wiz_0_0_1 and vita_clk_1 overrides a set_max_delay -datapath_only (position 61). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#13 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks clk_out2_fmchc_python1300c_clk_wiz_0_0_1 and vita_clk_1 overrides a set_max_delay -datapath_only (position 65). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#14 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks hdmii_clk and clk_fpga_1 overrides a set_max_delay -datapath_only (position 48). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#15 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks vita_clk_1 and clk_out2_fmchc_python1300c_clk_wiz_0_0_1 overrides a set_max_delay -datapath_only (position 55). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#16 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks vita_clk_1 and clk_out2_fmchc_python1300c_clk_wiz_0_0_1 overrides a set_max_delay -datapath_only (position 59). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#17 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks vita_clk_1 and clk_out2_fmchc_python1300c_clk_wiz_0_0_1 overrides a set_max_delay -datapath_only (position 63). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#18 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 32 in the Timing Constraints window in Vivado IDE) between clocks vita_clk_1 and clk_out2_fmchc_python1300c_clk_wiz_0_0_1 overrides a set_max_delay -datapath_only (position 67). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 is referenced by name inside timing constraint (see constraint position 32 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 is referenced by name inside timing constraint (see constraint position 32 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1]
Related violations: <none>

TIMING-28#3 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 is referenced by name inside timing constraint (see constraint position 32 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O]
Related violations: <none>

TIMING-28#4 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock vita_clk_1 is referenced by name inside timing constraint (see constraint position 32 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O]
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 6.730 -name video_clk [get_ports fmc_hdmi_cam_vclk] (Source: C:/Avnet/hdl/Projects/fmchc_python1300c/pz7030_fmc2_fmchc_python1300c.xdc (Line: 132))
Previous: create_clock -period 6.734 [get_ports fmc_hdmi_cam_vclk] (Source: c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_clk_wiz_0_0/fmchc_python1300c_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>


