
Debug/delay:     file format elf32-littlearm


Disassembly of section .text:

20000000 <startup>:


__attribute__((naked)) __attribute__((section (".start_section")) )
void startup ( void )
{
__asm__ volatile(" LDR R0,=0x2001C000\n");		/* set stack */
20000000:	4802      	ldr	r0, [pc, #8]	; (2000000c <startup+0xc>)
__asm__ volatile(" MOV SP,R0\n");
20000002:	4685      	mov	sp, r0
__asm__ volatile(" BL main\n");					/* call main */
20000004:	f000 f816 	bl	20000034 <main>
__asm__ volatile(".L1: B .L1\n");				/* never return */
20000008:	e7fe      	b.n	20000008 <startup+0x8>
}
2000000a:	46c0      	nop			; (mov r8, r8)
2000000c:	2001c000 	andcs	ip, r1, r0

20000010 <init_app>:

void init_app( void ) {
20000010:	b580      	push	{r7, lr}
20000012:	af00      	add	r7, sp, #0
    // starta klockor port D och E 
    *((unsigned long *) 0x40023830) = 0x18;
20000014:	4b04      	ldr	r3, [pc, #16]	; (20000028 <init_app+0x18>)
20000016:	2218      	movs	r2, #24
20000018:	601a      	str	r2, [r3, #0]
    *((unsigned long *) GPIO_E_MODER) = 0x00005555;
2000001a:	4b04      	ldr	r3, [pc, #16]	; (2000002c <init_app+0x1c>)
2000001c:	4a04      	ldr	r2, [pc, #16]	; (20000030 <init_app+0x20>)
2000001e:	601a      	str	r2, [r3, #0]
}
20000020:	46c0      	nop			; (mov r8, r8)
20000022:	46bd      	mov	sp, r7
20000024:	bd80      	pop	{r7, pc}
20000026:	46c0      	nop			; (mov r8, r8)
20000028:	40023830 	andmi	r3, r2, r0, lsr r8
2000002c:	40021000 	andmi	r1, r2, r0
20000030:	00005555 	andeq	r5, r0, r5, asr r5

20000034 <main>:

void main(void)
{
20000034:	b580      	push	{r7, lr}
20000036:	af00      	add	r7, sp, #0
    init_app();
20000038:	f7ff ffea 	bl	20000010 <init_app>
    
    while(1) {
        
        *GPIO_E_ODRLOW = 0;     // bargraph = 0;
2000003c:	4b0b      	ldr	r3, [pc, #44]	; (2000006c <main+0x38>)
2000003e:	2200      	movs	r2, #0
20000040:	701a      	strb	r2, [r3, #0]
        *GPIO_E_ODRLOW = 0;
20000042:	4b0a      	ldr	r3, [pc, #40]	; (2000006c <main+0x38>)
20000044:	2200      	movs	r2, #0
20000046:	701a      	strb	r2, [r3, #0]
        delay_milli(500);
20000048:	23fa      	movs	r3, #250	; 0xfa
2000004a:	005b      	lsls	r3, r3, #1
2000004c:	0018      	movs	r0, r3
2000004e:	f000 f831 	bl	200000b4 <delay_milli>
        *GPIO_E_ODRLOW = 0xFF;
20000052:	4b06      	ldr	r3, [pc, #24]	; (2000006c <main+0x38>)
20000054:	22ff      	movs	r2, #255	; 0xff
20000056:	701a      	strb	r2, [r3, #0]
        *GPIO_E_ODRLOW = 0xFF;  // bargraph = 0xFF;
20000058:	4b04      	ldr	r3, [pc, #16]	; (2000006c <main+0x38>)
2000005a:	22ff      	movs	r2, #255	; 0xff
2000005c:	701a      	strb	r2, [r3, #0]
        delay_milli(500);
2000005e:	23fa      	movs	r3, #250	; 0xfa
20000060:	005b      	lsls	r3, r3, #1
20000062:	0018      	movs	r0, r3
20000064:	f000 f826 	bl	200000b4 <delay_milli>
    while(1) {
20000068:	e7e8      	b.n	2000003c <main+0x8>
2000006a:	46c0      	nop			; (mov r8, r8)
2000006c:	40021014 	andmi	r1, r2, r4, lsl r0

20000070 <delay_250ns>:
    }
}


void delay_250ns(void) {
20000070:	b580      	push	{r7, lr}
20000072:	af00      	add	r7, sp, #0
    
    /* SystemCoreClock = 168000000 */
    *STK_CTRL = 0;
20000074:	4b0c      	ldr	r3, [pc, #48]	; (200000a8 <delay_250ns+0x38>)
20000076:	2200      	movs	r2, #0
20000078:	601a      	str	r2, [r3, #0]
    *STK_LOAD = ( (168/4) -1 );
2000007a:	4b0c      	ldr	r3, [pc, #48]	; (200000ac <delay_250ns+0x3c>)
2000007c:	2229      	movs	r2, #41	; 0x29
2000007e:	601a      	str	r2, [r3, #0]
    *STK_VAL = 0;
20000080:	4b0b      	ldr	r3, [pc, #44]	; (200000b0 <delay_250ns+0x40>)
20000082:	2200      	movs	r2, #0
20000084:	601a      	str	r2, [r3, #0]
    *STK_CTRL = 5;
20000086:	4b08      	ldr	r3, [pc, #32]	; (200000a8 <delay_250ns+0x38>)
20000088:	2205      	movs	r2, #5
2000008a:	601a      	str	r2, [r3, #0]
    while( (*STK_CTRL & 0x10000 ) == 0 );
2000008c:	46c0      	nop			; (mov r8, r8)
2000008e:	4b06      	ldr	r3, [pc, #24]	; (200000a8 <delay_250ns+0x38>)
20000090:	681a      	ldr	r2, [r3, #0]
20000092:	2380      	movs	r3, #128	; 0x80
20000094:	025b      	lsls	r3, r3, #9
20000096:	4013      	ands	r3, r2
20000098:	d0f9      	beq.n	2000008e <delay_250ns+0x1e>
    *STK_CTRL = 0;
2000009a:	4b03      	ldr	r3, [pc, #12]	; (200000a8 <delay_250ns+0x38>)
2000009c:	2200      	movs	r2, #0
2000009e:	601a      	str	r2, [r3, #0]
}
200000a0:	46c0      	nop			; (mov r8, r8)
200000a2:	46bd      	mov	sp, r7
200000a4:	bd80      	pop	{r7, pc}
200000a6:	46c0      	nop			; (mov r8, r8)
200000a8:	e000e010 	and	lr, r0, r0, lsl r0
200000ac:	e000e020 	and	lr, r0, r0, lsr #32
200000b0:	e000e030 	and	lr, r0, r0, lsr r0

200000b4 <delay_milli>:

void delay_milli(unsigned int ms) {
200000b4:	b580      	push	{r7, lr}
200000b6:	b082      	sub	sp, #8
200000b8:	af00      	add	r7, sp, #0
200000ba:	6078      	str	r0, [r7, #4]
    
    #ifdef SIMULATOR
        ms = ms/1000;
200000bc:	687b      	ldr	r3, [r7, #4]
200000be:	22fa      	movs	r2, #250	; 0xfa
200000c0:	0091      	lsls	r1, r2, #2
200000c2:	0018      	movs	r0, r3
200000c4:	f000 f83a 	bl	2000013c <__udivsi3>
200000c8:	0003      	movs	r3, r0
200000ca:	607b      	str	r3, [r7, #4]
        ms++;
200000cc:	687b      	ldr	r3, [r7, #4]
200000ce:	3301      	adds	r3, #1
200000d0:	607b      	str	r3, [r7, #4]
    #endif
    
    ms *= 1000;
200000d2:	687a      	ldr	r2, [r7, #4]
200000d4:	0013      	movs	r3, r2
200000d6:	015b      	lsls	r3, r3, #5
200000d8:	1a9b      	subs	r3, r3, r2
200000da:	009b      	lsls	r3, r3, #2
200000dc:	189b      	adds	r3, r3, r2
200000de:	00db      	lsls	r3, r3, #3
200000e0:	607b      	str	r3, [r7, #4]
    
    while( ms > 0 )
200000e2:	e00a      	b.n	200000fa <delay_milli+0x46>
    {
        
    delay_250ns(); 
200000e4:	f7ff ffc4 	bl	20000070 <delay_250ns>
    delay_250ns();
200000e8:	f7ff ffc2 	bl	20000070 <delay_250ns>
    delay_250ns();
200000ec:	f7ff ffc0 	bl	20000070 <delay_250ns>
    delay_250ns();
200000f0:	f7ff ffbe 	bl	20000070 <delay_250ns>
    ms--;
200000f4:	687b      	ldr	r3, [r7, #4]
200000f6:	3b01      	subs	r3, #1
200000f8:	607b      	str	r3, [r7, #4]
    while( ms > 0 )
200000fa:	687b      	ldr	r3, [r7, #4]
200000fc:	2b00      	cmp	r3, #0
200000fe:	d1f1      	bne.n	200000e4 <delay_milli+0x30>
    }
}
20000100:	46c0      	nop			; (mov r8, r8)
20000102:	46c0      	nop			; (mov r8, r8)
20000104:	46bd      	mov	sp, r7
20000106:	b002      	add	sp, #8
20000108:	bd80      	pop	{r7, pc}

2000010a <delay_mikro>:

void delay_mikro(unsigned int us) {
2000010a:	b580      	push	{r7, lr}
2000010c:	b082      	sub	sp, #8
2000010e:	af00      	add	r7, sp, #0
20000110:	6078      	str	r0, [r7, #4]
    
    while( us > 0 ) {
20000112:	e00a      	b.n	2000012a <delay_mikro+0x20>
    
    delay_250ns();
20000114:	f7ff ffac 	bl	20000070 <delay_250ns>
    delay_250ns();
20000118:	f7ff ffaa 	bl	20000070 <delay_250ns>
    delay_250ns();
2000011c:	f7ff ffa8 	bl	20000070 <delay_250ns>
    delay_250ns();
20000120:	f7ff ffa6 	bl	20000070 <delay_250ns>
    us--;
20000124:	687b      	ldr	r3, [r7, #4]
20000126:	3b01      	subs	r3, #1
20000128:	607b      	str	r3, [r7, #4]
    while( us > 0 ) {
2000012a:	687b      	ldr	r3, [r7, #4]
2000012c:	2b00      	cmp	r3, #0
2000012e:	d1f1      	bne.n	20000114 <delay_mikro+0xa>
    }
}
20000130:	46c0      	nop			; (mov r8, r8)
20000132:	46c0      	nop			; (mov r8, r8)
20000134:	46bd      	mov	sp, r7
20000136:	b002      	add	sp, #8
20000138:	bd80      	pop	{r7, pc}
2000013a:	46c0      	nop			; (mov r8, r8)

2000013c <__udivsi3>:
2000013c:	2200      	movs	r2, #0
2000013e:	0843      	lsrs	r3, r0, #1
20000140:	428b      	cmp	r3, r1
20000142:	d374      	bcc.n	2000022e <__udivsi3+0xf2>
20000144:	0903      	lsrs	r3, r0, #4
20000146:	428b      	cmp	r3, r1
20000148:	d35f      	bcc.n	2000020a <__udivsi3+0xce>
2000014a:	0a03      	lsrs	r3, r0, #8
2000014c:	428b      	cmp	r3, r1
2000014e:	d344      	bcc.n	200001da <__udivsi3+0x9e>
20000150:	0b03      	lsrs	r3, r0, #12
20000152:	428b      	cmp	r3, r1
20000154:	d328      	bcc.n	200001a8 <__udivsi3+0x6c>
20000156:	0c03      	lsrs	r3, r0, #16
20000158:	428b      	cmp	r3, r1
2000015a:	d30d      	bcc.n	20000178 <__udivsi3+0x3c>
2000015c:	22ff      	movs	r2, #255	; 0xff
2000015e:	0209      	lsls	r1, r1, #8
20000160:	ba12      	rev	r2, r2
20000162:	0c03      	lsrs	r3, r0, #16
20000164:	428b      	cmp	r3, r1
20000166:	d302      	bcc.n	2000016e <__udivsi3+0x32>
20000168:	1212      	asrs	r2, r2, #8
2000016a:	0209      	lsls	r1, r1, #8
2000016c:	d065      	beq.n	2000023a <__udivsi3+0xfe>
2000016e:	0b03      	lsrs	r3, r0, #12
20000170:	428b      	cmp	r3, r1
20000172:	d319      	bcc.n	200001a8 <__udivsi3+0x6c>
20000174:	e000      	b.n	20000178 <__udivsi3+0x3c>
20000176:	0a09      	lsrs	r1, r1, #8
20000178:	0bc3      	lsrs	r3, r0, #15
2000017a:	428b      	cmp	r3, r1
2000017c:	d301      	bcc.n	20000182 <__udivsi3+0x46>
2000017e:	03cb      	lsls	r3, r1, #15
20000180:	1ac0      	subs	r0, r0, r3
20000182:	4152      	adcs	r2, r2
20000184:	0b83      	lsrs	r3, r0, #14
20000186:	428b      	cmp	r3, r1
20000188:	d301      	bcc.n	2000018e <__udivsi3+0x52>
2000018a:	038b      	lsls	r3, r1, #14
2000018c:	1ac0      	subs	r0, r0, r3
2000018e:	4152      	adcs	r2, r2
20000190:	0b43      	lsrs	r3, r0, #13
20000192:	428b      	cmp	r3, r1
20000194:	d301      	bcc.n	2000019a <__udivsi3+0x5e>
20000196:	034b      	lsls	r3, r1, #13
20000198:	1ac0      	subs	r0, r0, r3
2000019a:	4152      	adcs	r2, r2
2000019c:	0b03      	lsrs	r3, r0, #12
2000019e:	428b      	cmp	r3, r1
200001a0:	d301      	bcc.n	200001a6 <__udivsi3+0x6a>
200001a2:	030b      	lsls	r3, r1, #12
200001a4:	1ac0      	subs	r0, r0, r3
200001a6:	4152      	adcs	r2, r2
200001a8:	0ac3      	lsrs	r3, r0, #11
200001aa:	428b      	cmp	r3, r1
200001ac:	d301      	bcc.n	200001b2 <__udivsi3+0x76>
200001ae:	02cb      	lsls	r3, r1, #11
200001b0:	1ac0      	subs	r0, r0, r3
200001b2:	4152      	adcs	r2, r2
200001b4:	0a83      	lsrs	r3, r0, #10
200001b6:	428b      	cmp	r3, r1
200001b8:	d301      	bcc.n	200001be <__udivsi3+0x82>
200001ba:	028b      	lsls	r3, r1, #10
200001bc:	1ac0      	subs	r0, r0, r3
200001be:	4152      	adcs	r2, r2
200001c0:	0a43      	lsrs	r3, r0, #9
200001c2:	428b      	cmp	r3, r1
200001c4:	d301      	bcc.n	200001ca <__udivsi3+0x8e>
200001c6:	024b      	lsls	r3, r1, #9
200001c8:	1ac0      	subs	r0, r0, r3
200001ca:	4152      	adcs	r2, r2
200001cc:	0a03      	lsrs	r3, r0, #8
200001ce:	428b      	cmp	r3, r1
200001d0:	d301      	bcc.n	200001d6 <__udivsi3+0x9a>
200001d2:	020b      	lsls	r3, r1, #8
200001d4:	1ac0      	subs	r0, r0, r3
200001d6:	4152      	adcs	r2, r2
200001d8:	d2cd      	bcs.n	20000176 <__udivsi3+0x3a>
200001da:	09c3      	lsrs	r3, r0, #7
200001dc:	428b      	cmp	r3, r1
200001de:	d301      	bcc.n	200001e4 <__udivsi3+0xa8>
200001e0:	01cb      	lsls	r3, r1, #7
200001e2:	1ac0      	subs	r0, r0, r3
200001e4:	4152      	adcs	r2, r2
200001e6:	0983      	lsrs	r3, r0, #6
200001e8:	428b      	cmp	r3, r1
200001ea:	d301      	bcc.n	200001f0 <__udivsi3+0xb4>
200001ec:	018b      	lsls	r3, r1, #6
200001ee:	1ac0      	subs	r0, r0, r3
200001f0:	4152      	adcs	r2, r2
200001f2:	0943      	lsrs	r3, r0, #5
200001f4:	428b      	cmp	r3, r1
200001f6:	d301      	bcc.n	200001fc <__udivsi3+0xc0>
200001f8:	014b      	lsls	r3, r1, #5
200001fa:	1ac0      	subs	r0, r0, r3
200001fc:	4152      	adcs	r2, r2
200001fe:	0903      	lsrs	r3, r0, #4
20000200:	428b      	cmp	r3, r1
20000202:	d301      	bcc.n	20000208 <__udivsi3+0xcc>
20000204:	010b      	lsls	r3, r1, #4
20000206:	1ac0      	subs	r0, r0, r3
20000208:	4152      	adcs	r2, r2
2000020a:	08c3      	lsrs	r3, r0, #3
2000020c:	428b      	cmp	r3, r1
2000020e:	d301      	bcc.n	20000214 <__udivsi3+0xd8>
20000210:	00cb      	lsls	r3, r1, #3
20000212:	1ac0      	subs	r0, r0, r3
20000214:	4152      	adcs	r2, r2
20000216:	0883      	lsrs	r3, r0, #2
20000218:	428b      	cmp	r3, r1
2000021a:	d301      	bcc.n	20000220 <__udivsi3+0xe4>
2000021c:	008b      	lsls	r3, r1, #2
2000021e:	1ac0      	subs	r0, r0, r3
20000220:	4152      	adcs	r2, r2
20000222:	0843      	lsrs	r3, r0, #1
20000224:	428b      	cmp	r3, r1
20000226:	d301      	bcc.n	2000022c <__udivsi3+0xf0>
20000228:	004b      	lsls	r3, r1, #1
2000022a:	1ac0      	subs	r0, r0, r3
2000022c:	4152      	adcs	r2, r2
2000022e:	1a41      	subs	r1, r0, r1
20000230:	d200      	bcs.n	20000234 <__udivsi3+0xf8>
20000232:	4601      	mov	r1, r0
20000234:	4152      	adcs	r2, r2
20000236:	4610      	mov	r0, r2
20000238:	4770      	bx	lr
2000023a:	e7ff      	b.n	2000023c <__udivsi3+0x100>
2000023c:	b501      	push	{r0, lr}
2000023e:	2000      	movs	r0, #0
20000240:	f000 f806 	bl	20000250 <__aeabi_idiv0>
20000244:	bd02      	pop	{r1, pc}
20000246:	46c0      	nop			; (mov r8, r8)

20000248 <__aeabi_uidivmod>:
20000248:	2900      	cmp	r1, #0
2000024a:	d0f7      	beq.n	2000023c <__udivsi3+0x100>
2000024c:	e776      	b.n	2000013c <__udivsi3>
2000024e:	4770      	bx	lr

20000250 <__aeabi_idiv0>:
20000250:	4770      	bx	lr
20000252:	46c0      	nop			; (mov r8, r8)

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	00009e0c 	andeq	r9, r0, ip, lsl #28
  14:	00010800 	andeq	r0, r1, r0, lsl #16
	...
  24:	00890200 	addeq	r0, r9, r0, lsl #4
  28:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
  2c:	00010a06 	andeq	r0, r1, r6, lsl #20
  30:	00003020 	andeq	r3, r0, r0, lsr #32
  34:	4a9c0100 	bmi	fe70043c <__aeabi_idiv0+0xde7001ec>
  38:	03000000 	movweq	r0, #0
  3c:	01007375 	tsteq	r0, r5, ror r3
  40:	004a1f4e 	subeq	r1, sl, lr, asr #30
  44:	91020000 	mrsls	r0, (UNDEF: 2)
  48:	04040074 	streq	r0, [r4], #-116	; 0xffffff8c
  4c:	00007c07 	andeq	r7, r0, r7, lsl #24
  50:	00f00200 	rscseq	r0, r0, r0, lsl #4
  54:	3a010000 	bcc	4005c <startup-0x1ffbffa4>
  58:	0000b406 	andeq	fp, r0, r6, lsl #8
  5c:	00005620 	andeq	r5, r0, r0, lsr #12
  60:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
  64:	03000000 	movweq	r0, #0
  68:	0100736d 	tsteq	r0, sp, ror #6
  6c:	004a1f3a 	subeq	r1, sl, sl, lsr pc
  70:	91020000 	mrsls	r0, (UNDEF: 2)
  74:	fc050074 	stc2	0, cr0, [r5], {116}	; 0x74
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	0070062f 	rsbseq	r0, r0, pc, lsr #12
  80:	00442000 	subeq	r2, r4, r0
  84:	9c010000 	stcls	0, cr0, [r1], {-0}
  88:	0000eb02 	andeq	lr, r0, r2, lsl #22
  8c:	061f0100 	ldreq	r0, [pc], -r0, lsl #2
  90:	20000034 	andcs	r0, r0, r4, lsr r0
  94:	0000003c 	andeq	r0, r0, ip, lsr r0
  98:	00b79c01 	adcseq	r9, r7, r1, lsl #24
  9c:	3c060000 	stccc	0, cr0, [r6], {-0}
  a0:	2c200000 	stccs	0, cr0, [r0], #-0
  a4:	07000000 	streq	r0, [r0, -r0]
  a8:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  ac:	b7092701 	strlt	r2, [r9, -r1, lsl #14]
  b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  b4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  b8:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  bc:	95050074 	strls	r0, [r5, #-116]	; 0xffffff8c
  c0:	01000000 	mrseq	r0, (UNDEF: 0)
  c4:	00100619 	andseq	r0, r0, r9, lsl r6
  c8:	00242000 	eoreq	r2, r4, r0
  cc:	9c010000 	stcls	0, cr0, [r1], {-0}
  d0:	00014b05 	andeq	r4, r1, r5, lsl #22
  d4:	06110100 	ldreq	r0, [r1], -r0, lsl #2
  d8:	20000000 	andcs	r0, r0, r0
  dc:	0000000c 	andeq	r0, r0, ip
  e0:	Address 0x00000000000000e0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  18:	0b3a0e03 	bleq	e8382c <startup-0x1f17c7d4>
  1c:	0b390b3b 	bleq	e42d10 <startup-0x1f1bd2f0>
  20:	01111927 	tsteq	r1, r7, lsr #18
  24:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  28:	01194296 			; <UNDEFINED> instruction: 0x01194296
  2c:	03000013 	movweq	r0, #19
  30:	08030005 	stmdaeq	r3, {r0, r2}
  34:	0b3b0b3a 	bleq	ec2d24 <startup-0x1f13d2dc>
  38:	13490b39 	movtne	r0, #39737	; 0x9b39
  3c:	00001802 	andeq	r1, r0, r2, lsl #16
  40:	0b002404 	bleq	9058 <startup-0x1fff6fa8>
  44:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  48:	0500000e 	streq	r0, [r0, #-14]
  4c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  50:	0b3a0e03 	bleq	e83864 <startup-0x1f17c79c>
  54:	0b390b3b 	bleq	e42d48 <startup-0x1f1bd2b8>
  58:	01111927 	tsteq	r1, r7, lsr #18
  5c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  60:	00194297 	mulseq	r9, r7, r2
  64:	010b0600 	tsteq	fp, r0, lsl #12
  68:	06120111 			; <UNDEFINED> instruction: 0x06120111
  6c:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  70:	03193f01 	tsteq	r9, #1, 30
  74:	3b0b3a0e 	blcc	2ce8b4 <startup-0x1fd3174c>
  78:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  7c:	00193c13 	andseq	r3, r9, r3, lsl ip
  80:	00180800 	andseq	r0, r8, r0, lsl #16
  84:	24090000 	strcs	r0, [r9], #-0
  88:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  8c:	0008030b 	andeq	r0, r8, fp, lsl #6
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	20000010 	andcs	r0, r0, r0, lsl r0
  14:	0000012a 	andeq	r0, r0, sl, lsr #2
  18:	20000000 	andcs	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	20000010 	andcs	r0, r0, r0, lsl r0
   4:	2000013a 	andcs	r0, r0, sl, lsr r1
   8:	20000000 	andcs	r0, r0, r0
   c:	2000000c 	andcs	r0, r0, ip
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000167 	andeq	r0, r0, r7, ror #2
   4:	00630003 	rsbeq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  20:	616a2f73 	smcvs	41715	; 0xa2f3
  24:	62626f63 	rsbvs	r6, r2, #396	; 0x18c
  28:	66677265 	strbtvs	r7, [r7], -r5, ror #4
  2c:	2f6b6c61 	svccs	0x006b6c61
  30:	6b736544 	blvs	1cd9548 <startup-0x1e326ab8>
  34:	2f706f74 	svccs	0x00706f74
  38:	72702d43 	rsbsvc	r2, r0, #4288	; 0x10c0
  3c:	6172676f 	cmnvs	r2, pc, ror #14
  40:	72656d6d 	rsbvc	r6, r5, #6976	; 0x1b40
  44:	2f676e69 	svccs	0x00676e69
  48:	6c706f6d 	ldclvs	15, cr6, [r0], #-436	; 0xfffffe4c
  4c:	726f6261 	rsbvc	r6, pc, #268435462	; 0x10000006
  50:	6f697461 	svcvs	0x00697461
  54:	2f72656e 	svccs	0x0072656e
  58:	616c6564 	cmnvs	ip, r4, ror #10
  5c:	73000079 	movwvc	r0, #121	; 0x79
  60:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  64:	632e7075 			; <UNDEFINED> instruction: 0x632e7075
  68:	00000100 	andeq	r0, r0, r0, lsl #2
  6c:	00010500 	andeq	r0, r1, r0, lsl #10
  70:	00000205 	andeq	r0, r0, r5, lsl #4
  74:	11032000 	mrsne	r2, (UNDEF: 3)
  78:	21211301 			; <UNDEFINED> instruction: 0x21211301
  7c:	0302212f 	movweq	r2, #8495	; 0x212f
  80:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
  84:	02050017 	andeq	r0, r5, #23, 0
  88:	20000010 	andcs	r0, r0, r0, lsl r0
  8c:	05011803 	streq	r1, [r1, #-2051]	; 0xfffff7fd
  90:	25053005 	strcs	r3, [r5, #-5]
  94:	2f050520 	svccs	0x00050520
  98:	05202705 	streq	r2, [r0, #-1797]!	; 0xfffff8fb
  9c:	05a12f01 	streq	r2, [r1, #3841]!	; 0xf01
  a0:	09052f05 	stmdbeq	r5, {r0, r2, r8, r9, sl, fp, sp}
  a4:	01040200 	mrseq	r0, R12_usr
  a8:	00180532 	andseq	r0, r8, r2, lsr r5
  ac:	20010402 	andcs	r0, r1, r2, lsl #8
  b0:	02000905 	andeq	r0, r0, #81920	; 0x14000
  b4:	052f0104 	streq	r0, [pc, #-260]!	; ffffffb8 <__aeabi_idiv0+0xdffffd68>
  b8:	04020018 	streq	r0, [r2], #-24	; 0xffffffe8
  bc:	09052001 	stmdbeq	r5, {r0, sp}
  c0:	01040200 	mrseq	r0, R12_usr
  c4:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
  c8:	18055901 	stmdane	r5, {r0, r8, fp, ip, lr}
  cc:	01040200 	mrseq	r0, R12_usr
  d0:	00090520 	andeq	r0, r9, r0, lsr #10
  d4:	2f010402 	svccs	0x00010402
  d8:	02001805 	andeq	r1, r0, #327680	; 0x50000
  dc:	05200104 	streq	r0, [r0, #-260]!	; 0xfffffefc
  e0:	04020009 	streq	r0, [r2], #-9
  e4:	0e052f01 	cdpeq	15, 0, cr2, cr5, cr1, {0}
  e8:	01040200 	mrseq	r0, R12_usr
  ec:	05587903 	ldrbeq	r7, [r8, #-2307]	; 0xfffff6fd
  f0:	4a0c0318 	bmi	300d58 <startup-0x1fcff2a8>
  f4:	05310505 	ldreq	r0, [r1, #-1285]!	; 0xfffffafb
  f8:	0505200f 	streq	r2, [r5, #-15]
  fc:	200f052f 	andcs	r0, pc, pc, lsr #10
 100:	052f0505 	streq	r0, [pc, #-1285]!	; fffffc03 <__aeabi_idiv0+0xdffff9b3>
 104:	0505200e 	streq	r2, [r5, #-14]
 108:	200f052f 	andcs	r0, pc, pc, lsr #10
 10c:	052f0a05 	streq	r0, [pc, #-2565]!	; fffff70f <__aeabi_idiv0+0xdffff4bf>
 110:	0402000d 	streq	r0, [r2], #-13
 114:	17052001 	strne	r2, [r5, -r1]
 118:	01040200 	mrseq	r0, R12_usr
 11c:	000a052e 	andeq	r0, sl, lr, lsr #10
 120:	3c010402 	cfstrscc	mvf0, [r1], {2}
 124:	05210505 	streq	r0, [r1, #-1285]!	; 0xfffffafb
 128:	0105200f 	tsteq	r5, pc
 12c:	a023052f 	eorge	r0, r3, pc, lsr #10
 130:	054d0c05 	strbeq	r0, [sp, #-3077]	; 0xfffff3fb
 134:	0805830b 	stmdaeq	r5, {r0, r1, r3, r8, r9, pc}
 138:	840a053f 	strhi	r0, [sl], #-1343	; 0xfffffac1
 13c:	2f230505 	svccs	0x00230505
 140:	07052f2f 	streq	r2, [r5, -pc, lsr #30]
 144:	030a052f 	movweq	r0, #42287	; 0xa52f
 148:	01053c79 	tsteq	r5, r9, ror ip
 14c:	053c0903 	ldreq	r0, [ip, #-2307]!	; 0xfffff6fd
 150:	0a055a23 	beq	1569e4 <startup-0x1fea961c>
 154:	2205054c 	andcs	r0, r5, #76, 10	; 0x13000000
 158:	052f2f2f 	streq	r2, [pc, #-3887]!	; fffff231 <__aeabi_idiv0+0xdfffefe1>
 15c:	0a052f07 	beq	14bd80 <startup-0x1feb4280>
 160:	053c7a03 	ldreq	r7, [ip, #-2563]!	; 0xfffff5fd
 164:	05024401 	streq	r4, [r2, #-1025]	; 0xfffffbff
 168:	Address 0x0000000000000168 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
  48:	20626d75 	rsbcs	r6, r2, r5, ror sp
  4c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  50:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  54:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  58:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
  5c:	616d2d20 	cmnvs	sp, r0, lsr #26
  60:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  64:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  68:	206d2d36 	rsbcs	r2, sp, r6, lsr sp
  6c:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
  70:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
  74:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  78:	00393963 	eorseq	r3, r9, r3, ror #18
  7c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  80:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  84:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  88:	6c656400 	cfstrdvs	mvd6, [r5], #-0
  8c:	6d5f7961 	vldrvs.16	s15, [pc, #-194]	; ffffffd2 <__aeabi_idiv0+0xdffffd82>	; <UNPREDICTABLE>
  90:	6f726b69 	svcvs	0x00726b69
  94:	696e6900 	stmdbvs	lr!, {r8, fp, sp, lr}^
  98:	70615f74 	rsbvc	r5, r1, r4, ror pc
  9c:	552f0070 	strpl	r0, [pc, #-112]!	; 34 <startup-0x1fffffcc>
  a0:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  a4:	63616a2f 	cmnvs	r1, #192512	; 0x2f000
  a8:	6562626f 	strbvs	r6, [r2, #-623]!	; 0xfffffd91
  ac:	61666772 	smcvs	26226	; 0x6672
  b0:	442f6b6c 	strtmi	r6, [pc], #-2924	; b8 <startup-0x1fffff48>
  b4:	746b7365 	strbtvc	r7, [fp], #-869	; 0xfffffc9b
  b8:	432f706f 			; <UNDEFINED> instruction: 0x432f706f
  bc:	6f72702d 	svcvs	0x0072702d
  c0:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  c4:	6972656d 	ldmdbvs	r2!, {r0, r2, r3, r5, r6, r8, sl, sp, lr}^
  c8:	6d2f676e 	stcvs	7, cr6, [pc, #-440]!	; ffffff18 <__aeabi_idiv0+0xdffffcc8>
  cc:	616c706f 	cmnvs	ip, pc, rrx
  d0:	61726f62 	cmnvs	r2, r2, ror #30
  d4:	6e6f6974 			; <UNDEFINED> instruction: 0x6e6f6974
  d8:	642f7265 	strtvs	r7, [pc], #-613	; e0 <startup-0x1fffff20>
  dc:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  e0:	6174732f 	cmnvs	r4, pc, lsr #6
  e4:	70757472 	rsbsvc	r7, r5, r2, ror r4
  e8:	6d00632e 	stcvs	3, cr6, [r0, #-184]	; 0xffffff48
  ec:	006e6961 	rsbeq	r6, lr, r1, ror #18
  f0:	616c6564 	cmnvs	ip, r4, ror #10
  f4:	696d5f79 	stmdbvs	sp!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  f8:	00696c6c 	rsbeq	r6, r9, ip, ror #24
  fc:	616c6564 	cmnvs	ip, r4, ror #10
 100:	35325f79 	ldrcc	r5, [r2, #-3961]!	; 0xfffff087
 104:	00736e30 	rsbseq	r6, r3, r0, lsr lr
 108:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 10c:	6a2f7372 	bvs	bdcedc <startup-0x1f423124>
 110:	626f6361 	rsbvs	r6, pc, #-2080374783	; 0x84000001
 114:	67726562 	ldrbvs	r6, [r2, -r2, ror #10]!
 118:	6b6c6166 	blvs	1b186b8 <startup-0x1e4e7948>
 11c:	7365442f 	cmnvc	r5, #788529152	; 0x2f000000
 120:	706f746b 	rsbvc	r7, pc, fp, ror #8
 124:	702d432f 	eorvc	r4, sp, pc, lsr #6
 128:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
 12c:	656d6d61 	strbvs	r6, [sp, #-3425]!	; 0xfffff29f
 130:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 134:	706f6d2f 	rsbvc	r6, pc, pc, lsr #26
 138:	6f62616c 	svcvs	0x0062616c
 13c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
 140:	72656e6f 	rsbvc	r6, r5, #1776	; 0x6f0
 144:	6c65642f 	cfstrdvs	mvd6, [r5], #-188	; 0xffffff44
 148:	73007961 	movwvc	r7, #2401	; 0x961
 14c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 150:	Address 0x0000000000000150 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <startup-0x1ef2f2dc>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	206d7241 	rsbcs	r7, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2073726f 	rsbscs	r7, r3, pc, ror #4
  2c:	30322d39 	eorscc	r2, r2, r9, lsr sp
  30:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
  34:	616d2d34 	cmnvs	sp, r4, lsr sp
  38:	29726f6a 	ldmdbcs	r2!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
  3c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  40:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  44:	31393130 	teqcc	r9, r0, lsr r1
  48:	20353230 	eorscs	r3, r5, r0, lsr r2
  4c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  50:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  54:	415b2029 	cmpmi	fp, r9, lsr #32
  58:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  5c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  60:	6172622d 	cmnvs	r2, sp, lsr #4
  64:	2068636e 	rsbcs	r6, r8, lr, ror #6
  68:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  6c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  70:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  74:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002b41 	andeq	r2, r0, r1, asr #22
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000021 	andeq	r0, r0, r1, lsr #32
  10:	2d533605 	ldclcs	6, cr3, [r3, #-20]	; 0xffffffec
  14:	0c06004d 	stceq	0, cr0, [r6], {77}	; 0x4d
  18:	01094d07 	tsteq	r9, r7, lsl #26
  1c:	01140412 	tsteq	r4, r2, lsl r4
  20:	03170115 	tsteq	r7, #1073741829	; 0x40000005
  24:	01190118 	tsteq	r9, r8, lsl r1
  28:	061e011a 			; <UNDEFINED> instruction: 0x061e011a

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
  14:	00000000 	andeq	r0, r0, r0
  18:	20000000 	andcs	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
  20:	00000018 	andeq	r0, r0, r8, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	20000010 	andcs	r0, r0, r0, lsl r0
  2c:	00000024 	andeq	r0, r0, r4, lsr #32
  30:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  34:	41018e02 	tstmi	r1, r2, lsl #28
  38:	0000070d 	andeq	r0, r0, sp, lsl #14
  3c:	00000018 	andeq	r0, r0, r8, lsl r0
  40:	00000000 	andeq	r0, r0, r0
  44:	20000034 	andcs	r0, r0, r4, lsr r0
  48:	0000003c 	andeq	r0, r0, ip, lsr r0
  4c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  50:	41018e02 	tstmi	r1, r2, lsl #28
  54:	0000070d 	andeq	r0, r0, sp, lsl #14
  58:	00000018 	andeq	r0, r0, r8, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	20000070 	andcs	r0, r0, r0, ror r0
  64:	00000044 	andeq	r0, r0, r4, asr #32
  68:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  6c:	41018e02 	tstmi	r1, r2, lsl #28
  70:	0000070d 	andeq	r0, r0, sp, lsl #14
  74:	0000001c 	andeq	r0, r0, ip, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	200000b4 	strhcs	r0, [r0], -r4
  80:	00000056 	andeq	r0, r0, r6, asr r0
  84:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  88:	41018e02 	tstmi	r1, r2, lsl #28
  8c:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  90:	00000007 	andeq	r0, r0, r7
  94:	0000001c 	andeq	r0, r0, ip, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	2000010a 	andcs	r0, r0, sl, lsl #2
  a0:	00000030 	andeq	r0, r0, r0, lsr r0
  a4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  a8:	41018e02 	tstmi	r1, r2, lsl #28
  ac:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  b0:	00000007 	andeq	r0, r0, r7
  b4:	0000000c 	andeq	r0, r0, ip
  b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  bc:	7c010001 	stcvc	0, cr0, [r1], {1}
  c0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  c4:	0000000c 	andeq	r0, r0, ip
  c8:	000000b4 	strheq	r0, [r0], -r4
  cc:	2000013d 	andcs	r0, r0, sp, lsr r1
  d0:	0000010a 	andeq	r0, r0, sl, lsl #2
