============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:15:54 pm
  Module:                 proj_extender
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6154 ps) Late External Delay Assertion at pin out_index[9]
          Group: reg2out
     Startpoint: (R) indices_idx_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) out_index[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-    1796                  
             Slack:=    6154                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17_4358_1 

#------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc    Edge       Cell        Fanout Trans Delay Arrival 
#                                                                                               (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  indices_idx_reg[0]/clk                         -       -       R     (arrival)          3854     0     0       0 
  indices_idx_reg[0]/q                           (u)     clk->q  R     unmapped_d_flop      18     0   444     444 
  mux_in_kmer_indices_r[indices_idx]_51_25/g12/z (u)     sel0->z R     unmapped_bmux264      2     0   710    1154 
  sub_72_43/g9/z                                 (u)     in_0->z F     unmapped_nor2         3     0    75    1229 
  sub_72_43/g41/z                                (u)     in_1->z R     unmapped_nor2         1     0    52    1282 
  sub_72_43/g69/z                                (u)     in_0->z F     unmapped_nand2        1     0    52    1334 
  sub_72_43/g70/z                                (u)     in_1->z R     unmapped_nand2        4     0    84    1418 
  sub_72_43/g107/z                               (u)     in_0->z F     unmapped_nand2        2     0    65    1483 
  sub_72_43/g111/z                               (u)     in_1->z R     unmapped_nand2        2     0    65    1547 
  sub_72_43/g201/z                               (u)     in_0->z F     unmapped_not          7     0    92    1640 
  sub_72_43/g131/z                               (u)     in_1->z R     unmapped_nand2        1     0    52    1692 
  sub_72_43/g169/z                               (u)     in_0->z R     unmapped_xnor2        1     0   104    1796 
  out_index[9]                                   -       -       R     (port)                -     -     0    1796 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

