============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Oct 24 2025  01:14:55 pm
  Module:                 alu8
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (356 ps) Late External Delay Assertion at pin Q[7]
          Group: VCLK
     Startpoint: (F) B[1]
          Clock: (R) VCLK
       Endpoint: (F) Q[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Path Delay:+    1000            -     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     100                  
     Required Time:=     900                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     444                  
             Slack:=     356                  

Exceptions/Constraints:
  max_delay                1000            alu8_1ns.sdc_line_18      
  input_delay              100             alu8_1ns.sdc_line_10_14_1 
  output_delay             100             alu8_1ns.sdc_line_13      

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  B[1]           -       -      F     (arrival)      4  6.4     0     0     100    (-,-) 
  g5686__3772/ZN -       A2->ZN R     NOR2_X1        2  3.1    22    32     132    (-,-) 
  g5647__1840/ZN -       A1->ZN R     OR2_X1         1  1.2     6    26     157    (-,-) 
  g5628__2391/ZN -       A1->ZN R     AND2_X1        3  5.8    17    40     198    (-,-) 
  g5613__1857/ZN -       B1->ZN F     OAI21_X1       3  4.5    16    23     220    (-,-) 
  g5603__5266/ZN -       B1->ZN R     AOI21_X1       3  5.7    40    49     269    (-,-) 
  g5600/ZN       -       A->ZN  F     INV_X1         2  2.8    12    13     283    (-,-) 
  g5595__9682/ZN -       B1->ZN R     AOI21_X1       1  2.0    23    28     311    (-,-) 
  g5592/ZN       -       A->ZN  F     INV_X1         1  1.7     7     9     320    (-,-) 
  g5583__7344/ZN -       B1->ZN R     AOI21_X1       2  3.8    31    36     357    (-,-) 
  g5582/ZN       -       A->ZN  F     INV_X1         2  2.8    10    13     369    (-,-) 
  g5574__5953/ZN -       B1->ZN R     AOI21_X1       2  3.8    31    37     406    (-,-) 
  g5571/ZN       -       A->ZN  F     INV_X1         2  2.9    10    13     419    (-,-) 
  g5570__1309/ZN -       A1->ZN F     AND3_X1        1  1.8     7    31     450    (-,-) 
  g5565__1474/ZN -       B->ZN  R     AOI211_X1      1  2.0    39    65     515    (-,-) 
  g5554__8780/ZN -       B1->ZN F     OAI221_X1      1  0.3    16    29     544    (-,-) 
  Q[7]           <<<     -      F     (port)         -    -     -     0     544    (-,-) 
#----------------------------------------------------------------------------------------

