$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module adder_tb $end
   $var wire 1 # a $end
   $var wire 1 $ b $end
   $var wire 1 % s $end
   $var wire 1 & c $end
   $scope module adder_dut $end
    $var wire 1 # a $end
    $var wire 1 $ b $end
    $var wire 1 % s $end
    $var wire 1 & c $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
#2
1#
1%
#4
1$
0%
1&
#6
0#
1%
0&
#8
