

================================================================
== Vitis HLS Report for 'kernel_3mm'
================================================================
* Date:           Thu Dec 12 18:15:41 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_3mm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  160864889|  160864889|  0.643 sec|  0.643 sec|  160864890|  160864890|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                        |                                                             |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                Instance                                |                            Module                           |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_kernel_3mm_Pipeline_L2_fu_866                                       |kernel_3mm_Pipeline_L2                                       |    18003|    18003|  72.012 us|  72.012 us|    18003|    18003|       no|
        |grp_kernel_3mm_Pipeline_L24_fu_883                                      |kernel_3mm_Pipeline_L24                                      |    19004|    19004|  76.016 us|  76.016 us|    19004|    19004|       no|
        |grp_merlin_memcpy_0_1_fu_910                                            |merlin_memcpy_0_1                                            |      265|      265|   1.060 us|   1.060 us|      265|      265|       no|
        |grp_kernel_3mm_Pipeline_merlinL24_merlinL23_merlinL22_merlinL21_fu_921  |kernel_3mm_Pipeline_merlinL24_merlinL23_merlinL22_merlinL21  |  3192011|  3192011|  12.768 ms|  12.768 ms|  3192011|  3192011|       no|
        |grp_merlin_memcpy_1_1_fu_957                                            |merlin_memcpy_1_1                                            |      263|      263|   1.052 us|   1.052 us|      263|      263|       no|
        |grp_kernel_3mm_Pipeline_L25_fu_968                                      |kernel_3mm_Pipeline_L25                                      |    10455|    10455|  41.820 us|  41.820 us|    10455|    10455|       no|
        |grp_kernel_3mm_Pipeline_L26_fu_979                                      |kernel_3mm_Pipeline_L26                                      |    23103|    23103|  92.412 us|  92.412 us|    23103|    23103|       no|
        |grp_kernel_3mm_Pipeline_merlinL17_L2_fu_994                             |kernel_3mm_Pipeline_merlinL17_L2                             |     1127|     1127|   4.508 us|   4.508 us|     1127|     1127|       no|
        |grp_kernel_3mm_Pipeline_merlinL11_L3_fu_1003                            |kernel_3mm_Pipeline_merlinL11_L3                             |     1124|     1124|   4.496 us|   4.496 us|     1124|     1124|       no|
        |grp_kernel_3mm_Pipeline_merlinL13_fu_1012                               |kernel_3mm_Pipeline_merlinL13                                |     1548|     1548|   6.192 us|   6.192 us|     1548|     1548|       no|
        |grp_merlin_memcpy_2_1_fu_1033                                           |merlin_memcpy_2_1                                            |    34290|    34290|   0.137 ms|   0.137 ms|    34290|    34290|       no|
        |grp_kernel_3mm_Pipeline_L27_fu_1045                                     |kernel_3mm_Pipeline_L27                                      |    19953|    19953|  79.812 us|  79.812 us|    19953|    19953|       no|
        |grp_kernel_3mm_Pipeline_merlinL9_L2_fu_1062                             |kernel_3mm_Pipeline_merlinL9_L2                              |     1893|     1893|   7.572 us|   7.572 us|     1893|     1893|       no|
        |grp_kernel_3mm_Pipeline_merlinL5_fu_1071                                |kernel_3mm_Pipeline_merlinL5                                 |     1338|     1338|   5.352 us|   5.352 us|     1338|     1338|       no|
        |grp_kernel_3mm_Pipeline_merlinL3_L3_fu_1095                             |kernel_3mm_Pipeline_merlinL3_L3                              |     1895|     1895|   7.580 us|   7.580 us|     1895|     1895|       no|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                                  |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- merlinL26                       |  47975985|  47975985|   3198399|          -|          -|    15|        no|
        | + merlinL25                      |      3204|      3204|       267|          -|          -|    12|        no|
        | + merlinL19                      |      3180|      3180|       265|          -|          -|    12|        no|
        |- merlinL18                       |  62007545|  62007545|   3263555|          -|          -|    19|        no|
        | + merlinL16_merlinL15_merlinL14  |   3261300|   3261300|      1553|          -|          -|  2100|        no|
        |- merlinL10                       |  50804740|  50804740|   5080474|          -|          -|    10|        no|
        | + merlinL8_merlinL7_merlinL6     |   5076540|   5076540|      1343|          -|          -|  3780|        no|
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      935|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      120|    12|    26997|    27738|    0|
|Memory               |      384|     -|        0|        0|   21|
|Multiplexer          |        -|     -|        -|     5414|    -|
|Register             |        -|     -|     1671|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      504|    12|    28668|    34087|   21|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       35|    ~0|        3|        8|    6|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       11|    ~0|        1|        2|    2|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                         |control_s_axi                                                |        0|   0|   526|   936|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U210                                     |fadd_32ns_32ns_32_7_full_dsp_1                               |        0|   2|   318|   198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U211                                      |fmul_32ns_32ns_32_4_max_dsp_1                                |        0|   3|   143|    78|    0|
    |grp_kernel_3mm_Pipeline_L2_fu_866                                       |kernel_3mm_Pipeline_L2                                       |        0|   0|  1100|   610|    0|
    |grp_kernel_3mm_Pipeline_L24_fu_883                                      |kernel_3mm_Pipeline_L24                                      |        0|   1|  1428|   901|    0|
    |grp_kernel_3mm_Pipeline_L25_fu_968                                      |kernel_3mm_Pipeline_L25                                      |        0|   1|   685|   437|    0|
    |grp_kernel_3mm_Pipeline_L26_fu_979                                      |kernel_3mm_Pipeline_L26                                      |        0|   0|   656|   820|    0|
    |grp_kernel_3mm_Pipeline_L27_fu_1045                                     |kernel_3mm_Pipeline_L27                                      |        0|   0|   383|   804|    0|
    |grp_kernel_3mm_Pipeline_merlinL11_L3_fu_1003                            |kernel_3mm_Pipeline_merlinL11_L3                             |        0|   1|   540|  1271|    0|
    |grp_kernel_3mm_Pipeline_merlinL13_fu_1012                               |kernel_3mm_Pipeline_merlinL13                                |        0|   0|   499|   546|    0|
    |grp_kernel_3mm_Pipeline_merlinL17_L2_fu_994                             |kernel_3mm_Pipeline_merlinL17_L2                             |        0|   1|   664|  1164|    0|
    |grp_kernel_3mm_Pipeline_merlinL24_merlinL23_merlinL22_merlinL21_fu_921  |kernel_3mm_Pipeline_merlinL24_merlinL23_merlinL22_merlinL21  |        0|   2|  1210|  1342|    0|
    |grp_kernel_3mm_Pipeline_merlinL3_L3_fu_1095                             |kernel_3mm_Pipeline_merlinL3_L3                              |        0|   0|   241|   725|    0|
    |grp_kernel_3mm_Pipeline_merlinL5_fu_1071                                |kernel_3mm_Pipeline_merlinL5                                 |        0|   0|   601|   611|    0|
    |grp_kernel_3mm_Pipeline_merlinL9_L2_fu_1062                             |kernel_3mm_Pipeline_merlinL9_L2                              |        0|   0|   184|   568|    0|
    |merlin_gmem_kernel_3mm_128_0_m_axi_U                                    |merlin_gmem_kernel_3mm_128_0_m_axi                           |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_3mm_32_E_m_axi_U                                     |merlin_gmem_kernel_3mm_32_E_m_axi                            |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_3mm_64_0_m_axi_U                                     |merlin_gmem_kernel_3mm_64_0_m_axi                            |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_3mm_64_1_m_axi_U                                     |merlin_gmem_kernel_3mm_64_1_m_axi                            |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_3mm_64_2_m_axi_U                                     |merlin_gmem_kernel_3mm_64_2_m_axi                            |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_3mm_64_F_m_axi_U                                     |merlin_gmem_kernel_3mm_64_F_m_axi                            |        8|   0|  1181|  1117|    0|
    |merlin_gmem_kernel_3mm_64_G_m_axi_U                                     |merlin_gmem_kernel_3mm_64_G_m_axi                            |        4|   0|   878|   966|    0|
    |grp_merlin_memcpy_0_1_fu_910                                            |merlin_memcpy_0_1                                            |        0|   0|   601|  1383|    0|
    |grp_merlin_memcpy_1_1_fu_957                                            |merlin_memcpy_1_1                                            |        0|   0|   591|  1472|    0|
    |grp_merlin_memcpy_2_1_fu_1033                                           |merlin_memcpy_2_1                                            |        0|   1|  1637|  1369|    0|
    |mul_9ns_7ns_13_1_1_U209                                                 |mul_9ns_7ns_13_1_1                                           |        0|   0|     0|    49|    0|
    |mul_9ns_7ns_14_1_1_U208                                                 |mul_9ns_7ns_14_1_1                                           |        0|   0|     0|    49|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                   |                                                             |      120|  12| 26997| 27738|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+--------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory     |          Module          | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |A_17_0_buf_U     |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3600|   32|     1|       115200|
    |A_17_0_buf_10_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3600|   32|     1|       115200|
    |A_17_0_buf_11_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3600|   32|     1|       115200|
    |A_17_0_buf_12_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3600|   32|     1|       115200|
    |A_17_0_buf_13_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3600|   32|     1|       115200|
    |A_17_0_buf_14_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3600|   32|     1|       115200|
    |A_17_0_buf_15_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3600|   32|     1|       115200|
    |A_17_0_buf_16_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3600|   32|     1|       115200|
    |A_17_0_buf_17_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3600|   32|     1|       115200|
    |A_17_0_buf_18_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3600|   32|     1|       115200|
    |B_17_0_buf_U     |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_20_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_21_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_22_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_23_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_24_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_25_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_26_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_27_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_28_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_29_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_30_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_31_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_32_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_33_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_34_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_35_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_36_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_37_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |B_17_0_buf_38_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_18_0_buf_U     |C_18_0_buf_RAM_AUTO_1R1W  |       20|  0|   0|    0|  10450|   32|     1|       334400|
    |C_18_0_buf_4_U   |C_18_0_buf_RAM_AUTO_1R1W  |       20|  0|   0|    0|  10450|   32|     1|       334400|
    |C_18_0_buf_5_U   |C_18_0_buf_RAM_AUTO_1R1W  |       20|  0|   0|    0|  10450|   32|     1|       334400|
    |C_18_0_buf_6_U   |C_18_0_buf_RAM_AUTO_1R1W  |       20|  0|   0|    0|  10450|   32|     1|       334400|
    |D_18_0_buf_U     |D_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|   5775|   32|     1|       184800|
    |D_18_0_buf_8_U   |D_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|   5775|   32|     1|       184800|
    |D_18_0_buf_9_U   |D_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|   5775|   32|     1|       184800|
    |D_18_0_buf_10_U  |D_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|   5775|   32|     1|       184800|
    |D_18_0_buf_11_U  |D_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|   5775|   32|     1|       184800|
    |D_18_0_buf_12_U  |D_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|   5775|   32|     1|       184800|
    |D_18_0_buf_13_U  |D_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|   5775|   32|     1|       184800|
    |D_18_0_buf_14_U  |D_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|   5775|   32|     1|       184800|
    |E_19_0_buf_U     |E_19_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|   6840|   32|     1|       218880|
    |E_19_0_buf_1_U   |E_19_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|   6840|   32|     1|       218880|
    |E_19_0_buf_2_U   |E_19_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|   6840|   32|     1|       218880|
    |E_19_0_buf_3_U   |E_19_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|   6840|   32|     1|       218880|
    |E_19_0_buf_4_U   |E_19_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|   6840|   32|     1|       218880|
    |E_buf_U          |E_buf_RAM_AUTO_1R1W       |        0|  0|   0|    1|   2280|   32|     1|        72960|
    |F_19_0_buf_U     |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3990|   32|     1|       127680|
    |F_19_0_buf_10_U  |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3990|   32|     1|       127680|
    |F_19_0_buf_11_U  |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3990|   32|     1|       127680|
    |F_19_0_buf_12_U  |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3990|   32|     1|       127680|
    |F_19_0_buf_13_U  |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3990|   32|     1|       127680|
    |F_19_0_buf_14_U  |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3990|   32|     1|       127680|
    |F_19_0_buf_15_U  |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3990|   32|     1|       127680|
    |F_19_0_buf_16_U  |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3990|   32|     1|       127680|
    |F_19_0_buf_17_U  |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3990|   32|     1|       127680|
    |F_19_0_buf_18_U  |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3990|   32|     1|       127680|
    |F_buf_U          |F_buf_RAM_AUTO_1R1W       |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |F_buf_1_U        |F_buf_RAM_AUTO_1R1W       |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |G_buf_U          |G_buf_RAM_AUTO_1R1W       |        4|  0|   0|    0|   1890|   32|     1|        60480|
    |G_buf_1_U        |G_buf_RAM_AUTO_1R1W       |        4|  0|   0|    0|   1890|   32|     1|        60480|
    +-----------------+--------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total            |                          |      384|  0|   0|   21| 244260| 1984|    62|      7816320|
    +-----------------+--------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln214_1_fu_1160_p2             |         +|   0|  0|  23|          16|          12|
    |add_ln214_fu_1172_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln221_fu_1242_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln222_1_fu_1248_p2             |         +|   0|  0|  19|          12|           8|
    |add_ln222_fu_1258_p2               |         +|   0|  0|  23|          16|          16|
    |add_ln271_fu_1270_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln272_1_fu_1276_p2             |         +|   0|  0|  19|          12|           8|
    |add_ln272_fu_1286_p2               |         +|   0|  0|  23|          16|          16|
    |add_ln283_1_fu_1326_p2             |         +|   0|  0|  25|          18|          14|
    |add_ln283_fu_1338_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln287_fu_1348_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln298_1_fu_1407_p2             |         +|   0|  0|  19|          12|           1|
    |add_ln298_fu_1413_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln304_1_fu_1605_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln304_fu_1503_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln309_fu_1600_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln314_1_fu_1583_p2             |         +|   0|  0|  17|          11|          11|
    |add_ln314_fu_1535_p2               |         +|   0|  0|  16|           9|           9|
    |add_ln335_1_fu_1454_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln335_fu_1395_p2               |         +|   0|  0|  16|           9|           9|
    |add_ln356_1_fu_1634_p2             |         +|   0|  0|  25|          18|          14|
    |add_ln356_fu_1646_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln360_fu_1656_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln371_1_fu_1715_p2             |         +|   0|  0|  19|          12|           1|
    |add_ln371_fu_1721_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln377_1_fu_1903_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln377_fu_1811_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln382_fu_1898_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln387_1_fu_1881_p2             |         +|   0|  0|  17|          11|          11|
    |add_ln387_fu_1843_p2               |         +|   0|  0|  18|          11|          11|
    |add_ln408_1_fu_1762_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln408_fu_1703_p2               |         +|   0|  0|  16|           9|           9|
    |sub_ln263_fu_1202_p2               |         -|   0|  0|  16|           9|           9|
    |sub_ln314_1_fu_1557_p2             |         -|   0|  0|  17|          11|          11|
    |sub_ln314_fu_1480_p2               |         -|   0|  0|  15|           8|           8|
    |sub_ln387_1_fu_1855_p2             |         -|   0|  0|  17|          11|          11|
    |sub_ln387_fu_1788_p2               |         -|   0|  0|  17|          10|          10|
    |and_ln298_fu_1497_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln371_fu_1805_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln214_fu_1166_p2              |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln221_fu_1236_p2              |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln271_fu_1264_p2              |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln283_fu_1332_p2              |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln298_fu_1401_p2              |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln304_fu_1419_p2              |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln309_fu_1491_p2              |      icmp|   0|  0|  12|           5|           3|
    |icmp_ln356_fu_1640_p2              |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln371_fu_1709_p2              |      icmp|   0|  0|  19|          12|          10|
    |icmp_ln377_fu_1727_p2              |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln382_fu_1799_p2              |      icmp|   0|  0|  12|           4|           3|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state153_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state234_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state81_io                |        or|   0|  0|   2|           1|           1|
    |or_ln304_fu_1520_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln377_fu_1828_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln298_1_fu_1425_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln298_fu_1441_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln304_1_fu_1509_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln304_2_fu_1611_p3          |    select|   0|  0|   8|           1|           1|
    |select_ln304_fu_1524_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln371_1_fu_1733_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln371_fu_1749_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln377_1_fu_1817_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln377_2_fu_1909_p3          |    select|   0|  0|   8|           1|           1|
    |select_ln377_fu_1832_p3            |    select|   0|  0|   4|           1|           1|
    |xor_ln298_fu_1486_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln371_fu_1794_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 935|         541|         455|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+------+-----------+-----+-----------+
    |                  Name                 |  LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+------+-----------+-----+-----------+
    |A_17_0_buf_10_address0                 |    14|          3|   12|         36|
    |A_17_0_buf_10_ce0                      |    14|          3|    1|          3|
    |A_17_0_buf_10_we0                      |     9|          2|    1|          2|
    |A_17_0_buf_11_address0                 |    14|          3|   12|         36|
    |A_17_0_buf_11_ce0                      |    14|          3|    1|          3|
    |A_17_0_buf_11_we0                      |     9|          2|    1|          2|
    |A_17_0_buf_12_address0                 |    14|          3|   12|         36|
    |A_17_0_buf_12_ce0                      |    14|          3|    1|          3|
    |A_17_0_buf_12_we0                      |     9|          2|    1|          2|
    |A_17_0_buf_13_address0                 |    14|          3|   12|         36|
    |A_17_0_buf_13_ce0                      |    14|          3|    1|          3|
    |A_17_0_buf_13_we0                      |     9|          2|    1|          2|
    |A_17_0_buf_14_address0                 |    14|          3|   12|         36|
    |A_17_0_buf_14_ce0                      |    14|          3|    1|          3|
    |A_17_0_buf_14_we0                      |     9|          2|    1|          2|
    |A_17_0_buf_15_address0                 |    14|          3|   12|         36|
    |A_17_0_buf_15_ce0                      |    14|          3|    1|          3|
    |A_17_0_buf_15_we0                      |     9|          2|    1|          2|
    |A_17_0_buf_16_address0                 |    14|          3|   12|         36|
    |A_17_0_buf_16_ce0                      |    14|          3|    1|          3|
    |A_17_0_buf_16_we0                      |     9|          2|    1|          2|
    |A_17_0_buf_17_address0                 |    14|          3|   12|         36|
    |A_17_0_buf_17_ce0                      |    14|          3|    1|          3|
    |A_17_0_buf_17_we0                      |     9|          2|    1|          2|
    |A_17_0_buf_18_address0                 |    14|          3|   12|         36|
    |A_17_0_buf_18_ce0                      |    14|          3|    1|          3|
    |A_17_0_buf_18_we0                      |     9|          2|    1|          2|
    |A_17_0_buf_address0                    |    14|          3|   12|         36|
    |A_17_0_buf_ce0                         |    14|          3|    1|          3|
    |A_17_0_buf_we0                         |     9|          2|    1|          2|
    |B_17_0_buf_20_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_20_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_20_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_21_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_21_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_21_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_22_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_22_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_22_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_23_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_23_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_23_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_24_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_24_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_24_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_25_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_25_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_25_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_26_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_26_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_26_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_27_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_27_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_27_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_28_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_28_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_28_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_29_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_29_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_29_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_30_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_30_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_30_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_31_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_31_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_31_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_32_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_32_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_32_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_33_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_33_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_33_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_34_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_34_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_34_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_35_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_35_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_35_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_36_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_36_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_36_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_37_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_37_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_37_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_38_address0                 |    14|          3|   11|         33|
    |B_17_0_buf_38_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_38_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_address0                    |    14|          3|   11|         33|
    |B_17_0_buf_ce0                         |    14|          3|    1|          3|
    |B_17_0_buf_we0                         |     9|          2|    1|          2|
    |C_18_0_buf_4_address0                  |    14|          3|   14|         42|
    |C_18_0_buf_4_ce0                       |    14|          3|    1|          3|
    |C_18_0_buf_4_we0                       |     9|          2|    1|          2|
    |C_18_0_buf_5_address0                  |    14|          3|   14|         42|
    |C_18_0_buf_5_ce0                       |    14|          3|    1|          3|
    |C_18_0_buf_5_we0                       |     9|          2|    1|          2|
    |C_18_0_buf_6_address0                  |    14|          3|   14|         42|
    |C_18_0_buf_6_ce0                       |    14|          3|    1|          3|
    |C_18_0_buf_6_we0                       |     9|          2|    1|          2|
    |C_18_0_buf_address0                    |    14|          3|   14|         42|
    |C_18_0_buf_ce0                         |    14|          3|    1|          3|
    |C_18_0_buf_we0                         |     9|          2|    1|          2|
    |D_18_0_buf_10_address0                 |    14|          3|   13|         39|
    |D_18_0_buf_10_ce0                      |    14|          3|    1|          3|
    |D_18_0_buf_10_we0                      |     9|          2|    1|          2|
    |D_18_0_buf_11_address0                 |    14|          3|   13|         39|
    |D_18_0_buf_11_ce0                      |    14|          3|    1|          3|
    |D_18_0_buf_11_we0                      |     9|          2|    1|          2|
    |D_18_0_buf_12_address0                 |    14|          3|   13|         39|
    |D_18_0_buf_12_ce0                      |    14|          3|    1|          3|
    |D_18_0_buf_12_we0                      |     9|          2|    1|          2|
    |D_18_0_buf_13_address0                 |    14|          3|   13|         39|
    |D_18_0_buf_13_ce0                      |    14|          3|    1|          3|
    |D_18_0_buf_13_we0                      |     9|          2|    1|          2|
    |D_18_0_buf_14_address0                 |    14|          3|   13|         39|
    |D_18_0_buf_14_ce0                      |    14|          3|    1|          3|
    |D_18_0_buf_14_we0                      |     9|          2|    1|          2|
    |D_18_0_buf_8_address0                  |    14|          3|   13|         39|
    |D_18_0_buf_8_ce0                       |    14|          3|    1|          3|
    |D_18_0_buf_8_we0                       |     9|          2|    1|          2|
    |D_18_0_buf_9_address0                  |    14|          3|   13|         39|
    |D_18_0_buf_9_ce0                       |    14|          3|    1|          3|
    |D_18_0_buf_9_we0                       |     9|          2|    1|          2|
    |D_18_0_buf_address0                    |    14|          3|   13|         39|
    |D_18_0_buf_ce0                         |    14|          3|    1|          3|
    |D_18_0_buf_we0                         |     9|          2|    1|          2|
    |E_19_0_buf_1_address0                  |    14|          3|   13|         39|
    |E_19_0_buf_1_ce0                       |    14|          3|    1|          3|
    |E_19_0_buf_1_we0                       |     9|          2|    1|          2|
    |E_19_0_buf_2_address0                  |    14|          3|   13|         39|
    |E_19_0_buf_2_ce0                       |    14|          3|    1|          3|
    |E_19_0_buf_2_we0                       |     9|          2|    1|          2|
    |E_19_0_buf_3_address0                  |    14|          3|   13|         39|
    |E_19_0_buf_3_ce0                       |    14|          3|    1|          3|
    |E_19_0_buf_3_we0                       |     9|          2|    1|          2|
    |E_19_0_buf_4_address0                  |    14|          3|   13|         39|
    |E_19_0_buf_4_ce0                       |    14|          3|    1|          3|
    |E_19_0_buf_4_we0                       |     9|          2|    1|          2|
    |E_19_0_buf_address0                    |    14|          3|   13|         39|
    |E_19_0_buf_ce0                         |    14|          3|    1|          3|
    |E_19_0_buf_we0                         |     9|          2|    1|          2|
    |E_buf_address0                         |    20|          4|   12|         48|
    |E_buf_ce0                              |    20|          4|    1|          4|
    |E_buf_d0                               |    14|          3|   32|         96|
    |E_buf_we0                              |    14|          3|    1|          3|
    |F_19_0_buf_10_address0                 |    14|          3|   12|         36|
    |F_19_0_buf_10_ce0                      |    14|          3|    1|          3|
    |F_19_0_buf_10_we0                      |     9|          2|    1|          2|
    |F_19_0_buf_11_address0                 |    14|          3|   12|         36|
    |F_19_0_buf_11_ce0                      |    14|          3|    1|          3|
    |F_19_0_buf_11_we0                      |     9|          2|    1|          2|
    |F_19_0_buf_12_address0                 |    14|          3|   12|         36|
    |F_19_0_buf_12_ce0                      |    14|          3|    1|          3|
    |F_19_0_buf_12_we0                      |     9|          2|    1|          2|
    |F_19_0_buf_13_address0                 |    14|          3|   12|         36|
    |F_19_0_buf_13_ce0                      |    14|          3|    1|          3|
    |F_19_0_buf_13_we0                      |     9|          2|    1|          2|
    |F_19_0_buf_14_address0                 |    14|          3|   12|         36|
    |F_19_0_buf_14_ce0                      |    14|          3|    1|          3|
    |F_19_0_buf_14_we0                      |     9|          2|    1|          2|
    |F_19_0_buf_15_address0                 |    14|          3|   12|         36|
    |F_19_0_buf_15_ce0                      |    14|          3|    1|          3|
    |F_19_0_buf_15_we0                      |     9|          2|    1|          2|
    |F_19_0_buf_16_address0                 |    14|          3|   12|         36|
    |F_19_0_buf_16_ce0                      |    14|          3|    1|          3|
    |F_19_0_buf_16_we0                      |     9|          2|    1|          2|
    |F_19_0_buf_17_address0                 |    14|          3|   12|         36|
    |F_19_0_buf_17_ce0                      |    14|          3|    1|          3|
    |F_19_0_buf_17_we0                      |     9|          2|    1|          2|
    |F_19_0_buf_18_address0                 |    14|          3|   12|         36|
    |F_19_0_buf_18_ce0                      |    14|          3|    1|          3|
    |F_19_0_buf_18_we0                      |     9|          2|    1|          2|
    |F_19_0_buf_address0                    |    14|          3|   12|         36|
    |F_19_0_buf_ce0                         |    14|          3|    1|          3|
    |F_19_0_buf_we0                         |     9|          2|    1|          2|
    |F_buf_1_address0                       |    26|          5|   11|         55|
    |F_buf_1_ce0                            |    20|          4|    1|          4|
    |F_buf_1_d0                             |    20|          4|   32|        128|
    |F_buf_1_we0                            |    14|          3|    1|          3|
    |F_buf_address0                         |    26|          5|   11|         55|
    |F_buf_ce0                              |    20|          4|    1|          4|
    |F_buf_d0                               |    20|          4|   32|        128|
    |F_buf_we0                              |    14|          3|    1|          3|
    |G_buf_1_address0                       |    26|          5|   11|         55|
    |G_buf_1_ce0                            |    20|          4|    1|          4|
    |G_buf_1_d0                             |    20|          4|   32|        128|
    |G_buf_1_we0                            |    14|          3|    1|          3|
    |G_buf_address0                         |    26|          5|   11|         55|
    |G_buf_ce0                              |    20|          4|    1|          4|
    |G_buf_d0                               |    20|          4|   32|        128|
    |G_buf_we0                              |    14|          3|    1|          3|
    |ap_NS_fsm                              |  2032|        385|    1|        385|
    |ap_done                                |     9|          2|    1|          2|
    |grp_fu_2332_ce                         |    20|          4|    1|          4|
    |grp_fu_2332_p0                         |    20|          4|   32|        128|
    |grp_fu_2332_p1                         |    20|          4|   32|        128|
    |grp_fu_2336_ce                         |    20|          4|    1|          4|
    |grp_fu_2336_p0                         |    20|          4|   32|        128|
    |grp_fu_2336_p1                         |    20|          4|   32|        128|
    |i_10_fu_554                            |     9|          2|    5|         10|
    |i_13_fu_562                            |     9|          2|    4|          8|
    |i_4_fu_290                             |     9|          2|    4|          8|
    |i_sub_0_reg_761                        |     9|          2|    4|          8|
    |i_sub_1_1_reg_727                      |     9|          2|    4|          8|
    |i_sub_1_reg_704                        |     9|          2|    4|          8|
    |i_sub_reg_819                          |     9|          2|    5|         10|
    |indvar_flatten51_reg_772               |     9|          2|    8|         16|
    |indvar_flatten64_reg_750               |     9|          2|   12|         24|
    |indvar_flatten85_reg_830               |     9|          2|    8|         16|
    |indvar_flatten98_reg_808               |     9|          2|   12|         24|
    |j_1_reg_842                            |     9|          2|    4|          8|
    |j_reg_784                              |     9|          2|    3|          6|
    |j_sub_0_reg_796                        |     9|          2|    5|         10|
    |j_sub_reg_854                          |     9|          2|    4|          8|
    |merlin_gmem_kernel_3mm_128_0_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_128_0_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_128_0_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_128_0_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_128_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_E_ARADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_32_E_ARLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_32_E_ARVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_32_E_AWVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_E_BREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_E_RREADY     |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_32_E_WVALID     |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_0_ARADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_0_ARLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_0_ARVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_0_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_0_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_1_ARADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_1_ARLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_1_ARVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_1_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_1_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_2_ARADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_2_ARLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_2_ARVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_2_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_2_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_ARADDR     |    20|          4|   64|        256|
    |merlin_gmem_kernel_3mm_64_F_ARLEN      |    20|          4|   32|        128|
    |merlin_gmem_kernel_3mm_64_F_ARVALID    |    20|          4|    1|          4|
    |merlin_gmem_kernel_3mm_64_F_AWVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_BREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_RREADY     |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_F_WVALID     |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_ARADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_G_ARLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_G_ARVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_G_AWADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_G_AWLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_G_AWVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_G_BREADY     |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_G_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_WVALID     |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_blk_n_AW   |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_blk_n_B    |     9|          2|    1|          2|
    |phi_mul161_reg_739                     |     9|          2|   12|         24|
    |phi_mul163_fu_286                      |     9|          2|   16|         32|
    |phi_mul181_fu_550                      |     9|          2|   18|         36|
    |phi_mul199_fu_558                      |     9|          2|   18|         36|
    |phi_mul_reg_716                        |     9|          2|   12|         24|
    +---------------------------------------+------+-----------+-----+-----------+
    |Total                                  |  5414|       1109| 2118|       6956|
    +---------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                         Name                                        |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |C_read_reg_1940                                                                      |   64|   0|   64|          0|
    |D_read_reg_1935                                                                      |   64|   0|   64|          0|
    |E_read_reg_1951                                                                      |   64|   0|   64|          0|
    |F_buf_1_addr_reg_2198                                                                |   11|   0|   11|          0|
    |F_buf_addr_reg_2193                                                                  |   11|   0|   11|          0|
    |F_read_reg_1945                                                                      |   64|   0|   64|          0|
    |G_buf_1_addr_reg_2317                                                                |   11|   0|   11|          0|
    |G_buf_addr_reg_2312                                                                  |   11|   0|   11|          0|
    |G_read_reg_1930                                                                      |   64|   0|   64|          0|
    |add_ln214_1_reg_1995                                                                 |   16|   0|   16|          0|
    |add_ln214_reg_2003                                                                   |    4|   0|    4|          0|
    |add_ln221_reg_2042                                                                   |    4|   0|    4|          0|
    |add_ln222_1_reg_2047                                                                 |   12|   0|   12|          0|
    |add_ln222_reg_2052                                                                   |   16|   0|   16|          0|
    |add_ln271_reg_2060                                                                   |    4|   0|    4|          0|
    |add_ln272_1_reg_2065                                                                 |   12|   0|   12|          0|
    |add_ln272_reg_2070                                                                   |   16|   0|   16|          0|
    |add_ln283_1_reg_2088                                                                 |   18|   0|   18|          0|
    |add_ln283_reg_2096                                                                   |    5|   0|    5|          0|
    |add_ln287_reg_2101                                                                   |   64|   0|   64|          0|
    |add_ln298_1_reg_2135                                                                 |   12|   0|   12|          0|
    |add_ln335_reg_2127                                                                   |    8|   0|    9|          1|
    |add_ln356_1_reg_2221                                                                 |   18|   0|   18|          0|
    |add_ln356_reg_2229                                                                   |    4|   0|    4|          0|
    |add_ln371_1_reg_2254                                                                 |   12|   0|   12|          0|
    |add_ln408_reg_2246                                                                   |    8|   0|    9|          1|
    |and_ln298_reg_2166                                                                   |    1|   0|    1|          0|
    |and_ln371_reg_2285                                                                   |    1|   0|    1|          0|
    |ap_CS_fsm                                                                            |  384|   0|  384|          0|
    |ap_done_reg                                                                          |    1|   0|    1|          0|
    |ap_rst_n_inv                                                                         |    1|   0|    1|          0|
    |ap_rst_reg_1                                                                         |    1|   0|    1|          0|
    |ap_rst_reg_2                                                                         |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L24_fu_883_ap_start_reg                                      |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L25_fu_968_ap_start_reg                                      |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L26_fu_979_ap_start_reg                                      |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L27_fu_1045_ap_start_reg                                     |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L2_fu_866_ap_start_reg                                       |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL11_L3_fu_1003_ap_start_reg                            |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL13_fu_1012_ap_start_reg                               |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL17_L2_fu_994_ap_start_reg                             |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL24_merlinL23_merlinL22_merlinL21_fu_921_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL3_L3_fu_1095_ap_start_reg                             |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL5_fu_1071_ap_start_reg                                |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL9_L2_fu_1062_ap_start_reg                             |    1|   0|    1|          0|
    |grp_merlin_memcpy_0_1_fu_910_ap_start_reg                                            |    1|   0|    1|          0|
    |grp_merlin_memcpy_1_1_fu_957_ap_start_reg                                            |    1|   0|    1|          0|
    |grp_merlin_memcpy_2_1_fu_1033_ap_start_reg                                           |    1|   0|    1|          0|
    |i_10_fu_554                                                                          |    5|   0|    5|          0|
    |i_13_fu_562                                                                          |    4|   0|    4|          0|
    |i_4_fu_290                                                                           |    4|   0|    4|          0|
    |i_sub_0_reg_761                                                                      |    4|   0|    4|          0|
    |i_sub_1_1_reg_727                                                                    |    4|   0|    4|          0|
    |i_sub_1_reg_704                                                                      |    4|   0|    4|          0|
    |i_sub_reg_819                                                                        |    5|   0|    5|          0|
    |icmp_ln304_reg_2140                                                                  |    1|   0|    1|          0|
    |icmp_ln377_reg_2259                                                                  |    1|   0|    1|          0|
    |indvar_flatten51_reg_772                                                             |    8|   0|    8|          0|
    |indvar_flatten64_reg_750                                                             |   12|   0|   12|          0|
    |indvar_flatten85_reg_830                                                             |    8|   0|    8|          0|
    |indvar_flatten98_reg_808                                                             |   12|   0|   12|          0|
    |j_1_reg_842                                                                          |    4|   0|    4|          0|
    |j_reg_784                                                                            |    3|   0|    3|          0|
    |j_sub_0_reg_796                                                                      |    5|   0|    5|          0|
    |j_sub_reg_854                                                                        |    4|   0|    4|          0|
    |lshr_ln1_reg_2188                                                                    |    4|   0|    4|          0|
    |lshr_ln2_reg_2307                                                                    |    3|   0|    3|          0|
    |merlin_gmem_kernel_3mm_64_G_addr_reg_2241                                            |   64|   0|   64|          0|
    |mul_ln314_reg_2156                                                                   |   14|   0|   14|          0|
    |mul_ln387_reg_2275                                                                   |   13|   0|   13|          0|
    |phi_mul161_reg_739                                                                   |   12|   0|   12|          0|
    |phi_mul163_fu_286                                                                    |   16|   0|   16|          0|
    |phi_mul181_fu_550                                                                    |   18|   0|   18|          0|
    |phi_mul199_fu_558                                                                    |   18|   0|   18|          0|
    |phi_mul_reg_716                                                                      |   12|   0|   12|          0|
    |select_ln298_1_reg_2148                                                              |    4|   0|    4|          0|
    |select_ln304_1_reg_2171                                                              |    3|   0|    3|          0|
    |select_ln304_reg_2178                                                                |    5|   0|    5|          0|
    |select_ln371_1_reg_2267                                                              |    5|   0|    5|          0|
    |select_ln377_1_reg_2290                                                              |    4|   0|    4|          0|
    |select_ln377_reg_2297                                                                |    4|   0|    4|          0|
    |sub_ln263_reg_2008                                                                   |    7|   0|    9|          2|
    |sub_ln314_reg_2161                                                                   |    8|   0|    8|          0|
    |sub_ln387_reg_2280                                                                   |   10|   0|   10|          0|
    |trunc_ln2078_1_reg_1976                                                              |   58|   0|   58|          0|
    |trunc_ln2078_2_reg_2027                                                              |   59|   0|   59|          0|
    |trunc_ln2078_3_reg_2033                                                              |   59|   0|   59|          0|
    |trunc_ln2078_4_reg_2121                                                              |   60|   0|   60|          0|
    |trunc_ln309_reg_2183                                                                 |    1|   0|    1|          0|
    |trunc_ln382_reg_2302                                                                 |    1|   0|    1|          0|
    |trunc_ln5_reg_2234                                                                   |   61|   0|   61|          0|
    |trunc_ln_reg_1970                                                                    |   58|   0|   58|          0|
    +-------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                | 1671|   0| 1675|          4|
    +-------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+---------------+------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|    Protocol   |         Source Object        |    C Type    |
+---------------------------------------------+-----+-----+---------------+------------------------------+--------------+
|s_axi_control_AWVALID                        |   in|    1|          s_axi|                       control|        scalar|
|s_axi_control_AWREADY                        |  out|    1|          s_axi|                       control|        scalar|
|s_axi_control_AWADDR                         |   in|    7|          s_axi|                       control|        scalar|
|s_axi_control_WVALID                         |   in|    1|          s_axi|                       control|        scalar|
|s_axi_control_WREADY                         |  out|    1|          s_axi|                       control|        scalar|
|s_axi_control_WDATA                          |   in|   32|          s_axi|                       control|        scalar|
|s_axi_control_WSTRB                          |   in|    4|          s_axi|                       control|        scalar|
|s_axi_control_ARVALID                        |   in|    1|          s_axi|                       control|        scalar|
|s_axi_control_ARREADY                        |  out|    1|          s_axi|                       control|        scalar|
|s_axi_control_ARADDR                         |   in|    7|          s_axi|                       control|        scalar|
|s_axi_control_RVALID                         |  out|    1|          s_axi|                       control|        scalar|
|s_axi_control_RREADY                         |   in|    1|          s_axi|                       control|        scalar|
|s_axi_control_RDATA                          |  out|   32|          s_axi|                       control|        scalar|
|s_axi_control_RRESP                          |  out|    2|          s_axi|                       control|        scalar|
|s_axi_control_BVALID                         |  out|    1|          s_axi|                       control|        scalar|
|s_axi_control_BREADY                         |   in|    1|          s_axi|                       control|        scalar|
|s_axi_control_BRESP                          |  out|    2|          s_axi|                       control|        scalar|
|ap_clk                                       |   in|    1|  ap_ctrl_chain|                    kernel_3mm|  return value|
|ap_rst_n                                     |   in|    1|  ap_ctrl_chain|                    kernel_3mm|  return value|
|interrupt                                    |  out|    1|  ap_ctrl_chain|                    kernel_3mm|  return value|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WDATA      |  out|  256|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WSTRB      |  out|   32|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RDATA      |   in|  256|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WDATA      |  out|  128|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WSTRB      |  out|   16|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RDATA      |   in|  128|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_128_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WDATA      |  out|  256|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WSTRB      |  out|   32|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RDATA      |   in|  256|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WDATA      |  out|   64|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WSTRB      |  out|    8|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RDATA      |   in|   64|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_3mm_64_G|       pointer|
+---------------------------------------------+-----+-----+---------------+------------------------------+--------------+

