{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733969841785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733969841786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 09:17:21 2024 " "Processing started: Thu Dec 12 09:17:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733969841786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969841786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cordic -c Cordic " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cordic -c Cordic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969841786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733969842629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733969842629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_subtractor_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file w_subtractor_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 W_Subtractor_tb-Behavioral " "Found design unit 1: W_Subtractor_tb-Behavioral" {  } { { "W_Subtractor_tb.vhd" "" { Text "D:/Cordic/W_Subtractor_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855326 ""} { "Info" "ISGN_ENTITY_NAME" "1 W_Subtractor_tb " "Found entity 1: W_Subtractor_tb" {  } { { "W_Subtractor_tb.vhd" "" { Text "D:/Cordic/W_Subtractor_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969855326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file w_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 W_Subtractor-rtl " "Found design unit 1: W_Subtractor-rtl" {  } { { "W_Subtractor.vhd" "" { Text "D:/Cordic/W_Subtractor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855340 ""} { "Info" "ISGN_ENTITY_NAME" "1 W_Subtractor " "Found entity 1: W_Subtractor" {  } { { "W_Subtractor.vhd" "" { Text "D:/Cordic/W_Subtractor.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969855340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_rshift_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file w_rshift_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 W_RShift_tb-Behavioral " "Found design unit 1: W_RShift_tb-Behavioral" {  } { { "W_RShift_tb.vhd" "" { Text "D:/Cordic/W_RShift_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855344 ""} { "Info" "ISGN_ENTITY_NAME" "1 W_RShift_tb " "Found entity 1: W_RShift_tb" {  } { { "W_RShift_tb.vhd" "" { Text "D:/Cordic/W_RShift_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969855344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_rshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file w_rshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 W_RShift-rtl " "Found design unit 1: W_RShift-rtl" {  } { { "W_RShift.vhd" "" { Text "D:/Cordic/W_RShift.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855361 ""} { "Info" "ISGN_ENTITY_NAME" "1 W_RShift " "Found entity 1: W_RShift" {  } { { "W_RShift.vhd" "" { Text "D:/Cordic/W_RShift.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969855361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_multiplier_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file w_multiplier_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 W_Multiplier_tb-Behavioral " "Found design unit 1: W_Multiplier_tb-Behavioral" {  } { { "W_Multiplier_tb.vhd" "" { Text "D:/Cordic/W_Multiplier_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855382 ""} { "Info" "ISGN_ENTITY_NAME" "1 W_Multiplier_tb " "Found entity 1: W_Multiplier_tb" {  } { { "W_Multiplier_tb.vhd" "" { Text "D:/Cordic/W_Multiplier_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969855382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_lshift_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file w_lshift_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 W_LShift_tb-Behavioral " "Found design unit 1: W_LShift_tb-Behavioral" {  } { { "W_LShift_tb.vhd" "" { Text "D:/Cordic/W_LShift_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855386 ""} { "Info" "ISGN_ENTITY_NAME" "1 W_LShift_tb " "Found entity 1: W_LShift_tb" {  } { { "W_LShift_tb.vhd" "" { Text "D:/Cordic/W_LShift_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969855386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_lshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file w_lshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 W_LShift-rtl " "Found design unit 1: W_LShift-rtl" {  } { { "W_LShift.vhd" "" { Text "D:/Cordic/W_LShift.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855405 ""} { "Info" "ISGN_ENTITY_NAME" "1 W_LShift " "Found entity 1: W_LShift" {  } { { "W_LShift.vhd" "" { Text "D:/Cordic/W_LShift.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969855405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file w_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 W_Adder-rtl " "Found design unit 1: W_Adder-rtl" {  } { { "W_Adder.vhd" "" { Text "D:/Cordic/W_Adder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855430 ""} { "Info" "ISGN_ENTITY_NAME" "1 W_Adder " "Found entity 1: W_Adder" {  } { { "W_Adder.vhd" "" { Text "D:/Cordic/W_Adder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969855430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "luttable_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file luttable_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUTTable_tb-Behavioral " "Found design unit 1: LUTTable_tb-Behavioral" {  } { { "LUTTable_tb.vhd" "" { Text "D:/Cordic/LUTTable_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855435 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUTTable_tb " "Found entity 1: LUTTable_tb" {  } { { "LUTTable_tb.vhd" "" { Text "D:/Cordic/LUTTable_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969855435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "luttable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file luttable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUTTable-Behavioral " "Found design unit 1: LUTTable-Behavioral" {  } { { "LUTTable.vhd" "" { Text "D:/Cordic/LUTTable.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855439 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUTTable " "Found entity 1: LUTTable" {  } { { "LUTTable.vhd" "" { Text "D:/Cordic/LUTTable.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969855439 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Cordic.vhd(66) " "VHDL syntax error at Cordic.vhd(66) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Cordic.vhd" "" { Text "D:/Cordic/Cordic.vhd" 66 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969855458 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Cordic.vhd(75) " "VHDL syntax error at Cordic.vhd(75) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Cordic.vhd" "" { Text "D:/Cordic/Cordic.vhd" 75 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969855459 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "W_Subtractor Cordic.vhd(86) " "VHDL syntax error at Cordic.vhd(86): name used in construct must match previously specified name \"W_Subtractor\"" {  } { { "Cordic.vhd" "" { Text "D:/Cordic/Cordic.vhd" 86 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733969855460 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" Cordic.vhd(109) " "VHDL syntax error at Cordic.vhd(109) near text \"process\";  expecting \"if\"" {  } { { "Cordic.vhd" "" { Text "D:/Cordic/Cordic.vhd" 109 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969855460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cordic.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969855460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file w_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 W_Multiplier-Behavioral " "Found design unit 1: W_Multiplier-Behavioral" {  } { { "W_Multiplier.vhd" "" { Text "D:/Cordic/W_Multiplier.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855463 ""} { "Info" "ISGN_ENTITY_NAME" "1 W_Multiplier " "Found entity 1: W_Multiplier" {  } { { "W_Multiplier.vhd" "" { Text "D:/Cordic/W_Multiplier.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733969855463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969855463 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733969855722 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 12 09:17:35 2024 " "Processing ended: Thu Dec 12 09:17:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733969855722 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733969855722 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733969855722 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969855722 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733969856502 ""}
