{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628710571437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628710571438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 16:36:11 2021 " "Processing started: Wed Aug 11 16:36:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628710571438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628710571438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO_controller -c FIFO_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO_controller -c FIFO_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628710571438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628710571778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628710571778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFO_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file FIFO_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_controller " "Found entity 1: FIFO_controller" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628710585990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628710585990 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO_controller " "Elaborating entity \"FIFO_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628710586104 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fdata FIFO_controller.v(8) " "Output port \"fdata\" at FIFO_controller.v(8) has no driver" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628710586106 "|FIFO_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_out FIFO_controller.v(13) " "Output port \"clk_out\" at FIFO_controller.v(13) has no driver" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628710586108 "|FIFO_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dbug_sig FIFO_controller.v(16) " "Output port \"dbug_sig\" at FIFO_controller.v(16) has no driver" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628710586108 "|FIFO_controller"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "reset " "bidirectional pin \"reset\" has no driver" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1628710586774 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1628710586774 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[0\] GND " "Pin \"fdata\[0\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|fdata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[1\] GND " "Pin \"fdata\[1\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|fdata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[2\] GND " "Pin \"fdata\[2\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|fdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[3\] GND " "Pin \"fdata\[3\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|fdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[4\] GND " "Pin \"fdata\[4\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|fdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[5\] GND " "Pin \"fdata\[5\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|fdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[6\] GND " "Pin \"fdata\[6\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|fdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[7\] GND " "Pin \"fdata\[7\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|fdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[8\] GND " "Pin \"fdata\[8\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|fdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[9\] GND " "Pin \"fdata\[9\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|fdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[10\] GND " "Pin \"fdata\[10\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|fdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[11\] GND " "Pin \"fdata\[11\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|fdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[12\] GND " "Pin \"fdata\[12\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|fdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[13\] GND " "Pin \"fdata\[13\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|fdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[14\] GND " "Pin \"fdata\[14\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|fdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[15\] GND " "Pin \"fdata\[15\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|fdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "faddr\[0\] GND " "Pin \"faddr\[0\]\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|faddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "faddr\[1\] VCC " "Pin \"faddr\[1\]\" is stuck at VCC" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|faddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slrd VCC " "Pin \"slrd\" is stuck at VCC" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|slrd"} { "Warning" "WMLS_MLS_STUCK_PIN" "sloe GND " "Pin \"sloe\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|sloe"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_out GND " "Pin \"clk_out\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|clk_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt_end VCC " "Pin \"pkt_end\" is stuck at VCC" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|pkt_end"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbug_sig GND " "Pin \"dbug_sig\" is stuck at GND" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628710586787 "|FIFO_controller|dbug_sig"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1628710586787 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628710586928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628710587387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628710587387 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flaga " "No output dependent on input pin \"flaga\"" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628710587439 "|FIFO_controller|flaga"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[0\] " "No output dependent on input pin \"data_adc\[0\]\"" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628710587439 "|FIFO_controller|data_adc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[1\] " "No output dependent on input pin \"data_adc\[1\]\"" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628710587439 "|FIFO_controller|data_adc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[2\] " "No output dependent on input pin \"data_adc\[2\]\"" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628710587439 "|FIFO_controller|data_adc[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[3\] " "No output dependent on input pin \"data_adc\[3\]\"" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628710587439 "|FIFO_controller|data_adc[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[4\] " "No output dependent on input pin \"data_adc\[4\]\"" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628710587439 "|FIFO_controller|data_adc[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[5\] " "No output dependent on input pin \"data_adc\[5\]\"" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628710587439 "|FIFO_controller|data_adc[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[6\] " "No output dependent on input pin \"data_adc\[6\]\"" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628710587439 "|FIFO_controller|data_adc[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[7\] " "No output dependent on input pin \"data_adc\[7\]\"" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628710587439 "|FIFO_controller|data_adc[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[8\] " "No output dependent on input pin \"data_adc\[8\]\"" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628710587439 "|FIFO_controller|data_adc[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[9\] " "No output dependent on input pin \"data_adc\[9\]\"" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628710587439 "|FIFO_controller|data_adc[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[10\] " "No output dependent on input pin \"data_adc\[10\]\"" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628710587439 "|FIFO_controller|data_adc[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[11\] " "No output dependent on input pin \"data_adc\[11\]\"" {  } { { "FIFO_controller.v" "" { Text "/home/jeff/Documents/GitHub/FFT/FIFO_controller/FIFO_controller.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628710587439 "|FIFO_controller|data_adc[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1628710587439 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628710587443 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628710587443 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1628710587443 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628710587443 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628710587443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628710587456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 16:36:27 2021 " "Processing ended: Wed Aug 11 16:36:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628710587456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628710587456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628710587456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628710587456 ""}
