Time resolution is 1 ps
Starting cache testbench...
---- TEST1: First sequential fetch (will miss and refill) ----
75000: FETCH PC1=00000000 PC2=00000004 -> instr1=007302b3 instr2=00b574b3 (mem_read_en=0 mem_addr=00000000)
---- TEST2: Next sequential fetch in same line (should hit) ----
95000: FETCH PC1=00000008 PC2=0000000c -> instr1=007302b3 instr2=00b574b3 (mem_read_en=0 mem_addr=00000000)
---- TEST3: Cross-line fetch (PC in different line) ----
115000: FETCH PC1=00000010 PC2=00000014 -> instr1=00c0a403 instr2=00412823 (mem_read_en=0 mem_addr=00000000)
---- TEST4: Simultaneous different-line fetch (PC1=0 PC2=0x10) ----
145000: FETCH PC1=00000000 PC2=00000010 -> instr1=007302b3 instr2=00000000 (mem_read_en=0 mem_addr=00000010)
---- TEST5: Small stream of sequential fetches ----
165000: FETCH PC1=00000000 PC2=00000004 -> instr1=007302b3 instr2=00000000 (mem_read_en=0 mem_addr=00000010)
185000: FETCH PC1=00000008 PC2=0000000c -> instr1=007302b3 instr2=00b574b3 (mem_read_en=0 mem_addr=00000010)
205000: FETCH PC1=00000010 PC2=00000014 -> instr1=00c0a403 instr2=00412823 (mem_read_en=0 mem_addr=00000010)
225000: FETCH PC1=00000018 PC2=0000001c -> instr1=00000000 instr2=00000000 (mem_read_en=0 mem_addr=00000010)
245000: FETCH PC1=00000020 PC2=00000024 -> instr1=00000000 instr2=00000000 (mem_read_en=0 mem_addr=00000010)
275000: FETCH PC1=00000028 PC2=0000002c -> instr1=00000000 instr2=00000000 (mem_read_en=0 mem_addr=00000020)
295000: FETCH PC1=00000030 PC2=00000034 -> instr1=00000000 instr2=00000000 (mem_read_en=0 mem_addr=00000020)
325000: FETCH PC1=00000038 PC2=0000003c -> instr1=00000000 instr2=00000000 (mem_read_en=0 mem_addr=00000030)
Testbench finished at time 345000
$finish called at time : 365 ns : File "/home/govind/RISC-V Vivado/RISC-V Vivado.srcs/sim_1/imports/Superscalar/tb_cache.sv" Line 122
