// Seed: 4218730905
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_4;
  assign id_4 = id_1 ? SystemTFIdentifier(1 == 1) : 1;
endmodule
