<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_126_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:21" VARIABLE="icmp_ln21" MODULE="durbin_Pipeline_VITIS_LOOP_21_2" LOOP="VITIS_LOOP_21_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_132_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:21" VARIABLE="add_ln21" MODULE="durbin_Pipeline_VITIS_LOOP_21_2" LOOP="VITIS_LOOP_21_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln22_fu_143_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:22" VARIABLE="sub_ln22" MODULE="durbin_Pipeline_VITIS_LOOP_21_2" LOOP="VITIS_LOOP_21_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_157_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:22" VARIABLE="add_ln22" MODULE="durbin_Pipeline_VITIS_LOOP_21_2" LOOP="VITIS_LOOP_21_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln26_fu_127_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:26" VARIABLE="icmp_ln26" MODULE="durbin_Pipeline_VITIS_LOOP_26_3" LOOP="VITIS_LOOP_26_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_133_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:26" VARIABLE="add_ln26" MODULE="durbin_Pipeline_VITIS_LOOP_26_3" LOOP="VITIS_LOOP_26_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln27_fu_139_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:27" VARIABLE="sub_ln27" MODULE="durbin_Pipeline_VITIS_LOOP_26_3" LOOP="VITIS_LOOP_26_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_153_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:27" VARIABLE="add_ln27" MODULE="durbin_Pipeline_VITIS_LOOP_26_3" LOOP="VITIS_LOOP_26_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln29_fu_84_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:29" VARIABLE="icmp_ln29" MODULE="durbin_Pipeline_VITIS_LOOP_29_4" LOOP="VITIS_LOOP_29_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_90_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:29" VARIABLE="add_ln29" MODULE="durbin_Pipeline_VITIS_LOOP_29_4" LOOP="VITIS_LOOP_29_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:7" VARIABLE="z" MODULE="durbin" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln14_fu_173_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:14" VARIABLE="xor_ln14" MODULE="durbin" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_193_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18" VARIABLE="icmp_ln18" MODULE="durbin" LOOP="VITIS_LOOP_18_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U19" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19" VARIABLE="mul" MODULE="durbin" LOOP="VITIS_LOOP_18_1" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19" VARIABLE="sub4" MODULE="durbin" LOOP="VITIS_LOOP_18_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U17" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19" VARIABLE="beta_1" MODULE="durbin" LOOP="VITIS_LOOP_18_1" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24" VARIABLE="add1" MODULE="durbin" LOOP="VITIS_LOOP_18_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln24_fu_236_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24" VARIABLE="xor_ln24" MODULE="durbin" LOOP="VITIS_LOOP_18_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ddiv" ID="" IMPL="fabric" LATENCY="21" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U18" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24" VARIABLE="alpha_2" MODULE="durbin" LOOP="VITIS_LOOP_18_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_204_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18" VARIABLE="add_ln18" MODULE="durbin" LOOP="VITIS_LOOP_18_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
