// Seed: 4051351615
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_4;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_6;
  assign id_2 = 1;
  wire id_7;
  and primCall (id_4, id_7, id_3, id_2, id_1);
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3,
      id_6
  );
  wire module_2;
endmodule
