// Seed: 2783095106
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input supply0 id_4,
    output supply1 id_5
    , id_21,
    output tri0 id_6,
    output wand id_7,
    input tri id_8,
    input uwire id_9,
    input tri1 id_10,
    output wor id_11,
    output supply1 id_12,
    output uwire id_13,
    output wor id_14,
    input supply1 id_15,
    input tri id_16,
    output wor id_17,
    input tri id_18,
    input tri1 id_19
);
  assign id_13 = !(1) + ~(id_8);
  wire id_22;
  wire id_23, id_24, id_25, id_26;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri1  id_1,
    input  wand  id_2,
    output uwire id_3
);
  reg id_5;
  always @(posedge 1) if (1 * 1 % 1) id_5 <= 1'h0;
  module_0(
      id_3,
      id_3,
      id_2,
      id_0,
      id_0,
      id_3,
      id_3,
      id_3,
      id_1,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_0,
      id_0
  );
endmodule
