$date
	Sun Oct 23 05:01:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#371122
b11000 &
b11000 %
1$
b11000 !
1"
#371123
0"
#371126
b1100 &
b1100 %
#371130
b110 &
b110 %
#371134
b11 &
b11 %
#371138
b1010 &
b1010 %
#371142
b101 &
b101 %
#371146
b10000 &
b10000 %
#371150
b1000 &
b1000 %
#371154
b100 &
b100 %
#371158
b10 &
b10 %
#371162
b1 &
b1 %
1#
#371166
b0 &
0#
b0 %
0$
#1370781
b1101 !
1"
#1370782
b1101 &
b1101 %
1$
#1370783
0"
#1370786
b101000 &
b101000 %
#1370790
b10100 &
b10100 %
#1370794
b1010 &
b1010 %
#1370798
b101 &
b101 %
#1370802
b10000 &
b10000 %
#1370806
b1000 &
b1000 %
#1370810
b100 &
b100 %
#1370814
b10 &
b10 %
#1370818
b1 &
b1 %
1#
#1370822
b0 &
0#
b0 %
0$
#2416534
b10110 &
b10110 %
1$
b10110 !
1"
#2416535
0"
#2416538
b1011 &
b1011 %
#2416542
b100010 &
b100010 %
#2416546
b10001 &
b10001 %
#2416550
b110100 &
b110100 %
#2416554
b11010 &
b11010 %
#2416558
b1101 &
b1101 %
#2416562
b101000 &
b101000 %
#2416566
b10100 &
b10100 %
#2416570
b1010 &
b1010 %
#2416574
b101 &
b101 %
#2416578
b10000 &
b10000 %
#2416582
b1000 &
b1000 %
#2416586
b100 &
b100 %
#2416590
b10 &
b10 %
#2416594
b1 &
b1 %
1#
#2416598
b0 &
0#
b0 %
0$
#4500012
