Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Dec 11 15:01:04 2017

drc -z CAMERA_TOP.ncd CAMERA_TOP.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net SBRAM_nCE2_3_OBUF is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL6<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[20].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[16].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/user_in_n is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL3<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/_n0262 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[20].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_CAMERA_SIM/u1_data_tx/u1_data_read/_n0280 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_CAMERA_SIM/u1_flash_control/flash_intf/erase/_n0201 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[15].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_CAMERA_SIM/u1_flash_control/flash_intf/bread/_n0177 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/user_in_n is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[18].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[18].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/user_in_n is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/user_in_n is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[15].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[16].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[19].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[21].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/user_in_n is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_I
   N_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/user_in_n is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/user_in_n is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[19].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/user_in_n is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[21].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_
   IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYN
   C_IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC
   _IN_CELL/user_in_n is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <SBRAM_DQP<13>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SBRAM_DQP<14>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SBRAM_DQP<11>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SBRAM_DQP<12>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SBRAM_DQP<10>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SBRAM_DQP<15>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SBRAM_DQP<0>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SBRAM_DQP<4>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SBRAM_DQP<3>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SBRAM_DQP<2>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SBRAM_DQP<1>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SBRAM_DQP<8>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SBRAM_DQP<7>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SBRAM_DQP<6>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SBRAM_DQP<5>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SBRAM_DQP<9>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[39].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[50].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[40].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[49].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[43].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[44].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[45].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[46].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[51].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[41].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[42].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[54].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[55].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[41].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[40].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[39].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[47].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[52].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[53].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[43].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[48].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[60].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[42].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[53].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[52].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[51].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[50].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[49].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[48].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[54].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[44].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[58].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[61].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[59].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[38].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[37].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[56].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[57].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[36].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[57].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[58].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[38].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[59].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[47].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[46].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[56].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[37].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[36].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[60].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[45].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[55].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[35].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[62].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[61].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[35].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[34].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[62].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[63].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[34].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[33].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT[32].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_UPDATE_OUT[127].U
   PDATE_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<2>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<3>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<4>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<5>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<6>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<7>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[63].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<8>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<9>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<14>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<15>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<20>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<16>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<21>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<17>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<22>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<18>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<23>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<19>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<24>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<25>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<26>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<27>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<28>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<29>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/UPDATE<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<2>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<3>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[33].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT[32].SYNC
   _OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<4>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<5>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<6>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<7>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<56>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<60>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<57>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<61>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<58>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<62>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<59>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<63>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<52>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<53>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<54>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<55>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<48>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<49>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<50>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<51>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<8>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<9>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<14>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<15>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<44>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<45>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<46>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<47>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<40>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<41>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<42>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<43>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <u1_CAMERA_SIM/vio/U0/I_VIO/UPDATE<4>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <u1_CAMERA_SIM/vio/U0/I_VIO/UPDATE<5>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <u1_CAMERA_SIM/vio/U0/I_VIO/UPDATE<6>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <u1_CAMERA_SIM/vio/U0/I_VIO/UPDATE<7>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <u1_CAMERA_SIM/vio/U0/I_VIO/UPDATE<1>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <u1_CAMERA_SIM/vio/U0/I_VIO/UPDATE<2>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <u1_CAMERA_SIM/vio/U0/I_VIO/UPDATE<3>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<16>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<17>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<18>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<19>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<36>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<37>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<38>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<39>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<14>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<15>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<14>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<15>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<16>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<17>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<18>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<19>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<20>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<21>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<22>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<23>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<8>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<9>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<8>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<9>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<32>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<33>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<34>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<35>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<16>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<17>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<18>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<19>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<4>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<5>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<6>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<7>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<2>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<3>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<20>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<21>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<22>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<23>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<4>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<5>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<6>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<7>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<20>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<21>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<22>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<23>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[33].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[33].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<2>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<3>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<24>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<25>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<26>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<27>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<24>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<25>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<26>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[50].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[41].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[42].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[51].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[34].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[32].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[34].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[43].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[35].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[54].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[49].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[47].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<24>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<25>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<26>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<27>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/UPDATE<29>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[49].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[43].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[52].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[62].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[53].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[44].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[50].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[45].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[48].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[46].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[58].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[55].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[53].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[40].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[44].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[61].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[62].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[32].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[61].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[52].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[42].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[60].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[59].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[57].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[56].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[48].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[54].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[39].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[45].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[35].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[59].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[60].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<28>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/UPDATE<29>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[51].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[41].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[40].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[39].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[38].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[37].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[36].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[46].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[36].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[47].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[57].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[38].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[58].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_UPDATE_OUT[127].
   UPDATE_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<28>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[55].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[37].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[56].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[33].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[34].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[32].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/UPDATE<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/UPDATE<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/UPDATE<2>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/UPDATE<3>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/UPDATE<4>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[63].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[35].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[46].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[37].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[36].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[61].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[62].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[55].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[48].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[56].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[47].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[38].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[45].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[57].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[60].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[54].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[53].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[44].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[43].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[58].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[59].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[49].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[50].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[51].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[52].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[39].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[40].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[41].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT[42].SYN
   C_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on block:<u1_CAMERA_SIM/u1_GigExPhyFIFO/nRxInInst>:<ILOGICE2_IFF>.  The
   IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on
   block:<u1_CAMERA_SIM/u1_GigExPhyFIFO/DataInCopy[6].DataInCopyInst>:<ILOGICE2_
   IFF>.  The IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on
   block:<u1_CAMERA_SIM/u1_GigExPhyFIFO/DataInCopy[5].DataInCopyInst>:<ILOGICE2_
   IFF>.  The IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on
   block:<u1_CAMERA_SIM/u1_GigExPhyFIFO/DataInCopy[7].DataInCopyInst>:<ILOGICE2_
   IFF>.  The IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on
   block:<u1_CAMERA_SIM/u1_GigExPhyFIFO/DataInCopy[0].DataInCopyInst>:<ILOGICE2_
   IFF>.  The IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on
   block:<u1_CAMERA_SIM/u1_GigExPhyFIFO/DataInCopy[2].DataInCopyInst>:<ILOGICE2_
   IFF>.  The IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on
   block:<u1_CAMERA_SIM/u1_GigExPhyFIFO/DataInCopy[1].DataInCopyInst>:<ILOGICE2_
   IFF>.  The IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on
   block:<u1_CAMERA_SIM/u1_GigExPhyFIFO/DataInCopy[4].DataInCopyInst>:<ILOGICE2_
   IFF>.  The IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on
   block:<u1_CAMERA_SIM/u1_GigExPhyFIFO/DataInCopy[3].DataInCopyInst>:<ILOGICE2_
   IFF>.  The IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:2452 - The IOB TRACK_DATA_OUT is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB FPGA_A<26> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB FPGA_FPE_N is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
DRC detected 0 errors and 665 warnings.  Please see the previously displayed
individual error or warning messages for more details.
