--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml S_Reg.twx S_Reg.ncd -o S_Reg.twr S_Reg.pcf -ucf S_Reg.ucf

Design file:              S_Reg.ncd
Physical constraint file: S_Reg.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock c_R
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
P<0>        |    0.425(F)|      FAST  |    0.626(F)|      SLOW  |n0002             |   0.000|
P<1>        |    0.146(F)|      FAST  |    1.016(F)|      SLOW  |n0002             |   0.000|
P<2>        |    0.034(F)|      FAST  |    1.172(F)|      SLOW  |n0002             |   0.000|
P<3>        |    0.239(F)|      FAST  |    0.830(F)|      SLOW  |n0002             |   0.000|
RESET       |    0.088(F)|      FAST  |    0.913(F)|      SLOW  |n0002             |   0.000|
S<1>        |    1.127(F)|      SLOW  |    0.662(F)|      SLOW  |n0002             |   0.000|
S<2>        |    0.894(F)|      SLOW  |    0.734(F)|      SLOW  |n0002             |   0.000|
e_l         |    0.209(F)|      FAST  |    0.878(F)|      SLOW  |n0002             |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock c_V
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
P<0>        |    0.295(F)|      FAST  |    0.931(F)|      SLOW  |n0002             |   0.000|
P<1>        |    0.016(F)|      FAST  |    1.321(F)|      SLOW  |n0002             |   0.000|
P<2>        |   -0.096(F)|      FAST  |    1.477(F)|      SLOW  |n0002             |   0.000|
P<3>        |    0.109(F)|      FAST  |    1.135(F)|      SLOW  |n0002             |   0.000|
RESET       |   -0.042(F)|      FAST  |    1.218(F)|      SLOW  |n0002             |   0.000|
S<1>        |    0.880(F)|      SLOW  |    0.967(F)|      SLOW  |n0002             |   0.000|
S<2>        |    0.647(F)|      SLOW  |    1.039(F)|      SLOW  |n0002             |   0.000|
e_l         |    0.079(F)|      FAST  |    1.183(F)|      SLOW  |n0002             |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock c_R to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Q<0>        |         9.989(F)|      SLOW  |         3.066(F)|      FAST  |n0002             |   0.000|
Q<1>        |         9.696(F)|      SLOW  |         2.984(F)|      FAST  |n0002             |   0.000|
Q<2>        |        10.107(F)|      SLOW  |         3.112(F)|      FAST  |n0002             |   0.000|
Q<3>        |         9.414(F)|      SLOW  |         2.843(F)|      FAST  |n0002             |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock c_V to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Q<0>        |        10.294(F)|      SLOW  |         3.196(F)|      FAST  |n0002             |   0.000|
Q<1>        |        10.001(F)|      SLOW  |         3.114(F)|      FAST  |n0002             |   0.000|
Q<2>        |        10.412(F)|      SLOW  |         3.242(F)|      FAST  |n0002             |   0.000|
Q<3>        |         9.719(F)|      SLOW  |         2.973(F)|      FAST  |n0002             |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock c_R
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c_R            |         |         |         |    1.235|
c_V            |         |         |         |    1.235|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock c_V
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c_R            |         |         |         |    1.235|
c_V            |         |         |         |    1.235|
---------------+---------+---------+---------+---------+


Analysis completed Thu Jun 16 16:42:37 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 767 MB



