{"vcs1":{"timestamp_begin":1728742324.975811923, "rt":1.87, "ut":0.74, "st":0.26}}
{"vcselab":{"timestamp_begin":1728742326.911603961, "rt":1.39, "ut":0.29, "st":0.11}}
{"link":{"timestamp_begin":1728742328.375236269, "rt":0.28, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728742324.461058454}
{"VCS_COMP_START_TIME": 1728742324.461058454}
{"VCS_COMP_END_TIME": 1728742330.056654476}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332528}}
{"stitch_vcselab": {"peak_mem": 231552}}
