Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: Lab09.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab09.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab09"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Lab09
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Digital Lab\Lab09\XOR8B.vhd" into library work
Parsing entity <XOR8B>.
Parsing architecture <Behavioral> of entity <xor8b>.
Parsing VHDL file "C:\Digital Lab\Lab09\SHIFTLEFT.vhd" into library work
Parsing entity <SHIFTLEFT>.
Parsing architecture <Behavioral> of entity <shiftleft>.
Parsing VHDL file "C:\Digital Lab\Lab09\SELECTOR.vhf" into library work
Parsing entity <SELECTOR>.
Parsing architecture <BEHAVIORAL> of entity <selector>.
Parsing VHDL file "C:\Digital Lab\Lab09\MUX8BIT4_1.vhd" into library work
Parsing entity <MUX8BIT4_1>.
Parsing architecture <Behavioral> of entity <mux8bit4_1>.
Parsing VHDL file "C:\Digital Lab\Lab09\BCDto7SEG.vhd" into library work
Parsing entity <bcd_7segment>.
Parsing architecture <Behavioral> of entity <bcd_7segment>.
Parsing VHDL file "C:\Digital Lab\Lab09\div.vhf" into library work
Parsing entity <FJKC_HXILINX_div>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_div>.
Parsing entity <div>.
Parsing architecture <BEHAVIORAL> of entity <div>.
Parsing VHDL file "C:\Digital Lab\Lab09\Display.vhf" into library work
Parsing entity <Display>.
Parsing architecture <BEHAVIORAL> of entity <display>.
Parsing VHDL file "C:\Digital Lab\Lab09\ALU.vhf" into library work
Parsing entity <ADSU8_HXILINX_ALU>.
Parsing architecture <ADSU8_HXILINX_ALU_V> of entity <adsu8_hxilinx_alu>.
Parsing entity <SELECTOR_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <selector_muser_alu>.
Parsing entity <ALU>.
Parsing architecture <BEHAVIORAL> of entity <alu>.
Parsing VHDL file "C:\Digital Lab\Lab09\Lab09.vhf" into library work
Parsing entity <ADSU8_HXILINX_Lab09>.
Parsing architecture <ADSU8_HXILINX_Lab09_V> of entity <adsu8_hxilinx_lab09>.
Parsing entity <FJKC_HXILINX_Lab09>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_lab09>.
Parsing entity <SELECTOR_MUSER_Lab09>.
Parsing architecture <BEHAVIORAL> of entity <selector_muser_lab09>.
Parsing entity <ALU_MUSER_Lab09>.
Parsing architecture <BEHAVIORAL> of entity <alu_muser_lab09>.
Parsing entity <div_MUSER_Lab09>.
Parsing architecture <BEHAVIORAL> of entity <div_muser_lab09>.
Parsing entity <Display_MUSER_Lab09>.
Parsing architecture <BEHAVIORAL> of entity <display_muser_lab09>.
Parsing entity <Lab09>.
Parsing architecture <BEHAVIORAL> of entity <lab09>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Lab09> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Display_MUSER_Lab09> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bcd_7segment> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Digital Lab\Lab09\BCDto7SEG.vhd" Line 49. Case statement is complete. others clause is never selected

Elaborating entity <div_MUSER_Lab09> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FJKC_HXILINX_Lab09> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab09\Lab09.vhf" Line 363: Net <XLXI_2_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab09\Lab09.vhf" Line 364: Net <XLXI_3_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab09\Lab09.vhf" Line 365: Net <XLXI_15_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab09\Lab09.vhf" Line 366: Net <XLXI_24_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab09\Lab09.vhf" Line 367: Net <XLXI_33_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab09\Lab09.vhf" Line 368: Net <XLXI_35_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab09\Lab09.vhf" Line 369: Net <XLXI_36_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab09\Lab09.vhf" Line 370: Net <XLXI_38_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab09\Lab09.vhf" Line 371: Net <XLXI_41_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab09\Lab09.vhf" Line 372: Net <XLXI_43_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab09\Lab09.vhf" Line 373: Net <XLXI_44_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab09\Lab09.vhf" Line 374: Net <XLXI_46_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab09\Lab09.vhf" Line 375: Net <XLXI_49_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab09\Lab09.vhf" Line 376: Net <XLXI_51_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab09\Lab09.vhf" Line 377: Net <XLXI_52_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab09\Lab09.vhf" Line 378: Net <XLXI_54_CLR_openSignal> does not have a driver.

Elaborating entity <ALU_MUSER_Lab09> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ADSU8_HXILINX_Lab09> (architecture <ADSU8_HXILINX_Lab09_V>) from library <work>.

Elaborating entity <MUX8BIT4_1> (architecture <Behavioral>) from library <work>.

Elaborating entity <XOR8B> (architecture <Behavioral>) from library <work>.

Elaborating entity <SHIFTLEFT> (architecture <Behavioral>) from library <work>.

Elaborating entity <SELECTOR_MUSER_Lab09> (architecture <BEHAVIORAL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab09>.
    Related source file is "C:\Digital Lab\Lab09\Lab09.vhf".
    Summary:
	no macro.
Unit <Lab09> synthesized.

Synthesizing Unit <Display_MUSER_Lab09>.
    Related source file is "C:\Digital Lab\Lab09\Lab09.vhf".
    Summary:
	no macro.
Unit <Display_MUSER_Lab09> synthesized.

Synthesizing Unit <bcd_7segment>.
    Related source file is "C:\Digital Lab\Lab09\BCDto7SEG.vhd".
    Found 16x7-bit Read Only RAM for signal <Seven_Segment>
    Summary:
	inferred   1 RAM(s).
Unit <bcd_7segment> synthesized.

Synthesizing Unit <div_MUSER_Lab09>.
    Related source file is "C:\Digital Lab\Lab09\Lab09.vhf".
    Set property "HU_SET = XLXI_2_23" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_22" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_15_24" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_24_25" for instance <XLXI_24>.
    Set property "HU_SET = XLXI_33_26" for instance <XLXI_33>.
    Set property "HU_SET = XLXI_35_27" for instance <XLXI_35>.
    Set property "HU_SET = XLXI_36_28" for instance <XLXI_36>.
    Set property "HU_SET = XLXI_38_29" for instance <XLXI_38>.
    Set property "HU_SET = XLXI_41_30" for instance <XLXI_41>.
    Set property "HU_SET = XLXI_43_31" for instance <XLXI_43>.
    Set property "HU_SET = XLXI_44_32" for instance <XLXI_44>.
    Set property "HU_SET = XLXI_46_33" for instance <XLXI_46>.
    Set property "HU_SET = XLXI_49_34" for instance <XLXI_49>.
    Set property "HU_SET = XLXI_51_35" for instance <XLXI_51>.
    Set property "HU_SET = XLXI_52_36" for instance <XLXI_52>.
    Set property "HU_SET = XLXI_54_37" for instance <XLXI_54>.
WARNING:Xst:653 - Signal <XLXI_2_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_3_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_15_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_24_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_33_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_35_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_36_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_38_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_41_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_43_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_44_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_46_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_49_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_51_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_52_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_54_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <div_MUSER_Lab09> synthesized.

Synthesizing Unit <FJKC_HXILINX_Lab09>.
    Related source file is "C:\Digital Lab\Lab09\Lab09.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_Lab09> synthesized.

Synthesizing Unit <ALU_MUSER_Lab09>.
    Related source file is "C:\Digital Lab\Lab09\Lab09.vhf".
    Set property "HU_SET = XLXI_2_20" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_11_21" for instance <XLXI_11>.
INFO:Xst:3210 - "C:\Digital Lab\Lab09\Lab09.vhf" line 260: Output port <CO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Digital Lab\Lab09\Lab09.vhf" line 260: Output port <OFL> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Digital Lab\Lab09\Lab09.vhf" line 269: Output port <CO> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Digital Lab\Lab09\Lab09.vhf" line 269: Output port <OFL> of the instance <XLXI_11> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ALU_MUSER_Lab09> synthesized.

Synthesizing Unit <ADSU8_HXILINX_Lab09>.
    Related source file is "C:\Digital Lab\Lab09\Lab09.vhf".
    Found 9-bit subtractor for signal <GND_13_o_GND_13_o_sub_3_OUT> created at line 50.
    Found 9-bit adder for signal <n0040> created at line 48.
    Found 9-bit adder for signal <BUS_0001_GND_13_o_add_1_OUT> created at line 48.
    Found 9-bit subtractor for signal <GND_13_o_GND_13_o_sub_4_OUT<8:0>> created at line 50.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <ADSU8_HXILINX_Lab09> synthesized.

Synthesizing Unit <MUX8BIT4_1>.
    Related source file is "C:\Digital Lab\Lab09\MUX8BIT4_1.vhd".
    Summary:
	inferred  10 Multiplexer(s).
Unit <MUX8BIT4_1> synthesized.

Synthesizing Unit <XOR8B>.
    Related source file is "C:\Digital Lab\Lab09\XOR8B.vhd".
    Summary:
Unit <XOR8B> synthesized.

Synthesizing Unit <SHIFTLEFT>.
    Related source file is "C:\Digital Lab\Lab09\SHIFTLEFT.vhd".
WARNING:Xst:647 - Input <A<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SHIFTLEFT> synthesized.

Synthesizing Unit <SELECTOR_MUSER_Lab09>.
    Related source file is "C:\Digital Lab\Lab09\Lab09.vhf".
    Summary:
	no macro.
Unit <SELECTOR_MUSER_Lab09> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 9-bit addsub                                          : 4
# Registers                                            : 16
 1-bit register                                        : 16
# Multiplexers                                         : 50
 1-bit 2-to-1 multiplexer                              : 36
 8-bit 2-to-1 multiplexer                              : 10
 9-bit 2-to-1 multiplexer                              : 4
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <bcd_7segment>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Seven_Segment> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCDin>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Seven_Segment> |          |
    -----------------------------------------------------------------------
Unit <bcd_7segment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 4
 9-bit addsub                                          : 4
# Registers                                            : 20
 Flip-Flops                                            : 20
# Multiplexers                                         : 50
 1-bit 2-to-1 multiplexer                              : 36
 8-bit 2-to-1 multiplexer                              : 10
 9-bit 2-to-1 multiplexer                              : 4
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <div_MUSER_Lab09> ...

Optimizing unit <Lab09> ...

Optimizing unit <ALU_MUSER_Lab09> ...

Optimizing unit <ADSU8_HXILINX_Lab09> ...

Optimizing unit <FJKC_HXILINX_Lab09> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab09, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab09.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 151
#      GND                         : 2
#      INV                         : 26
#      LUT1                        : 11
#      LUT3                        : 16
#      LUT4                        : 14
#      LUT5                        : 8
#      LUT6                        : 8
#      MUXCY                       : 32
#      OR4                         : 1
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 20
#      FD                          : 4
#      FDC                         : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 20
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              20  out of  11440     0%  
 Number of Slice LUTs:                   83  out of   5720     1%  
    Number used as Logic:                83  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    103
   Number with an unused Flip Flop:      83  out of    103    80%  
   Number with an unused LUT:            20  out of    103    19%  
   Number of fully used LUT-FF pairs:     0  out of    103     0%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    102    29%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------+-------------------------------+-------+
Clock Signal                                  | Clock buffer(FF name)         | Load  |
----------------------------------------------+-------------------------------+-------+
XLXI_5/XLXI_58/XLXN_7(XLXI_5/XLXI_58/XLXI_1:O)| NONE(*)(XLXI_5/XLXI_58/XLXI_2)| 4     |
XLXI_3/XLXI_52/q_tmp                          | NONE(XLXI_3/XLXI_54/q_tmp)    | 1     |
XLXI_3/XLXI_51/q_tmp                          | NONE(XLXI_3/XLXI_52/q_tmp)    | 1     |
XLXI_3/XLXI_49/q_tmp                          | NONE(XLXI_3/XLXI_51/q_tmp)    | 1     |
XLXI_3/XLXI_46/q_tmp                          | NONE(XLXI_3/XLXI_49/q_tmp)    | 1     |
XLXI_3/XLXI_44/q_tmp                          | NONE(XLXI_3/XLXI_46/q_tmp)    | 1     |
XLXI_3/XLXI_43/q_tmp                          | NONE(XLXI_3/XLXI_44/q_tmp)    | 1     |
XLXI_3/XLXI_41/q_tmp                          | NONE(XLXI_3/XLXI_43/q_tmp)    | 1     |
XLXI_3/XLXI_38/q_tmp                          | NONE(XLXI_3/XLXI_41/q_tmp)    | 1     |
XLXI_3/XLXI_36/q_tmp                          | NONE(XLXI_3/XLXI_38/q_tmp)    | 1     |
XLXI_3/XLXI_35/q_tmp                          | NONE(XLXI_3/XLXI_36/q_tmp)    | 1     |
XLXI_3/XLXI_33/q_tmp                          | NONE(XLXI_3/XLXI_35/q_tmp)    | 1     |
XLXI_3/XLXI_24/q_tmp                          | NONE(XLXI_3/XLXI_33/q_tmp)    | 1     |
XLXI_3/XLXI_15/q_tmp                          | NONE(XLXI_3/XLXI_24/q_tmp)    | 1     |
XLXI_3/XLXI_3/q_tmp                           | NONE(XLXI_3/XLXI_15/q_tmp)    | 1     |
XLXI_3/XLXI_2/q_tmp                           | NONE(XLXI_3/XLXI_3/q_tmp)     | 1     |
OSC_P123                                      | BUFGP                         | 1     |
----------------------------------------------+-------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.078ns (Maximum Frequency: 481.325MHz)
   Minimum input arrival time before clock: 1.940ns
   Maximum output required time after clock: 8.194ns
   Maximum combinational path delay: 11.083ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_52/q_tmp'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_54/q_tmp (FF)
  Destination:       XLXI_3/XLXI_54/q_tmp (FF)
  Source Clock:      XLXI_3/XLXI_52/q_tmp rising
  Destination Clock: XLXI_3/XLXI_52/q_tmp rising

  Data Path: XLXI_3/XLXI_54/q_tmp to XLXI_3/XLXI_54/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.744  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_18_o11_INV_0 (q_tmp_q_tmp_MUX_18_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_51/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_52/q_tmp (FF)
  Destination:       XLXI_3/XLXI_52/q_tmp (FF)
  Source Clock:      XLXI_3/XLXI_51/q_tmp rising
  Destination Clock: XLXI_3/XLXI_51/q_tmp rising

  Data Path: XLXI_3/XLXI_52/q_tmp to XLXI_3/XLXI_52/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_18_o11_INV_0 (q_tmp_q_tmp_MUX_18_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_49/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_51/q_tmp (FF)
  Destination:       XLXI_3/XLXI_51/q_tmp (FF)
  Source Clock:      XLXI_3/XLXI_49/q_tmp rising
  Destination Clock: XLXI_3/XLXI_49/q_tmp rising

  Data Path: XLXI_3/XLXI_51/q_tmp to XLXI_3/XLXI_51/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_18_o11_INV_0 (q_tmp_q_tmp_MUX_18_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_46/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_49/q_tmp (FF)
  Destination:       XLXI_3/XLXI_49/q_tmp (FF)
  Source Clock:      XLXI_3/XLXI_46/q_tmp rising
  Destination Clock: XLXI_3/XLXI_46/q_tmp rising

  Data Path: XLXI_3/XLXI_49/q_tmp to XLXI_3/XLXI_49/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_18_o11_INV_0 (q_tmp_q_tmp_MUX_18_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_44/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_46/q_tmp (FF)
  Destination:       XLXI_3/XLXI_46/q_tmp (FF)
  Source Clock:      XLXI_3/XLXI_44/q_tmp rising
  Destination Clock: XLXI_3/XLXI_44/q_tmp rising

  Data Path: XLXI_3/XLXI_46/q_tmp to XLXI_3/XLXI_46/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_18_o11_INV_0 (q_tmp_q_tmp_MUX_18_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_43/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_44/q_tmp (FF)
  Destination:       XLXI_3/XLXI_44/q_tmp (FF)
  Source Clock:      XLXI_3/XLXI_43/q_tmp rising
  Destination Clock: XLXI_3/XLXI_43/q_tmp rising

  Data Path: XLXI_3/XLXI_44/q_tmp to XLXI_3/XLXI_44/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_18_o11_INV_0 (q_tmp_q_tmp_MUX_18_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_41/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_43/q_tmp (FF)
  Destination:       XLXI_3/XLXI_43/q_tmp (FF)
  Source Clock:      XLXI_3/XLXI_41/q_tmp rising
  Destination Clock: XLXI_3/XLXI_41/q_tmp rising

  Data Path: XLXI_3/XLXI_43/q_tmp to XLXI_3/XLXI_43/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_18_o11_INV_0 (q_tmp_q_tmp_MUX_18_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_38/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_41/q_tmp (FF)
  Destination:       XLXI_3/XLXI_41/q_tmp (FF)
  Source Clock:      XLXI_3/XLXI_38/q_tmp rising
  Destination Clock: XLXI_3/XLXI_38/q_tmp rising

  Data Path: XLXI_3/XLXI_41/q_tmp to XLXI_3/XLXI_41/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_18_o11_INV_0 (q_tmp_q_tmp_MUX_18_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_36/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_38/q_tmp (FF)
  Destination:       XLXI_3/XLXI_38/q_tmp (FF)
  Source Clock:      XLXI_3/XLXI_36/q_tmp rising
  Destination Clock: XLXI_3/XLXI_36/q_tmp rising

  Data Path: XLXI_3/XLXI_38/q_tmp to XLXI_3/XLXI_38/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_18_o11_INV_0 (q_tmp_q_tmp_MUX_18_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_35/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_36/q_tmp (FF)
  Destination:       XLXI_3/XLXI_36/q_tmp (FF)
  Source Clock:      XLXI_3/XLXI_35/q_tmp rising
  Destination Clock: XLXI_3/XLXI_35/q_tmp rising

  Data Path: XLXI_3/XLXI_36/q_tmp to XLXI_3/XLXI_36/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_18_o11_INV_0 (q_tmp_q_tmp_MUX_18_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_33/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_35/q_tmp (FF)
  Destination:       XLXI_3/XLXI_35/q_tmp (FF)
  Source Clock:      XLXI_3/XLXI_33/q_tmp rising
  Destination Clock: XLXI_3/XLXI_33/q_tmp rising

  Data Path: XLXI_3/XLXI_35/q_tmp to XLXI_3/XLXI_35/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_18_o11_INV_0 (q_tmp_q_tmp_MUX_18_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_24/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_33/q_tmp (FF)
  Destination:       XLXI_3/XLXI_33/q_tmp (FF)
  Source Clock:      XLXI_3/XLXI_24/q_tmp rising
  Destination Clock: XLXI_3/XLXI_24/q_tmp rising

  Data Path: XLXI_3/XLXI_33/q_tmp to XLXI_3/XLXI_33/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_18_o11_INV_0 (q_tmp_q_tmp_MUX_18_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_15/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_24/q_tmp (FF)
  Destination:       XLXI_3/XLXI_24/q_tmp (FF)
  Source Clock:      XLXI_3/XLXI_15/q_tmp rising
  Destination Clock: XLXI_3/XLXI_15/q_tmp rising

  Data Path: XLXI_3/XLXI_24/q_tmp to XLXI_3/XLXI_24/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_18_o11_INV_0 (q_tmp_q_tmp_MUX_18_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_3/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_15/q_tmp (FF)
  Destination:       XLXI_3/XLXI_15/q_tmp (FF)
  Source Clock:      XLXI_3/XLXI_3/q_tmp rising
  Destination Clock: XLXI_3/XLXI_3/q_tmp rising

  Data Path: XLXI_3/XLXI_15/q_tmp to XLXI_3/XLXI_15/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_18_o11_INV_0 (q_tmp_q_tmp_MUX_18_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_2/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_3/q_tmp (FF)
  Destination:       XLXI_3/XLXI_3/q_tmp (FF)
  Source Clock:      XLXI_3/XLXI_2/q_tmp rising
  Destination Clock: XLXI_3/XLXI_2/q_tmp rising

  Data Path: XLXI_3/XLXI_3/q_tmp to XLXI_3/XLXI_3/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_18_o11_INV_0 (q_tmp_q_tmp_MUX_18_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC_P123'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_2/q_tmp (FF)
  Destination:       XLXI_3/XLXI_2/q_tmp (FF)
  Source Clock:      OSC_P123 rising
  Destination Clock: OSC_P123 rising

  Data Path: XLXI_3/XLXI_2/q_tmp to XLXI_3/XLXI_2/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_18_o11_INV_0 (q_tmp_q_tmp_MUX_18_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_5/XLXI_58/XLXN_7'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.940ns (Levels of Logic = 1)
  Source:            PB1_P45 (PAD)
  Destination:       XLXI_5/XLXI_58/XLXI_2 (FF)
  Destination Clock: XLXI_5/XLXI_58/XLXN_7 rising

  Data Path: PB1_P45 to XLXI_5/XLXI_58/XLXI_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  PB1_P45_IBUF (PB1_P45_IBUF)
     FD:D                      0.102          XLXI_5/XLXI_58/XLXI_2
    ----------------------------------------
    Total                      1.940ns (1.324ns logic, 0.616ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_5/XLXI_58/XLXN_7'
  Total number of paths / destination ports: 434 / 7
-------------------------------------------------------------------------
Offset:              8.194ns (Levels of Logic = 5)
  Source:            XLXI_5/XLXI_58/XLXI_2 (FF)
  Destination:       C (PAD)
  Source Clock:      XLXI_5/XLXI_58/XLXN_7 rising

  Data Path: XLXI_5/XLXI_58/XLXI_2 to C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.447   1.349  XLXI_5/XLXI_58/XLXI_2 (XLXI_5/XLXN_70<3>)
     LUT5:I0->O            1   0.203   0.827  XLXI_5/XLXI_19/Mmux_Q81 (XLXI_5/XLXI_19/Mmux_Q8)
     LUT6:I2->O            1   0.203   0.579  XLXI_5/XLXI_19/Mmux_Q82 (Q<7>)
     MUXCY:CI->O           7   0.213   1.021  XLXI_2/XLXI_35 (XLXI_2/BCD<3>)
     LUT4:I0->O            1   0.203   0.579  XLXI_2/XLXI_38/Mram_Seven_Segment41 (C_OBUF)
     OBUF:I->O                 2.571          C_OBUF (C)
    ----------------------------------------
    Total                      8.194ns (3.840ns logic, 4.354ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/XLXI_52/q_tmp'
  Total number of paths / destination ports: 30 / 9
-------------------------------------------------------------------------
Offset:              6.136ns (Levels of Logic = 5)
  Source:            XLXI_3/XLXI_54/q_tmp (FF)
  Destination:       A (PAD)
  Source Clock:      XLXI_3/XLXI_52/q_tmp rising

  Data Path: XLXI_3/XLXI_54/q_tmp to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.745  q_tmp (q_tmp)
     end scope: 'XLXI_3/XLXI_54:Q'
     LUT1:I0->O            1   0.205   0.000  XLXI_2/XLXI_35_rt (XLXI_2/XLXI_35_rt)
     MUXCY:S->O            7   0.366   1.021  XLXI_2/XLXI_35 (XLXI_2/BCD<3>)
     LUT4:I0->O            1   0.203   0.579  XLXI_2/XLXI_38/Mram_Seven_Segment41 (C_OBUF)
     OBUF:I->O                 2.571          C_OBUF (C)
    ----------------------------------------
    Total                      6.136ns (3.792ns logic, 2.344ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6657 / 7
-------------------------------------------------------------------------
Delay:               11.083ns (Levels of Logic = 16)
  Source:            SW<1> (PAD)
  Destination:       D (PAD)

  Data Path: SW<1> to D
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  SW_1_IBUF (SW_1_IBUF)
     begin scope: 'XLXI_5/XLXI_11:A<1>'
     INV:I->O              1   0.206   0.000  Mmux_adsu_p.adsu_tmp_A_rs_lut<1>1_INV_0 (Mmux_adsu_p.adsu_tmp_A_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<1> (Mmux_adsu_p.adsu_tmp_A_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<2> (Mmux_adsu_p.adsu_tmp_A_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<3> (Mmux_adsu_p.adsu_tmp_A_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<4> (Mmux_adsu_p.adsu_tmp_A_rs_cy<4>)
     XORCY:CI->O           1   0.180   0.808  Mmux_adsu_p.adsu_tmp_A_rs_xor<5> (Mmux_adsu_p.adsu_tmp_rs_A<5>)
     LUT3:I0->O            1   0.205   0.000  Mmux_adsu_p.adsu_tmp_rs_lut<5> (Mmux_adsu_p.adsu_tmp_rs_lut<5>)
     MUXCY:S->O            1   0.172   0.000  Mmux_adsu_p.adsu_tmp_rs_cy<5> (Mmux_adsu_p.adsu_tmp_rs_cy<5>)
     XORCY:CI->O           1   0.180   0.684  Mmux_adsu_p.adsu_tmp_rs_xor<6> (S<6>)
     end scope: 'XLXI_5/XLXI_11:S<6>'
     LUT4:I2->O            1   0.203   0.944  XLXI_5/XLXI_19/Mmux_Q71 (XLXI_5/XLXI_19/Mmux_Q7)
     LUT6:I0->O            1   0.203   0.579  XLXI_5/XLXI_19/Mmux_Q73 (Q<6>)
     MUXCY:CI->O           7   0.213   1.021  XLXI_2/XLXI_34 (XLXI_2/BCD<2>)
     LUT4:I0->O            1   0.203   0.579  XLXI_2/XLXI_38/Mram_Seven_Segment31 (D_OBUF)
     OBUF:I->O                 2.571          D_OBUF (D)
    ----------------------------------------
    Total                     11.083ns (5.787ns logic, 5.296ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_P123       |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_15/q_tmp
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_3/XLXI_15/q_tmp|    1.950|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_2/q_tmp
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_3/XLXI_2/q_tmp|    1.950|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_24/q_tmp
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_3/XLXI_24/q_tmp|    1.950|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_3/q_tmp
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_3/XLXI_3/q_tmp|    1.950|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_33/q_tmp
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_3/XLXI_33/q_tmp|    1.950|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_35/q_tmp
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_3/XLXI_35/q_tmp|    1.950|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_36/q_tmp
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_3/XLXI_36/q_tmp|    1.950|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_38/q_tmp
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_3/XLXI_38/q_tmp|    1.950|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_41/q_tmp
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_3/XLXI_41/q_tmp|    1.950|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_43/q_tmp
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_3/XLXI_43/q_tmp|    1.950|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_44/q_tmp
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_3/XLXI_44/q_tmp|    1.950|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_46/q_tmp
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_3/XLXI_46/q_tmp|    1.950|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_49/q_tmp
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_3/XLXI_49/q_tmp|    1.950|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_51/q_tmp
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_3/XLXI_51/q_tmp|    1.950|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_52/q_tmp
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_3/XLXI_52/q_tmp|    2.078|         |         |         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.97 secs
 
--> 

Total memory usage is 4510536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    7 (   0 filtered)

