{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702499240773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702499240773 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ads_project3 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"ads_project3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702499240778 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702499240837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702499240837 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "adc_10MHz:adc_clk\|altpll:altpll_component\|adc_10MHz_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"adc_10MHz:adc_clk\|altpll:altpll_component\|adc_10MHz_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "adc_10MHz:adc_clk\|altpll:altpll_component\|adc_10MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for adc_10MHz:adc_clk\|altpll:altpll_component\|adc_10MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/adc_10MHz_altpll.v" "" { Text "/home/smcginn-adsd/ads_project3/db/adc_10MHz_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1702499240928 ""}  } { { "db/adc_10MHz_altpll.v" "" { Text "/home/smcginn-adsd/ads_project3/db/adc_10MHz_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1702499240928 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702499241154 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702499241158 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702499241178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702499241178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702499241178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702499241178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702499241178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702499241178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702499241178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702499241178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702499241178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702499241178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702499241178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702499241178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702499241178 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702499241178 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241181 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702499241181 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702499241182 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702499241182 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702499241182 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702499241182 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702499241183 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702499241183 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702499241184 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1702499241201 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 45 " "No exact pin location assignment(s) for 7 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702499241328 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702499241859 ""}
{ "Info" "ISTA_SDC_FOUND" "ads_project3.sdc " "Reading SDC File: 'ads_project3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1702499241860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_project3.sdc 5 ??? port " "Ignored filter at ads_project3.sdc(5): ??? could not be matched with a port" {  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702499241861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ads_project3.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at ads_project3.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period ??? \[ get_ports ??? \] " "create_clock -period ??? \[ get_ports ??? \]" {  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702499241862 ""}  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702499241862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ads_project3.sdc 5 Time value \"???\" is not valid " "Ignored create_clock at ads_project3.sdc(5): Time value \"???\" is not valid" {  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702499241862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ads_project3.sdc 5 Option -period: Invalid clock period " "Ignored create_clock at ads_project3.sdc(5): Option -period: Invalid clock period" {  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702499241862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ads_project3.sdc 6 Time value \"???\" is not valid " "Ignored create_clock at ads_project3.sdc(6): Time value \"???\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period ??? -name base_clock " "create_clock -period ??? -name base_clock" {  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702499241862 ""}  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702499241862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ads_project3.sdc 6 Option -period: Invalid clock period " "Ignored create_clock at ads_project3.sdc(6): Option -period: Invalid clock period" {  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702499241862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ads_project3.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at ads_project3.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period ??? \[ get_ports ??? \] " "create_clock -period ??? \[ get_ports ??? \]" {  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702499241862 ""}  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702499241862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ads_project3.sdc 9 Time value \"???\" is not valid " "Ignored create_clock at ads_project3.sdc(9): Time value \"???\" is not valid" {  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702499241862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ads_project3.sdc 9 Option -period: Invalid clock period " "Ignored create_clock at ads_project3.sdc(9): Option -period: Invalid clock period" {  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702499241862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ads_project3.sdc 10 Time value \"???\" is not valid " "Ignored create_clock at ads_project3.sdc(10): Time value \"???\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period ??? -name pll_src " "create_clock -period ??? -name pll_src" {  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702499241863 ""}  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702499241863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ads_project3.sdc 10 Option -period: Invalid clock period " "Ignored create_clock at ads_project3.sdc(10): Option -period: Invalid clock period" {  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702499241863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_project3.sdc 13 ??? pin " "Ignored filter at ads_project3.sdc(13): ??? could not be matched with a pin" {  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702499241863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_project3.sdc 14 ???? pin " "Ignored filter at ads_project3.sdc(14): ???? could not be matched with a pin" {  } { { "/home/smcginn-adsd/ads_project3/ads_project3.sdc" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702499241863 ""}
{ "Error" "ESTA_TCL_ERROR_INFO" "invalid command name \"create_generate_clock\"\n    while executing\n\"unknown_original create_generate_clock -name prod_clock -source _col1 -divide_by ??? -multiply_by ??? _col2\"\n    (\"eval\" body line 1)\n    invoked from within\n\"eval unknown_original \$cmd \$args\"\n    (procedure \"::unknown\" line 7)\n    invoked from within\n\"create_generate_clock -name prod_clock -source \[ get_pins ??? \] \\\n    -divide_by ??? -multiply_by ??? \[ get_pins ???? \]\"\n    (file \"ads_project3.sdc\" line 13) " "invalid command name \"create_generate_clock\"\n    while executing\n\"unknown_original create_generate_clock -name prod_clock -source _col1 -divide_by ??? -multiply_by ??? _col2\"\n    (\"eval\" body line 1)\n    invoked from within\n\"eval unknown_original \$cmd \$args\"\n    (procedure \"::unknown\" line 7)\n    invoked from within\n\"create_generate_clock -name prod_clock -source \[ get_pins ??? \] \\\n    -divide_by ??? -multiply_by ??? \[ get_pins ???? \]\"\n    (file \"ads_project3.sdc\" line 13)" {  } {  } 0 332000 "%1!s!" 0 0 "Fitter" 0 -1 1702499241866 ""}
{ "Critical Warning" "WSTA_READ_SDC_FAILED" "" "Read_sdc failed due to errors in the SDC file" {  } {  } 1 332008 "Read_sdc failed due to errors in the SDC file" 0 0 "Fitter" 0 -1 1702499241866 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702499241866 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702499241867 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc_driver\|primitive_instance\|clkin_from_pll_c0  to: max10_adc:adc_driver\|eoc " "From: adc_driver\|primitive_instance\|clkin_from_pll_c0  to: max10_adc:adc_driver\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702499241868 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1702499241868 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702499241869 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702499241870 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node base_clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702499241891 ""}  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702499241891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "max10_adc:adc_driver\|clk_dft  " "Automatically promoted node max10_adc:adc_driver\|clk_dft " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702499241891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oisc:producer_fsm\|upc\[1\] " "Destination node oisc:producer_fsm\|upc\[1\]" {  } { { "oisc.vhd" "" { Text "/home/smcginn-adsd/ads_project3/oisc.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702499241891 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702499241891 ""}  } { { "max10_adc.vhd" "" { Text "/home/smcginn-adsd/ads_project3/max10_adc.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702499241891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "oisc:producer_fsm\|Mux2~0  " "Automatically promoted node oisc:producer_fsm\|Mux2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702499241891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a0 " "Destination node true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_sdc1.tdf" "" { Text "/home/smcginn-adsd/ads_project3/db/altsyncram_sdc1.tdf" 39 2 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702499241891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a1 " "Destination node true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_sdc1.tdf" "" { Text "/home/smcginn-adsd/ads_project3/db/altsyncram_sdc1.tdf" 69 2 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702499241891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a2 " "Destination node true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_sdc1.tdf" "" { Text "/home/smcginn-adsd/ads_project3/db/altsyncram_sdc1.tdf" 99 2 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702499241891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a3 " "Destination node true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_sdc1.tdf" "" { Text "/home/smcginn-adsd/ads_project3/db/altsyncram_sdc1.tdf" 129 2 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702499241891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a4 " "Destination node true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_sdc1.tdf" "" { Text "/home/smcginn-adsd/ads_project3/db/altsyncram_sdc1.tdf" 159 2 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702499241891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a5 " "Destination node true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_sdc1.tdf" "" { Text "/home/smcginn-adsd/ads_project3/db/altsyncram_sdc1.tdf" 189 2 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702499241891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a6 " "Destination node true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_sdc1.tdf" "" { Text "/home/smcginn-adsd/ads_project3/db/altsyncram_sdc1.tdf" 219 2 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702499241891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a7 " "Destination node true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_sdc1.tdf" "" { Text "/home/smcginn-adsd/ads_project3/db/altsyncram_sdc1.tdf" 249 2 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702499241891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a8 " "Destination node true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_sdc1.tdf" "" { Text "/home/smcginn-adsd/ads_project3/db/altsyncram_sdc1.tdf" 279 2 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702499241891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a9 " "Destination node true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\|altsyncram_sdc1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_sdc1.tdf" "" { Text "/home/smcginn-adsd/ads_project3/db/altsyncram_sdc1.tdf" 309 2 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702499241891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1702499241891 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702499241891 ""}  } { { "oisc.vhd" "" { Text "/home/smcginn-adsd/ads_project3/oisc.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702499241891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tail_ptr\[7\]~0  " "Automatically promoted node tail_ptr\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702499241891 ""}  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 180 -1 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702499241891 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702499242333 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1702499242540 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "7 " "Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seven_seg_out\[5\].g GND " "Pin seven_seg_out\[5\].g has GND driving its datain port" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { seven_seg_out[5].g } } } { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702499242582 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seven_seg_out\[5\].f GND " "Pin seven_seg_out\[5\].f has GND driving its datain port" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { seven_seg_out[5].f } } } { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702499242582 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seven_seg_out\[5\].e GND " "Pin seven_seg_out\[5\].e has GND driving its datain port" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { seven_seg_out[5].e } } } { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702499242582 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seven_seg_out\[5\].d GND " "Pin seven_seg_out\[5\].d has GND driving its datain port" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { seven_seg_out[5].d } } } { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702499242582 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seven_seg_out\[5\].c GND " "Pin seven_seg_out\[5\].c has GND driving its datain port" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { seven_seg_out[5].c } } } { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702499242582 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seven_seg_out\[5\].b GND " "Pin seven_seg_out\[5\].b has GND driving its datain port" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { seven_seg_out[5].b } } } { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702499242582 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seven_seg_out\[5\].a GND " "Pin seven_seg_out\[5\].a has GND driving its datain port" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { seven_seg_out[5].a } } } { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project3/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702499242582 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1702499242582 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 20 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702499242790 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 13 15:27:22 2023 " "Processing ended: Wed Dec 13 15:27:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702499242790 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702499242790 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702499242790 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702499242790 ""}
