Determining the location of the ModelSim executable...

Using: /opt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Aula4Exercicio1 -c Aula4Exercicio1 --vector_source="/home/juniorcampos/Documentos/VHDL/Byte/Waveform.vwf" --testbench_file="/home/juniorcampos/Documentos/VHDL/Byte/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Thu Aug 22 13:42:07 2019Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Aula4Exercicio1 -c Aula4Exercicio1 --vector_source=/home/juniorcampos/Documentos/VHDL/Byte/Waveform.vwf --testbench_file=/home/juniorcampos/Documentos/VHDL/Byte/simulation/qsim/Waveform.vwf.vht
Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="/home/juniorcampos/Documentos/VHDL/Byte/simulation/qsim/" Aula4Exercicio1 -c Aula4Exercicio1

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Thu Aug 22 13:42:09 2019Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=/home/juniorcampos/Documentos/VHDL/Byte/simulation/qsim/ Aula4Exercicio1 -c Aula4Exercicio1Info (204019): Generated file Aula4Exercicio1_7_1200mv_85c_slow.vho in folder "/home/juniorcampos/Documentos/VHDL/Byte/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file Aula4Exercicio1_7_1200mv_0c_slow.vho in folder "/home/juniorcampos/Documentos/VHDL/Byte/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file Aula4Exercicio1_min_1200mv_0c_fast.vho in folder "/home/juniorcampos/Documentos/VHDL/Byte/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file Aula4Exercicio1.vho in folder "/home/juniorcampos/Documentos/VHDL/Byte/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file Aula4Exercicio1_7_1200mv_85c_vhd_slow.sdo in folder "/home/juniorcampos/Documentos/VHDL/Byte/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file Aula4Exercicio1_7_1200mv_0c_vhd_slow.sdo in folder "/home/juniorcampos/Documentos/VHDL/Byte/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file Aula4Exercicio1_min_1200mv_0c_vhd_fast.sdo in folder "/home/juniorcampos/Documentos/VHDL/Byte/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file Aula4Exercicio1_vhd.sdo in folder "/home/juniorcampos/Documentos/VHDL/Byte/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings    Info: Peak virtual memory: 1061 megabytes    Info: Processing ended: Thu Aug 22 13:42:09 2019    Info: Elapsed time: 00:00:00    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/juniorcampos/Documentos/VHDL/Byte/simulation/qsim/Aula4Exercicio1.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/opt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem//vsim -c -do Aula4Exercicio1.do

Reading pref.tcl
# 10.5b
# do Aula4Exercicio1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:10 on Aug 22,2019# vcom -work work Aula4Exercicio1.vho # -- Loading package STANDARD
# -- Loading package TEXTIO# -- Loading package std_logic_1164# -- Loading package VITAL_Timing# -- Loading package VITAL_Primitives# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components# -- Compiling entity hard_block# -- Compiling architecture structure of hard_block
# -- Compiling entity Aula4Exercicio1# -- Compiling architecture structure of Aula4Exercicio1
# End time: 13:42:10 on Aug 22,2019, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:10 on Aug 22,2019# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD# -- Loading package TEXTIO
# -- Loading package std_logic_1164# -- Compiling entity Aula4Exercicio1_vhd_vec_tst# -- Compiling architecture Aula4Exercicio1_arch of Aula4Exercicio1_vhd_vec_tst# End time: 13:42:10 on Aug 22,2019, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -sdfmax Aula4Exercicio1_vhd_vec_tst/i1=Aula4Exercicio1_vhd.sdo -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Aula4Exercicio1_vhd_vec_tst # Start time: 13:42:10 on Aug 22,2019# Loading std.standard# Loading std.textio(body)# Loading ieee.std_logic_1164(body)# Loading work.aula4exercicio1_vhd_vec_tst(aula4exercicio1_arch)# SDF 10.5b Compiler 2016.10 Oct  5 2016# Loading ieee.vital_timing(body)# Loading ieee.vital_primitives(body)# Loading cycloneive.cycloneive_atom_pack(body)# Loading cycloneive.cycloneive_components# Loading work.aula4exercicio1(structure)# Loading work.hard_block(structure)# Loading ieee.std_logic_arith(body)# Loading cycloneive.cycloneive_io_obuf(arch)# Loading cycloneive.cycloneive_io_ibuf(arch)# Loading instances from Aula4Exercicio1_vhd.sdo# Loading timing data from Aula4Exercicio1_vhd.sdo# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.#    Time: 0 ps  Iteration: 0  Instance: /aula4exercicio1_vhd_vec_tst File: Waveform.vwf.vht
# after#33
# End time: 13:42:11 on Aug 22,2019, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/juniorcampos/Documentos/VHDL/Byte/Waveform.vwf...

Reading /home/juniorcampos/Documentos/VHDL/Byte/simulation/qsim/Aula4Exercicio1.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/juniorcampos/Documentos/VHDL/Byte/simulation/qsim/Aula4Exercicio1_20190822134211.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.