Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 22 23:33:11 2021
| Host         : 614-05 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a100tfgg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 212
+-----------+----------+------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                      | Violations |
+-----------+----------+------------------------------------------------------------------+------------+
| CKLD-2    | Warning  | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| LUTAR-1   | Warning  | LUT drives async reset alert                                     | 64         |
| TIMING-14 | Warning  | LUT on the clock tree                                            | 2          |
| TIMING-17 | Warning  | Non-clocked sequential cell                                      | 36         |
| TIMING-20 | Warning  | Non-clocked latch                                                | 108        |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin                        | 1          |
+-----------+----------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net clk_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): U_cpuclk_0/clk_in1, U_divider_0/clk, clk_IBUF_inst/O
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[0]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[10]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[11]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[12]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[13]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[14]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[15]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[16]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[17]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[18]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[19]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[1]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[20]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[21]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[22]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[23]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[24]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[25]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[26]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[27]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[28]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[29]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[2]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[30]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[31]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[3]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[4]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[5]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[6]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[7]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[8]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell U_cpu_0/U_pc_0/id_pc4_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_cpu_0/U_reg_if_id_0/id_pc4_reg[9]_C/CLR, U_cpu_0/U_reg_if_id_0/id_pc4_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-14#1 Warning
LUT on the clock tree  
The LUT U_cpu_0/U_stop_0/warning_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#2 Warning
LUT on the clock tree  
The LUT clk_cpu_BUFG_inst_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led0_en_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led1_en_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led2_en_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led3_en_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led4_en_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led5_en_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led6_en_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led7_en_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led_ca_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led_cb_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led_cc_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led_cd_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led_ce_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led_cf_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led_cg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin U_display_0/led_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/clk_disp_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin U_divider_0/cnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[0]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[10]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[11]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[12]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[13]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[14]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[15]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[16]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[17]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[18]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[19]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[1]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[20]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[21]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[22]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[23]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[24]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[25]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[26]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[27]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[28]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[29]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[2]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[30]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[31]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[3]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[4]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[5]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[6]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[7]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[8]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch U_cpu_0/U_reg_if_id_0/id_pc4_reg[9]_LDC cannot be properly analyzed as its control pin U_cpu_0/U_reg_if_id_0/id_pc4_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[11] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[12] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[13] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[14] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[15] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[16] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[17] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[18] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[19] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[20] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[21] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[22] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[23] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[24] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[25] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[26] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[27] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[28] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[29] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[30] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[0] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[10] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[11] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[12] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[13] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[14] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[15] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[16] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[17] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[18] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[19] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[1] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[20] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[21] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[22] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[23] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[24] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[25] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[26] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[27] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[28] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[29] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[2] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[30] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[31] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[3] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[4] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[5] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[6] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[7] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[8] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[9] cannot be properly analyzed as its control pin U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_high_reg[0] cannot be properly analyzed as its control pin U_peripheral_0/lt_high_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_high_reg[1] cannot be properly analyzed as its control pin U_peripheral_0/lt_high_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_high_reg[2] cannot be properly analyzed as its control pin U_peripheral_0/lt_high_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_high_reg[3] cannot be properly analyzed as its control pin U_peripheral_0/lt_high_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_high_reg[4] cannot be properly analyzed as its control pin U_peripheral_0/lt_high_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_high_reg[5] cannot be properly analyzed as its control pin U_peripheral_0/lt_high_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_high_reg[6] cannot be properly analyzed as its control pin U_peripheral_0/lt_high_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_high_reg[7] cannot be properly analyzed as its control pin U_peripheral_0/lt_high_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_low_reg[0] cannot be properly analyzed as its control pin U_peripheral_0/lt_low_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_low_reg[10] cannot be properly analyzed as its control pin U_peripheral_0/lt_low_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_low_reg[11] cannot be properly analyzed as its control pin U_peripheral_0/lt_low_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_low_reg[12] cannot be properly analyzed as its control pin U_peripheral_0/lt_low_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_low_reg[13] cannot be properly analyzed as its control pin U_peripheral_0/lt_low_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_low_reg[14] cannot be properly analyzed as its control pin U_peripheral_0/lt_low_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_low_reg[15] cannot be properly analyzed as its control pin U_peripheral_0/lt_low_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_low_reg[1] cannot be properly analyzed as its control pin U_peripheral_0/lt_low_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_low_reg[2] cannot be properly analyzed as its control pin U_peripheral_0/lt_low_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_low_reg[3] cannot be properly analyzed as its control pin U_peripheral_0/lt_low_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_low_reg[4] cannot be properly analyzed as its control pin U_peripheral_0/lt_low_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_low_reg[5] cannot be properly analyzed as its control pin U_peripheral_0/lt_low_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_low_reg[6] cannot be properly analyzed as its control pin U_peripheral_0/lt_low_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_low_reg[7] cannot be properly analyzed as its control pin U_peripheral_0/lt_low_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_low_reg[8] cannot be properly analyzed as its control pin U_peripheral_0/lt_low_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch U_peripheral_0/lt_low_reg[9] cannot be properly analyzed as its control pin U_peripheral_0/lt_low_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock U_cpuclk_0/inst/clk_in1 is created on an inappropriate internal pin U_cpuclk_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


