# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--Mdir verilog_include_file_obj_dir --prefix Vlng --CFLAGS -I/opt/eda/share/ngspice/scripts/src --CFLAGS -fpic --cc --build --exe /opt/eda/share/ngspice/scripts/src/verilator_main.cpp /opt/eda/share/ngspice/scripts/src/verilator_shim.cpp ../design/CNR_GR05_SKY130NM/verilog_include_file.v"
S      2286   426847  1710793664   994191645  1710793664   994191645 "../design/CNR_GR05_SKY130NM/verilog_include_file.v"
S  14068224  4850511  1698716224   511483301  1698716224   511483301 "/usr/local/bin/verilator_bin"
S      4942  5130263  1698716224   583482823  1698716224   583482823 "/usr/local/share/verilator/include/verilated_std.sv"
T      3333   394749  1710795033   684923855  1710795033   684923855 "verilog_include_file_obj_dir/Vlng.cpp"
T      3219   394660  1710795033   684923855  1710795033   684923855 "verilog_include_file_obj_dir/Vlng.h"
T      2116   399261  1710795033   684923855  1710795033   684923855 "verilog_include_file_obj_dir/Vlng.mk"
T       737   394310  1710795033   684923855  1710795033   684923855 "verilog_include_file_obj_dir/Vlng__Syms.cpp"
T       912   394640  1710795033   684923855  1710795033   684923855 "verilog_include_file_obj_dir/Vlng__Syms.h"
T      1271   395638  1710795033   684923855  1710795033   684923855 "verilog_include_file_obj_dir/Vlng___024root.h"
T      8212   399248  1710795033   684923855  1710795033   684923855 "verilog_include_file_obj_dir/Vlng___024root__DepSet_h26a4896e__0.cpp"
T      8603   395946  1710795033   684923855  1710795033   684923855 "verilog_include_file_obj_dir/Vlng___024root__DepSet_h26a4896e__0__Slow.cpp"
T       958   399247  1710795033   684923855  1710795033   684923855 "verilog_include_file_obj_dir/Vlng___024root__DepSet_h9def6047__0.cpp"
T       838   395905  1710795033   684923855  1710795033   684923855 "verilog_include_file_obj_dir/Vlng___024root__DepSet_h9def6047__0__Slow.cpp"
T       613   395858  1710795033   684923855  1710795033   684923855 "verilog_include_file_obj_dir/Vlng___024root__Slow.cpp"
T       684   394855  1710795033   684923855  1710795033   684923855 "verilog_include_file_obj_dir/Vlng__pch.h"
T       877   400143  1710795033   684923855  1710795033   684923855 "verilog_include_file_obj_dir/Vlng__ver.d"
T         0        0  1710795033   684923855  1710795033   684923855 "verilog_include_file_obj_dir/Vlng__verFiles.dat"
T      1621   399251  1710795033   684923855  1710795033   684923855 "verilog_include_file_obj_dir/Vlng_classes.mk"
