bb0
  0: StorageLive(_2)
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:13-2880:17)
  1: StorageLive(_3)
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:39-2880:69)
  2: StorageLive(_4)
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:39-2880:60)
  3: StorageLive(_5)
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:39-2880:49)
  4: StorageLive(_6)
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:44-2880:49)
  5: StorageLive(_7)
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:39-2880:44)
  6: _7 = &(*_1)
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:39-2880:44)
  7: StorageLive(_8)
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:45-2880:48)
  8: _8 = core::ops::RangeTo::<usize> { end: const 4_usize }
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:45-2880:48)
  Terminator {
      source_info: SourceInfo(regex-syntax/src/hir/mod.rs:2880:44-2880:49)
      kind: _6 = <[u8] as core::ops::Index<core::ops::RangeTo<usize>>>::index(move _7, move _8) -> [return: bb1, unwind: bb5]
  }
  preds []
  succs [bb1, bb5]

bb1
  0: _5 = &(*_6)
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:39-2880:49)
  1: StorageDead(_8)
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:48-2880:49)
  2: StorageDead(_7)
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:48-2880:49)
  Terminator {
      source_info: SourceInfo(regex-syntax/src/hir/mod.rs:2880:39-2880:60)
      kind: _4 = <&[u8] as core::convert::TryInto<[u8; 4]>>::try_into(move _5) -> [return: bb2, unwind: bb5]
  }
  preds [bb0]
  succs [bb2, bb5]

bb2
  0: StorageDead(_5)
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:59-2880:60)
  Terminator {
      source_info: SourceInfo(regex-syntax/src/hir/mod.rs:2880:39-2880:69)
      kind: _3 = core::result::Result::<[u8; 4], core::array::TryFromSliceError>::unwrap(move _4) -> [return: bb3, unwind: bb5]
  }
  preds [bb1]
  succs [bb3, bb5]

bb3
  0: StorageDead(_4)
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:68-2880:69)
  Terminator {
      source_info: SourceInfo(regex-syntax/src/hir/mod.rs:2880:20-2880:70)
      kind: _2 = core::num::<impl u32>::from_ne_bytes(move _3) -> [return: bb4, unwind: bb5]
  }
  preds [bb2]
  succs [bb4, bb5]

bb4
  0: StorageDead(_3)
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:69-2880:70)
  1: FakeRead(ForLet(None), _2)
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:13-2880:17)
  2: StorageDead(_6)
    SourceInfo(regex-syntax/src/hir/mod.rs:2880:70-2880:71)
  3: StorageLive(_9)
    SourceInfo(regex-syntax/src/hir/mod.rs:2881:19-2881:23)
  4: _9 = _2
    SourceInfo(regex-syntax/src/hir/mod.rs:2881:19-2881:23)
  5: _0 = hir::LookSet { bits: move _9 }
    SourceInfo(regex-syntax/src/hir/mod.rs:2881:9-2881:25)
  6: StorageDead(_9)
    SourceInfo(regex-syntax/src/hir/mod.rs:2881:24-2881:25)
  7: StorageDead(_2)
    SourceInfo(regex-syntax/src/hir/mod.rs:2882:5-2882:6)
  Terminator {
      source_info: SourceInfo(regex-syntax/src/hir/mod.rs:2882:6-2882:6)
      kind: return
  }
  preds [bb3]
  succs []

bb5
  Terminator {
      source_info: SourceInfo(regex-syntax/src/hir/mod.rs:2879:5-2882:6)
      kind: resume
  }
  preds [bb0, bb1, bb2, bb3]
  succs []

