
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={36,rS,rT,offset}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= CP0.ASID=>IMMU.PID                                      Premise(F3)
	S6= IMMU.PID=pid                                            Path(S3,S5)
	S7= PC.Out=>IMMU.IEA                                        Premise(F4)
	S8= IMMU.IEA=addr                                           Path(S4,S7)
	S9= IMMU.Addr={pid,addr}                                    IMMU-Search(S6,S8)
	S10= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S6,S8)
	S11= IMMU.Addr=>IAddrReg.In                                 Premise(F5)
	S12= IAddrReg.In={pid,addr}                                 Path(S9,S11)
	S13= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F6)
	S14= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S10,S13)
	S15= PC.Out=>ICache.IEA                                     Premise(F7)
	S16= ICache.IEA=addr                                        Path(S4,S15)
	S17= ICache.Hit=ICacheHit(addr)                             ICache-Search(S16)
	S18= ICache.Out=>IR_IMMU.In                                 Premise(F8)
	S19= ICache.Out=>ICacheReg.In                               Premise(F9)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F10)
	S21= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S17,S20)
	S22= ICache.Out=>IR_ID.In                                   Premise(F11)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F12)
	S24= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S25= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F14)
	S26= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F15)
	S27= ICache.Hit=>FU.ICacheHit                               Premise(F16)
	S28= FU.ICacheHit=ICacheHit(addr)                           Path(S17,S27)
	S29= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S31= CtrlASIDIn=0                                           Premise(F19)
	S32= CtrlCP0=0                                              Premise(F20)
	S33= CP0[ASID]=pid                                          CP0-Hold(S0,S32)
	S34= CtrlEPCIn=0                                            Premise(F21)
	S35= CtrlExCodeIn=0                                         Premise(F22)
	S36= CtrlIMMU=0                                             Premise(F23)
	S37= CtrlPC=0                                               Premise(F24)
	S38= CtrlPCInc=0                                            Premise(F25)
	S39= PC[Out]=addr                                           PC-Hold(S1,S37,S38)
	S40= CtrlIAddrReg=1                                         Premise(F26)
	S41= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S12,S40)
	S42= CtrlICache=0                                           Premise(F27)
	S43= CtrlIR_IMMU=1                                          Premise(F28)
	S44= CtrlICacheReg=1                                        Premise(F29)
	S45= CtrlIR_ID=0                                            Premise(F30)
	S46= CtrlIMem=0                                             Premise(F31)
	S47= IMem[{pid,addr}]={36,rS,rT,offset}                     IMem-Hold(S2,S46)
	S48= CtrlIRMux=0                                            Premise(F32)
	S49= CtrlGPR=0                                              Premise(F33)
	S50= CtrlA_EX=0                                             Premise(F34)
	S51= CtrlB_EX=0                                             Premise(F35)
	S52= CtrlIR_EX=0                                            Premise(F36)
	S53= CtrlALUOut_MEM=0                                       Premise(F37)
	S54= CtrlIR_MEM=0                                           Premise(F38)
	S55= CtrlDMMU=0                                             Premise(F39)
	S56= CtrlDAddrReg_DMMU1=0                                   Premise(F40)
	S57= CtrlDCache=0                                           Premise(F41)
	S58= DCache.RLineEA=DCacheRLineEA()                         DCache-WriteBack()
	S59= DCache.RLineData=DCacheRLineData()                     DCache-WriteBack()
	S60= DCache.RLineDirty=DCacheRLineDirty()                   DCache-WriteBack()
	S61= CtrlDCacheReg=0                                        Premise(F42)
	S62= CtrlDR_DMMU1=0                                         Premise(F43)
	S63= CtrlIR_DMMU1=0                                         Premise(F44)
	S64= CtrlIR_WB=0                                            Premise(F45)
	S65= CtrlA_MEM=0                                            Premise(F46)
	S66= CtrlA_WB=0                                             Premise(F47)
	S67= CtrlB_MEM=0                                            Premise(F48)
	S68= CtrlB_WB=0                                             Premise(F49)
	S69= CtrlALUOut_DMMU1=0                                     Premise(F50)
	S70= CtrlALUOut_WB=0                                        Premise(F51)
	S71= CtrlDR_WB=0                                            Premise(F52)
	S72= CtrlDAddrReg_MEM=0                                     Premise(F53)
	S73= CtrlDAddrReg_WB=0                                      Premise(F54)
	S74= CtrlDR_DMMU2=0                                         Premise(F55)
	S75= CtrlDMem=0                                             Premise(F56)
	S76= CtrlDMem8Word=0                                        Premise(F57)
	S77= CtrlIR_DMMU2=0                                         Premise(F58)
	S78= CtrlALUOut_DMMU2=0                                     Premise(F59)
	S79= CtrlDAddrReg_DMMU2=0                                   Premise(F60)
	S80= GPR[rS]=base                                           Premise(F61)

IF(IMMU)	S81= CP0.ASID=pid                                           CP0-Read-ASID(S33)
	S82= PC.Out=addr                                            PC-Out(S39)
	S83= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S41)
	S84= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S41)
	S85= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S41)
	S86= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F62)
	S87= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F63)
	S88= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F64)
	S89= IAddrReg.Out=>IMem.RAddr                               Premise(F65)
	S90= IMem.RAddr={pid,addr}                                  Path(S83,S89)
	S91= IMem.Out={36,rS,rT,offset}                             IMem-Read(S90,S47)
	S92= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S90,S47)
	S93= IMem.Out=>IRMux.MemData                                Premise(F66)
	S94= IRMux.MemData={36,rS,rT,offset}                        Path(S91,S93)
	S95= IRMux.Out={36,rS,rT,offset}                            IRMux-Select2(S94)
	S96= ICacheReg.Out=>IRMux.CacheData                         Premise(F67)
	S97= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F68)
	S98= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F69)
	S99= IRMux.Out=>IR_ID.In                                    Premise(F70)
	S100= IR_ID.In={36,rS,rT,offset}                            Path(S95,S99)
	S101= IMem.MEM8WordOut=>ICache.WData                        Premise(F71)
	S102= ICache.WData=IMemGet8Word({pid,addr})                 Path(S92,S101)
	S103= PC.Out=>ICache.IEA                                    Premise(F72)
	S104= ICache.IEA=addr                                       Path(S82,S103)
	S105= ICache.Hit=ICacheHit(addr)                            ICache-Search(S104)
	S106= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F73)
	S107= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F74)
	S108= CtrlASIDIn=0                                          Premise(F75)
	S109= CtrlCP0=0                                             Premise(F76)
	S110= CP0[ASID]=pid                                         CP0-Hold(S33,S109)
	S111= CtrlEPCIn=0                                           Premise(F77)
	S112= CtrlExCodeIn=0                                        Premise(F78)
	S113= CtrlIMMU=0                                            Premise(F79)
	S114= CtrlPC=0                                              Premise(F80)
	S115= CtrlPCInc=1                                           Premise(F81)
	S116= PC[Out]=addr+4                                        PC-Inc(S39,S114,S115)
	S117= PC[CIA]=addr                                          PC-Inc(S39,S114,S115)
	S118= CtrlIAddrReg=0                                        Premise(F82)
	S119= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S41,S118)
	S120= CtrlICache=1                                          Premise(F83)
	S121= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S104,S102,S120)
	S122= CtrlIR_IMMU=0                                         Premise(F84)
	S123= CtrlICacheReg=0                                       Premise(F85)
	S124= CtrlIR_ID=1                                           Premise(F86)
	S125= [IR_ID]={36,rS,rT,offset}                             IR_ID-Write(S100,S124)
	S126= CtrlIMem=0                                            Premise(F87)
	S127= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S47,S126)
	S128= CtrlIRMux=0                                           Premise(F88)
	S129= CtrlGPR=0                                             Premise(F89)
	S130= GPR[rS]=base                                          GPR-Hold(S80,S129)
	S131= CtrlA_EX=0                                            Premise(F90)
	S132= CtrlB_EX=0                                            Premise(F91)
	S133= CtrlIR_EX=0                                           Premise(F92)
	S134= CtrlALUOut_MEM=0                                      Premise(F93)
	S135= CtrlIR_MEM=0                                          Premise(F94)
	S136= CtrlDMMU=0                                            Premise(F95)
	S137= CtrlDAddrReg_DMMU1=0                                  Premise(F96)
	S138= CtrlDCache=0                                          Premise(F97)
	S139= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S140= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S141= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S142= CtrlDCacheReg=0                                       Premise(F98)
	S143= CtrlDR_DMMU1=0                                        Premise(F99)
	S144= CtrlIR_DMMU1=0                                        Premise(F100)
	S145= CtrlIR_WB=0                                           Premise(F101)
	S146= CtrlA_MEM=0                                           Premise(F102)
	S147= CtrlA_WB=0                                            Premise(F103)
	S148= CtrlB_MEM=0                                           Premise(F104)
	S149= CtrlB_WB=0                                            Premise(F105)
	S150= CtrlALUOut_DMMU1=0                                    Premise(F106)
	S151= CtrlALUOut_WB=0                                       Premise(F107)
	S152= CtrlDR_WB=0                                           Premise(F108)
	S153= CtrlDAddrReg_MEM=0                                    Premise(F109)
	S154= CtrlDAddrReg_WB=0                                     Premise(F110)
	S155= CtrlDR_DMMU2=0                                        Premise(F111)
	S156= CtrlDMem=0                                            Premise(F112)
	S157= CtrlDMem8Word=0                                       Premise(F113)
	S158= CtrlIR_DMMU2=0                                        Premise(F114)
	S159= CtrlALUOut_DMMU2=0                                    Premise(F115)
	S160= CtrlDAddrReg_DMMU2=0                                  Premise(F116)

ID	S161= CP0.ASID=pid                                          CP0-Read-ASID(S110)
	S162= PC.Out=addr+4                                         PC-Out(S116)
	S163= PC.CIA=addr                                           PC-Out(S117)
	S164= PC.CIA31_28=addr[31:28]                               PC-Out(S117)
	S165= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S119)
	S166= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S119)
	S167= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S119)
	S168= IR_ID.Out={36,rS,rT,offset}                           IR-Out(S125)
	S169= IR_ID.Out31_26=36                                     IR-Out(S125)
	S170= IR_ID.Out25_21=rS                                     IR-Out(S125)
	S171= IR_ID.Out20_16=rT                                     IR-Out(S125)
	S172= IR_ID.Out15_0=offset                                  IR-Out(S125)
	S173= IR_ID.Out=>FU.IR_ID                                   Premise(F117)
	S174= FU.IR_ID={36,rS,rT,offset}                            Path(S168,S173)
	S175= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F118)
	S176= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F119)
	S177= IR_ID.Out31_26=>CU_ID.Op                              Premise(F120)
	S178= CU_ID.Op=36                                           Path(S169,S177)
	S179= CU_ID.Func=alu_add                                    CU_ID(S178)
	S180= CU_ID.MemDataSelFunc=mds_stw                          CU_ID(S178)
	S181= IR_ID.Out25_21=>GPR.RReg1                             Premise(F121)
	S182= GPR.RReg1=rS                                          Path(S170,S181)
	S183= GPR.Rdata1=base                                       GPR-Read(S182,S130)
	S184= IR_ID.Out15_0=>IMMEXT.In                              Premise(F122)
	S185= IMMEXT.In=offset                                      Path(S172,S184)
	S186= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S185)
	S187= GPR.Rdata1=>FU.InID1                                  Premise(F123)
	S188= FU.InID1=base                                         Path(S183,S187)
	S189= FU.OutID1=FU(base)                                    FU-Forward(S188)
	S190= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F124)
	S191= FU.InID1_RReg=rS                                      Path(S170,S190)
	S192= FU.OutID1=>A_EX.In                                    Premise(F125)
	S193= A_EX.In=FU(base)                                      Path(S189,S192)
	S194= IMMEXT.Out=>B_EX.In                                   Premise(F126)
	S195= B_EX.In={16{offset[15]},offset}                       Path(S186,S194)
	S196= IR_ID.Out=>IR_EX.In                                   Premise(F127)
	S197= IR_EX.In={36,rS,rT,offset}                            Path(S168,S196)
	S198= FU.Halt_ID=>CU_ID.Halt                                Premise(F128)
	S199= FU.Bub_ID=>CU_ID.Bub                                  Premise(F129)
	S200= FU.InID2_RReg=5'b00000                                Premise(F130)
	S201= CtrlASIDIn=0                                          Premise(F131)
	S202= CtrlCP0=0                                             Premise(F132)
	S203= CP0[ASID]=pid                                         CP0-Hold(S110,S202)
	S204= CtrlEPCIn=0                                           Premise(F133)
	S205= CtrlExCodeIn=0                                        Premise(F134)
	S206= CtrlIMMU=0                                            Premise(F135)
	S207= CtrlPC=0                                              Premise(F136)
	S208= CtrlPCInc=0                                           Premise(F137)
	S209= PC[CIA]=addr                                          PC-Hold(S117,S208)
	S210= PC[Out]=addr+4                                        PC-Hold(S116,S207,S208)
	S211= CtrlIAddrReg=0                                        Premise(F138)
	S212= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S119,S211)
	S213= CtrlICache=0                                          Premise(F139)
	S214= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S121,S213)
	S215= CtrlIR_IMMU=0                                         Premise(F140)
	S216= CtrlICacheReg=0                                       Premise(F141)
	S217= CtrlIR_ID=0                                           Premise(F142)
	S218= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S125,S217)
	S219= CtrlIMem=0                                            Premise(F143)
	S220= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S127,S219)
	S221= CtrlIRMux=0                                           Premise(F144)
	S222= CtrlGPR=0                                             Premise(F145)
	S223= GPR[rS]=base                                          GPR-Hold(S130,S222)
	S224= CtrlA_EX=1                                            Premise(F146)
	S225= [A_EX]=FU(base)                                       A_EX-Write(S193,S224)
	S226= CtrlB_EX=1                                            Premise(F147)
	S227= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S195,S226)
	S228= CtrlIR_EX=1                                           Premise(F148)
	S229= [IR_EX]={36,rS,rT,offset}                             IR_EX-Write(S197,S228)
	S230= CtrlALUOut_MEM=0                                      Premise(F149)
	S231= CtrlIR_MEM=0                                          Premise(F150)
	S232= CtrlDMMU=0                                            Premise(F151)
	S233= CtrlDAddrReg_DMMU1=0                                  Premise(F152)
	S234= CtrlDCache=0                                          Premise(F153)
	S235= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S236= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S237= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S238= CtrlDCacheReg=0                                       Premise(F154)
	S239= CtrlDR_DMMU1=0                                        Premise(F155)
	S240= CtrlIR_DMMU1=0                                        Premise(F156)
	S241= CtrlIR_WB=0                                           Premise(F157)
	S242= CtrlA_MEM=0                                           Premise(F158)
	S243= CtrlA_WB=0                                            Premise(F159)
	S244= CtrlB_MEM=0                                           Premise(F160)
	S245= CtrlB_WB=0                                            Premise(F161)
	S246= CtrlALUOut_DMMU1=0                                    Premise(F162)
	S247= CtrlALUOut_WB=0                                       Premise(F163)
	S248= CtrlDR_WB=0                                           Premise(F164)
	S249= CtrlDAddrReg_MEM=0                                    Premise(F165)
	S250= CtrlDAddrReg_WB=0                                     Premise(F166)
	S251= CtrlDR_DMMU2=0                                        Premise(F167)
	S252= CtrlDMem=0                                            Premise(F168)
	S253= CtrlDMem8Word=0                                       Premise(F169)
	S254= CtrlIR_DMMU2=0                                        Premise(F170)
	S255= CtrlALUOut_DMMU2=0                                    Premise(F171)
	S256= CtrlDAddrReg_DMMU2=0                                  Premise(F172)

EX	S257= CP0.ASID=pid                                          CP0-Read-ASID(S203)
	S258= PC.CIA=addr                                           PC-Out(S209)
	S259= PC.CIA31_28=addr[31:28]                               PC-Out(S209)
	S260= PC.Out=addr+4                                         PC-Out(S210)
	S261= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S212)
	S262= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S212)
	S263= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S212)
	S264= IR_ID.Out={36,rS,rT,offset}                           IR-Out(S218)
	S265= IR_ID.Out31_26=36                                     IR-Out(S218)
	S266= IR_ID.Out25_21=rS                                     IR-Out(S218)
	S267= IR_ID.Out20_16=rT                                     IR-Out(S218)
	S268= IR_ID.Out15_0=offset                                  IR-Out(S218)
	S269= A_EX.Out=FU(base)                                     A_EX-Out(S225)
	S270= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S225)
	S271= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S225)
	S272= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S227)
	S273= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S227)
	S274= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S227)
	S275= IR_EX.Out={36,rS,rT,offset}                           IR_EX-Out(S229)
	S276= IR_EX.Out31_26=36                                     IR_EX-Out(S229)
	S277= IR_EX.Out25_21=rS                                     IR_EX-Out(S229)
	S278= IR_EX.Out20_16=rT                                     IR_EX-Out(S229)
	S279= IR_EX.Out15_0=offset                                  IR_EX-Out(S229)
	S280= IR_EX.Out=>FU.IR_EX                                   Premise(F173)
	S281= FU.IR_EX={36,rS,rT,offset}                            Path(S275,S280)
	S282= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F174)
	S283= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F175)
	S284= IR_EX.Out31_26=>CU_EX.Op                              Premise(F176)
	S285= CU_EX.Op=36                                           Path(S276,S284)
	S286= CU_EX.Func=alu_add                                    CU_EX(S285)
	S287= CU_EX.MemDataSelFunc=mds_stw                          CU_EX(S285)
	S288= A_EX.Out=>ALU.A                                       Premise(F177)
	S289= ALU.A=FU(base)                                        Path(S269,S288)
	S290= B_EX.Out=>ALU.B                                       Premise(F178)
	S291= ALU.B={16{offset[15]},offset}                         Path(S272,S290)
	S292= ALU.Func=6'b010010                                    Premise(F179)
	S293= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S289,S291)
	S294= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S289,S291)
	S295= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S289,S291)
	S296= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S289,S291)
	S297= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S289,S291)
	S298= ALU.Out=>ALUOut_MEM.In                                Premise(F180)
	S299= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S293,S298)
	S300= IR_EX.Out=>IR_MEM.In                                  Premise(F181)
	S301= IR_MEM.In={36,rS,rT,offset}                           Path(S275,S300)
	S302= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F182)
	S303= FU.InEX_WReg=rT                                       Path(S278,S302)
	S304= CtrlASIDIn=0                                          Premise(F183)
	S305= CtrlCP0=0                                             Premise(F184)
	S306= CP0[ASID]=pid                                         CP0-Hold(S203,S305)
	S307= CtrlEPCIn=0                                           Premise(F185)
	S308= CtrlExCodeIn=0                                        Premise(F186)
	S309= CtrlIMMU=0                                            Premise(F187)
	S310= CtrlPC=0                                              Premise(F188)
	S311= CtrlPCInc=0                                           Premise(F189)
	S312= PC[CIA]=addr                                          PC-Hold(S209,S311)
	S313= PC[Out]=addr+4                                        PC-Hold(S210,S310,S311)
	S314= CtrlIAddrReg=0                                        Premise(F190)
	S315= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S212,S314)
	S316= CtrlICache=0                                          Premise(F191)
	S317= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S214,S316)
	S318= CtrlIR_IMMU=0                                         Premise(F192)
	S319= CtrlICacheReg=0                                       Premise(F193)
	S320= CtrlIR_ID=0                                           Premise(F194)
	S321= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S218,S320)
	S322= CtrlIMem=0                                            Premise(F195)
	S323= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S220,S322)
	S324= CtrlIRMux=0                                           Premise(F196)
	S325= CtrlGPR=0                                             Premise(F197)
	S326= GPR[rS]=base                                          GPR-Hold(S223,S325)
	S327= CtrlA_EX=0                                            Premise(F198)
	S328= [A_EX]=FU(base)                                       A_EX-Hold(S225,S327)
	S329= CtrlB_EX=0                                            Premise(F199)
	S330= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S227,S329)
	S331= CtrlIR_EX=0                                           Premise(F200)
	S332= [IR_EX]={36,rS,rT,offset}                             IR_EX-Hold(S229,S331)
	S333= CtrlALUOut_MEM=1                                      Premise(F201)
	S334= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S299,S333)
	S335= CtrlIR_MEM=1                                          Premise(F202)
	S336= [IR_MEM]={36,rS,rT,offset}                            IR_MEM-Write(S301,S335)
	S337= CtrlDMMU=0                                            Premise(F203)
	S338= CtrlDAddrReg_DMMU1=0                                  Premise(F204)
	S339= CtrlDCache=0                                          Premise(F205)
	S340= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S341= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S342= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S343= CtrlDCacheReg=0                                       Premise(F206)
	S344= CtrlDR_DMMU1=0                                        Premise(F207)
	S345= CtrlIR_DMMU1=0                                        Premise(F208)
	S346= CtrlIR_WB=0                                           Premise(F209)
	S347= CtrlA_MEM=0                                           Premise(F210)
	S348= CtrlA_WB=0                                            Premise(F211)
	S349= CtrlB_MEM=0                                           Premise(F212)
	S350= CtrlB_WB=0                                            Premise(F213)
	S351= CtrlALUOut_DMMU1=0                                    Premise(F214)
	S352= CtrlALUOut_WB=0                                       Premise(F215)
	S353= CtrlDR_WB=0                                           Premise(F216)
	S354= CtrlDAddrReg_MEM=0                                    Premise(F217)
	S355= CtrlDAddrReg_WB=0                                     Premise(F218)
	S356= CtrlDR_DMMU2=0                                        Premise(F219)
	S357= CtrlDMem=0                                            Premise(F220)
	S358= CtrlDMem8Word=0                                       Premise(F221)
	S359= CtrlIR_DMMU2=0                                        Premise(F222)
	S360= CtrlALUOut_DMMU2=0                                    Premise(F223)
	S361= CtrlDAddrReg_DMMU2=0                                  Premise(F224)
	S362= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        Premise(F225)
	S363= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataPremise(F226)

MEM	S364= CP0.ASID=pid                                          CP0-Read-ASID(S306)
	S365= PC.CIA=addr                                           PC-Out(S312)
	S366= PC.CIA31_28=addr[31:28]                               PC-Out(S312)
	S367= PC.Out=addr+4                                         PC-Out(S313)
	S368= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S315)
	S369= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S315)
	S370= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S315)
	S371= IR_ID.Out={36,rS,rT,offset}                           IR-Out(S321)
	S372= IR_ID.Out31_26=36                                     IR-Out(S321)
	S373= IR_ID.Out25_21=rS                                     IR-Out(S321)
	S374= IR_ID.Out20_16=rT                                     IR-Out(S321)
	S375= IR_ID.Out15_0=offset                                  IR-Out(S321)
	S376= A_EX.Out=FU(base)                                     A_EX-Out(S328)
	S377= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S328)
	S378= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S328)
	S379= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S330)
	S380= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S330)
	S381= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S330)
	S382= IR_EX.Out={36,rS,rT,offset}                           IR_EX-Out(S332)
	S383= IR_EX.Out31_26=36                                     IR_EX-Out(S332)
	S384= IR_EX.Out25_21=rS                                     IR_EX-Out(S332)
	S385= IR_EX.Out20_16=rT                                     IR_EX-Out(S332)
	S386= IR_EX.Out15_0=offset                                  IR_EX-Out(S332)
	S387= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S334)
	S388= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S334)
	S389= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S334)
	S390= IR_MEM.Out={36,rS,rT,offset}                          IR_MEM-Out(S336)
	S391= IR_MEM.Out31_26=36                                    IR_MEM-Out(S336)
	S392= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S336)
	S393= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S336)
	S394= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S336)
	S395= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S396= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S397= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S398= IR_MEM.Out=>FU.IR_MEM                                 Premise(F227)
	S399= FU.IR_MEM={36,rS,rT,offset}                           Path(S390,S398)
	S400= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F228)
	S401= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F229)
	S402= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F230)
	S403= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F231)
	S404= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F232)
	S405= CU_MEM.Op=36                                          Path(S391,S404)
	S406= CU_MEM.Func=alu_add                                   CU_MEM(S405)
	S407= CU_MEM.MemDataSelFunc=mds_stw                         CU_MEM(S405)
	S408= CP0.ASID=>DMMU.PID                                    Premise(F233)
	S409= DMMU.PID=pid                                          Path(S364,S408)
	S410= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F234)
	S411= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S387,S410)
	S412= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S409,S411)
	S413= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S409,S411)
	S414= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F235)
	S415= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S412,S414)
	S416= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F236)
	S417= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S413,S416)
	S418= ALUOut_MEM.Out=>DCache.IEA                            Premise(F237)
	S419= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S387,S418)
	S420= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S419)
	S421= DCache.Out=>DCacheReg.In                              Premise(F238)
	S422= DCache.Out=>DR_DMMU1.In                               Premise(F239)
	S423= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F240)
	S424= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S420,S423)
	S425= IR_MEM.Out=>IR_DMMU1.In                               Premise(F241)
	S426= IR_DMMU1.In={36,rS,rT,offset}                         Path(S390,S425)
	S427= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F242)
	S428= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S387,S427)
	S429= DCache.Out=>DR_DMMU1.In                               Premise(F243)
	S430= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F244)
	S431= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F245)
	S432= DCache.Hit=>FU.DCacheHit                              Premise(F246)
	S433= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S420,S432)
	S434= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F247)
	S435= FU.InMEM_WReg=rT                                      Path(S393,S434)
	S436= CtrlASIDIn=0                                          Premise(F248)
	S437= CtrlCP0=0                                             Premise(F249)
	S438= CP0[ASID]=pid                                         CP0-Hold(S306,S437)
	S439= CtrlEPCIn=0                                           Premise(F250)
	S440= CtrlExCodeIn=0                                        Premise(F251)
	S441= CtrlIMMU=0                                            Premise(F252)
	S442= CtrlPC=0                                              Premise(F253)
	S443= CtrlPCInc=0                                           Premise(F254)
	S444= PC[CIA]=addr                                          PC-Hold(S312,S443)
	S445= PC[Out]=addr+4                                        PC-Hold(S313,S442,S443)
	S446= CtrlIAddrReg=0                                        Premise(F255)
	S447= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S315,S446)
	S448= CtrlICache=0                                          Premise(F256)
	S449= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S317,S448)
	S450= CtrlIR_IMMU=0                                         Premise(F257)
	S451= CtrlICacheReg=0                                       Premise(F258)
	S452= CtrlIR_ID=0                                           Premise(F259)
	S453= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S321,S452)
	S454= CtrlIMem=0                                            Premise(F260)
	S455= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S323,S454)
	S456= CtrlIRMux=0                                           Premise(F261)
	S457= CtrlGPR=0                                             Premise(F262)
	S458= GPR[rS]=base                                          GPR-Hold(S326,S457)
	S459= CtrlA_EX=0                                            Premise(F263)
	S460= [A_EX]=FU(base)                                       A_EX-Hold(S328,S459)
	S461= CtrlB_EX=0                                            Premise(F264)
	S462= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S330,S461)
	S463= CtrlIR_EX=0                                           Premise(F265)
	S464= [IR_EX]={36,rS,rT,offset}                             IR_EX-Hold(S332,S463)
	S465= CtrlALUOut_MEM=0                                      Premise(F266)
	S466= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S334,S465)
	S467= CtrlIR_MEM=0                                          Premise(F267)
	S468= [IR_MEM]={36,rS,rT,offset}                            IR_MEM-Hold(S336,S467)
	S469= CtrlDMMU=0                                            Premise(F268)
	S470= CtrlDAddrReg_DMMU1=1                                  Premise(F269)
	S471= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Write(S415,S470)
	S472= CtrlDCache=0                                          Premise(F270)
	S473= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S363,S472)
	S474= CtrlDCacheReg=1                                       Premise(F271)
	S475= CtrlDR_DMMU1=1                                        Premise(F272)
	S476= CtrlIR_DMMU1=1                                        Premise(F273)
	S477= [IR_DMMU1]={36,rS,rT,offset}                          IR_DMMU1-Write(S426,S476)
	S478= CtrlIR_WB=0                                           Premise(F274)
	S479= CtrlA_MEM=0                                           Premise(F275)
	S480= CtrlA_WB=0                                            Premise(F276)
	S481= CtrlB_MEM=0                                           Premise(F277)
	S482= CtrlB_WB=0                                            Premise(F278)
	S483= CtrlALUOut_DMMU1=1                                    Premise(F279)
	S484= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Write(S428,S483)
	S485= CtrlALUOut_WB=0                                       Premise(F280)
	S486= CtrlDR_WB=0                                           Premise(F281)
	S487= CtrlDAddrReg_MEM=0                                    Premise(F282)
	S488= CtrlDAddrReg_WB=0                                     Premise(F283)
	S489= CtrlDR_DMMU2=0                                        Premise(F284)
	S490= CtrlDMem=0                                            Premise(F285)
	S491= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S362,S490)
	S492= CtrlDMem8Word=0                                       Premise(F286)
	S493= CtrlIR_DMMU2=0                                        Premise(F287)
	S494= CtrlALUOut_DMMU2=0                                    Premise(F288)
	S495= CtrlDAddrReg_DMMU2=0                                  Premise(F289)

MEM(DMMU1)	S496= CP0.ASID=pid                                          CP0-Read-ASID(S438)
	S497= PC.CIA=addr                                           PC-Out(S444)
	S498= PC.CIA31_28=addr[31:28]                               PC-Out(S444)
	S499= PC.Out=addr+4                                         PC-Out(S445)
	S500= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S447)
	S501= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S447)
	S502= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S447)
	S503= IR_ID.Out={36,rS,rT,offset}                           IR-Out(S453)
	S504= IR_ID.Out31_26=36                                     IR-Out(S453)
	S505= IR_ID.Out25_21=rS                                     IR-Out(S453)
	S506= IR_ID.Out20_16=rT                                     IR-Out(S453)
	S507= IR_ID.Out15_0=offset                                  IR-Out(S453)
	S508= A_EX.Out=FU(base)                                     A_EX-Out(S460)
	S509= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S460)
	S510= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S460)
	S511= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S462)
	S512= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S462)
	S513= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S462)
	S514= IR_EX.Out={36,rS,rT,offset}                           IR_EX-Out(S464)
	S515= IR_EX.Out31_26=36                                     IR_EX-Out(S464)
	S516= IR_EX.Out25_21=rS                                     IR_EX-Out(S464)
	S517= IR_EX.Out20_16=rT                                     IR_EX-Out(S464)
	S518= IR_EX.Out15_0=offset                                  IR_EX-Out(S464)
	S519= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S466)
	S520= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S466)
	S521= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S466)
	S522= IR_MEM.Out={36,rS,rT,offset}                          IR_MEM-Out(S468)
	S523= IR_MEM.Out31_26=36                                    IR_MEM-Out(S468)
	S524= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S468)
	S525= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S468)
	S526= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S468)
	S527= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S471)
	S528= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S471)
	S529= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S471)
	S530= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S531= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S532= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S533= IR_DMMU1.Out={36,rS,rT,offset}                        IR_DMMU1-Out(S477)
	S534= IR_DMMU1.Out31_26=36                                  IR_DMMU1-Out(S477)
	S535= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S477)
	S536= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S477)
	S537= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S477)
	S538= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S484)
	S539= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S484)
	S540= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S484)
	S541= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F290)
	S542= FU.IR_DMMU1={36,rS,rT,offset}                         Path(S533,S541)
	S543= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F291)
	S544= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F292)
	S545= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F293)
	S546= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F294)
	S547= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F295)
	S548= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F296)
	S549= CU_DMMU1.Op=36                                        Path(S534,S548)
	S550= CU_DMMU1.Func=alu_add                                 CU_DMMU1(S549)
	S551= CU_DMMU1.MemDataSelFunc=mds_stw                       CU_DMMU1(S549)
	S552= DCacheReg.Out=>DR_DMMU2.In                            Premise(F297)
	S553= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F298)
	S554= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S532,S553)
	S555= CP0.ASID=>DMMU.PID                                    Premise(F299)
	S556= DMMU.PID=pid                                          Path(S496,S555)
	S557= DCache.RLineEA=>DMMU.IEAR                             Premise(F300)
	S558= DMMU.IEAR=DCacheRLineEA()                             Path(S530,S557)
	S559= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S556,S558)
	S560= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F301)
	S561= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S559,S560)
	S562= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F302)
	S563= DMem.MEM8WordWData=DCacheRLineData()                  Path(S531,S562)
	S564= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F303)
	S565= IR_DMMU2.In={36,rS,rT,offset}                         Path(S533,S564)
	S566= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F304)
	S567= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}      Path(S538,S566)
	S568= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F305)
	S569= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S527,S568)
	S570= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F306)
	S571= FU.InDMMU1_WReg=rT                                    Path(S536,S570)
	S572= CtrlASIDIn=0                                          Premise(F307)
	S573= CtrlCP0=0                                             Premise(F308)
	S574= CP0[ASID]=pid                                         CP0-Hold(S438,S573)
	S575= CtrlEPCIn=0                                           Premise(F309)
	S576= CtrlExCodeIn=0                                        Premise(F310)
	S577= CtrlIMMU=0                                            Premise(F311)
	S578= CtrlPC=0                                              Premise(F312)
	S579= CtrlPCInc=0                                           Premise(F313)
	S580= PC[CIA]=addr                                          PC-Hold(S444,S579)
	S581= PC[Out]=addr+4                                        PC-Hold(S445,S578,S579)
	S582= CtrlIAddrReg=0                                        Premise(F314)
	S583= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S447,S582)
	S584= CtrlICache=0                                          Premise(F315)
	S585= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S449,S584)
	S586= CtrlIR_IMMU=0                                         Premise(F316)
	S587= CtrlICacheReg=0                                       Premise(F317)
	S588= CtrlIR_ID=0                                           Premise(F318)
	S589= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S453,S588)
	S590= CtrlIMem=0                                            Premise(F319)
	S591= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S455,S590)
	S592= CtrlIRMux=0                                           Premise(F320)
	S593= CtrlGPR=0                                             Premise(F321)
	S594= GPR[rS]=base                                          GPR-Hold(S458,S593)
	S595= CtrlA_EX=0                                            Premise(F322)
	S596= [A_EX]=FU(base)                                       A_EX-Hold(S460,S595)
	S597= CtrlB_EX=0                                            Premise(F323)
	S598= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S462,S597)
	S599= CtrlIR_EX=0                                           Premise(F324)
	S600= [IR_EX]={36,rS,rT,offset}                             IR_EX-Hold(S464,S599)
	S601= CtrlALUOut_MEM=0                                      Premise(F325)
	S602= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S466,S601)
	S603= CtrlIR_MEM=0                                          Premise(F326)
	S604= [IR_MEM]={36,rS,rT,offset}                            IR_MEM-Hold(S468,S603)
	S605= CtrlDMMU=0                                            Premise(F327)
	S606= CtrlDAddrReg_DMMU1=0                                  Premise(F328)
	S607= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S471,S606)
	S608= CtrlDCache=0                                          Premise(F329)
	S609= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S473,S608)
	S610= CtrlDCacheReg=0                                       Premise(F330)
	S611= CtrlDR_DMMU1=0                                        Premise(F331)
	S612= CtrlIR_DMMU1=0                                        Premise(F332)
	S613= [IR_DMMU1]={36,rS,rT,offset}                          IR_DMMU1-Hold(S477,S612)
	S614= CtrlIR_WB=0                                           Premise(F333)
	S615= CtrlA_MEM=0                                           Premise(F334)
	S616= CtrlA_WB=0                                            Premise(F335)
	S617= CtrlB_MEM=0                                           Premise(F336)
	S618= CtrlB_WB=0                                            Premise(F337)
	S619= CtrlALUOut_DMMU1=0                                    Premise(F338)
	S620= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S484,S619)
	S621= CtrlALUOut_WB=0                                       Premise(F339)
	S622= CtrlDR_WB=0                                           Premise(F340)
	S623= CtrlDAddrReg_MEM=0                                    Premise(F341)
	S624= CtrlDAddrReg_WB=0                                     Premise(F342)
	S625= CtrlDR_DMMU2=1                                        Premise(F343)
	S626= CtrlDMem=0                                            Premise(F344)
	S627= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S491,S626)
	S628= CtrlDMem8Word=0                                       Premise(F345)
	S629= CtrlIR_DMMU2=1                                        Premise(F346)
	S630= [IR_DMMU2]={36,rS,rT,offset}                          IR_DMMU2-Write(S565,S629)
	S631= CtrlALUOut_DMMU2=1                                    Premise(F347)
	S632= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Write(S567,S631)
	S633= CtrlDAddrReg_DMMU2=1                                  Premise(F348)
	S634= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Write(S569,S633)

MEM(DMMU2)	S635= CP0.ASID=pid                                          CP0-Read-ASID(S574)
	S636= PC.CIA=addr                                           PC-Out(S580)
	S637= PC.CIA31_28=addr[31:28]                               PC-Out(S580)
	S638= PC.Out=addr+4                                         PC-Out(S581)
	S639= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S583)
	S640= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S583)
	S641= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S583)
	S642= IR_ID.Out={36,rS,rT,offset}                           IR-Out(S589)
	S643= IR_ID.Out31_26=36                                     IR-Out(S589)
	S644= IR_ID.Out25_21=rS                                     IR-Out(S589)
	S645= IR_ID.Out20_16=rT                                     IR-Out(S589)
	S646= IR_ID.Out15_0=offset                                  IR-Out(S589)
	S647= A_EX.Out=FU(base)                                     A_EX-Out(S596)
	S648= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S596)
	S649= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S596)
	S650= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S598)
	S651= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S598)
	S652= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S598)
	S653= IR_EX.Out={36,rS,rT,offset}                           IR_EX-Out(S600)
	S654= IR_EX.Out31_26=36                                     IR_EX-Out(S600)
	S655= IR_EX.Out25_21=rS                                     IR_EX-Out(S600)
	S656= IR_EX.Out20_16=rT                                     IR_EX-Out(S600)
	S657= IR_EX.Out15_0=offset                                  IR_EX-Out(S600)
	S658= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S602)
	S659= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S602)
	S660= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S602)
	S661= IR_MEM.Out={36,rS,rT,offset}                          IR_MEM-Out(S604)
	S662= IR_MEM.Out31_26=36                                    IR_MEM-Out(S604)
	S663= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S604)
	S664= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S604)
	S665= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S604)
	S666= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S607)
	S667= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S607)
	S668= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S607)
	S669= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S670= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S671= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S672= IR_DMMU1.Out={36,rS,rT,offset}                        IR_DMMU1-Out(S613)
	S673= IR_DMMU1.Out31_26=36                                  IR_DMMU1-Out(S613)
	S674= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S613)
	S675= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S613)
	S676= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S613)
	S677= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S620)
	S678= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S620)
	S679= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S620)
	S680= IR_DMMU2.Out={36,rS,rT,offset}                        IR_DMMU2-Out(S630)
	S681= IR_DMMU2.Out31_26=36                                  IR_DMMU2-Out(S630)
	S682= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S630)
	S683= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S630)
	S684= IR_DMMU2.Out15_0=offset                               IR_DMMU2-Out(S630)
	S685= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU2-Out(S632)
	S686= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S632)
	S687= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S632)
	S688= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S634)
	S689= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S634)
	S690= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S634)
	S691= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F349)
	S692= FU.IR_DMMU2={36,rS,rT,offset}                         Path(S680,S691)
	S693= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F350)
	S694= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F351)
	S695= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F352)
	S696= CU_DMMU2.Op=36                                        Path(S681,S695)
	S697= CU_DMMU2.Func=alu_add                                 CU_DMMU2(S696)
	S698= CU_DMMU2.MemDataSelFunc=mds_stw                       CU_DMMU2(S696)
	S699= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F353)
	S700= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S685,S699)
	S701= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S700)
	S702= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F354)
	S703= DMem.RAddr={pid,FU(base)+{16{offset[15]},offset}}     Path(S688,S702)
	S704= DMem.MEM8WordOut=>DCache.WData                        Premise(F355)
	S705= DMem.Out=>DR_WB.In                                    Premise(F356)
	S706= IR_DMMU2.Out=>IR_WB.In                                Premise(F357)
	S707= IR_WB.In={36,rS,rT,offset}                            Path(S680,S706)
	S708= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F358)
	S709= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S685,S708)
	S710= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F359)
	S711= FU.InDMMU2_WReg=rT                                    Path(S683,S710)
	S712= CtrlASIDIn=0                                          Premise(F360)
	S713= CtrlCP0=0                                             Premise(F361)
	S714= CP0[ASID]=pid                                         CP0-Hold(S574,S713)
	S715= CtrlEPCIn=0                                           Premise(F362)
	S716= CtrlExCodeIn=0                                        Premise(F363)
	S717= CtrlIMMU=0                                            Premise(F364)
	S718= CtrlPC=0                                              Premise(F365)
	S719= CtrlPCInc=0                                           Premise(F366)
	S720= PC[CIA]=addr                                          PC-Hold(S580,S719)
	S721= PC[Out]=addr+4                                        PC-Hold(S581,S718,S719)
	S722= CtrlIAddrReg=0                                        Premise(F367)
	S723= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S583,S722)
	S724= CtrlICache=0                                          Premise(F368)
	S725= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S585,S724)
	S726= CtrlIR_IMMU=0                                         Premise(F369)
	S727= CtrlICacheReg=0                                       Premise(F370)
	S728= CtrlIR_ID=0                                           Premise(F371)
	S729= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S589,S728)
	S730= CtrlIMem=0                                            Premise(F372)
	S731= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S591,S730)
	S732= CtrlIRMux=0                                           Premise(F373)
	S733= CtrlGPR=0                                             Premise(F374)
	S734= GPR[rS]=base                                          GPR-Hold(S594,S733)
	S735= CtrlA_EX=0                                            Premise(F375)
	S736= [A_EX]=FU(base)                                       A_EX-Hold(S596,S735)
	S737= CtrlB_EX=0                                            Premise(F376)
	S738= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S598,S737)
	S739= CtrlIR_EX=0                                           Premise(F377)
	S740= [IR_EX]={36,rS,rT,offset}                             IR_EX-Hold(S600,S739)
	S741= CtrlALUOut_MEM=0                                      Premise(F378)
	S742= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S602,S741)
	S743= CtrlIR_MEM=0                                          Premise(F379)
	S744= [IR_MEM]={36,rS,rT,offset}                            IR_MEM-Hold(S604,S743)
	S745= CtrlDMMU=0                                            Premise(F380)
	S746= CtrlDAddrReg_DMMU1=0                                  Premise(F381)
	S747= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S607,S746)
	S748= CtrlDCache=1                                          Premise(F382)
	S749= CtrlDCacheReg=0                                       Premise(F383)
	S750= CtrlDR_DMMU1=0                                        Premise(F384)
	S751= CtrlIR_DMMU1=0                                        Premise(F385)
	S752= [IR_DMMU1]={36,rS,rT,offset}                          IR_DMMU1-Hold(S613,S751)
	S753= CtrlIR_WB=1                                           Premise(F386)
	S754= [IR_WB]={36,rS,rT,offset}                             IR_WB-Write(S707,S753)
	S755= CtrlA_MEM=0                                           Premise(F387)
	S756= CtrlA_WB=0                                            Premise(F388)
	S757= CtrlB_MEM=0                                           Premise(F389)
	S758= CtrlB_WB=0                                            Premise(F390)
	S759= CtrlALUOut_DMMU1=0                                    Premise(F391)
	S760= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S620,S759)
	S761= CtrlALUOut_WB=1                                       Premise(F392)
	S762= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Write(S709,S761)
	S763= CtrlDR_WB=1                                           Premise(F393)
	S764= CtrlDAddrReg_MEM=0                                    Premise(F394)
	S765= CtrlDAddrReg_WB=0                                     Premise(F395)
	S766= CtrlDR_DMMU2=0                                        Premise(F396)
	S767= CtrlDMem=0                                            Premise(F397)
	S768= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S627,S767)
	S769= CtrlDMem8Word=0                                       Premise(F398)
	S770= DMem.Out=a                                            DMem-Read(S703,S627,S767,S769)
	S771= DR_WB.In=a                                            Path(S770,S705)
	S772= [DR_WB]=a                                             DR_WB-Write(S771,S763)
	S773= DMem.MEM8WordOut=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DMem-Read(S703,S627,S767,S769)
	S774= DCache.WData=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})Path(S773,S704)
	S775= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Write8Word(S700,S774,S748)
	S776= CtrlIR_DMMU2=0                                        Premise(F399)
	S777= [IR_DMMU2]={36,rS,rT,offset}                          IR_DMMU2-Hold(S630,S776)
	S778= CtrlALUOut_DMMU2=0                                    Premise(F400)
	S779= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Hold(S632,S778)
	S780= CtrlDAddrReg_DMMU2=0                                  Premise(F401)
	S781= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S634,S780)

WB	S782= CP0.ASID=pid                                          CP0-Read-ASID(S714)
	S783= PC.CIA=addr                                           PC-Out(S720)
	S784= PC.CIA31_28=addr[31:28]                               PC-Out(S720)
	S785= PC.Out=addr+4                                         PC-Out(S721)
	S786= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S723)
	S787= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S723)
	S788= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S723)
	S789= IR_ID.Out={36,rS,rT,offset}                           IR-Out(S729)
	S790= IR_ID.Out31_26=36                                     IR-Out(S729)
	S791= IR_ID.Out25_21=rS                                     IR-Out(S729)
	S792= IR_ID.Out20_16=rT                                     IR-Out(S729)
	S793= IR_ID.Out15_0=offset                                  IR-Out(S729)
	S794= A_EX.Out=FU(base)                                     A_EX-Out(S736)
	S795= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S736)
	S796= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S736)
	S797= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S738)
	S798= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S738)
	S799= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S738)
	S800= IR_EX.Out={36,rS,rT,offset}                           IR_EX-Out(S740)
	S801= IR_EX.Out31_26=36                                     IR_EX-Out(S740)
	S802= IR_EX.Out25_21=rS                                     IR_EX-Out(S740)
	S803= IR_EX.Out20_16=rT                                     IR_EX-Out(S740)
	S804= IR_EX.Out15_0=offset                                  IR_EX-Out(S740)
	S805= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S742)
	S806= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S742)
	S807= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S742)
	S808= IR_MEM.Out={36,rS,rT,offset}                          IR_MEM-Out(S744)
	S809= IR_MEM.Out31_26=36                                    IR_MEM-Out(S744)
	S810= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S744)
	S811= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S744)
	S812= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S744)
	S813= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S747)
	S814= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S747)
	S815= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S747)
	S816= IR_DMMU1.Out={36,rS,rT,offset}                        IR_DMMU1-Out(S752)
	S817= IR_DMMU1.Out31_26=36                                  IR_DMMU1-Out(S752)
	S818= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S752)
	S819= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S752)
	S820= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S752)
	S821= IR_WB.Out={36,rS,rT,offset}                           IR-Out(S754)
	S822= IR_WB.Out31_26=36                                     IR-Out(S754)
	S823= IR_WB.Out25_21=rS                                     IR-Out(S754)
	S824= IR_WB.Out20_16=rT                                     IR-Out(S754)
	S825= IR_WB.Out15_0=offset                                  IR-Out(S754)
	S826= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S760)
	S827= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S760)
	S828= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S760)
	S829= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}        ALUOut_WB-Out(S762)
	S830= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S762)
	S831= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S762)
	S832= DR_WB.Out=a                                           DR_WB-Out(S772)
	S833= DR_WB.Out1_0={a}[1:0]                                 DR_WB-Out(S772)
	S834= DR_WB.Out4_0={a}[4:0]                                 DR_WB-Out(S772)
	S835= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S836= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S837= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S838= IR_DMMU2.Out={36,rS,rT,offset}                        IR_DMMU2-Out(S777)
	S839= IR_DMMU2.Out31_26=36                                  IR_DMMU2-Out(S777)
	S840= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S777)
	S841= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S777)
	S842= IR_DMMU2.Out15_0=offset                               IR_DMMU2-Out(S777)
	S843= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU2-Out(S779)
	S844= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S779)
	S845= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S779)
	S846= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S781)
	S847= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S781)
	S848= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S781)
	S849= IR_WB.Out=>FU.IR_WB                                   Premise(F402)
	S850= FU.IR_WB={36,rS,rT,offset}                            Path(S821,S849)
	S851= IR_WB.Out31_26=>CU_WB.Op                              Premise(F403)
	S852= CU_WB.Op=36                                           Path(S822,S851)
	S853= CU_WB.Func=alu_add                                    CU_WB(S852)
	S854= CU_WB.MemDataSelFunc=mds_stw                          CU_WB(S852)
	S855= IR_WB.Out20_16=>GPR.WReg                              Premise(F404)
	S856= GPR.WReg=rT                                           Path(S824,S855)
	S857= DR_WB.Out=>MemDataSelL.In                             Premise(F405)
	S858= MemDataSelL.In=a                                      Path(S832,S857)
	S859= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F406)
	S860= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S830,S859)
	S861= MemDataSelL.Func=6'b000001                            Premise(F407)
	S862= MemDataSelL.Out={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}MemDataSelL(S858,S860)
	S863= MemDataSelL.Out=>GPR.WData                            Premise(F408)
	S864= GPR.WData={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S862,S863)
	S865= MemDataSelL.Out=>FU.InWB                              Premise(F409)
	S866= FU.InWB={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S862,S865)
	S867= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F410)
	S868= FU.InWB_WReg=rT                                       Path(S824,S867)
	S869= CtrlASIDIn=0                                          Premise(F411)
	S870= CtrlCP0=0                                             Premise(F412)
	S871= CP0[ASID]=pid                                         CP0-Hold(S714,S870)
	S872= CtrlEPCIn=0                                           Premise(F413)
	S873= CtrlExCodeIn=0                                        Premise(F414)
	S874= CtrlIMMU=0                                            Premise(F415)
	S875= CtrlPC=0                                              Premise(F416)
	S876= CtrlPCInc=0                                           Premise(F417)
	S877= PC[CIA]=addr                                          PC-Hold(S720,S876)
	S878= PC[Out]=addr+4                                        PC-Hold(S721,S875,S876)
	S879= CtrlIAddrReg=0                                        Premise(F418)
	S880= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S723,S879)
	S881= CtrlICache=0                                          Premise(F419)
	S882= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S725,S881)
	S883= CtrlIR_IMMU=0                                         Premise(F420)
	S884= CtrlICacheReg=0                                       Premise(F421)
	S885= CtrlIR_ID=0                                           Premise(F422)
	S886= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S729,S885)
	S887= CtrlIMem=0                                            Premise(F423)
	S888= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S731,S887)
	S889= CtrlIRMux=0                                           Premise(F424)
	S890= CtrlGPR=1                                             Premise(F425)
	S891= GPR[rT]={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S856,S864,S890)
	S892= CtrlA_EX=0                                            Premise(F426)
	S893= [A_EX]=FU(base)                                       A_EX-Hold(S736,S892)
	S894= CtrlB_EX=0                                            Premise(F427)
	S895= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S738,S894)
	S896= CtrlIR_EX=0                                           Premise(F428)
	S897= [IR_EX]={36,rS,rT,offset}                             IR_EX-Hold(S740,S896)
	S898= CtrlALUOut_MEM=0                                      Premise(F429)
	S899= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S742,S898)
	S900= CtrlIR_MEM=0                                          Premise(F430)
	S901= [IR_MEM]={36,rS,rT,offset}                            IR_MEM-Hold(S744,S900)
	S902= CtrlDMMU=0                                            Premise(F431)
	S903= CtrlDAddrReg_DMMU1=0                                  Premise(F432)
	S904= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S747,S903)
	S905= CtrlDCache=0                                          Premise(F433)
	S906= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S775,S905)
	S907= CtrlDCacheReg=0                                       Premise(F434)
	S908= CtrlDR_DMMU1=0                                        Premise(F435)
	S909= CtrlIR_DMMU1=0                                        Premise(F436)
	S910= [IR_DMMU1]={36,rS,rT,offset}                          IR_DMMU1-Hold(S752,S909)
	S911= CtrlIR_WB=0                                           Premise(F437)
	S912= [IR_WB]={36,rS,rT,offset}                             IR_WB-Hold(S754,S911)
	S913= CtrlA_MEM=0                                           Premise(F438)
	S914= CtrlA_WB=0                                            Premise(F439)
	S915= CtrlB_MEM=0                                           Premise(F440)
	S916= CtrlB_WB=0                                            Premise(F441)
	S917= CtrlALUOut_DMMU1=0                                    Premise(F442)
	S918= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S760,S917)
	S919= CtrlALUOut_WB=0                                       Premise(F443)
	S920= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S762,S919)
	S921= CtrlDR_WB=0                                           Premise(F444)
	S922= [DR_WB]=a                                             DR_WB-Hold(S772,S921)
	S923= CtrlDAddrReg_MEM=0                                    Premise(F445)
	S924= CtrlDAddrReg_WB=0                                     Premise(F446)
	S925= CtrlDR_DMMU2=0                                        Premise(F447)
	S926= CtrlDMem=0                                            Premise(F448)
	S927= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S768,S926)
	S928= CtrlDMem8Word=0                                       Premise(F449)
	S929= CtrlIR_DMMU2=0                                        Premise(F450)
	S930= [IR_DMMU2]={36,rS,rT,offset}                          IR_DMMU2-Hold(S777,S929)
	S931= CtrlALUOut_DMMU2=0                                    Premise(F451)
	S932= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Hold(S779,S931)
	S933= CtrlDAddrReg_DMMU2=0                                  Premise(F452)
	S934= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S781,S933)

POST	S871= CP0[ASID]=pid                                         CP0-Hold(S714,S870)
	S877= PC[CIA]=addr                                          PC-Hold(S720,S876)
	S878= PC[Out]=addr+4                                        PC-Hold(S721,S875,S876)
	S880= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S723,S879)
	S882= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S725,S881)
	S886= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S729,S885)
	S888= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S731,S887)
	S891= GPR[rT]={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S856,S864,S890)
	S893= [A_EX]=FU(base)                                       A_EX-Hold(S736,S892)
	S895= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S738,S894)
	S897= [IR_EX]={36,rS,rT,offset}                             IR_EX-Hold(S740,S896)
	S899= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S742,S898)
	S901= [IR_MEM]={36,rS,rT,offset}                            IR_MEM-Hold(S744,S900)
	S904= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S747,S903)
	S906= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S775,S905)
	S910= [IR_DMMU1]={36,rS,rT,offset}                          IR_DMMU1-Hold(S752,S909)
	S912= [IR_WB]={36,rS,rT,offset}                             IR_WB-Hold(S754,S911)
	S918= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S760,S917)
	S920= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S762,S919)
	S922= [DR_WB]=a                                             DR_WB-Hold(S772,S921)
	S927= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S768,S926)
	S930= [IR_DMMU2]={36,rS,rT,offset}                          IR_DMMU2-Hold(S777,S929)
	S932= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Hold(S779,S931)
	S934= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S781,S933)

