Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6e54fdb7323248c88820653a1b07097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [E:/repos/archproject/project_1/project_1.srcs/sources_1/new/Processor.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.nbitregister(N=32)
Compiling module xil_defaultlib.instmem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.RF_default
Compiling module xil_defaultlib.nmux_default
Compiling module xil_defaultlib.nmux(N=5)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.BranchUnit
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.x41Mux
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
