Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Tue Mar 15 13:30:46 2022
| Host         : PC-089 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rp_top_control_sets_placed.rpt
| Design       : rp_top
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           11 |
| Yes          | No                    | No                     |              28 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+----------------------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+----------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | stopwatch_a/cnt20                    | stopwatch_fsm_a/SR[0]                        |                1 |              4 |
|  clk_IBUF_BUFG | stopwatch_a/cnt10                    | stopwatch_fsm_a/SR[0]                        |                1 |              4 |
|  clk_IBUF_BUFG | stopwatch_a/cnt30                    | stopwatch_fsm_a/SR[0]                        |                1 |              4 |
|  clk_IBUF_BUFG | stopwatch_fsm_a/cnt_enable_reg_0[0]  | stopwatch_fsm_a/SR[0]                        |                1 |              4 |
|  clk_IBUF_BUFG |                                      | seg_disp_driver_a/pres_st_seg_mux[2]         |                2 |              5 |
|  clk_IBUF_BUFG | ce_gen_a/E[0]                        |                                              |                2 |             12 |
|  clk_IBUF_BUFG |                                      | seg_disp_driver_a/cnt_clk_en_seg[15]_i_1_n_0 |                4 |             15 |
|  clk_IBUF_BUFG | stopwatch_fsm_a/disp_enable_reg_0[0] |                                              |                5 |             16 |
|  clk_IBUF_BUFG |                                      | ce_gen_a/cnt_sig[18]_i_1_n_0                 |                5 |             18 |
|  clk_IBUF_BUFG |                                      |                                              |               13 |             33 |
+----------------+--------------------------------------+----------------------------------------------+------------------+----------------+


