# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../SM2_deserializer/SM2_deserializer.srcs/sources_1/new/deserializer.v" \
"../../../../../SM1_serializer/SM1_serializer.srcs/sources_1/new/serializer.v" \
"../../../../uart.srcs/sim_1/new/stimulate.v" \
"../../../../uart.srcs/sim_1/new/verify.v" \
"../../../../uart.srcs/sim_1/new/tb_uart.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
