circuit NV_NVDLA_CMAC_CORE_rt_out : @[:@2.0]
  module NV_NVDLA_CMAC_CORE_rt_out : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_out_data_0 : UInt<23> @[:@6.4]
    input io_out_mask_0 : UInt<1> @[:@6.4]
    input io_out_pd : UInt<9> @[:@6.4]
    input io_out_pvld : UInt<1> @[:@6.4]
    output io_mac2accu_data_0 : UInt<23> @[:@6.4]
    output io_mac2accu_mask_0 : UInt<1> @[:@6.4]
    output io_mac2accu_pd : UInt<9> @[:@6.4]
    output io_mac2accu_pvld : UInt<1> @[:@6.4]
    output io_dp2reg_done : UInt<1> @[:@6.4]
  
    reg out_rt_pvld_d_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), out_rt_pvld_d_1) @[NV_NVDLA_CMAC_CORE_rt_out.scala 50:67:@9.4]
    reg out_rt_pvld_d_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), out_rt_pvld_d_2) @[NV_NVDLA_CMAC_CORE_rt_out.scala 50:67:@10.4]
    reg out_rt_mask_d_1_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), out_rt_mask_d_1_0) @[NV_NVDLA_CMAC_CORE_rt_out.scala 53:67:@14.4]
    reg out_rt_mask_d_2_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), out_rt_mask_d_2_0) @[NV_NVDLA_CMAC_CORE_rt_out.scala 53:67:@17.4]
    reg out_rt_pd_d_1 : UInt<9>, clock with :
      reset => (UInt<1>("h0"), out_rt_pd_d_1) @[NV_NVDLA_CMAC_CORE_rt_out.scala 56:65:@19.4]
    reg out_rt_pd_d_2 : UInt<9>, clock with :
      reset => (UInt<1>("h0"), out_rt_pd_d_2) @[NV_NVDLA_CMAC_CORE_rt_out.scala 56:65:@20.4]
    reg out_rt_data_d_1_0 : UInt<23>, clock with :
      reset => (UInt<1>("h0"), out_rt_data_d_1_0) @[retiming.scala 9:92:@22.4]
    reg out_rt_data_d_2_0 : UInt<23>, clock with :
      reset => (UInt<1>("h0"), out_rt_data_d_2_0) @[retiming.scala 9:92:@23.4]
    reg dp2reg_done_d_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dp2reg_done_d_1) @[NV_NVDLA_CMAC_CORE_rt_out.scala 61:67:@25.4]
    reg dp2reg_done_d_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dp2reg_done_d_2) @[NV_NVDLA_CMAC_CORE_rt_out.scala 61:67:@26.4]
    node _T_138 = bits(io_out_pd, 8, 8) @[NV_NVDLA_CMAC_CORE_rt_out.scala 68:34:@31.4]
    node _T_139 = bits(io_out_pd, 6, 6) @[NV_NVDLA_CMAC_CORE_rt_out.scala 68:88:@32.4]
    node _T_140 = and(_T_138, _T_139) @[NV_NVDLA_CMAC_CORE_rt_out.scala 68:78:@33.4]
    node _T_141 = and(_T_140, io_out_pvld) @[NV_NVDLA_CMAC_CORE_rt_out.scala 68:133:@34.4]
    node out_rt_pvld_d_0 = io_out_pvld @[NV_NVDLA_CMAC_CORE_rt_out.scala 49:29:@8.4 NV_NVDLA_CMAC_CORE_rt_out.scala 63:22:@27.4]
    node out_rt_pd_d_0 = io_out_pd @[NV_NVDLA_CMAC_CORE_rt_out.scala 55:27:@18.4 NV_NVDLA_CMAC_CORE_rt_out.scala 65:20:@29.4]
    node _GEN_0 = mux(out_rt_pvld_d_0, out_rt_pd_d_0, out_rt_pd_d_1) @[NV_NVDLA_CMAC_CORE_rt_out.scala 75:31:@38.4]
    node out_rt_mask_d_0_0 = io_out_mask_0 @[NV_NVDLA_CMAC_CORE_rt_out.scala 52:29:@11.4 NV_NVDLA_CMAC_CORE_rt_out.scala 64:22:@28.4]
    node out_rt_data_d_0_0 = io_out_data_0 @[retiming.scala 9:60:@21.4 NV_NVDLA_CMAC_CORE_rt_out.scala 66:22:@30.4]
    node _GEN_1 = mux(out_rt_mask_d_0_0, out_rt_data_d_0_0, out_rt_data_d_1_0) @[NV_NVDLA_CMAC_CORE_rt_out.scala 79:38:@41.4]
    node _GEN_2 = mux(out_rt_pvld_d_1, out_rt_pd_d_1, out_rt_pd_d_2) @[NV_NVDLA_CMAC_CORE_rt_out.scala 75:31:@47.4]
    node _GEN_3 = mux(out_rt_mask_d_1_0, out_rt_data_d_1_0, out_rt_data_d_2_0) @[NV_NVDLA_CMAC_CORE_rt_out.scala 79:38:@50.4]
    node _T_78_0 = UInt<1>("h0") @[NV_NVDLA_CMAC_CORE_rt_out.scala 53:75:@12.4 NV_NVDLA_CMAC_CORE_rt_out.scala 53:75:@13.4]
    node _T_99_0 = UInt<1>("h0") @[NV_NVDLA_CMAC_CORE_rt_out.scala 53:75:@15.4 NV_NVDLA_CMAC_CORE_rt_out.scala 53:75:@16.4]
    node dp2reg_done_d_0 = _T_141 @[NV_NVDLA_CMAC_CORE_rt_out.scala 60:29:@24.4 NV_NVDLA_CMAC_CORE_rt_out.scala 68:22:@35.4]
    io_mac2accu_data_0 <= out_rt_data_d_2_0 @[NV_NVDLA_CMAC_CORE_rt_out.scala 89:22:@57.4]
    io_mac2accu_mask_0 <= out_rt_mask_d_2_0 @[NV_NVDLA_CMAC_CORE_rt_out.scala 87:22:@55.4]
    io_mac2accu_pd <= out_rt_pd_d_2 @[NV_NVDLA_CMAC_CORE_rt_out.scala 88:20:@56.4]
    io_mac2accu_pvld <= out_rt_pvld_d_2 @[NV_NVDLA_CMAC_CORE_rt_out.scala 86:22:@54.4]
    io_dp2reg_done <= dp2reg_done_d_2 @[NV_NVDLA_CMAC_CORE_rt_out.scala 91:20:@58.4]
    out_rt_pvld_d_1 <= mux(reset, UInt<1>("h0"), out_rt_pvld_d_0) @[NV_NVDLA_CMAC_CORE_rt_out.scala 73:28:@36.4]
    out_rt_pvld_d_2 <= mux(reset, UInt<1>("h0"), out_rt_pvld_d_1) @[NV_NVDLA_CMAC_CORE_rt_out.scala 73:28:@45.4]
    out_rt_mask_d_1_0 <= mux(reset, _T_78_0, out_rt_mask_d_0_0) @[NV_NVDLA_CMAC_CORE_rt_out.scala 74:28:@37.4]
    out_rt_mask_d_2_0 <= mux(reset, _T_99_0, out_rt_mask_d_1_0) @[NV_NVDLA_CMAC_CORE_rt_out.scala 74:28:@46.4]
    out_rt_pd_d_1 <= mux(reset, UInt<9>("h0"), _GEN_0) @[NV_NVDLA_CMAC_CORE_rt_out.scala 76:30:@39.6]
    out_rt_pd_d_2 <= mux(reset, UInt<9>("h0"), _GEN_2) @[NV_NVDLA_CMAC_CORE_rt_out.scala 76:30:@48.6]
    out_rt_data_d_1_0 <= _GEN_1 @[NV_NVDLA_CMAC_CORE_rt_out.scala 80:39:@42.6]
    out_rt_data_d_2_0 <= _GEN_3 @[NV_NVDLA_CMAC_CORE_rt_out.scala 80:39:@51.6]
    dp2reg_done_d_1 <= mux(reset, UInt<1>("h0"), dp2reg_done_d_0) @[NV_NVDLA_CMAC_CORE_rt_out.scala 83:28:@44.4]
    dp2reg_done_d_2 <= mux(reset, UInt<1>("h0"), dp2reg_done_d_1) @[NV_NVDLA_CMAC_CORE_rt_out.scala 83:28:@53.4]
