
LDR_SENSOR.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000033da  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000112  00800060  000033da  0000346e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000d  00800172  00800172  00003580  2**0
                  ALLOC
  3 .stab         00002508  00000000  00000000  00003580  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000011a6  00000000  00000000  00005a88  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00006c2e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  00006dce  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  00006fc0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  000093cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0000a751  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000b928  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000bae8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000bdde  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000c74c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 3b 18 	jmp	0x3076	; 0x3076 <__vector_10>
      2c:	0c 94 4b 18 	jmp	0x3096	; 0x3096 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 28 10 	jmp	0x2050	; 0x2050 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea ed       	ldi	r30, 0xDA	; 218
      68:	f3 e3       	ldi	r31, 0x33	; 51
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 37       	cpi	r26, 0x72	; 114
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a2 e7       	ldi	r26, 0x72	; 114
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	af 37       	cpi	r26, 0x7F	; 127
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 9e 18 	call	0x313c	; 0x313c <main>
      8a:	0c 94 eb 19 	jmp	0x33d6	; 0x33d6 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 b4 19 	jmp	0x3368	; 0x3368 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	aa e6       	ldi	r26, 0x6A	; 106
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 d0 19 	jmp	0x33a0	; 0x33a0 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 c0 19 	jmp	0x3380	; 0x3380 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 dc 19 	jmp	0x33b8	; 0x33b8 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 c0 19 	jmp	0x3380	; 0x3380 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 dc 19 	jmp	0x33b8	; 0x33b8 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 b4 19 	jmp	0x3368	; 0x3368 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8a e6       	ldi	r24, 0x6A	; 106
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 d0 19 	jmp	0x33a0	; 0x33a0 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 bc 19 	jmp	0x3378	; 0x3378 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	6a e6       	ldi	r22, 0x6A	; 106
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 d8 19 	jmp	0x33b0	; 0x33b0 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 c0 19 	jmp	0x3380	; 0x3380 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 dc 19 	jmp	0x33b8	; 0x33b8 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 c0 19 	jmp	0x3380	; 0x3380 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 dc 19 	jmp	0x33b8	; 0x33b8 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 c0 19 	jmp	0x3380	; 0x3380 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 dc 19 	jmp	0x33b8	; 0x33b8 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 c4 19 	jmp	0x3388	; 0x3388 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 e0 19 	jmp	0x33c0	; 0x33c0 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 bc 19 	jmp	0x3378	; 0x3378 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 d8 19 	jmp	0x33b0	; 0x33b0 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	ee 58       	subi	r30, 0x8E	; 142
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <HLCD_voidInit>:
#include "MDIO_private.h"
#include "MDIO_interface.h"
#include "HLCD_interface.h"

void  HLCD_voidInit(void)
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
     e36:	e8 97       	sbiw	r28, 0x38	; 56
     e38:	0f b6       	in	r0, 0x3f	; 63
     e3a:	f8 94       	cli
     e3c:	de bf       	out	0x3e, r29	; 62
     e3e:	0f be       	out	0x3f, r0	; 63
     e40:	cd bf       	out	0x3d, r28	; 61
MDIO_voidSetPortDirection(HLCD_DATA_PORT,0xff);
     e42:	88 e2       	ldi	r24, 0x28	; 40
     e44:	6f ef       	ldi	r22, 0xFF	; 255
     e46:	0e 94 5b 10 	call	0x20b6	; 0x20b6 <MDIO_voidSetPortDirection>
MDIO_voidSetPinDirection(HLCD_CTRL_PORT, HLCD_RS_PIN , MDIO_OUTPUT);
     e4a:	81 e2       	ldi	r24, 0x21	; 33
     e4c:	60 e0       	ldi	r22, 0x00	; 0
     e4e:	4a e5       	ldi	r20, 0x5A	; 90
     e50:	0e 94 22 11 	call	0x2244	; 0x2244 <MDIO_voidSetPinDirection>
MDIO_voidSetPinDirection(HLCD_CTRL_PORT, HLCD_RW_PIN , MDIO_OUTPUT);
     e54:	81 e2       	ldi	r24, 0x21	; 33
     e56:	61 e0       	ldi	r22, 0x01	; 1
     e58:	4a e5       	ldi	r20, 0x5A	; 90
     e5a:	0e 94 22 11 	call	0x2244	; 0x2244 <MDIO_voidSetPinDirection>
MDIO_voidSetPinDirection(HLCD_CTRL_PORT, HLCD_EN_PIN , MDIO_OUTPUT);
     e5e:	81 e2       	ldi	r24, 0x21	; 33
     e60:	62 e0       	ldi	r22, 0x02	; 2
     e62:	4a e5       	ldi	r20, 0x5A	; 90
     e64:	0e 94 22 11 	call	0x2244	; 0x2244 <MDIO_voidSetPinDirection>
     e68:	80 e0       	ldi	r24, 0x00	; 0
     e6a:	90 e0       	ldi	r25, 0x00	; 0
     e6c:	a0 ef       	ldi	r26, 0xF0	; 240
     e6e:	b1 e4       	ldi	r27, 0x41	; 65
     e70:	8d ab       	std	Y+53, r24	; 0x35
     e72:	9e ab       	std	Y+54, r25	; 0x36
     e74:	af ab       	std	Y+55, r26	; 0x37
     e76:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e78:	6d a9       	ldd	r22, Y+53	; 0x35
     e7a:	7e a9       	ldd	r23, Y+54	; 0x36
     e7c:	8f a9       	ldd	r24, Y+55	; 0x37
     e7e:	98 ad       	ldd	r25, Y+56	; 0x38
     e80:	20 e0       	ldi	r18, 0x00	; 0
     e82:	30 e0       	ldi	r19, 0x00	; 0
     e84:	4a ef       	ldi	r20, 0xFA	; 250
     e86:	54 e4       	ldi	r21, 0x44	; 68
     e88:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e8c:	dc 01       	movw	r26, r24
     e8e:	cb 01       	movw	r24, r22
     e90:	89 ab       	std	Y+49, r24	; 0x31
     e92:	9a ab       	std	Y+50, r25	; 0x32
     e94:	ab ab       	std	Y+51, r26	; 0x33
     e96:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     e98:	69 a9       	ldd	r22, Y+49	; 0x31
     e9a:	7a a9       	ldd	r23, Y+50	; 0x32
     e9c:	8b a9       	ldd	r24, Y+51	; 0x33
     e9e:	9c a9       	ldd	r25, Y+52	; 0x34
     ea0:	20 e0       	ldi	r18, 0x00	; 0
     ea2:	30 e0       	ldi	r19, 0x00	; 0
     ea4:	40 e8       	ldi	r20, 0x80	; 128
     ea6:	5f e3       	ldi	r21, 0x3F	; 63
     ea8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
     eac:	88 23       	and	r24, r24
     eae:	2c f4       	brge	.+10     	; 0xeba <HLCD_voidInit+0x8c>
		__ticks = 1;
     eb0:	81 e0       	ldi	r24, 0x01	; 1
     eb2:	90 e0       	ldi	r25, 0x00	; 0
     eb4:	98 ab       	std	Y+48, r25	; 0x30
     eb6:	8f a7       	std	Y+47, r24	; 0x2f
     eb8:	3f c0       	rjmp	.+126    	; 0xf38 <HLCD_voidInit+0x10a>
	else if (__tmp > 65535)
     eba:	69 a9       	ldd	r22, Y+49	; 0x31
     ebc:	7a a9       	ldd	r23, Y+50	; 0x32
     ebe:	8b a9       	ldd	r24, Y+51	; 0x33
     ec0:	9c a9       	ldd	r25, Y+52	; 0x34
     ec2:	20 e0       	ldi	r18, 0x00	; 0
     ec4:	3f ef       	ldi	r19, 0xFF	; 255
     ec6:	4f e7       	ldi	r20, 0x7F	; 127
     ec8:	57 e4       	ldi	r21, 0x47	; 71
     eca:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
     ece:	18 16       	cp	r1, r24
     ed0:	4c f5       	brge	.+82     	; 0xf24 <HLCD_voidInit+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     ed2:	6d a9       	ldd	r22, Y+53	; 0x35
     ed4:	7e a9       	ldd	r23, Y+54	; 0x36
     ed6:	8f a9       	ldd	r24, Y+55	; 0x37
     ed8:	98 ad       	ldd	r25, Y+56	; 0x38
     eda:	20 e0       	ldi	r18, 0x00	; 0
     edc:	30 e0       	ldi	r19, 0x00	; 0
     ede:	40 e2       	ldi	r20, 0x20	; 32
     ee0:	51 e4       	ldi	r21, 0x41	; 65
     ee2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ee6:	dc 01       	movw	r26, r24
     ee8:	cb 01       	movw	r24, r22
     eea:	bc 01       	movw	r22, r24
     eec:	cd 01       	movw	r24, r26
     eee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ef2:	dc 01       	movw	r26, r24
     ef4:	cb 01       	movw	r24, r22
     ef6:	98 ab       	std	Y+48, r25	; 0x30
     ef8:	8f a7       	std	Y+47, r24	; 0x2f
     efa:	0f c0       	rjmp	.+30     	; 0xf1a <HLCD_voidInit+0xec>
     efc:	88 ec       	ldi	r24, 0xC8	; 200
     efe:	90 e0       	ldi	r25, 0x00	; 0
     f00:	9e a7       	std	Y+46, r25	; 0x2e
     f02:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     f04:	8d a5       	ldd	r24, Y+45	; 0x2d
     f06:	9e a5       	ldd	r25, Y+46	; 0x2e
     f08:	01 97       	sbiw	r24, 0x01	; 1
     f0a:	f1 f7       	brne	.-4      	; 0xf08 <HLCD_voidInit+0xda>
     f0c:	9e a7       	std	Y+46, r25	; 0x2e
     f0e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f10:	8f a5       	ldd	r24, Y+47	; 0x2f
     f12:	98 a9       	ldd	r25, Y+48	; 0x30
     f14:	01 97       	sbiw	r24, 0x01	; 1
     f16:	98 ab       	std	Y+48, r25	; 0x30
     f18:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f1a:	8f a5       	ldd	r24, Y+47	; 0x2f
     f1c:	98 a9       	ldd	r25, Y+48	; 0x30
     f1e:	00 97       	sbiw	r24, 0x00	; 0
     f20:	69 f7       	brne	.-38     	; 0xefc <HLCD_voidInit+0xce>
     f22:	14 c0       	rjmp	.+40     	; 0xf4c <HLCD_voidInit+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f24:	69 a9       	ldd	r22, Y+49	; 0x31
     f26:	7a a9       	ldd	r23, Y+50	; 0x32
     f28:	8b a9       	ldd	r24, Y+51	; 0x33
     f2a:	9c a9       	ldd	r25, Y+52	; 0x34
     f2c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f30:	dc 01       	movw	r26, r24
     f32:	cb 01       	movw	r24, r22
     f34:	98 ab       	std	Y+48, r25	; 0x30
     f36:	8f a7       	std	Y+47, r24	; 0x2f
     f38:	8f a5       	ldd	r24, Y+47	; 0x2f
     f3a:	98 a9       	ldd	r25, Y+48	; 0x30
     f3c:	9c a7       	std	Y+44, r25	; 0x2c
     f3e:	8b a7       	std	Y+43, r24	; 0x2b
     f40:	8b a5       	ldd	r24, Y+43	; 0x2b
     f42:	9c a5       	ldd	r25, Y+44	; 0x2c
     f44:	01 97       	sbiw	r24, 0x01	; 1
     f46:	f1 f7       	brne	.-4      	; 0xf44 <HLCD_voidInit+0x116>
     f48:	9c a7       	std	Y+44, r25	; 0x2c
     f4a:	8b a7       	std	Y+43, r24	; 0x2b
_delay_ms(30);
HLCD_voidWriteCmd(0x3f);
     f4c:	8f e3       	ldi	r24, 0x3F	; 63
     f4e:	0e 94 bd 0a 	call	0x157a	; 0x157a <HLCD_voidWriteCmd>
     f52:	80 e0       	ldi	r24, 0x00	; 0
     f54:	90 e0       	ldi	r25, 0x00	; 0
     f56:	a8 e4       	ldi	r26, 0x48	; 72
     f58:	b2 e4       	ldi	r27, 0x42	; 66
     f5a:	8f a3       	std	Y+39, r24	; 0x27
     f5c:	98 a7       	std	Y+40, r25	; 0x28
     f5e:	a9 a7       	std	Y+41, r26	; 0x29
     f60:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f62:	6f a1       	ldd	r22, Y+39	; 0x27
     f64:	78 a5       	ldd	r23, Y+40	; 0x28
     f66:	89 a5       	ldd	r24, Y+41	; 0x29
     f68:	9a a5       	ldd	r25, Y+42	; 0x2a
     f6a:	20 e0       	ldi	r18, 0x00	; 0
     f6c:	30 e0       	ldi	r19, 0x00	; 0
     f6e:	4a ef       	ldi	r20, 0xFA	; 250
     f70:	54 e4       	ldi	r21, 0x44	; 68
     f72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f76:	dc 01       	movw	r26, r24
     f78:	cb 01       	movw	r24, r22
     f7a:	8b a3       	std	Y+35, r24	; 0x23
     f7c:	9c a3       	std	Y+36, r25	; 0x24
     f7e:	ad a3       	std	Y+37, r26	; 0x25
     f80:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     f82:	6b a1       	ldd	r22, Y+35	; 0x23
     f84:	7c a1       	ldd	r23, Y+36	; 0x24
     f86:	8d a1       	ldd	r24, Y+37	; 0x25
     f88:	9e a1       	ldd	r25, Y+38	; 0x26
     f8a:	20 e0       	ldi	r18, 0x00	; 0
     f8c:	30 e0       	ldi	r19, 0x00	; 0
     f8e:	40 e8       	ldi	r20, 0x80	; 128
     f90:	5f e3       	ldi	r21, 0x3F	; 63
     f92:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
     f96:	88 23       	and	r24, r24
     f98:	2c f4       	brge	.+10     	; 0xfa4 <HLCD_voidInit+0x176>
		__ticks = 1;
     f9a:	81 e0       	ldi	r24, 0x01	; 1
     f9c:	90 e0       	ldi	r25, 0x00	; 0
     f9e:	9a a3       	std	Y+34, r25	; 0x22
     fa0:	89 a3       	std	Y+33, r24	; 0x21
     fa2:	3f c0       	rjmp	.+126    	; 0x1022 <HLCD_voidInit+0x1f4>
	else if (__tmp > 65535)
     fa4:	6b a1       	ldd	r22, Y+35	; 0x23
     fa6:	7c a1       	ldd	r23, Y+36	; 0x24
     fa8:	8d a1       	ldd	r24, Y+37	; 0x25
     faa:	9e a1       	ldd	r25, Y+38	; 0x26
     fac:	20 e0       	ldi	r18, 0x00	; 0
     fae:	3f ef       	ldi	r19, 0xFF	; 255
     fb0:	4f e7       	ldi	r20, 0x7F	; 127
     fb2:	57 e4       	ldi	r21, 0x47	; 71
     fb4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
     fb8:	18 16       	cp	r1, r24
     fba:	4c f5       	brge	.+82     	; 0x100e <HLCD_voidInit+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     fbc:	6f a1       	ldd	r22, Y+39	; 0x27
     fbe:	78 a5       	ldd	r23, Y+40	; 0x28
     fc0:	89 a5       	ldd	r24, Y+41	; 0x29
     fc2:	9a a5       	ldd	r25, Y+42	; 0x2a
     fc4:	20 e0       	ldi	r18, 0x00	; 0
     fc6:	30 e0       	ldi	r19, 0x00	; 0
     fc8:	40 e2       	ldi	r20, 0x20	; 32
     fca:	51 e4       	ldi	r21, 0x41	; 65
     fcc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fd0:	dc 01       	movw	r26, r24
     fd2:	cb 01       	movw	r24, r22
     fd4:	bc 01       	movw	r22, r24
     fd6:	cd 01       	movw	r24, r26
     fd8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fdc:	dc 01       	movw	r26, r24
     fde:	cb 01       	movw	r24, r22
     fe0:	9a a3       	std	Y+34, r25	; 0x22
     fe2:	89 a3       	std	Y+33, r24	; 0x21
     fe4:	0f c0       	rjmp	.+30     	; 0x1004 <HLCD_voidInit+0x1d6>
     fe6:	88 ec       	ldi	r24, 0xC8	; 200
     fe8:	90 e0       	ldi	r25, 0x00	; 0
     fea:	98 a3       	std	Y+32, r25	; 0x20
     fec:	8f 8f       	std	Y+31, r24	; 0x1f
     fee:	8f 8d       	ldd	r24, Y+31	; 0x1f
     ff0:	98 a1       	ldd	r25, Y+32	; 0x20
     ff2:	01 97       	sbiw	r24, 0x01	; 1
     ff4:	f1 f7       	brne	.-4      	; 0xff2 <HLCD_voidInit+0x1c4>
     ff6:	98 a3       	std	Y+32, r25	; 0x20
     ff8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     ffa:	89 a1       	ldd	r24, Y+33	; 0x21
     ffc:	9a a1       	ldd	r25, Y+34	; 0x22
     ffe:	01 97       	sbiw	r24, 0x01	; 1
    1000:	9a a3       	std	Y+34, r25	; 0x22
    1002:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1004:	89 a1       	ldd	r24, Y+33	; 0x21
    1006:	9a a1       	ldd	r25, Y+34	; 0x22
    1008:	00 97       	sbiw	r24, 0x00	; 0
    100a:	69 f7       	brne	.-38     	; 0xfe6 <HLCD_voidInit+0x1b8>
    100c:	14 c0       	rjmp	.+40     	; 0x1036 <HLCD_voidInit+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    100e:	6b a1       	ldd	r22, Y+35	; 0x23
    1010:	7c a1       	ldd	r23, Y+36	; 0x24
    1012:	8d a1       	ldd	r24, Y+37	; 0x25
    1014:	9e a1       	ldd	r25, Y+38	; 0x26
    1016:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    101a:	dc 01       	movw	r26, r24
    101c:	cb 01       	movw	r24, r22
    101e:	9a a3       	std	Y+34, r25	; 0x22
    1020:	89 a3       	std	Y+33, r24	; 0x21
    1022:	89 a1       	ldd	r24, Y+33	; 0x21
    1024:	9a a1       	ldd	r25, Y+34	; 0x22
    1026:	9e 8f       	std	Y+30, r25	; 0x1e
    1028:	8d 8f       	std	Y+29, r24	; 0x1d
    102a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    102c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    102e:	01 97       	sbiw	r24, 0x01	; 1
    1030:	f1 f7       	brne	.-4      	; 0x102e <HLCD_voidInit+0x200>
    1032:	9e 8f       	std	Y+30, r25	; 0x1e
    1034:	8d 8f       	std	Y+29, r24	; 0x1d
_delay_ms(50);
HLCD_voidWriteCmd(0x0C); /*if you don't want cursor put ii:(0x0C)*/
    1036:	8c e0       	ldi	r24, 0x0C	; 12
    1038:	0e 94 bd 0a 	call	0x157a	; 0x157a <HLCD_voidWriteCmd>
    103c:	80 e0       	ldi	r24, 0x00	; 0
    103e:	90 e0       	ldi	r25, 0x00	; 0
    1040:	a8 e4       	ldi	r26, 0x48	; 72
    1042:	b2 e4       	ldi	r27, 0x42	; 66
    1044:	89 8f       	std	Y+25, r24	; 0x19
    1046:	9a 8f       	std	Y+26, r25	; 0x1a
    1048:	ab 8f       	std	Y+27, r26	; 0x1b
    104a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    104c:	69 8d       	ldd	r22, Y+25	; 0x19
    104e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1050:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1052:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1054:	20 e0       	ldi	r18, 0x00	; 0
    1056:	30 e0       	ldi	r19, 0x00	; 0
    1058:	4a ef       	ldi	r20, 0xFA	; 250
    105a:	54 e4       	ldi	r21, 0x44	; 68
    105c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1060:	dc 01       	movw	r26, r24
    1062:	cb 01       	movw	r24, r22
    1064:	8d 8b       	std	Y+21, r24	; 0x15
    1066:	9e 8b       	std	Y+22, r25	; 0x16
    1068:	af 8b       	std	Y+23, r26	; 0x17
    106a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    106c:	6d 89       	ldd	r22, Y+21	; 0x15
    106e:	7e 89       	ldd	r23, Y+22	; 0x16
    1070:	8f 89       	ldd	r24, Y+23	; 0x17
    1072:	98 8d       	ldd	r25, Y+24	; 0x18
    1074:	20 e0       	ldi	r18, 0x00	; 0
    1076:	30 e0       	ldi	r19, 0x00	; 0
    1078:	40 e8       	ldi	r20, 0x80	; 128
    107a:	5f e3       	ldi	r21, 0x3F	; 63
    107c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1080:	88 23       	and	r24, r24
    1082:	2c f4       	brge	.+10     	; 0x108e <HLCD_voidInit+0x260>
		__ticks = 1;
    1084:	81 e0       	ldi	r24, 0x01	; 1
    1086:	90 e0       	ldi	r25, 0x00	; 0
    1088:	9c 8b       	std	Y+20, r25	; 0x14
    108a:	8b 8b       	std	Y+19, r24	; 0x13
    108c:	3f c0       	rjmp	.+126    	; 0x110c <HLCD_voidInit+0x2de>
	else if (__tmp > 65535)
    108e:	6d 89       	ldd	r22, Y+21	; 0x15
    1090:	7e 89       	ldd	r23, Y+22	; 0x16
    1092:	8f 89       	ldd	r24, Y+23	; 0x17
    1094:	98 8d       	ldd	r25, Y+24	; 0x18
    1096:	20 e0       	ldi	r18, 0x00	; 0
    1098:	3f ef       	ldi	r19, 0xFF	; 255
    109a:	4f e7       	ldi	r20, 0x7F	; 127
    109c:	57 e4       	ldi	r21, 0x47	; 71
    109e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    10a2:	18 16       	cp	r1, r24
    10a4:	4c f5       	brge	.+82     	; 0x10f8 <HLCD_voidInit+0x2ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    10a6:	69 8d       	ldd	r22, Y+25	; 0x19
    10a8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    10aa:	8b 8d       	ldd	r24, Y+27	; 0x1b
    10ac:	9c 8d       	ldd	r25, Y+28	; 0x1c
    10ae:	20 e0       	ldi	r18, 0x00	; 0
    10b0:	30 e0       	ldi	r19, 0x00	; 0
    10b2:	40 e2       	ldi	r20, 0x20	; 32
    10b4:	51 e4       	ldi	r21, 0x41	; 65
    10b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10ba:	dc 01       	movw	r26, r24
    10bc:	cb 01       	movw	r24, r22
    10be:	bc 01       	movw	r22, r24
    10c0:	cd 01       	movw	r24, r26
    10c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10c6:	dc 01       	movw	r26, r24
    10c8:	cb 01       	movw	r24, r22
    10ca:	9c 8b       	std	Y+20, r25	; 0x14
    10cc:	8b 8b       	std	Y+19, r24	; 0x13
    10ce:	0f c0       	rjmp	.+30     	; 0x10ee <HLCD_voidInit+0x2c0>
    10d0:	88 ec       	ldi	r24, 0xC8	; 200
    10d2:	90 e0       	ldi	r25, 0x00	; 0
    10d4:	9a 8b       	std	Y+18, r25	; 0x12
    10d6:	89 8b       	std	Y+17, r24	; 0x11
    10d8:	89 89       	ldd	r24, Y+17	; 0x11
    10da:	9a 89       	ldd	r25, Y+18	; 0x12
    10dc:	01 97       	sbiw	r24, 0x01	; 1
    10de:	f1 f7       	brne	.-4      	; 0x10dc <HLCD_voidInit+0x2ae>
    10e0:	9a 8b       	std	Y+18, r25	; 0x12
    10e2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    10e4:	8b 89       	ldd	r24, Y+19	; 0x13
    10e6:	9c 89       	ldd	r25, Y+20	; 0x14
    10e8:	01 97       	sbiw	r24, 0x01	; 1
    10ea:	9c 8b       	std	Y+20, r25	; 0x14
    10ec:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    10ee:	8b 89       	ldd	r24, Y+19	; 0x13
    10f0:	9c 89       	ldd	r25, Y+20	; 0x14
    10f2:	00 97       	sbiw	r24, 0x00	; 0
    10f4:	69 f7       	brne	.-38     	; 0x10d0 <HLCD_voidInit+0x2a2>
    10f6:	14 c0       	rjmp	.+40     	; 0x1120 <HLCD_voidInit+0x2f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    10f8:	6d 89       	ldd	r22, Y+21	; 0x15
    10fa:	7e 89       	ldd	r23, Y+22	; 0x16
    10fc:	8f 89       	ldd	r24, Y+23	; 0x17
    10fe:	98 8d       	ldd	r25, Y+24	; 0x18
    1100:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1104:	dc 01       	movw	r26, r24
    1106:	cb 01       	movw	r24, r22
    1108:	9c 8b       	std	Y+20, r25	; 0x14
    110a:	8b 8b       	std	Y+19, r24	; 0x13
    110c:	8b 89       	ldd	r24, Y+19	; 0x13
    110e:	9c 89       	ldd	r25, Y+20	; 0x14
    1110:	98 8b       	std	Y+16, r25	; 0x10
    1112:	8f 87       	std	Y+15, r24	; 0x0f
    1114:	8f 85       	ldd	r24, Y+15	; 0x0f
    1116:	98 89       	ldd	r25, Y+16	; 0x10
    1118:	01 97       	sbiw	r24, 0x01	; 1
    111a:	f1 f7       	brne	.-4      	; 0x1118 <HLCD_voidInit+0x2ea>
    111c:	98 8b       	std	Y+16, r25	; 0x10
    111e:	8f 87       	std	Y+15, r24	; 0x0f
_delay_ms(50);
HLCD_voidClearScreen();
    1120:	0e 94 6a 0c 	call	0x18d4	; 0x18d4 <HLCD_voidClearScreen>
HLCD_voidWriteCmd(0x06);
    1124:	86 e0       	ldi	r24, 0x06	; 6
    1126:	0e 94 bd 0a 	call	0x157a	; 0x157a <HLCD_voidWriteCmd>
    112a:	80 e0       	ldi	r24, 0x00	; 0
    112c:	90 e0       	ldi	r25, 0x00	; 0
    112e:	a8 e4       	ldi	r26, 0x48	; 72
    1130:	b2 e4       	ldi	r27, 0x42	; 66
    1132:	8b 87       	std	Y+11, r24	; 0x0b
    1134:	9c 87       	std	Y+12, r25	; 0x0c
    1136:	ad 87       	std	Y+13, r26	; 0x0d
    1138:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    113a:	6b 85       	ldd	r22, Y+11	; 0x0b
    113c:	7c 85       	ldd	r23, Y+12	; 0x0c
    113e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1140:	9e 85       	ldd	r25, Y+14	; 0x0e
    1142:	20 e0       	ldi	r18, 0x00	; 0
    1144:	30 e0       	ldi	r19, 0x00	; 0
    1146:	4a ef       	ldi	r20, 0xFA	; 250
    1148:	54 e4       	ldi	r21, 0x44	; 68
    114a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    114e:	dc 01       	movw	r26, r24
    1150:	cb 01       	movw	r24, r22
    1152:	8f 83       	std	Y+7, r24	; 0x07
    1154:	98 87       	std	Y+8, r25	; 0x08
    1156:	a9 87       	std	Y+9, r26	; 0x09
    1158:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    115a:	6f 81       	ldd	r22, Y+7	; 0x07
    115c:	78 85       	ldd	r23, Y+8	; 0x08
    115e:	89 85       	ldd	r24, Y+9	; 0x09
    1160:	9a 85       	ldd	r25, Y+10	; 0x0a
    1162:	20 e0       	ldi	r18, 0x00	; 0
    1164:	30 e0       	ldi	r19, 0x00	; 0
    1166:	40 e8       	ldi	r20, 0x80	; 128
    1168:	5f e3       	ldi	r21, 0x3F	; 63
    116a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    116e:	88 23       	and	r24, r24
    1170:	2c f4       	brge	.+10     	; 0x117c <HLCD_voidInit+0x34e>
		__ticks = 1;
    1172:	81 e0       	ldi	r24, 0x01	; 1
    1174:	90 e0       	ldi	r25, 0x00	; 0
    1176:	9e 83       	std	Y+6, r25	; 0x06
    1178:	8d 83       	std	Y+5, r24	; 0x05
    117a:	3f c0       	rjmp	.+126    	; 0x11fa <HLCD_voidInit+0x3cc>
	else if (__tmp > 65535)
    117c:	6f 81       	ldd	r22, Y+7	; 0x07
    117e:	78 85       	ldd	r23, Y+8	; 0x08
    1180:	89 85       	ldd	r24, Y+9	; 0x09
    1182:	9a 85       	ldd	r25, Y+10	; 0x0a
    1184:	20 e0       	ldi	r18, 0x00	; 0
    1186:	3f ef       	ldi	r19, 0xFF	; 255
    1188:	4f e7       	ldi	r20, 0x7F	; 127
    118a:	57 e4       	ldi	r21, 0x47	; 71
    118c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1190:	18 16       	cp	r1, r24
    1192:	4c f5       	brge	.+82     	; 0x11e6 <HLCD_voidInit+0x3b8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1194:	6b 85       	ldd	r22, Y+11	; 0x0b
    1196:	7c 85       	ldd	r23, Y+12	; 0x0c
    1198:	8d 85       	ldd	r24, Y+13	; 0x0d
    119a:	9e 85       	ldd	r25, Y+14	; 0x0e
    119c:	20 e0       	ldi	r18, 0x00	; 0
    119e:	30 e0       	ldi	r19, 0x00	; 0
    11a0:	40 e2       	ldi	r20, 0x20	; 32
    11a2:	51 e4       	ldi	r21, 0x41	; 65
    11a4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11a8:	dc 01       	movw	r26, r24
    11aa:	cb 01       	movw	r24, r22
    11ac:	bc 01       	movw	r22, r24
    11ae:	cd 01       	movw	r24, r26
    11b0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11b4:	dc 01       	movw	r26, r24
    11b6:	cb 01       	movw	r24, r22
    11b8:	9e 83       	std	Y+6, r25	; 0x06
    11ba:	8d 83       	std	Y+5, r24	; 0x05
    11bc:	0f c0       	rjmp	.+30     	; 0x11dc <HLCD_voidInit+0x3ae>
    11be:	88 ec       	ldi	r24, 0xC8	; 200
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	9c 83       	std	Y+4, r25	; 0x04
    11c4:	8b 83       	std	Y+3, r24	; 0x03
    11c6:	8b 81       	ldd	r24, Y+3	; 0x03
    11c8:	9c 81       	ldd	r25, Y+4	; 0x04
    11ca:	01 97       	sbiw	r24, 0x01	; 1
    11cc:	f1 f7       	brne	.-4      	; 0x11ca <HLCD_voidInit+0x39c>
    11ce:	9c 83       	std	Y+4, r25	; 0x04
    11d0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    11d2:	8d 81       	ldd	r24, Y+5	; 0x05
    11d4:	9e 81       	ldd	r25, Y+6	; 0x06
    11d6:	01 97       	sbiw	r24, 0x01	; 1
    11d8:	9e 83       	std	Y+6, r25	; 0x06
    11da:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    11dc:	8d 81       	ldd	r24, Y+5	; 0x05
    11de:	9e 81       	ldd	r25, Y+6	; 0x06
    11e0:	00 97       	sbiw	r24, 0x00	; 0
    11e2:	69 f7       	brne	.-38     	; 0x11be <HLCD_voidInit+0x390>
    11e4:	14 c0       	rjmp	.+40     	; 0x120e <HLCD_voidInit+0x3e0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    11e6:	6f 81       	ldd	r22, Y+7	; 0x07
    11e8:	78 85       	ldd	r23, Y+8	; 0x08
    11ea:	89 85       	ldd	r24, Y+9	; 0x09
    11ec:	9a 85       	ldd	r25, Y+10	; 0x0a
    11ee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11f2:	dc 01       	movw	r26, r24
    11f4:	cb 01       	movw	r24, r22
    11f6:	9e 83       	std	Y+6, r25	; 0x06
    11f8:	8d 83       	std	Y+5, r24	; 0x05
    11fa:	8d 81       	ldd	r24, Y+5	; 0x05
    11fc:	9e 81       	ldd	r25, Y+6	; 0x06
    11fe:	9a 83       	std	Y+2, r25	; 0x02
    1200:	89 83       	std	Y+1, r24	; 0x01
    1202:	89 81       	ldd	r24, Y+1	; 0x01
    1204:	9a 81       	ldd	r25, Y+2	; 0x02
    1206:	01 97       	sbiw	r24, 0x01	; 1
    1208:	f1 f7       	brne	.-4      	; 0x1206 <HLCD_voidInit+0x3d8>
    120a:	9a 83       	std	Y+2, r25	; 0x02
    120c:	89 83       	std	Y+1, r24	; 0x01
_delay_ms(50);
}
    120e:	e8 96       	adiw	r28, 0x38	; 56
    1210:	0f b6       	in	r0, 0x3f	; 63
    1212:	f8 94       	cli
    1214:	de bf       	out	0x3e, r29	; 62
    1216:	0f be       	out	0x3f, r0	; 63
    1218:	cd bf       	out	0x3d, r28	; 61
    121a:	cf 91       	pop	r28
    121c:	df 91       	pop	r29
    121e:	08 95       	ret

00001220 <HLCD_voidWriteChar>:
void  HLCD_voidWriteChar(const char ARG_ccharChar)
{
    1220:	df 93       	push	r29
    1222:	cf 93       	push	r28
    1224:	cd b7       	in	r28, 0x3d	; 61
    1226:	de b7       	in	r29, 0x3e	; 62
    1228:	e1 97       	sbiw	r28, 0x31	; 49
    122a:	0f b6       	in	r0, 0x3f	; 63
    122c:	f8 94       	cli
    122e:	de bf       	out	0x3e, r29	; 62
    1230:	0f be       	out	0x3f, r0	; 63
    1232:	cd bf       	out	0x3d, r28	; 61
    1234:	89 ab       	std	Y+49, r24	; 0x31
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_RW_PIN , MDIO_LOW);
    1236:	81 e2       	ldi	r24, 0x21	; 33
    1238:	61 e0       	ldi	r22, 0x01	; 1
    123a:	40 e0       	ldi	r20, 0x00	; 0
    123c:	0e 94 08 13 	call	0x2610	; 0x2610 <MDIO_voidSetPinValue>
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_RS_PIN , MDIO_HIGH);
    1240:	81 e2       	ldi	r24, 0x21	; 33
    1242:	60 e0       	ldi	r22, 0x00	; 0
    1244:	41 e0       	ldi	r20, 0x01	; 1
    1246:	0e 94 08 13 	call	0x2610	; 0x2610 <MDIO_voidSetPinValue>
MDIO_voidSetPortValue(HLCD_DATA_PORT, ARG_ccharChar);
    124a:	88 e2       	ldi	r24, 0x28	; 40
    124c:	69 a9       	ldd	r22, Y+49	; 0x31
    124e:	0e 94 9d 10 	call	0x213a	; 0x213a <MDIO_voidSetPortValue>
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_EN_PIN , MDIO_LOW);
    1252:	81 e2       	ldi	r24, 0x21	; 33
    1254:	62 e0       	ldi	r22, 0x02	; 2
    1256:	40 e0       	ldi	r20, 0x00	; 0
    1258:	0e 94 08 13 	call	0x2610	; 0x2610 <MDIO_voidSetPinValue>
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_EN_PIN , MDIO_HIGH);
    125c:	81 e2       	ldi	r24, 0x21	; 33
    125e:	62 e0       	ldi	r22, 0x02	; 2
    1260:	41 e0       	ldi	r20, 0x01	; 1
    1262:	0e 94 08 13 	call	0x2610	; 0x2610 <MDIO_voidSetPinValue>
    1266:	80 e0       	ldi	r24, 0x00	; 0
    1268:	90 e0       	ldi	r25, 0x00	; 0
    126a:	a0 e8       	ldi	r26, 0x80	; 128
    126c:	bf e3       	ldi	r27, 0x3F	; 63
    126e:	8d a7       	std	Y+45, r24	; 0x2d
    1270:	9e a7       	std	Y+46, r25	; 0x2e
    1272:	af a7       	std	Y+47, r26	; 0x2f
    1274:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1276:	6d a5       	ldd	r22, Y+45	; 0x2d
    1278:	7e a5       	ldd	r23, Y+46	; 0x2e
    127a:	8f a5       	ldd	r24, Y+47	; 0x2f
    127c:	98 a9       	ldd	r25, Y+48	; 0x30
    127e:	2b ea       	ldi	r18, 0xAB	; 171
    1280:	3a ea       	ldi	r19, 0xAA	; 170
    1282:	4a e2       	ldi	r20, 0x2A	; 42
    1284:	50 e4       	ldi	r21, 0x40	; 64
    1286:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    128a:	dc 01       	movw	r26, r24
    128c:	cb 01       	movw	r24, r22
    128e:	89 a7       	std	Y+41, r24	; 0x29
    1290:	9a a7       	std	Y+42, r25	; 0x2a
    1292:	ab a7       	std	Y+43, r26	; 0x2b
    1294:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    1296:	69 a5       	ldd	r22, Y+41	; 0x29
    1298:	7a a5       	ldd	r23, Y+42	; 0x2a
    129a:	8b a5       	ldd	r24, Y+43	; 0x2b
    129c:	9c a5       	ldd	r25, Y+44	; 0x2c
    129e:	20 e0       	ldi	r18, 0x00	; 0
    12a0:	30 e0       	ldi	r19, 0x00	; 0
    12a2:	40 e8       	ldi	r20, 0x80	; 128
    12a4:	5f e3       	ldi	r21, 0x3F	; 63
    12a6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    12aa:	88 23       	and	r24, r24
    12ac:	1c f4       	brge	.+6      	; 0x12b4 <HLCD_voidWriteChar+0x94>
		__ticks = 1;
    12ae:	81 e0       	ldi	r24, 0x01	; 1
    12b0:	88 a7       	std	Y+40, r24	; 0x28
    12b2:	91 c0       	rjmp	.+290    	; 0x13d6 <HLCD_voidWriteChar+0x1b6>
	else if (__tmp > 255)
    12b4:	69 a5       	ldd	r22, Y+41	; 0x29
    12b6:	7a a5       	ldd	r23, Y+42	; 0x2a
    12b8:	8b a5       	ldd	r24, Y+43	; 0x2b
    12ba:	9c a5       	ldd	r25, Y+44	; 0x2c
    12bc:	20 e0       	ldi	r18, 0x00	; 0
    12be:	30 e0       	ldi	r19, 0x00	; 0
    12c0:	4f e7       	ldi	r20, 0x7F	; 127
    12c2:	53 e4       	ldi	r21, 0x43	; 67
    12c4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    12c8:	18 16       	cp	r1, r24
    12ca:	0c f0       	brlt	.+2      	; 0x12ce <HLCD_voidWriteChar+0xae>
    12cc:	7b c0       	rjmp	.+246    	; 0x13c4 <HLCD_voidWriteChar+0x1a4>
	{
		_delay_ms(__us / 1000.0);
    12ce:	6d a5       	ldd	r22, Y+45	; 0x2d
    12d0:	7e a5       	ldd	r23, Y+46	; 0x2e
    12d2:	8f a5       	ldd	r24, Y+47	; 0x2f
    12d4:	98 a9       	ldd	r25, Y+48	; 0x30
    12d6:	20 e0       	ldi	r18, 0x00	; 0
    12d8:	30 e0       	ldi	r19, 0x00	; 0
    12da:	4a e7       	ldi	r20, 0x7A	; 122
    12dc:	54 e4       	ldi	r21, 0x44	; 68
    12de:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    12e2:	dc 01       	movw	r26, r24
    12e4:	cb 01       	movw	r24, r22
    12e6:	8c a3       	std	Y+36, r24	; 0x24
    12e8:	9d a3       	std	Y+37, r25	; 0x25
    12ea:	ae a3       	std	Y+38, r26	; 0x26
    12ec:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12ee:	6c a1       	ldd	r22, Y+36	; 0x24
    12f0:	7d a1       	ldd	r23, Y+37	; 0x25
    12f2:	8e a1       	ldd	r24, Y+38	; 0x26
    12f4:	9f a1       	ldd	r25, Y+39	; 0x27
    12f6:	20 e0       	ldi	r18, 0x00	; 0
    12f8:	30 e0       	ldi	r19, 0x00	; 0
    12fa:	4a ef       	ldi	r20, 0xFA	; 250
    12fc:	54 e4       	ldi	r21, 0x44	; 68
    12fe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1302:	dc 01       	movw	r26, r24
    1304:	cb 01       	movw	r24, r22
    1306:	88 a3       	std	Y+32, r24	; 0x20
    1308:	99 a3       	std	Y+33, r25	; 0x21
    130a:	aa a3       	std	Y+34, r26	; 0x22
    130c:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    130e:	68 a1       	ldd	r22, Y+32	; 0x20
    1310:	79 a1       	ldd	r23, Y+33	; 0x21
    1312:	8a a1       	ldd	r24, Y+34	; 0x22
    1314:	9b a1       	ldd	r25, Y+35	; 0x23
    1316:	20 e0       	ldi	r18, 0x00	; 0
    1318:	30 e0       	ldi	r19, 0x00	; 0
    131a:	40 e8       	ldi	r20, 0x80	; 128
    131c:	5f e3       	ldi	r21, 0x3F	; 63
    131e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1322:	88 23       	and	r24, r24
    1324:	2c f4       	brge	.+10     	; 0x1330 <HLCD_voidWriteChar+0x110>
		__ticks = 1;
    1326:	81 e0       	ldi	r24, 0x01	; 1
    1328:	90 e0       	ldi	r25, 0x00	; 0
    132a:	9f 8f       	std	Y+31, r25	; 0x1f
    132c:	8e 8f       	std	Y+30, r24	; 0x1e
    132e:	3f c0       	rjmp	.+126    	; 0x13ae <HLCD_voidWriteChar+0x18e>
	else if (__tmp > 65535)
    1330:	68 a1       	ldd	r22, Y+32	; 0x20
    1332:	79 a1       	ldd	r23, Y+33	; 0x21
    1334:	8a a1       	ldd	r24, Y+34	; 0x22
    1336:	9b a1       	ldd	r25, Y+35	; 0x23
    1338:	20 e0       	ldi	r18, 0x00	; 0
    133a:	3f ef       	ldi	r19, 0xFF	; 255
    133c:	4f e7       	ldi	r20, 0x7F	; 127
    133e:	57 e4       	ldi	r21, 0x47	; 71
    1340:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1344:	18 16       	cp	r1, r24
    1346:	4c f5       	brge	.+82     	; 0x139a <HLCD_voidWriteChar+0x17a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1348:	6c a1       	ldd	r22, Y+36	; 0x24
    134a:	7d a1       	ldd	r23, Y+37	; 0x25
    134c:	8e a1       	ldd	r24, Y+38	; 0x26
    134e:	9f a1       	ldd	r25, Y+39	; 0x27
    1350:	20 e0       	ldi	r18, 0x00	; 0
    1352:	30 e0       	ldi	r19, 0x00	; 0
    1354:	40 e2       	ldi	r20, 0x20	; 32
    1356:	51 e4       	ldi	r21, 0x41	; 65
    1358:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    135c:	dc 01       	movw	r26, r24
    135e:	cb 01       	movw	r24, r22
    1360:	bc 01       	movw	r22, r24
    1362:	cd 01       	movw	r24, r26
    1364:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1368:	dc 01       	movw	r26, r24
    136a:	cb 01       	movw	r24, r22
    136c:	9f 8f       	std	Y+31, r25	; 0x1f
    136e:	8e 8f       	std	Y+30, r24	; 0x1e
    1370:	0f c0       	rjmp	.+30     	; 0x1390 <HLCD_voidWriteChar+0x170>
    1372:	88 ec       	ldi	r24, 0xC8	; 200
    1374:	90 e0       	ldi	r25, 0x00	; 0
    1376:	9d 8f       	std	Y+29, r25	; 0x1d
    1378:	8c 8f       	std	Y+28, r24	; 0x1c
    137a:	8c 8d       	ldd	r24, Y+28	; 0x1c
    137c:	9d 8d       	ldd	r25, Y+29	; 0x1d
    137e:	01 97       	sbiw	r24, 0x01	; 1
    1380:	f1 f7       	brne	.-4      	; 0x137e <HLCD_voidWriteChar+0x15e>
    1382:	9d 8f       	std	Y+29, r25	; 0x1d
    1384:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1386:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1388:	9f 8d       	ldd	r25, Y+31	; 0x1f
    138a:	01 97       	sbiw	r24, 0x01	; 1
    138c:	9f 8f       	std	Y+31, r25	; 0x1f
    138e:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1390:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1392:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1394:	00 97       	sbiw	r24, 0x00	; 0
    1396:	69 f7       	brne	.-38     	; 0x1372 <HLCD_voidWriteChar+0x152>
    1398:	24 c0       	rjmp	.+72     	; 0x13e2 <HLCD_voidWriteChar+0x1c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    139a:	68 a1       	ldd	r22, Y+32	; 0x20
    139c:	79 a1       	ldd	r23, Y+33	; 0x21
    139e:	8a a1       	ldd	r24, Y+34	; 0x22
    13a0:	9b a1       	ldd	r25, Y+35	; 0x23
    13a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13a6:	dc 01       	movw	r26, r24
    13a8:	cb 01       	movw	r24, r22
    13aa:	9f 8f       	std	Y+31, r25	; 0x1f
    13ac:	8e 8f       	std	Y+30, r24	; 0x1e
    13ae:	8e 8d       	ldd	r24, Y+30	; 0x1e
    13b0:	9f 8d       	ldd	r25, Y+31	; 0x1f
    13b2:	9b 8f       	std	Y+27, r25	; 0x1b
    13b4:	8a 8f       	std	Y+26, r24	; 0x1a
    13b6:	8a 8d       	ldd	r24, Y+26	; 0x1a
    13b8:	9b 8d       	ldd	r25, Y+27	; 0x1b
    13ba:	01 97       	sbiw	r24, 0x01	; 1
    13bc:	f1 f7       	brne	.-4      	; 0x13ba <HLCD_voidWriteChar+0x19a>
    13be:	9b 8f       	std	Y+27, r25	; 0x1b
    13c0:	8a 8f       	std	Y+26, r24	; 0x1a
    13c2:	0f c0       	rjmp	.+30     	; 0x13e2 <HLCD_voidWriteChar+0x1c2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    13c4:	69 a5       	ldd	r22, Y+41	; 0x29
    13c6:	7a a5       	ldd	r23, Y+42	; 0x2a
    13c8:	8b a5       	ldd	r24, Y+43	; 0x2b
    13ca:	9c a5       	ldd	r25, Y+44	; 0x2c
    13cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13d0:	dc 01       	movw	r26, r24
    13d2:	cb 01       	movw	r24, r22
    13d4:	88 a7       	std	Y+40, r24	; 0x28
    13d6:	88 a5       	ldd	r24, Y+40	; 0x28
    13d8:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    13da:	89 8d       	ldd	r24, Y+25	; 0x19
    13dc:	8a 95       	dec	r24
    13de:	f1 f7       	brne	.-4      	; 0x13dc <HLCD_voidWriteChar+0x1bc>
    13e0:	89 8f       	std	Y+25, r24	; 0x19
_delay_us(1);
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_EN_PIN , MDIO_LOW);
    13e2:	81 e2       	ldi	r24, 0x21	; 33
    13e4:	62 e0       	ldi	r22, 0x02	; 2
    13e6:	40 e0       	ldi	r20, 0x00	; 0
    13e8:	0e 94 08 13 	call	0x2610	; 0x2610 <MDIO_voidSetPinValue>
    13ec:	80 e0       	ldi	r24, 0x00	; 0
    13ee:	90 e0       	ldi	r25, 0x00	; 0
    13f0:	a0 e8       	ldi	r26, 0x80	; 128
    13f2:	bf e3       	ldi	r27, 0x3F	; 63
    13f4:	8d 8b       	std	Y+21, r24	; 0x15
    13f6:	9e 8b       	std	Y+22, r25	; 0x16
    13f8:	af 8b       	std	Y+23, r26	; 0x17
    13fa:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    13fc:	6d 89       	ldd	r22, Y+21	; 0x15
    13fe:	7e 89       	ldd	r23, Y+22	; 0x16
    1400:	8f 89       	ldd	r24, Y+23	; 0x17
    1402:	98 8d       	ldd	r25, Y+24	; 0x18
    1404:	2b ea       	ldi	r18, 0xAB	; 171
    1406:	3a ea       	ldi	r19, 0xAA	; 170
    1408:	4a e2       	ldi	r20, 0x2A	; 42
    140a:	50 e4       	ldi	r21, 0x40	; 64
    140c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1410:	dc 01       	movw	r26, r24
    1412:	cb 01       	movw	r24, r22
    1414:	89 8b       	std	Y+17, r24	; 0x11
    1416:	9a 8b       	std	Y+18, r25	; 0x12
    1418:	ab 8b       	std	Y+19, r26	; 0x13
    141a:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    141c:	69 89       	ldd	r22, Y+17	; 0x11
    141e:	7a 89       	ldd	r23, Y+18	; 0x12
    1420:	8b 89       	ldd	r24, Y+19	; 0x13
    1422:	9c 89       	ldd	r25, Y+20	; 0x14
    1424:	20 e0       	ldi	r18, 0x00	; 0
    1426:	30 e0       	ldi	r19, 0x00	; 0
    1428:	40 e8       	ldi	r20, 0x80	; 128
    142a:	5f e3       	ldi	r21, 0x3F	; 63
    142c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1430:	88 23       	and	r24, r24
    1432:	1c f4       	brge	.+6      	; 0x143a <HLCD_voidWriteChar+0x21a>
		__ticks = 1;
    1434:	81 e0       	ldi	r24, 0x01	; 1
    1436:	88 8b       	std	Y+16, r24	; 0x10
    1438:	91 c0       	rjmp	.+290    	; 0x155c <HLCD_voidWriteChar+0x33c>
	else if (__tmp > 255)
    143a:	69 89       	ldd	r22, Y+17	; 0x11
    143c:	7a 89       	ldd	r23, Y+18	; 0x12
    143e:	8b 89       	ldd	r24, Y+19	; 0x13
    1440:	9c 89       	ldd	r25, Y+20	; 0x14
    1442:	20 e0       	ldi	r18, 0x00	; 0
    1444:	30 e0       	ldi	r19, 0x00	; 0
    1446:	4f e7       	ldi	r20, 0x7F	; 127
    1448:	53 e4       	ldi	r21, 0x43	; 67
    144a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    144e:	18 16       	cp	r1, r24
    1450:	0c f0       	brlt	.+2      	; 0x1454 <HLCD_voidWriteChar+0x234>
    1452:	7b c0       	rjmp	.+246    	; 0x154a <HLCD_voidWriteChar+0x32a>
	{
		_delay_ms(__us / 1000.0);
    1454:	6d 89       	ldd	r22, Y+21	; 0x15
    1456:	7e 89       	ldd	r23, Y+22	; 0x16
    1458:	8f 89       	ldd	r24, Y+23	; 0x17
    145a:	98 8d       	ldd	r25, Y+24	; 0x18
    145c:	20 e0       	ldi	r18, 0x00	; 0
    145e:	30 e0       	ldi	r19, 0x00	; 0
    1460:	4a e7       	ldi	r20, 0x7A	; 122
    1462:	54 e4       	ldi	r21, 0x44	; 68
    1464:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1468:	dc 01       	movw	r26, r24
    146a:	cb 01       	movw	r24, r22
    146c:	8c 87       	std	Y+12, r24	; 0x0c
    146e:	9d 87       	std	Y+13, r25	; 0x0d
    1470:	ae 87       	std	Y+14, r26	; 0x0e
    1472:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1474:	6c 85       	ldd	r22, Y+12	; 0x0c
    1476:	7d 85       	ldd	r23, Y+13	; 0x0d
    1478:	8e 85       	ldd	r24, Y+14	; 0x0e
    147a:	9f 85       	ldd	r25, Y+15	; 0x0f
    147c:	20 e0       	ldi	r18, 0x00	; 0
    147e:	30 e0       	ldi	r19, 0x00	; 0
    1480:	4a ef       	ldi	r20, 0xFA	; 250
    1482:	54 e4       	ldi	r21, 0x44	; 68
    1484:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1488:	dc 01       	movw	r26, r24
    148a:	cb 01       	movw	r24, r22
    148c:	88 87       	std	Y+8, r24	; 0x08
    148e:	99 87       	std	Y+9, r25	; 0x09
    1490:	aa 87       	std	Y+10, r26	; 0x0a
    1492:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    1494:	68 85       	ldd	r22, Y+8	; 0x08
    1496:	79 85       	ldd	r23, Y+9	; 0x09
    1498:	8a 85       	ldd	r24, Y+10	; 0x0a
    149a:	9b 85       	ldd	r25, Y+11	; 0x0b
    149c:	20 e0       	ldi	r18, 0x00	; 0
    149e:	30 e0       	ldi	r19, 0x00	; 0
    14a0:	40 e8       	ldi	r20, 0x80	; 128
    14a2:	5f e3       	ldi	r21, 0x3F	; 63
    14a4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    14a8:	88 23       	and	r24, r24
    14aa:	2c f4       	brge	.+10     	; 0x14b6 <HLCD_voidWriteChar+0x296>
		__ticks = 1;
    14ac:	81 e0       	ldi	r24, 0x01	; 1
    14ae:	90 e0       	ldi	r25, 0x00	; 0
    14b0:	9f 83       	std	Y+7, r25	; 0x07
    14b2:	8e 83       	std	Y+6, r24	; 0x06
    14b4:	3f c0       	rjmp	.+126    	; 0x1534 <HLCD_voidWriteChar+0x314>
	else if (__tmp > 65535)
    14b6:	68 85       	ldd	r22, Y+8	; 0x08
    14b8:	79 85       	ldd	r23, Y+9	; 0x09
    14ba:	8a 85       	ldd	r24, Y+10	; 0x0a
    14bc:	9b 85       	ldd	r25, Y+11	; 0x0b
    14be:	20 e0       	ldi	r18, 0x00	; 0
    14c0:	3f ef       	ldi	r19, 0xFF	; 255
    14c2:	4f e7       	ldi	r20, 0x7F	; 127
    14c4:	57 e4       	ldi	r21, 0x47	; 71
    14c6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    14ca:	18 16       	cp	r1, r24
    14cc:	4c f5       	brge	.+82     	; 0x1520 <HLCD_voidWriteChar+0x300>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    14ce:	6c 85       	ldd	r22, Y+12	; 0x0c
    14d0:	7d 85       	ldd	r23, Y+13	; 0x0d
    14d2:	8e 85       	ldd	r24, Y+14	; 0x0e
    14d4:	9f 85       	ldd	r25, Y+15	; 0x0f
    14d6:	20 e0       	ldi	r18, 0x00	; 0
    14d8:	30 e0       	ldi	r19, 0x00	; 0
    14da:	40 e2       	ldi	r20, 0x20	; 32
    14dc:	51 e4       	ldi	r21, 0x41	; 65
    14de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14e2:	dc 01       	movw	r26, r24
    14e4:	cb 01       	movw	r24, r22
    14e6:	bc 01       	movw	r22, r24
    14e8:	cd 01       	movw	r24, r26
    14ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14ee:	dc 01       	movw	r26, r24
    14f0:	cb 01       	movw	r24, r22
    14f2:	9f 83       	std	Y+7, r25	; 0x07
    14f4:	8e 83       	std	Y+6, r24	; 0x06
    14f6:	0f c0       	rjmp	.+30     	; 0x1516 <HLCD_voidWriteChar+0x2f6>
    14f8:	88 ec       	ldi	r24, 0xC8	; 200
    14fa:	90 e0       	ldi	r25, 0x00	; 0
    14fc:	9d 83       	std	Y+5, r25	; 0x05
    14fe:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1500:	8c 81       	ldd	r24, Y+4	; 0x04
    1502:	9d 81       	ldd	r25, Y+5	; 0x05
    1504:	01 97       	sbiw	r24, 0x01	; 1
    1506:	f1 f7       	brne	.-4      	; 0x1504 <HLCD_voidWriteChar+0x2e4>
    1508:	9d 83       	std	Y+5, r25	; 0x05
    150a:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    150c:	8e 81       	ldd	r24, Y+6	; 0x06
    150e:	9f 81       	ldd	r25, Y+7	; 0x07
    1510:	01 97       	sbiw	r24, 0x01	; 1
    1512:	9f 83       	std	Y+7, r25	; 0x07
    1514:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1516:	8e 81       	ldd	r24, Y+6	; 0x06
    1518:	9f 81       	ldd	r25, Y+7	; 0x07
    151a:	00 97       	sbiw	r24, 0x00	; 0
    151c:	69 f7       	brne	.-38     	; 0x14f8 <HLCD_voidWriteChar+0x2d8>
    151e:	24 c0       	rjmp	.+72     	; 0x1568 <HLCD_voidWriteChar+0x348>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1520:	68 85       	ldd	r22, Y+8	; 0x08
    1522:	79 85       	ldd	r23, Y+9	; 0x09
    1524:	8a 85       	ldd	r24, Y+10	; 0x0a
    1526:	9b 85       	ldd	r25, Y+11	; 0x0b
    1528:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    152c:	dc 01       	movw	r26, r24
    152e:	cb 01       	movw	r24, r22
    1530:	9f 83       	std	Y+7, r25	; 0x07
    1532:	8e 83       	std	Y+6, r24	; 0x06
    1534:	8e 81       	ldd	r24, Y+6	; 0x06
    1536:	9f 81       	ldd	r25, Y+7	; 0x07
    1538:	9b 83       	std	Y+3, r25	; 0x03
    153a:	8a 83       	std	Y+2, r24	; 0x02
    153c:	8a 81       	ldd	r24, Y+2	; 0x02
    153e:	9b 81       	ldd	r25, Y+3	; 0x03
    1540:	01 97       	sbiw	r24, 0x01	; 1
    1542:	f1 f7       	brne	.-4      	; 0x1540 <HLCD_voidWriteChar+0x320>
    1544:	9b 83       	std	Y+3, r25	; 0x03
    1546:	8a 83       	std	Y+2, r24	; 0x02
    1548:	0f c0       	rjmp	.+30     	; 0x1568 <HLCD_voidWriteChar+0x348>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    154a:	69 89       	ldd	r22, Y+17	; 0x11
    154c:	7a 89       	ldd	r23, Y+18	; 0x12
    154e:	8b 89       	ldd	r24, Y+19	; 0x13
    1550:	9c 89       	ldd	r25, Y+20	; 0x14
    1552:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1556:	dc 01       	movw	r26, r24
    1558:	cb 01       	movw	r24, r22
    155a:	88 8b       	std	Y+16, r24	; 0x10
    155c:	88 89       	ldd	r24, Y+16	; 0x10
    155e:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1560:	89 81       	ldd	r24, Y+1	; 0x01
    1562:	8a 95       	dec	r24
    1564:	f1 f7       	brne	.-4      	; 0x1562 <HLCD_voidWriteChar+0x342>
    1566:	89 83       	std	Y+1, r24	; 0x01
_delay_us(1);
}
    1568:	e1 96       	adiw	r28, 0x31	; 49
    156a:	0f b6       	in	r0, 0x3f	; 63
    156c:	f8 94       	cli
    156e:	de bf       	out	0x3e, r29	; 62
    1570:	0f be       	out	0x3f, r0	; 63
    1572:	cd bf       	out	0x3d, r28	; 61
    1574:	cf 91       	pop	r28
    1576:	df 91       	pop	r29
    1578:	08 95       	ret

0000157a <HLCD_voidWriteCmd>:
void  HLCD_voidWriteCmd(const u8 ARG_cu8Cmd)
{
    157a:	df 93       	push	r29
    157c:	cf 93       	push	r28
    157e:	cd b7       	in	r28, 0x3d	; 61
    1580:	de b7       	in	r29, 0x3e	; 62
    1582:	e1 97       	sbiw	r28, 0x31	; 49
    1584:	0f b6       	in	r0, 0x3f	; 63
    1586:	f8 94       	cli
    1588:	de bf       	out	0x3e, r29	; 62
    158a:	0f be       	out	0x3f, r0	; 63
    158c:	cd bf       	out	0x3d, r28	; 61
    158e:	89 ab       	std	Y+49, r24	; 0x31
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_RW_PIN , MDIO_LOW);
    1590:	81 e2       	ldi	r24, 0x21	; 33
    1592:	61 e0       	ldi	r22, 0x01	; 1
    1594:	40 e0       	ldi	r20, 0x00	; 0
    1596:	0e 94 08 13 	call	0x2610	; 0x2610 <MDIO_voidSetPinValue>
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_RS_PIN , MDIO_LOW);
    159a:	81 e2       	ldi	r24, 0x21	; 33
    159c:	60 e0       	ldi	r22, 0x00	; 0
    159e:	40 e0       	ldi	r20, 0x00	; 0
    15a0:	0e 94 08 13 	call	0x2610	; 0x2610 <MDIO_voidSetPinValue>
MDIO_voidSetPortValue(HLCD_DATA_PORT, ARG_cu8Cmd);
    15a4:	88 e2       	ldi	r24, 0x28	; 40
    15a6:	69 a9       	ldd	r22, Y+49	; 0x31
    15a8:	0e 94 9d 10 	call	0x213a	; 0x213a <MDIO_voidSetPortValue>
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_EN_PIN , MDIO_LOW);
    15ac:	81 e2       	ldi	r24, 0x21	; 33
    15ae:	62 e0       	ldi	r22, 0x02	; 2
    15b0:	40 e0       	ldi	r20, 0x00	; 0
    15b2:	0e 94 08 13 	call	0x2610	; 0x2610 <MDIO_voidSetPinValue>
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_EN_PIN , MDIO_HIGH);
    15b6:	81 e2       	ldi	r24, 0x21	; 33
    15b8:	62 e0       	ldi	r22, 0x02	; 2
    15ba:	41 e0       	ldi	r20, 0x01	; 1
    15bc:	0e 94 08 13 	call	0x2610	; 0x2610 <MDIO_voidSetPinValue>
    15c0:	80 e0       	ldi	r24, 0x00	; 0
    15c2:	90 e0       	ldi	r25, 0x00	; 0
    15c4:	a0 e8       	ldi	r26, 0x80	; 128
    15c6:	bf e3       	ldi	r27, 0x3F	; 63
    15c8:	8d a7       	std	Y+45, r24	; 0x2d
    15ca:	9e a7       	std	Y+46, r25	; 0x2e
    15cc:	af a7       	std	Y+47, r26	; 0x2f
    15ce:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    15d0:	6d a5       	ldd	r22, Y+45	; 0x2d
    15d2:	7e a5       	ldd	r23, Y+46	; 0x2e
    15d4:	8f a5       	ldd	r24, Y+47	; 0x2f
    15d6:	98 a9       	ldd	r25, Y+48	; 0x30
    15d8:	2b ea       	ldi	r18, 0xAB	; 171
    15da:	3a ea       	ldi	r19, 0xAA	; 170
    15dc:	4a e2       	ldi	r20, 0x2A	; 42
    15de:	50 e4       	ldi	r21, 0x40	; 64
    15e0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15e4:	dc 01       	movw	r26, r24
    15e6:	cb 01       	movw	r24, r22
    15e8:	89 a7       	std	Y+41, r24	; 0x29
    15ea:	9a a7       	std	Y+42, r25	; 0x2a
    15ec:	ab a7       	std	Y+43, r26	; 0x2b
    15ee:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    15f0:	69 a5       	ldd	r22, Y+41	; 0x29
    15f2:	7a a5       	ldd	r23, Y+42	; 0x2a
    15f4:	8b a5       	ldd	r24, Y+43	; 0x2b
    15f6:	9c a5       	ldd	r25, Y+44	; 0x2c
    15f8:	20 e0       	ldi	r18, 0x00	; 0
    15fa:	30 e0       	ldi	r19, 0x00	; 0
    15fc:	40 e8       	ldi	r20, 0x80	; 128
    15fe:	5f e3       	ldi	r21, 0x3F	; 63
    1600:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1604:	88 23       	and	r24, r24
    1606:	1c f4       	brge	.+6      	; 0x160e <HLCD_voidWriteCmd+0x94>
		__ticks = 1;
    1608:	81 e0       	ldi	r24, 0x01	; 1
    160a:	88 a7       	std	Y+40, r24	; 0x28
    160c:	91 c0       	rjmp	.+290    	; 0x1730 <HLCD_voidWriteCmd+0x1b6>
	else if (__tmp > 255)
    160e:	69 a5       	ldd	r22, Y+41	; 0x29
    1610:	7a a5       	ldd	r23, Y+42	; 0x2a
    1612:	8b a5       	ldd	r24, Y+43	; 0x2b
    1614:	9c a5       	ldd	r25, Y+44	; 0x2c
    1616:	20 e0       	ldi	r18, 0x00	; 0
    1618:	30 e0       	ldi	r19, 0x00	; 0
    161a:	4f e7       	ldi	r20, 0x7F	; 127
    161c:	53 e4       	ldi	r21, 0x43	; 67
    161e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1622:	18 16       	cp	r1, r24
    1624:	0c f0       	brlt	.+2      	; 0x1628 <HLCD_voidWriteCmd+0xae>
    1626:	7b c0       	rjmp	.+246    	; 0x171e <HLCD_voidWriteCmd+0x1a4>
	{
		_delay_ms(__us / 1000.0);
    1628:	6d a5       	ldd	r22, Y+45	; 0x2d
    162a:	7e a5       	ldd	r23, Y+46	; 0x2e
    162c:	8f a5       	ldd	r24, Y+47	; 0x2f
    162e:	98 a9       	ldd	r25, Y+48	; 0x30
    1630:	20 e0       	ldi	r18, 0x00	; 0
    1632:	30 e0       	ldi	r19, 0x00	; 0
    1634:	4a e7       	ldi	r20, 0x7A	; 122
    1636:	54 e4       	ldi	r21, 0x44	; 68
    1638:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    163c:	dc 01       	movw	r26, r24
    163e:	cb 01       	movw	r24, r22
    1640:	8c a3       	std	Y+36, r24	; 0x24
    1642:	9d a3       	std	Y+37, r25	; 0x25
    1644:	ae a3       	std	Y+38, r26	; 0x26
    1646:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1648:	6c a1       	ldd	r22, Y+36	; 0x24
    164a:	7d a1       	ldd	r23, Y+37	; 0x25
    164c:	8e a1       	ldd	r24, Y+38	; 0x26
    164e:	9f a1       	ldd	r25, Y+39	; 0x27
    1650:	20 e0       	ldi	r18, 0x00	; 0
    1652:	30 e0       	ldi	r19, 0x00	; 0
    1654:	4a ef       	ldi	r20, 0xFA	; 250
    1656:	54 e4       	ldi	r21, 0x44	; 68
    1658:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    165c:	dc 01       	movw	r26, r24
    165e:	cb 01       	movw	r24, r22
    1660:	88 a3       	std	Y+32, r24	; 0x20
    1662:	99 a3       	std	Y+33, r25	; 0x21
    1664:	aa a3       	std	Y+34, r26	; 0x22
    1666:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    1668:	68 a1       	ldd	r22, Y+32	; 0x20
    166a:	79 a1       	ldd	r23, Y+33	; 0x21
    166c:	8a a1       	ldd	r24, Y+34	; 0x22
    166e:	9b a1       	ldd	r25, Y+35	; 0x23
    1670:	20 e0       	ldi	r18, 0x00	; 0
    1672:	30 e0       	ldi	r19, 0x00	; 0
    1674:	40 e8       	ldi	r20, 0x80	; 128
    1676:	5f e3       	ldi	r21, 0x3F	; 63
    1678:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    167c:	88 23       	and	r24, r24
    167e:	2c f4       	brge	.+10     	; 0x168a <HLCD_voidWriteCmd+0x110>
		__ticks = 1;
    1680:	81 e0       	ldi	r24, 0x01	; 1
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	9f 8f       	std	Y+31, r25	; 0x1f
    1686:	8e 8f       	std	Y+30, r24	; 0x1e
    1688:	3f c0       	rjmp	.+126    	; 0x1708 <HLCD_voidWriteCmd+0x18e>
	else if (__tmp > 65535)
    168a:	68 a1       	ldd	r22, Y+32	; 0x20
    168c:	79 a1       	ldd	r23, Y+33	; 0x21
    168e:	8a a1       	ldd	r24, Y+34	; 0x22
    1690:	9b a1       	ldd	r25, Y+35	; 0x23
    1692:	20 e0       	ldi	r18, 0x00	; 0
    1694:	3f ef       	ldi	r19, 0xFF	; 255
    1696:	4f e7       	ldi	r20, 0x7F	; 127
    1698:	57 e4       	ldi	r21, 0x47	; 71
    169a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    169e:	18 16       	cp	r1, r24
    16a0:	4c f5       	brge	.+82     	; 0x16f4 <HLCD_voidWriteCmd+0x17a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16a2:	6c a1       	ldd	r22, Y+36	; 0x24
    16a4:	7d a1       	ldd	r23, Y+37	; 0x25
    16a6:	8e a1       	ldd	r24, Y+38	; 0x26
    16a8:	9f a1       	ldd	r25, Y+39	; 0x27
    16aa:	20 e0       	ldi	r18, 0x00	; 0
    16ac:	30 e0       	ldi	r19, 0x00	; 0
    16ae:	40 e2       	ldi	r20, 0x20	; 32
    16b0:	51 e4       	ldi	r21, 0x41	; 65
    16b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16b6:	dc 01       	movw	r26, r24
    16b8:	cb 01       	movw	r24, r22
    16ba:	bc 01       	movw	r22, r24
    16bc:	cd 01       	movw	r24, r26
    16be:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    16c2:	dc 01       	movw	r26, r24
    16c4:	cb 01       	movw	r24, r22
    16c6:	9f 8f       	std	Y+31, r25	; 0x1f
    16c8:	8e 8f       	std	Y+30, r24	; 0x1e
    16ca:	0f c0       	rjmp	.+30     	; 0x16ea <HLCD_voidWriteCmd+0x170>
    16cc:	88 ec       	ldi	r24, 0xC8	; 200
    16ce:	90 e0       	ldi	r25, 0x00	; 0
    16d0:	9d 8f       	std	Y+29, r25	; 0x1d
    16d2:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    16d4:	8c 8d       	ldd	r24, Y+28	; 0x1c
    16d6:	9d 8d       	ldd	r25, Y+29	; 0x1d
    16d8:	01 97       	sbiw	r24, 0x01	; 1
    16da:	f1 f7       	brne	.-4      	; 0x16d8 <HLCD_voidWriteCmd+0x15e>
    16dc:	9d 8f       	std	Y+29, r25	; 0x1d
    16de:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16e0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    16e2:	9f 8d       	ldd	r25, Y+31	; 0x1f
    16e4:	01 97       	sbiw	r24, 0x01	; 1
    16e6:	9f 8f       	std	Y+31, r25	; 0x1f
    16e8:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    16ea:	8e 8d       	ldd	r24, Y+30	; 0x1e
    16ec:	9f 8d       	ldd	r25, Y+31	; 0x1f
    16ee:	00 97       	sbiw	r24, 0x00	; 0
    16f0:	69 f7       	brne	.-38     	; 0x16cc <HLCD_voidWriteCmd+0x152>
    16f2:	24 c0       	rjmp	.+72     	; 0x173c <HLCD_voidWriteCmd+0x1c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    16f4:	68 a1       	ldd	r22, Y+32	; 0x20
    16f6:	79 a1       	ldd	r23, Y+33	; 0x21
    16f8:	8a a1       	ldd	r24, Y+34	; 0x22
    16fa:	9b a1       	ldd	r25, Y+35	; 0x23
    16fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1700:	dc 01       	movw	r26, r24
    1702:	cb 01       	movw	r24, r22
    1704:	9f 8f       	std	Y+31, r25	; 0x1f
    1706:	8e 8f       	std	Y+30, r24	; 0x1e
    1708:	8e 8d       	ldd	r24, Y+30	; 0x1e
    170a:	9f 8d       	ldd	r25, Y+31	; 0x1f
    170c:	9b 8f       	std	Y+27, r25	; 0x1b
    170e:	8a 8f       	std	Y+26, r24	; 0x1a
    1710:	8a 8d       	ldd	r24, Y+26	; 0x1a
    1712:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1714:	01 97       	sbiw	r24, 0x01	; 1
    1716:	f1 f7       	brne	.-4      	; 0x1714 <HLCD_voidWriteCmd+0x19a>
    1718:	9b 8f       	std	Y+27, r25	; 0x1b
    171a:	8a 8f       	std	Y+26, r24	; 0x1a
    171c:	0f c0       	rjmp	.+30     	; 0x173c <HLCD_voidWriteCmd+0x1c2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    171e:	69 a5       	ldd	r22, Y+41	; 0x29
    1720:	7a a5       	ldd	r23, Y+42	; 0x2a
    1722:	8b a5       	ldd	r24, Y+43	; 0x2b
    1724:	9c a5       	ldd	r25, Y+44	; 0x2c
    1726:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    172a:	dc 01       	movw	r26, r24
    172c:	cb 01       	movw	r24, r22
    172e:	88 a7       	std	Y+40, r24	; 0x28
    1730:	88 a5       	ldd	r24, Y+40	; 0x28
    1732:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1734:	89 8d       	ldd	r24, Y+25	; 0x19
    1736:	8a 95       	dec	r24
    1738:	f1 f7       	brne	.-4      	; 0x1736 <HLCD_voidWriteCmd+0x1bc>
    173a:	89 8f       	std	Y+25, r24	; 0x19
_delay_us(1);
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_EN_PIN , MDIO_LOW);
    173c:	81 e2       	ldi	r24, 0x21	; 33
    173e:	62 e0       	ldi	r22, 0x02	; 2
    1740:	40 e0       	ldi	r20, 0x00	; 0
    1742:	0e 94 08 13 	call	0x2610	; 0x2610 <MDIO_voidSetPinValue>
    1746:	80 e0       	ldi	r24, 0x00	; 0
    1748:	90 e0       	ldi	r25, 0x00	; 0
    174a:	a0 e8       	ldi	r26, 0x80	; 128
    174c:	bf e3       	ldi	r27, 0x3F	; 63
    174e:	8d 8b       	std	Y+21, r24	; 0x15
    1750:	9e 8b       	std	Y+22, r25	; 0x16
    1752:	af 8b       	std	Y+23, r26	; 0x17
    1754:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1756:	6d 89       	ldd	r22, Y+21	; 0x15
    1758:	7e 89       	ldd	r23, Y+22	; 0x16
    175a:	8f 89       	ldd	r24, Y+23	; 0x17
    175c:	98 8d       	ldd	r25, Y+24	; 0x18
    175e:	2b ea       	ldi	r18, 0xAB	; 171
    1760:	3a ea       	ldi	r19, 0xAA	; 170
    1762:	4a e2       	ldi	r20, 0x2A	; 42
    1764:	50 e4       	ldi	r21, 0x40	; 64
    1766:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    176a:	dc 01       	movw	r26, r24
    176c:	cb 01       	movw	r24, r22
    176e:	89 8b       	std	Y+17, r24	; 0x11
    1770:	9a 8b       	std	Y+18, r25	; 0x12
    1772:	ab 8b       	std	Y+19, r26	; 0x13
    1774:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1776:	69 89       	ldd	r22, Y+17	; 0x11
    1778:	7a 89       	ldd	r23, Y+18	; 0x12
    177a:	8b 89       	ldd	r24, Y+19	; 0x13
    177c:	9c 89       	ldd	r25, Y+20	; 0x14
    177e:	20 e0       	ldi	r18, 0x00	; 0
    1780:	30 e0       	ldi	r19, 0x00	; 0
    1782:	40 e8       	ldi	r20, 0x80	; 128
    1784:	5f e3       	ldi	r21, 0x3F	; 63
    1786:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    178a:	88 23       	and	r24, r24
    178c:	1c f4       	brge	.+6      	; 0x1794 <HLCD_voidWriteCmd+0x21a>
		__ticks = 1;
    178e:	81 e0       	ldi	r24, 0x01	; 1
    1790:	88 8b       	std	Y+16, r24	; 0x10
    1792:	91 c0       	rjmp	.+290    	; 0x18b6 <HLCD_voidWriteCmd+0x33c>
	else if (__tmp > 255)
    1794:	69 89       	ldd	r22, Y+17	; 0x11
    1796:	7a 89       	ldd	r23, Y+18	; 0x12
    1798:	8b 89       	ldd	r24, Y+19	; 0x13
    179a:	9c 89       	ldd	r25, Y+20	; 0x14
    179c:	20 e0       	ldi	r18, 0x00	; 0
    179e:	30 e0       	ldi	r19, 0x00	; 0
    17a0:	4f e7       	ldi	r20, 0x7F	; 127
    17a2:	53 e4       	ldi	r21, 0x43	; 67
    17a4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    17a8:	18 16       	cp	r1, r24
    17aa:	0c f0       	brlt	.+2      	; 0x17ae <HLCD_voidWriteCmd+0x234>
    17ac:	7b c0       	rjmp	.+246    	; 0x18a4 <HLCD_voidWriteCmd+0x32a>
	{
		_delay_ms(__us / 1000.0);
    17ae:	6d 89       	ldd	r22, Y+21	; 0x15
    17b0:	7e 89       	ldd	r23, Y+22	; 0x16
    17b2:	8f 89       	ldd	r24, Y+23	; 0x17
    17b4:	98 8d       	ldd	r25, Y+24	; 0x18
    17b6:	20 e0       	ldi	r18, 0x00	; 0
    17b8:	30 e0       	ldi	r19, 0x00	; 0
    17ba:	4a e7       	ldi	r20, 0x7A	; 122
    17bc:	54 e4       	ldi	r21, 0x44	; 68
    17be:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    17c2:	dc 01       	movw	r26, r24
    17c4:	cb 01       	movw	r24, r22
    17c6:	8c 87       	std	Y+12, r24	; 0x0c
    17c8:	9d 87       	std	Y+13, r25	; 0x0d
    17ca:	ae 87       	std	Y+14, r26	; 0x0e
    17cc:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17ce:	6c 85       	ldd	r22, Y+12	; 0x0c
    17d0:	7d 85       	ldd	r23, Y+13	; 0x0d
    17d2:	8e 85       	ldd	r24, Y+14	; 0x0e
    17d4:	9f 85       	ldd	r25, Y+15	; 0x0f
    17d6:	20 e0       	ldi	r18, 0x00	; 0
    17d8:	30 e0       	ldi	r19, 0x00	; 0
    17da:	4a ef       	ldi	r20, 0xFA	; 250
    17dc:	54 e4       	ldi	r21, 0x44	; 68
    17de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17e2:	dc 01       	movw	r26, r24
    17e4:	cb 01       	movw	r24, r22
    17e6:	88 87       	std	Y+8, r24	; 0x08
    17e8:	99 87       	std	Y+9, r25	; 0x09
    17ea:	aa 87       	std	Y+10, r26	; 0x0a
    17ec:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    17ee:	68 85       	ldd	r22, Y+8	; 0x08
    17f0:	79 85       	ldd	r23, Y+9	; 0x09
    17f2:	8a 85       	ldd	r24, Y+10	; 0x0a
    17f4:	9b 85       	ldd	r25, Y+11	; 0x0b
    17f6:	20 e0       	ldi	r18, 0x00	; 0
    17f8:	30 e0       	ldi	r19, 0x00	; 0
    17fa:	40 e8       	ldi	r20, 0x80	; 128
    17fc:	5f e3       	ldi	r21, 0x3F	; 63
    17fe:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1802:	88 23       	and	r24, r24
    1804:	2c f4       	brge	.+10     	; 0x1810 <HLCD_voidWriteCmd+0x296>
		__ticks = 1;
    1806:	81 e0       	ldi	r24, 0x01	; 1
    1808:	90 e0       	ldi	r25, 0x00	; 0
    180a:	9f 83       	std	Y+7, r25	; 0x07
    180c:	8e 83       	std	Y+6, r24	; 0x06
    180e:	3f c0       	rjmp	.+126    	; 0x188e <HLCD_voidWriteCmd+0x314>
	else if (__tmp > 65535)
    1810:	68 85       	ldd	r22, Y+8	; 0x08
    1812:	79 85       	ldd	r23, Y+9	; 0x09
    1814:	8a 85       	ldd	r24, Y+10	; 0x0a
    1816:	9b 85       	ldd	r25, Y+11	; 0x0b
    1818:	20 e0       	ldi	r18, 0x00	; 0
    181a:	3f ef       	ldi	r19, 0xFF	; 255
    181c:	4f e7       	ldi	r20, 0x7F	; 127
    181e:	57 e4       	ldi	r21, 0x47	; 71
    1820:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1824:	18 16       	cp	r1, r24
    1826:	4c f5       	brge	.+82     	; 0x187a <HLCD_voidWriteCmd+0x300>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1828:	6c 85       	ldd	r22, Y+12	; 0x0c
    182a:	7d 85       	ldd	r23, Y+13	; 0x0d
    182c:	8e 85       	ldd	r24, Y+14	; 0x0e
    182e:	9f 85       	ldd	r25, Y+15	; 0x0f
    1830:	20 e0       	ldi	r18, 0x00	; 0
    1832:	30 e0       	ldi	r19, 0x00	; 0
    1834:	40 e2       	ldi	r20, 0x20	; 32
    1836:	51 e4       	ldi	r21, 0x41	; 65
    1838:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    183c:	dc 01       	movw	r26, r24
    183e:	cb 01       	movw	r24, r22
    1840:	bc 01       	movw	r22, r24
    1842:	cd 01       	movw	r24, r26
    1844:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1848:	dc 01       	movw	r26, r24
    184a:	cb 01       	movw	r24, r22
    184c:	9f 83       	std	Y+7, r25	; 0x07
    184e:	8e 83       	std	Y+6, r24	; 0x06
    1850:	0f c0       	rjmp	.+30     	; 0x1870 <HLCD_voidWriteCmd+0x2f6>
    1852:	88 ec       	ldi	r24, 0xC8	; 200
    1854:	90 e0       	ldi	r25, 0x00	; 0
    1856:	9d 83       	std	Y+5, r25	; 0x05
    1858:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    185a:	8c 81       	ldd	r24, Y+4	; 0x04
    185c:	9d 81       	ldd	r25, Y+5	; 0x05
    185e:	01 97       	sbiw	r24, 0x01	; 1
    1860:	f1 f7       	brne	.-4      	; 0x185e <HLCD_voidWriteCmd+0x2e4>
    1862:	9d 83       	std	Y+5, r25	; 0x05
    1864:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1866:	8e 81       	ldd	r24, Y+6	; 0x06
    1868:	9f 81       	ldd	r25, Y+7	; 0x07
    186a:	01 97       	sbiw	r24, 0x01	; 1
    186c:	9f 83       	std	Y+7, r25	; 0x07
    186e:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1870:	8e 81       	ldd	r24, Y+6	; 0x06
    1872:	9f 81       	ldd	r25, Y+7	; 0x07
    1874:	00 97       	sbiw	r24, 0x00	; 0
    1876:	69 f7       	brne	.-38     	; 0x1852 <HLCD_voidWriteCmd+0x2d8>
    1878:	24 c0       	rjmp	.+72     	; 0x18c2 <HLCD_voidWriteCmd+0x348>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    187a:	68 85       	ldd	r22, Y+8	; 0x08
    187c:	79 85       	ldd	r23, Y+9	; 0x09
    187e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1880:	9b 85       	ldd	r25, Y+11	; 0x0b
    1882:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1886:	dc 01       	movw	r26, r24
    1888:	cb 01       	movw	r24, r22
    188a:	9f 83       	std	Y+7, r25	; 0x07
    188c:	8e 83       	std	Y+6, r24	; 0x06
    188e:	8e 81       	ldd	r24, Y+6	; 0x06
    1890:	9f 81       	ldd	r25, Y+7	; 0x07
    1892:	9b 83       	std	Y+3, r25	; 0x03
    1894:	8a 83       	std	Y+2, r24	; 0x02
    1896:	8a 81       	ldd	r24, Y+2	; 0x02
    1898:	9b 81       	ldd	r25, Y+3	; 0x03
    189a:	01 97       	sbiw	r24, 0x01	; 1
    189c:	f1 f7       	brne	.-4      	; 0x189a <HLCD_voidWriteCmd+0x320>
    189e:	9b 83       	std	Y+3, r25	; 0x03
    18a0:	8a 83       	std	Y+2, r24	; 0x02
    18a2:	0f c0       	rjmp	.+30     	; 0x18c2 <HLCD_voidWriteCmd+0x348>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    18a4:	69 89       	ldd	r22, Y+17	; 0x11
    18a6:	7a 89       	ldd	r23, Y+18	; 0x12
    18a8:	8b 89       	ldd	r24, Y+19	; 0x13
    18aa:	9c 89       	ldd	r25, Y+20	; 0x14
    18ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18b0:	dc 01       	movw	r26, r24
    18b2:	cb 01       	movw	r24, r22
    18b4:	88 8b       	std	Y+16, r24	; 0x10
    18b6:	88 89       	ldd	r24, Y+16	; 0x10
    18b8:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    18ba:	89 81       	ldd	r24, Y+1	; 0x01
    18bc:	8a 95       	dec	r24
    18be:	f1 f7       	brne	.-4      	; 0x18bc <HLCD_voidWriteCmd+0x342>
    18c0:	89 83       	std	Y+1, r24	; 0x01
_delay_us(1);

}
    18c2:	e1 96       	adiw	r28, 0x31	; 49
    18c4:	0f b6       	in	r0, 0x3f	; 63
    18c6:	f8 94       	cli
    18c8:	de bf       	out	0x3e, r29	; 62
    18ca:	0f be       	out	0x3f, r0	; 63
    18cc:	cd bf       	out	0x3d, r28	; 61
    18ce:	cf 91       	pop	r28
    18d0:	df 91       	pop	r29
    18d2:	08 95       	ret

000018d4 <HLCD_voidClearScreen>:
void  HLCD_voidClearScreen(void)
{
    18d4:	df 93       	push	r29
    18d6:	cf 93       	push	r28
    18d8:	cd b7       	in	r28, 0x3d	; 61
    18da:	de b7       	in	r29, 0x3e	; 62
    18dc:	2e 97       	sbiw	r28, 0x0e	; 14
    18de:	0f b6       	in	r0, 0x3f	; 63
    18e0:	f8 94       	cli
    18e2:	de bf       	out	0x3e, r29	; 62
    18e4:	0f be       	out	0x3f, r0	; 63
    18e6:	cd bf       	out	0x3d, r28	; 61
	HLCD_voidWriteCmd(0X01);
    18e8:	81 e0       	ldi	r24, 0x01	; 1
    18ea:	0e 94 bd 0a 	call	0x157a	; 0x157a <HLCD_voidWriteCmd>
    18ee:	80 e0       	ldi	r24, 0x00	; 0
    18f0:	90 e0       	ldi	r25, 0x00	; 0
    18f2:	a0 e0       	ldi	r26, 0x00	; 0
    18f4:	b0 e4       	ldi	r27, 0x40	; 64
    18f6:	8b 87       	std	Y+11, r24	; 0x0b
    18f8:	9c 87       	std	Y+12, r25	; 0x0c
    18fa:	ad 87       	std	Y+13, r26	; 0x0d
    18fc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18fe:	6b 85       	ldd	r22, Y+11	; 0x0b
    1900:	7c 85       	ldd	r23, Y+12	; 0x0c
    1902:	8d 85       	ldd	r24, Y+13	; 0x0d
    1904:	9e 85       	ldd	r25, Y+14	; 0x0e
    1906:	20 e0       	ldi	r18, 0x00	; 0
    1908:	30 e0       	ldi	r19, 0x00	; 0
    190a:	4a ef       	ldi	r20, 0xFA	; 250
    190c:	54 e4       	ldi	r21, 0x44	; 68
    190e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1912:	dc 01       	movw	r26, r24
    1914:	cb 01       	movw	r24, r22
    1916:	8f 83       	std	Y+7, r24	; 0x07
    1918:	98 87       	std	Y+8, r25	; 0x08
    191a:	a9 87       	std	Y+9, r26	; 0x09
    191c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    191e:	6f 81       	ldd	r22, Y+7	; 0x07
    1920:	78 85       	ldd	r23, Y+8	; 0x08
    1922:	89 85       	ldd	r24, Y+9	; 0x09
    1924:	9a 85       	ldd	r25, Y+10	; 0x0a
    1926:	20 e0       	ldi	r18, 0x00	; 0
    1928:	30 e0       	ldi	r19, 0x00	; 0
    192a:	40 e8       	ldi	r20, 0x80	; 128
    192c:	5f e3       	ldi	r21, 0x3F	; 63
    192e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1932:	88 23       	and	r24, r24
    1934:	2c f4       	brge	.+10     	; 0x1940 <HLCD_voidClearScreen+0x6c>
		__ticks = 1;
    1936:	81 e0       	ldi	r24, 0x01	; 1
    1938:	90 e0       	ldi	r25, 0x00	; 0
    193a:	9e 83       	std	Y+6, r25	; 0x06
    193c:	8d 83       	std	Y+5, r24	; 0x05
    193e:	3f c0       	rjmp	.+126    	; 0x19be <HLCD_voidClearScreen+0xea>
	else if (__tmp > 65535)
    1940:	6f 81       	ldd	r22, Y+7	; 0x07
    1942:	78 85       	ldd	r23, Y+8	; 0x08
    1944:	89 85       	ldd	r24, Y+9	; 0x09
    1946:	9a 85       	ldd	r25, Y+10	; 0x0a
    1948:	20 e0       	ldi	r18, 0x00	; 0
    194a:	3f ef       	ldi	r19, 0xFF	; 255
    194c:	4f e7       	ldi	r20, 0x7F	; 127
    194e:	57 e4       	ldi	r21, 0x47	; 71
    1950:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1954:	18 16       	cp	r1, r24
    1956:	4c f5       	brge	.+82     	; 0x19aa <HLCD_voidClearScreen+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1958:	6b 85       	ldd	r22, Y+11	; 0x0b
    195a:	7c 85       	ldd	r23, Y+12	; 0x0c
    195c:	8d 85       	ldd	r24, Y+13	; 0x0d
    195e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1960:	20 e0       	ldi	r18, 0x00	; 0
    1962:	30 e0       	ldi	r19, 0x00	; 0
    1964:	40 e2       	ldi	r20, 0x20	; 32
    1966:	51 e4       	ldi	r21, 0x41	; 65
    1968:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    196c:	dc 01       	movw	r26, r24
    196e:	cb 01       	movw	r24, r22
    1970:	bc 01       	movw	r22, r24
    1972:	cd 01       	movw	r24, r26
    1974:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1978:	dc 01       	movw	r26, r24
    197a:	cb 01       	movw	r24, r22
    197c:	9e 83       	std	Y+6, r25	; 0x06
    197e:	8d 83       	std	Y+5, r24	; 0x05
    1980:	0f c0       	rjmp	.+30     	; 0x19a0 <HLCD_voidClearScreen+0xcc>
    1982:	88 ec       	ldi	r24, 0xC8	; 200
    1984:	90 e0       	ldi	r25, 0x00	; 0
    1986:	9c 83       	std	Y+4, r25	; 0x04
    1988:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    198a:	8b 81       	ldd	r24, Y+3	; 0x03
    198c:	9c 81       	ldd	r25, Y+4	; 0x04
    198e:	01 97       	sbiw	r24, 0x01	; 1
    1990:	f1 f7       	brne	.-4      	; 0x198e <HLCD_voidClearScreen+0xba>
    1992:	9c 83       	std	Y+4, r25	; 0x04
    1994:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1996:	8d 81       	ldd	r24, Y+5	; 0x05
    1998:	9e 81       	ldd	r25, Y+6	; 0x06
    199a:	01 97       	sbiw	r24, 0x01	; 1
    199c:	9e 83       	std	Y+6, r25	; 0x06
    199e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19a0:	8d 81       	ldd	r24, Y+5	; 0x05
    19a2:	9e 81       	ldd	r25, Y+6	; 0x06
    19a4:	00 97       	sbiw	r24, 0x00	; 0
    19a6:	69 f7       	brne	.-38     	; 0x1982 <HLCD_voidClearScreen+0xae>
    19a8:	14 c0       	rjmp	.+40     	; 0x19d2 <HLCD_voidClearScreen+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19aa:	6f 81       	ldd	r22, Y+7	; 0x07
    19ac:	78 85       	ldd	r23, Y+8	; 0x08
    19ae:	89 85       	ldd	r24, Y+9	; 0x09
    19b0:	9a 85       	ldd	r25, Y+10	; 0x0a
    19b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19b6:	dc 01       	movw	r26, r24
    19b8:	cb 01       	movw	r24, r22
    19ba:	9e 83       	std	Y+6, r25	; 0x06
    19bc:	8d 83       	std	Y+5, r24	; 0x05
    19be:	8d 81       	ldd	r24, Y+5	; 0x05
    19c0:	9e 81       	ldd	r25, Y+6	; 0x06
    19c2:	9a 83       	std	Y+2, r25	; 0x02
    19c4:	89 83       	std	Y+1, r24	; 0x01
    19c6:	89 81       	ldd	r24, Y+1	; 0x01
    19c8:	9a 81       	ldd	r25, Y+2	; 0x02
    19ca:	01 97       	sbiw	r24, 0x01	; 1
    19cc:	f1 f7       	brne	.-4      	; 0x19ca <HLCD_voidClearScreen+0xf6>
    19ce:	9a 83       	std	Y+2, r25	; 0x02
    19d0:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    19d2:	2e 96       	adiw	r28, 0x0e	; 14
    19d4:	0f b6       	in	r0, 0x3f	; 63
    19d6:	f8 94       	cli
    19d8:	de bf       	out	0x3e, r29	; 62
    19da:	0f be       	out	0x3f, r0	; 63
    19dc:	cd bf       	out	0x3d, r28	; 61
    19de:	cf 91       	pop	r28
    19e0:	df 91       	pop	r29
    19e2:	08 95       	ret

000019e4 <HLCD_voidWriteString>:
void HLCD_voidWriteString(const char* ARG_ccharpString)
{
    19e4:	df 93       	push	r29
    19e6:	cf 93       	push	r28
    19e8:	00 d0       	rcall	.+0      	; 0x19ea <HLCD_voidWriteString+0x6>
    19ea:	0f 92       	push	r0
    19ec:	cd b7       	in	r28, 0x3d	; 61
    19ee:	de b7       	in	r29, 0x3e	; 62
    19f0:	9b 83       	std	Y+3, r25	; 0x03
    19f2:	8a 83       	std	Y+2, r24	; 0x02
u8 L_u8i = 0;
    19f4:	19 82       	std	Y+1, r1	; 0x01

	do
	{
	HLCD_voidWriteChar(ARG_ccharpString [L_u8i]);
    19f6:	89 81       	ldd	r24, Y+1	; 0x01
    19f8:	28 2f       	mov	r18, r24
    19fa:	30 e0       	ldi	r19, 0x00	; 0
    19fc:	8a 81       	ldd	r24, Y+2	; 0x02
    19fe:	9b 81       	ldd	r25, Y+3	; 0x03
    1a00:	fc 01       	movw	r30, r24
    1a02:	e2 0f       	add	r30, r18
    1a04:	f3 1f       	adc	r31, r19
    1a06:	80 81       	ld	r24, Z
    1a08:	0e 94 10 09 	call	0x1220	; 0x1220 <HLCD_voidWriteChar>
	L_u8i++;
    1a0c:	89 81       	ldd	r24, Y+1	; 0x01
    1a0e:	8f 5f       	subi	r24, 0xFF	; 255
    1a10:	89 83       	std	Y+1, r24	; 0x01
	}while(ARG_ccharpString [L_u8i]!= '\0');
    1a12:	89 81       	ldd	r24, Y+1	; 0x01
    1a14:	28 2f       	mov	r18, r24
    1a16:	30 e0       	ldi	r19, 0x00	; 0
    1a18:	8a 81       	ldd	r24, Y+2	; 0x02
    1a1a:	9b 81       	ldd	r25, Y+3	; 0x03
    1a1c:	fc 01       	movw	r30, r24
    1a1e:	e2 0f       	add	r30, r18
    1a20:	f3 1f       	adc	r31, r19
    1a22:	80 81       	ld	r24, Z
    1a24:	88 23       	and	r24, r24
    1a26:	39 f7       	brne	.-50     	; 0x19f6 <HLCD_voidWriteString+0x12>
}
    1a28:	0f 90       	pop	r0
    1a2a:	0f 90       	pop	r0
    1a2c:	0f 90       	pop	r0
    1a2e:	cf 91       	pop	r28
    1a30:	df 91       	pop	r29
    1a32:	08 95       	ret

00001a34 <HLCD_voidSetCursor>:

void HLCD_voidSetCursor(u8 ARG_u8Row, u8 ARG_u8Col)

{
    1a34:	df 93       	push	r29
    1a36:	cf 93       	push	r28
    1a38:	00 d0       	rcall	.+0      	; 0x1a3a <HLCD_voidSetCursor+0x6>
    1a3a:	cd b7       	in	r28, 0x3d	; 61
    1a3c:	de b7       	in	r29, 0x3e	; 62
    1a3e:	89 83       	std	Y+1, r24	; 0x01
    1a40:	6a 83       	std	Y+2, r22	; 0x02


	if((ARG_u8Row<=1)&&(ARG_u8Col<=15))
    1a42:	89 81       	ldd	r24, Y+1	; 0x01
    1a44:	82 30       	cpi	r24, 0x02	; 2
    1a46:	a8 f4       	brcc	.+42     	; 0x1a72 <HLCD_voidSetCursor+0x3e>
    1a48:	8a 81       	ldd	r24, Y+2	; 0x02
    1a4a:	80 31       	cpi	r24, 0x10	; 16
    1a4c:	90 f4       	brcc	.+36     	; 0x1a72 <HLCD_voidSetCursor+0x3e>
	{
		HLCD_voidWriteCmd((1<<7) | (ARG_u8Row<<6) | ARG_u8Col);
    1a4e:	89 81       	ldd	r24, Y+1	; 0x01
    1a50:	88 2f       	mov	r24, r24
    1a52:	90 e0       	ldi	r25, 0x00	; 0
    1a54:	00 24       	eor	r0, r0
    1a56:	96 95       	lsr	r25
    1a58:	87 95       	ror	r24
    1a5a:	07 94       	ror	r0
    1a5c:	96 95       	lsr	r25
    1a5e:	87 95       	ror	r24
    1a60:	07 94       	ror	r0
    1a62:	98 2f       	mov	r25, r24
    1a64:	80 2d       	mov	r24, r0
    1a66:	98 2f       	mov	r25, r24
    1a68:	90 68       	ori	r25, 0x80	; 128
    1a6a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a6c:	89 2b       	or	r24, r25
    1a6e:	0e 94 bd 0a 	call	0x157a	; 0x157a <HLCD_voidWriteCmd>
	}
	else
	{
		/* Report anError*/
	}
}
    1a72:	0f 90       	pop	r0
    1a74:	0f 90       	pop	r0
    1a76:	cf 91       	pop	r28
    1a78:	df 91       	pop	r29
    1a7a:	08 95       	ret

00001a7c <HLCD_voidShifting>:

void  HLCD_voidShifting(char ARG_charChar)
{
    1a7c:	df 93       	push	r29
    1a7e:	cf 93       	push	r28
    1a80:	cd b7       	in	r28, 0x3d	; 61
    1a82:	de b7       	in	r29, 0x3e	; 62
    1a84:	eb 97       	sbiw	r28, 0x3b	; 59
    1a86:	0f b6       	in	r0, 0x3f	; 63
    1a88:	f8 94       	cli
    1a8a:	de bf       	out	0x3e, r29	; 62
    1a8c:	0f be       	out	0x3f, r0	; 63
    1a8e:	cd bf       	out	0x3d, r28	; 61
    1a90:	89 af       	std	Y+57, r24	; 0x39
	switch(ARG_charChar)
    1a92:	89 ad       	ldd	r24, Y+57	; 0x39
    1a94:	28 2f       	mov	r18, r24
    1a96:	30 e0       	ldi	r19, 0x00	; 0
    1a98:	3b af       	std	Y+59, r19	; 0x3b
    1a9a:	2a af       	std	Y+58, r18	; 0x3a
    1a9c:	8a ad       	ldd	r24, Y+58	; 0x3a
    1a9e:	9b ad       	ldd	r25, Y+59	; 0x3b
    1aa0:	8c 34       	cpi	r24, 0x4C	; 76
    1aa2:	91 05       	cpc	r25, r1
    1aa4:	39 f0       	breq	.+14     	; 0x1ab4 <HLCD_voidShifting+0x38>
    1aa6:	2a ad       	ldd	r18, Y+58	; 0x3a
    1aa8:	3b ad       	ldd	r19, Y+59	; 0x3b
    1aaa:	22 35       	cpi	r18, 0x52	; 82
    1aac:	31 05       	cpc	r19, r1
    1aae:	09 f4       	brne	.+2      	; 0x1ab2 <HLCD_voidShifting+0x36>
    1ab0:	e9 c0       	rjmp	.+466    	; 0x1c84 <HLCD_voidShifting+0x208>
    1ab2:	cf c1       	rjmp	.+926    	; 0x1e52 <HLCD_voidShifting+0x3d6>
    1ab4:	80 e0       	ldi	r24, 0x00	; 0
    1ab6:	90 e0       	ldi	r25, 0x00	; 0
    1ab8:	a8 ec       	ldi	r26, 0xC8	; 200
    1aba:	b2 e4       	ldi	r27, 0x42	; 66
    1abc:	8d ab       	std	Y+53, r24	; 0x35
    1abe:	9e ab       	std	Y+54, r25	; 0x36
    1ac0:	af ab       	std	Y+55, r26	; 0x37
    1ac2:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ac4:	6d a9       	ldd	r22, Y+53	; 0x35
    1ac6:	7e a9       	ldd	r23, Y+54	; 0x36
    1ac8:	8f a9       	ldd	r24, Y+55	; 0x37
    1aca:	98 ad       	ldd	r25, Y+56	; 0x38
    1acc:	20 e0       	ldi	r18, 0x00	; 0
    1ace:	30 e0       	ldi	r19, 0x00	; 0
    1ad0:	4a ef       	ldi	r20, 0xFA	; 250
    1ad2:	54 e4       	ldi	r21, 0x44	; 68
    1ad4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ad8:	dc 01       	movw	r26, r24
    1ada:	cb 01       	movw	r24, r22
    1adc:	89 ab       	std	Y+49, r24	; 0x31
    1ade:	9a ab       	std	Y+50, r25	; 0x32
    1ae0:	ab ab       	std	Y+51, r26	; 0x33
    1ae2:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1ae4:	69 a9       	ldd	r22, Y+49	; 0x31
    1ae6:	7a a9       	ldd	r23, Y+50	; 0x32
    1ae8:	8b a9       	ldd	r24, Y+51	; 0x33
    1aea:	9c a9       	ldd	r25, Y+52	; 0x34
    1aec:	20 e0       	ldi	r18, 0x00	; 0
    1aee:	30 e0       	ldi	r19, 0x00	; 0
    1af0:	40 e8       	ldi	r20, 0x80	; 128
    1af2:	5f e3       	ldi	r21, 0x3F	; 63
    1af4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1af8:	88 23       	and	r24, r24
    1afa:	2c f4       	brge	.+10     	; 0x1b06 <HLCD_voidShifting+0x8a>
		__ticks = 1;
    1afc:	81 e0       	ldi	r24, 0x01	; 1
    1afe:	90 e0       	ldi	r25, 0x00	; 0
    1b00:	98 ab       	std	Y+48, r25	; 0x30
    1b02:	8f a7       	std	Y+47, r24	; 0x2f
    1b04:	3f c0       	rjmp	.+126    	; 0x1b84 <HLCD_voidShifting+0x108>
	else if (__tmp > 65535)
    1b06:	69 a9       	ldd	r22, Y+49	; 0x31
    1b08:	7a a9       	ldd	r23, Y+50	; 0x32
    1b0a:	8b a9       	ldd	r24, Y+51	; 0x33
    1b0c:	9c a9       	ldd	r25, Y+52	; 0x34
    1b0e:	20 e0       	ldi	r18, 0x00	; 0
    1b10:	3f ef       	ldi	r19, 0xFF	; 255
    1b12:	4f e7       	ldi	r20, 0x7F	; 127
    1b14:	57 e4       	ldi	r21, 0x47	; 71
    1b16:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1b1a:	18 16       	cp	r1, r24
    1b1c:	4c f5       	brge	.+82     	; 0x1b70 <HLCD_voidShifting+0xf4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b1e:	6d a9       	ldd	r22, Y+53	; 0x35
    1b20:	7e a9       	ldd	r23, Y+54	; 0x36
    1b22:	8f a9       	ldd	r24, Y+55	; 0x37
    1b24:	98 ad       	ldd	r25, Y+56	; 0x38
    1b26:	20 e0       	ldi	r18, 0x00	; 0
    1b28:	30 e0       	ldi	r19, 0x00	; 0
    1b2a:	40 e2       	ldi	r20, 0x20	; 32
    1b2c:	51 e4       	ldi	r21, 0x41	; 65
    1b2e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b32:	dc 01       	movw	r26, r24
    1b34:	cb 01       	movw	r24, r22
    1b36:	bc 01       	movw	r22, r24
    1b38:	cd 01       	movw	r24, r26
    1b3a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b3e:	dc 01       	movw	r26, r24
    1b40:	cb 01       	movw	r24, r22
    1b42:	98 ab       	std	Y+48, r25	; 0x30
    1b44:	8f a7       	std	Y+47, r24	; 0x2f
    1b46:	0f c0       	rjmp	.+30     	; 0x1b66 <HLCD_voidShifting+0xea>
    1b48:	88 ec       	ldi	r24, 0xC8	; 200
    1b4a:	90 e0       	ldi	r25, 0x00	; 0
    1b4c:	9e a7       	std	Y+46, r25	; 0x2e
    1b4e:	8d a7       	std	Y+45, r24	; 0x2d
    1b50:	8d a5       	ldd	r24, Y+45	; 0x2d
    1b52:	9e a5       	ldd	r25, Y+46	; 0x2e
    1b54:	01 97       	sbiw	r24, 0x01	; 1
    1b56:	f1 f7       	brne	.-4      	; 0x1b54 <HLCD_voidShifting+0xd8>
    1b58:	9e a7       	std	Y+46, r25	; 0x2e
    1b5a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b5c:	8f a5       	ldd	r24, Y+47	; 0x2f
    1b5e:	98 a9       	ldd	r25, Y+48	; 0x30
    1b60:	01 97       	sbiw	r24, 0x01	; 1
    1b62:	98 ab       	std	Y+48, r25	; 0x30
    1b64:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b66:	8f a5       	ldd	r24, Y+47	; 0x2f
    1b68:	98 a9       	ldd	r25, Y+48	; 0x30
    1b6a:	00 97       	sbiw	r24, 0x00	; 0
    1b6c:	69 f7       	brne	.-38     	; 0x1b48 <HLCD_voidShifting+0xcc>
    1b6e:	14 c0       	rjmp	.+40     	; 0x1b98 <HLCD_voidShifting+0x11c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b70:	69 a9       	ldd	r22, Y+49	; 0x31
    1b72:	7a a9       	ldd	r23, Y+50	; 0x32
    1b74:	8b a9       	ldd	r24, Y+51	; 0x33
    1b76:	9c a9       	ldd	r25, Y+52	; 0x34
    1b78:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b7c:	dc 01       	movw	r26, r24
    1b7e:	cb 01       	movw	r24, r22
    1b80:	98 ab       	std	Y+48, r25	; 0x30
    1b82:	8f a7       	std	Y+47, r24	; 0x2f
    1b84:	8f a5       	ldd	r24, Y+47	; 0x2f
    1b86:	98 a9       	ldd	r25, Y+48	; 0x30
    1b88:	9c a7       	std	Y+44, r25	; 0x2c
    1b8a:	8b a7       	std	Y+43, r24	; 0x2b
    1b8c:	8b a5       	ldd	r24, Y+43	; 0x2b
    1b8e:	9c a5       	ldd	r25, Y+44	; 0x2c
    1b90:	01 97       	sbiw	r24, 0x01	; 1
    1b92:	f1 f7       	brne	.-4      	; 0x1b90 <HLCD_voidShifting+0x114>
    1b94:	9c a7       	std	Y+44, r25	; 0x2c
    1b96:	8b a7       	std	Y+43, r24	; 0x2b
	{
	case 'L' :
	_delay_ms(100);
	HLCD_voidWriteCmd(0X18);
    1b98:	88 e1       	ldi	r24, 0x18	; 24
    1b9a:	0e 94 bd 0a 	call	0x157a	; 0x157a <HLCD_voidWriteCmd>
    1b9e:	80 e0       	ldi	r24, 0x00	; 0
    1ba0:	90 e0       	ldi	r25, 0x00	; 0
    1ba2:	a8 ec       	ldi	r26, 0xC8	; 200
    1ba4:	b2 e4       	ldi	r27, 0x42	; 66
    1ba6:	8f a3       	std	Y+39, r24	; 0x27
    1ba8:	98 a7       	std	Y+40, r25	; 0x28
    1baa:	a9 a7       	std	Y+41, r26	; 0x29
    1bac:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1bae:	6f a1       	ldd	r22, Y+39	; 0x27
    1bb0:	78 a5       	ldd	r23, Y+40	; 0x28
    1bb2:	89 a5       	ldd	r24, Y+41	; 0x29
    1bb4:	9a a5       	ldd	r25, Y+42	; 0x2a
    1bb6:	20 e0       	ldi	r18, 0x00	; 0
    1bb8:	30 e0       	ldi	r19, 0x00	; 0
    1bba:	4a ef       	ldi	r20, 0xFA	; 250
    1bbc:	54 e4       	ldi	r21, 0x44	; 68
    1bbe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bc2:	dc 01       	movw	r26, r24
    1bc4:	cb 01       	movw	r24, r22
    1bc6:	8b a3       	std	Y+35, r24	; 0x23
    1bc8:	9c a3       	std	Y+36, r25	; 0x24
    1bca:	ad a3       	std	Y+37, r26	; 0x25
    1bcc:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1bce:	6b a1       	ldd	r22, Y+35	; 0x23
    1bd0:	7c a1       	ldd	r23, Y+36	; 0x24
    1bd2:	8d a1       	ldd	r24, Y+37	; 0x25
    1bd4:	9e a1       	ldd	r25, Y+38	; 0x26
    1bd6:	20 e0       	ldi	r18, 0x00	; 0
    1bd8:	30 e0       	ldi	r19, 0x00	; 0
    1bda:	40 e8       	ldi	r20, 0x80	; 128
    1bdc:	5f e3       	ldi	r21, 0x3F	; 63
    1bde:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1be2:	88 23       	and	r24, r24
    1be4:	2c f4       	brge	.+10     	; 0x1bf0 <HLCD_voidShifting+0x174>
		__ticks = 1;
    1be6:	81 e0       	ldi	r24, 0x01	; 1
    1be8:	90 e0       	ldi	r25, 0x00	; 0
    1bea:	9a a3       	std	Y+34, r25	; 0x22
    1bec:	89 a3       	std	Y+33, r24	; 0x21
    1bee:	3f c0       	rjmp	.+126    	; 0x1c6e <HLCD_voidShifting+0x1f2>
	else if (__tmp > 65535)
    1bf0:	6b a1       	ldd	r22, Y+35	; 0x23
    1bf2:	7c a1       	ldd	r23, Y+36	; 0x24
    1bf4:	8d a1       	ldd	r24, Y+37	; 0x25
    1bf6:	9e a1       	ldd	r25, Y+38	; 0x26
    1bf8:	20 e0       	ldi	r18, 0x00	; 0
    1bfa:	3f ef       	ldi	r19, 0xFF	; 255
    1bfc:	4f e7       	ldi	r20, 0x7F	; 127
    1bfe:	57 e4       	ldi	r21, 0x47	; 71
    1c00:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1c04:	18 16       	cp	r1, r24
    1c06:	4c f5       	brge	.+82     	; 0x1c5a <HLCD_voidShifting+0x1de>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c08:	6f a1       	ldd	r22, Y+39	; 0x27
    1c0a:	78 a5       	ldd	r23, Y+40	; 0x28
    1c0c:	89 a5       	ldd	r24, Y+41	; 0x29
    1c0e:	9a a5       	ldd	r25, Y+42	; 0x2a
    1c10:	20 e0       	ldi	r18, 0x00	; 0
    1c12:	30 e0       	ldi	r19, 0x00	; 0
    1c14:	40 e2       	ldi	r20, 0x20	; 32
    1c16:	51 e4       	ldi	r21, 0x41	; 65
    1c18:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c1c:	dc 01       	movw	r26, r24
    1c1e:	cb 01       	movw	r24, r22
    1c20:	bc 01       	movw	r22, r24
    1c22:	cd 01       	movw	r24, r26
    1c24:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c28:	dc 01       	movw	r26, r24
    1c2a:	cb 01       	movw	r24, r22
    1c2c:	9a a3       	std	Y+34, r25	; 0x22
    1c2e:	89 a3       	std	Y+33, r24	; 0x21
    1c30:	0f c0       	rjmp	.+30     	; 0x1c50 <HLCD_voidShifting+0x1d4>
    1c32:	88 ec       	ldi	r24, 0xC8	; 200
    1c34:	90 e0       	ldi	r25, 0x00	; 0
    1c36:	98 a3       	std	Y+32, r25	; 0x20
    1c38:	8f 8f       	std	Y+31, r24	; 0x1f
    1c3a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1c3c:	98 a1       	ldd	r25, Y+32	; 0x20
    1c3e:	01 97       	sbiw	r24, 0x01	; 1
    1c40:	f1 f7       	brne	.-4      	; 0x1c3e <HLCD_voidShifting+0x1c2>
    1c42:	98 a3       	std	Y+32, r25	; 0x20
    1c44:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c46:	89 a1       	ldd	r24, Y+33	; 0x21
    1c48:	9a a1       	ldd	r25, Y+34	; 0x22
    1c4a:	01 97       	sbiw	r24, 0x01	; 1
    1c4c:	9a a3       	std	Y+34, r25	; 0x22
    1c4e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c50:	89 a1       	ldd	r24, Y+33	; 0x21
    1c52:	9a a1       	ldd	r25, Y+34	; 0x22
    1c54:	00 97       	sbiw	r24, 0x00	; 0
    1c56:	69 f7       	brne	.-38     	; 0x1c32 <HLCD_voidShifting+0x1b6>
    1c58:	fc c0       	rjmp	.+504    	; 0x1e52 <HLCD_voidShifting+0x3d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c5a:	6b a1       	ldd	r22, Y+35	; 0x23
    1c5c:	7c a1       	ldd	r23, Y+36	; 0x24
    1c5e:	8d a1       	ldd	r24, Y+37	; 0x25
    1c60:	9e a1       	ldd	r25, Y+38	; 0x26
    1c62:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c66:	dc 01       	movw	r26, r24
    1c68:	cb 01       	movw	r24, r22
    1c6a:	9a a3       	std	Y+34, r25	; 0x22
    1c6c:	89 a3       	std	Y+33, r24	; 0x21
    1c6e:	89 a1       	ldd	r24, Y+33	; 0x21
    1c70:	9a a1       	ldd	r25, Y+34	; 0x22
    1c72:	9e 8f       	std	Y+30, r25	; 0x1e
    1c74:	8d 8f       	std	Y+29, r24	; 0x1d
    1c76:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1c78:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1c7a:	01 97       	sbiw	r24, 0x01	; 1
    1c7c:	f1 f7       	brne	.-4      	; 0x1c7a <HLCD_voidShifting+0x1fe>
    1c7e:	9e 8f       	std	Y+30, r25	; 0x1e
    1c80:	8d 8f       	std	Y+29, r24	; 0x1d
    1c82:	e7 c0       	rjmp	.+462    	; 0x1e52 <HLCD_voidShifting+0x3d6>
	_delay_ms(100);
	break;
    1c84:	80 e0       	ldi	r24, 0x00	; 0
    1c86:	90 e0       	ldi	r25, 0x00	; 0
    1c88:	a8 ec       	ldi	r26, 0xC8	; 200
    1c8a:	b2 e4       	ldi	r27, 0x42	; 66
    1c8c:	89 8f       	std	Y+25, r24	; 0x19
    1c8e:	9a 8f       	std	Y+26, r25	; 0x1a
    1c90:	ab 8f       	std	Y+27, r26	; 0x1b
    1c92:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c94:	69 8d       	ldd	r22, Y+25	; 0x19
    1c96:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1c98:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1c9a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1c9c:	20 e0       	ldi	r18, 0x00	; 0
    1c9e:	30 e0       	ldi	r19, 0x00	; 0
    1ca0:	4a ef       	ldi	r20, 0xFA	; 250
    1ca2:	54 e4       	ldi	r21, 0x44	; 68
    1ca4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ca8:	dc 01       	movw	r26, r24
    1caa:	cb 01       	movw	r24, r22
    1cac:	8d 8b       	std	Y+21, r24	; 0x15
    1cae:	9e 8b       	std	Y+22, r25	; 0x16
    1cb0:	af 8b       	std	Y+23, r26	; 0x17
    1cb2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1cb4:	6d 89       	ldd	r22, Y+21	; 0x15
    1cb6:	7e 89       	ldd	r23, Y+22	; 0x16
    1cb8:	8f 89       	ldd	r24, Y+23	; 0x17
    1cba:	98 8d       	ldd	r25, Y+24	; 0x18
    1cbc:	20 e0       	ldi	r18, 0x00	; 0
    1cbe:	30 e0       	ldi	r19, 0x00	; 0
    1cc0:	40 e8       	ldi	r20, 0x80	; 128
    1cc2:	5f e3       	ldi	r21, 0x3F	; 63
    1cc4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1cc8:	88 23       	and	r24, r24
    1cca:	2c f4       	brge	.+10     	; 0x1cd6 <HLCD_voidShifting+0x25a>
		__ticks = 1;
    1ccc:	81 e0       	ldi	r24, 0x01	; 1
    1cce:	90 e0       	ldi	r25, 0x00	; 0
    1cd0:	9c 8b       	std	Y+20, r25	; 0x14
    1cd2:	8b 8b       	std	Y+19, r24	; 0x13
    1cd4:	3f c0       	rjmp	.+126    	; 0x1d54 <HLCD_voidShifting+0x2d8>
	else if (__tmp > 65535)
    1cd6:	6d 89       	ldd	r22, Y+21	; 0x15
    1cd8:	7e 89       	ldd	r23, Y+22	; 0x16
    1cda:	8f 89       	ldd	r24, Y+23	; 0x17
    1cdc:	98 8d       	ldd	r25, Y+24	; 0x18
    1cde:	20 e0       	ldi	r18, 0x00	; 0
    1ce0:	3f ef       	ldi	r19, 0xFF	; 255
    1ce2:	4f e7       	ldi	r20, 0x7F	; 127
    1ce4:	57 e4       	ldi	r21, 0x47	; 71
    1ce6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1cea:	18 16       	cp	r1, r24
    1cec:	4c f5       	brge	.+82     	; 0x1d40 <HLCD_voidShifting+0x2c4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cee:	69 8d       	ldd	r22, Y+25	; 0x19
    1cf0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1cf2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1cf4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1cf6:	20 e0       	ldi	r18, 0x00	; 0
    1cf8:	30 e0       	ldi	r19, 0x00	; 0
    1cfa:	40 e2       	ldi	r20, 0x20	; 32
    1cfc:	51 e4       	ldi	r21, 0x41	; 65
    1cfe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d02:	dc 01       	movw	r26, r24
    1d04:	cb 01       	movw	r24, r22
    1d06:	bc 01       	movw	r22, r24
    1d08:	cd 01       	movw	r24, r26
    1d0a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d0e:	dc 01       	movw	r26, r24
    1d10:	cb 01       	movw	r24, r22
    1d12:	9c 8b       	std	Y+20, r25	; 0x14
    1d14:	8b 8b       	std	Y+19, r24	; 0x13
    1d16:	0f c0       	rjmp	.+30     	; 0x1d36 <HLCD_voidShifting+0x2ba>
    1d18:	88 ec       	ldi	r24, 0xC8	; 200
    1d1a:	90 e0       	ldi	r25, 0x00	; 0
    1d1c:	9a 8b       	std	Y+18, r25	; 0x12
    1d1e:	89 8b       	std	Y+17, r24	; 0x11
    1d20:	89 89       	ldd	r24, Y+17	; 0x11
    1d22:	9a 89       	ldd	r25, Y+18	; 0x12
    1d24:	01 97       	sbiw	r24, 0x01	; 1
    1d26:	f1 f7       	brne	.-4      	; 0x1d24 <HLCD_voidShifting+0x2a8>
    1d28:	9a 8b       	std	Y+18, r25	; 0x12
    1d2a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d2c:	8b 89       	ldd	r24, Y+19	; 0x13
    1d2e:	9c 89       	ldd	r25, Y+20	; 0x14
    1d30:	01 97       	sbiw	r24, 0x01	; 1
    1d32:	9c 8b       	std	Y+20, r25	; 0x14
    1d34:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d36:	8b 89       	ldd	r24, Y+19	; 0x13
    1d38:	9c 89       	ldd	r25, Y+20	; 0x14
    1d3a:	00 97       	sbiw	r24, 0x00	; 0
    1d3c:	69 f7       	brne	.-38     	; 0x1d18 <HLCD_voidShifting+0x29c>
    1d3e:	14 c0       	rjmp	.+40     	; 0x1d68 <HLCD_voidShifting+0x2ec>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d40:	6d 89       	ldd	r22, Y+21	; 0x15
    1d42:	7e 89       	ldd	r23, Y+22	; 0x16
    1d44:	8f 89       	ldd	r24, Y+23	; 0x17
    1d46:	98 8d       	ldd	r25, Y+24	; 0x18
    1d48:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d4c:	dc 01       	movw	r26, r24
    1d4e:	cb 01       	movw	r24, r22
    1d50:	9c 8b       	std	Y+20, r25	; 0x14
    1d52:	8b 8b       	std	Y+19, r24	; 0x13
    1d54:	8b 89       	ldd	r24, Y+19	; 0x13
    1d56:	9c 89       	ldd	r25, Y+20	; 0x14
    1d58:	98 8b       	std	Y+16, r25	; 0x10
    1d5a:	8f 87       	std	Y+15, r24	; 0x0f
    1d5c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d5e:	98 89       	ldd	r25, Y+16	; 0x10
    1d60:	01 97       	sbiw	r24, 0x01	; 1
    1d62:	f1 f7       	brne	.-4      	; 0x1d60 <HLCD_voidShifting+0x2e4>
    1d64:	98 8b       	std	Y+16, r25	; 0x10
    1d66:	8f 87       	std	Y+15, r24	; 0x0f
	case 'R' :
	_delay_ms(100);
	HLCD_voidWriteCmd(0X1C);
    1d68:	8c e1       	ldi	r24, 0x1C	; 28
    1d6a:	0e 94 bd 0a 	call	0x157a	; 0x157a <HLCD_voidWriteCmd>
    1d6e:	80 e0       	ldi	r24, 0x00	; 0
    1d70:	90 e0       	ldi	r25, 0x00	; 0
    1d72:	a8 ec       	ldi	r26, 0xC8	; 200
    1d74:	b2 e4       	ldi	r27, 0x42	; 66
    1d76:	8b 87       	std	Y+11, r24	; 0x0b
    1d78:	9c 87       	std	Y+12, r25	; 0x0c
    1d7a:	ad 87       	std	Y+13, r26	; 0x0d
    1d7c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d7e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d80:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d82:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d84:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d86:	20 e0       	ldi	r18, 0x00	; 0
    1d88:	30 e0       	ldi	r19, 0x00	; 0
    1d8a:	4a ef       	ldi	r20, 0xFA	; 250
    1d8c:	54 e4       	ldi	r21, 0x44	; 68
    1d8e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d92:	dc 01       	movw	r26, r24
    1d94:	cb 01       	movw	r24, r22
    1d96:	8f 83       	std	Y+7, r24	; 0x07
    1d98:	98 87       	std	Y+8, r25	; 0x08
    1d9a:	a9 87       	std	Y+9, r26	; 0x09
    1d9c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1d9e:	6f 81       	ldd	r22, Y+7	; 0x07
    1da0:	78 85       	ldd	r23, Y+8	; 0x08
    1da2:	89 85       	ldd	r24, Y+9	; 0x09
    1da4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1da6:	20 e0       	ldi	r18, 0x00	; 0
    1da8:	30 e0       	ldi	r19, 0x00	; 0
    1daa:	40 e8       	ldi	r20, 0x80	; 128
    1dac:	5f e3       	ldi	r21, 0x3F	; 63
    1dae:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1db2:	88 23       	and	r24, r24
    1db4:	2c f4       	brge	.+10     	; 0x1dc0 <HLCD_voidShifting+0x344>
		__ticks = 1;
    1db6:	81 e0       	ldi	r24, 0x01	; 1
    1db8:	90 e0       	ldi	r25, 0x00	; 0
    1dba:	9e 83       	std	Y+6, r25	; 0x06
    1dbc:	8d 83       	std	Y+5, r24	; 0x05
    1dbe:	3f c0       	rjmp	.+126    	; 0x1e3e <HLCD_voidShifting+0x3c2>
	else if (__tmp > 65535)
    1dc0:	6f 81       	ldd	r22, Y+7	; 0x07
    1dc2:	78 85       	ldd	r23, Y+8	; 0x08
    1dc4:	89 85       	ldd	r24, Y+9	; 0x09
    1dc6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dc8:	20 e0       	ldi	r18, 0x00	; 0
    1dca:	3f ef       	ldi	r19, 0xFF	; 255
    1dcc:	4f e7       	ldi	r20, 0x7F	; 127
    1dce:	57 e4       	ldi	r21, 0x47	; 71
    1dd0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1dd4:	18 16       	cp	r1, r24
    1dd6:	4c f5       	brge	.+82     	; 0x1e2a <HLCD_voidShifting+0x3ae>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1dd8:	6b 85       	ldd	r22, Y+11	; 0x0b
    1dda:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ddc:	8d 85       	ldd	r24, Y+13	; 0x0d
    1dde:	9e 85       	ldd	r25, Y+14	; 0x0e
    1de0:	20 e0       	ldi	r18, 0x00	; 0
    1de2:	30 e0       	ldi	r19, 0x00	; 0
    1de4:	40 e2       	ldi	r20, 0x20	; 32
    1de6:	51 e4       	ldi	r21, 0x41	; 65
    1de8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dec:	dc 01       	movw	r26, r24
    1dee:	cb 01       	movw	r24, r22
    1df0:	bc 01       	movw	r22, r24
    1df2:	cd 01       	movw	r24, r26
    1df4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1df8:	dc 01       	movw	r26, r24
    1dfa:	cb 01       	movw	r24, r22
    1dfc:	9e 83       	std	Y+6, r25	; 0x06
    1dfe:	8d 83       	std	Y+5, r24	; 0x05
    1e00:	0f c0       	rjmp	.+30     	; 0x1e20 <HLCD_voidShifting+0x3a4>
    1e02:	88 ec       	ldi	r24, 0xC8	; 200
    1e04:	90 e0       	ldi	r25, 0x00	; 0
    1e06:	9c 83       	std	Y+4, r25	; 0x04
    1e08:	8b 83       	std	Y+3, r24	; 0x03
    1e0a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e0c:	9c 81       	ldd	r25, Y+4	; 0x04
    1e0e:	01 97       	sbiw	r24, 0x01	; 1
    1e10:	f1 f7       	brne	.-4      	; 0x1e0e <HLCD_voidShifting+0x392>
    1e12:	9c 83       	std	Y+4, r25	; 0x04
    1e14:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e16:	8d 81       	ldd	r24, Y+5	; 0x05
    1e18:	9e 81       	ldd	r25, Y+6	; 0x06
    1e1a:	01 97       	sbiw	r24, 0x01	; 1
    1e1c:	9e 83       	std	Y+6, r25	; 0x06
    1e1e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e20:	8d 81       	ldd	r24, Y+5	; 0x05
    1e22:	9e 81       	ldd	r25, Y+6	; 0x06
    1e24:	00 97       	sbiw	r24, 0x00	; 0
    1e26:	69 f7       	brne	.-38     	; 0x1e02 <HLCD_voidShifting+0x386>
    1e28:	14 c0       	rjmp	.+40     	; 0x1e52 <HLCD_voidShifting+0x3d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e2a:	6f 81       	ldd	r22, Y+7	; 0x07
    1e2c:	78 85       	ldd	r23, Y+8	; 0x08
    1e2e:	89 85       	ldd	r24, Y+9	; 0x09
    1e30:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e32:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e36:	dc 01       	movw	r26, r24
    1e38:	cb 01       	movw	r24, r22
    1e3a:	9e 83       	std	Y+6, r25	; 0x06
    1e3c:	8d 83       	std	Y+5, r24	; 0x05
    1e3e:	8d 81       	ldd	r24, Y+5	; 0x05
    1e40:	9e 81       	ldd	r25, Y+6	; 0x06
    1e42:	9a 83       	std	Y+2, r25	; 0x02
    1e44:	89 83       	std	Y+1, r24	; 0x01
    1e46:	89 81       	ldd	r24, Y+1	; 0x01
    1e48:	9a 81       	ldd	r25, Y+2	; 0x02
    1e4a:	01 97       	sbiw	r24, 0x01	; 1
    1e4c:	f1 f7       	brne	.-4      	; 0x1e4a <HLCD_voidShifting+0x3ce>
    1e4e:	9a 83       	std	Y+2, r25	; 0x02
    1e50:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(100);
	break;
	}
}
    1e52:	eb 96       	adiw	r28, 0x3b	; 59
    1e54:	0f b6       	in	r0, 0x3f	; 63
    1e56:	f8 94       	cli
    1e58:	de bf       	out	0x3e, r29	; 62
    1e5a:	0f be       	out	0x3f, r0	; 63
    1e5c:	cd bf       	out	0x3d, r28	; 61
    1e5e:	cf 91       	pop	r28
    1e60:	df 91       	pop	r29
    1e62:	08 95       	ret

00001e64 <MADC_voidInit>:
#include "MADC_interface.h"

static void (*MADC_pvoidfUserFunction)(void) = NULL_POINTER;

void MADC_voidInit(u8 ARG_u8Vref, u8 ARG_u8Prescaler, u8 ARG_u8Resolution)
{
    1e64:	df 93       	push	r29
    1e66:	cf 93       	push	r28
    1e68:	00 d0       	rcall	.+0      	; 0x1e6a <MADC_voidInit+0x6>
    1e6a:	0f 92       	push	r0
    1e6c:	cd b7       	in	r28, 0x3d	; 61
    1e6e:	de b7       	in	r29, 0x3e	; 62
    1e70:	89 83       	std	Y+1, r24	; 0x01
    1e72:	6a 83       	std	Y+2, r22	; 0x02
    1e74:	4b 83       	std	Y+3, r20	; 0x03
	if(((ARG_u8Vref<=1)||(3==ARG_u8Vref))&&(ARG_u8Prescaler<=7)&&(ARG_u8Resolution<=1))
    1e76:	89 81       	ldd	r24, Y+1	; 0x01
    1e78:	82 30       	cpi	r24, 0x02	; 2
    1e7a:	18 f0       	brcs	.+6      	; 0x1e82 <MADC_voidInit+0x1e>
    1e7c:	89 81       	ldd	r24, Y+1	; 0x01
    1e7e:	83 30       	cpi	r24, 0x03	; 3
    1e80:	99 f5       	brne	.+102    	; 0x1ee8 <MADC_voidInit+0x84>
    1e82:	8a 81       	ldd	r24, Y+2	; 0x02
    1e84:	88 30       	cpi	r24, 0x08	; 8
    1e86:	80 f5       	brcc	.+96     	; 0x1ee8 <MADC_voidInit+0x84>
    1e88:	8b 81       	ldd	r24, Y+3	; 0x03
    1e8a:	82 30       	cpi	r24, 0x02	; 2
    1e8c:	68 f5       	brcc	.+90     	; 0x1ee8 <MADC_voidInit+0x84>
	{
		ADMUX = (ADMUX&0x1F) | ((ARG_u8Vref<<REFS0) | (ARG_u8Resolution<<ADLAR));
    1e8e:	a7 e2       	ldi	r26, 0x27	; 39
    1e90:	b0 e0       	ldi	r27, 0x00	; 0
    1e92:	e7 e2       	ldi	r30, 0x27	; 39
    1e94:	f0 e0       	ldi	r31, 0x00	; 0
    1e96:	80 81       	ld	r24, Z
    1e98:	38 2f       	mov	r19, r24
    1e9a:	3f 71       	andi	r19, 0x1F	; 31
    1e9c:	89 81       	ldd	r24, Y+1	; 0x01
    1e9e:	88 2f       	mov	r24, r24
    1ea0:	90 e0       	ldi	r25, 0x00	; 0
    1ea2:	00 24       	eor	r0, r0
    1ea4:	96 95       	lsr	r25
    1ea6:	87 95       	ror	r24
    1ea8:	07 94       	ror	r0
    1eaa:	96 95       	lsr	r25
    1eac:	87 95       	ror	r24
    1eae:	07 94       	ror	r0
    1eb0:	98 2f       	mov	r25, r24
    1eb2:	80 2d       	mov	r24, r0
    1eb4:	28 2f       	mov	r18, r24
    1eb6:	8b 81       	ldd	r24, Y+3	; 0x03
    1eb8:	88 2f       	mov	r24, r24
    1eba:	90 e0       	ldi	r25, 0x00	; 0
    1ebc:	88 0f       	add	r24, r24
    1ebe:	99 1f       	adc	r25, r25
    1ec0:	82 95       	swap	r24
    1ec2:	92 95       	swap	r25
    1ec4:	90 7f       	andi	r25, 0xF0	; 240
    1ec6:	98 27       	eor	r25, r24
    1ec8:	80 7f       	andi	r24, 0xF0	; 240
    1eca:	98 27       	eor	r25, r24
    1ecc:	82 2b       	or	r24, r18
    1ece:	83 2b       	or	r24, r19
    1ed0:	8c 93       	st	X, r24
		ADCSRA = (ADCSRA&0xF8) | ((1<<ADEN) | (ARG_u8Prescaler));
    1ed2:	a6 e2       	ldi	r26, 0x26	; 38
    1ed4:	b0 e0       	ldi	r27, 0x00	; 0
    1ed6:	e6 e2       	ldi	r30, 0x26	; 38
    1ed8:	f0 e0       	ldi	r31, 0x00	; 0
    1eda:	80 81       	ld	r24, Z
    1edc:	98 2f       	mov	r25, r24
    1ede:	98 7f       	andi	r25, 0xF8	; 248
    1ee0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ee2:	80 68       	ori	r24, 0x80	; 128
    1ee4:	89 2b       	or	r24, r25
    1ee6:	8c 93       	st	X, r24
	}
	else
	{
		/* Report an erorr */
	}
}
    1ee8:	0f 90       	pop	r0
    1eea:	0f 90       	pop	r0
    1eec:	0f 90       	pop	r0
    1eee:	cf 91       	pop	r28
    1ef0:	df 91       	pop	r29
    1ef2:	08 95       	ret

00001ef4 <MADC_voidEnableADC>:

void MADC_voidEnableADC(void)
{
    1ef4:	df 93       	push	r29
    1ef6:	cf 93       	push	r28
    1ef8:	cd b7       	in	r28, 0x3d	; 61
    1efa:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADCSRA, ADEN);
    1efc:	a6 e2       	ldi	r26, 0x26	; 38
    1efe:	b0 e0       	ldi	r27, 0x00	; 0
    1f00:	e6 e2       	ldi	r30, 0x26	; 38
    1f02:	f0 e0       	ldi	r31, 0x00	; 0
    1f04:	80 81       	ld	r24, Z
    1f06:	80 68       	ori	r24, 0x80	; 128
    1f08:	8c 93       	st	X, r24
}
    1f0a:	cf 91       	pop	r28
    1f0c:	df 91       	pop	r29
    1f0e:	08 95       	ret

00001f10 <MADC_voidDisableADC>:

void MADC_voidDisableADC(void)
{
    1f10:	df 93       	push	r29
    1f12:	cf 93       	push	r28
    1f14:	cd b7       	in	r28, 0x3d	; 61
    1f16:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(ADCSRA, ADEN);
    1f18:	a6 e2       	ldi	r26, 0x26	; 38
    1f1a:	b0 e0       	ldi	r27, 0x00	; 0
    1f1c:	e6 e2       	ldi	r30, 0x26	; 38
    1f1e:	f0 e0       	ldi	r31, 0x00	; 0
    1f20:	80 81       	ld	r24, Z
    1f22:	8f 77       	andi	r24, 0x7F	; 127
    1f24:	8c 93       	st	X, r24
}
    1f26:	cf 91       	pop	r28
    1f28:	df 91       	pop	r29
    1f2a:	08 95       	ret

00001f2c <MADC_voidEnableInterrupt>:

void MADC_voidEnableInterrupt(void)
{
    1f2c:	df 93       	push	r29
    1f2e:	cf 93       	push	r28
    1f30:	cd b7       	in	r28, 0x3d	; 61
    1f32:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADCSRA, ADIE);
    1f34:	a6 e2       	ldi	r26, 0x26	; 38
    1f36:	b0 e0       	ldi	r27, 0x00	; 0
    1f38:	e6 e2       	ldi	r30, 0x26	; 38
    1f3a:	f0 e0       	ldi	r31, 0x00	; 0
    1f3c:	80 81       	ld	r24, Z
    1f3e:	88 60       	ori	r24, 0x08	; 8
    1f40:	8c 93       	st	X, r24
}
    1f42:	cf 91       	pop	r28
    1f44:	df 91       	pop	r29
    1f46:	08 95       	ret

00001f48 <MADC_voidDisableInterrupt>:

void MADC_voidDisableInterrupt(void)
{
    1f48:	df 93       	push	r29
    1f4a:	cf 93       	push	r28
    1f4c:	cd b7       	in	r28, 0x3d	; 61
    1f4e:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(ADCSRA, ADIE);
    1f50:	a6 e2       	ldi	r26, 0x26	; 38
    1f52:	b0 e0       	ldi	r27, 0x00	; 0
    1f54:	e6 e2       	ldi	r30, 0x26	; 38
    1f56:	f0 e0       	ldi	r31, 0x00	; 0
    1f58:	80 81       	ld	r24, Z
    1f5a:	87 7f       	andi	r24, 0xF7	; 247
    1f5c:	8c 93       	st	X, r24
}
    1f5e:	cf 91       	pop	r28
    1f60:	df 91       	pop	r29
    1f62:	08 95       	ret

00001f64 <MADC_voidSetCallback>:

void MADC_voidSetCallback(void(*ARG_pvoidfUserFunction)(void))
{
    1f64:	df 93       	push	r29
    1f66:	cf 93       	push	r28
    1f68:	00 d0       	rcall	.+0      	; 0x1f6a <MADC_voidSetCallback+0x6>
    1f6a:	cd b7       	in	r28, 0x3d	; 61
    1f6c:	de b7       	in	r29, 0x3e	; 62
    1f6e:	9a 83       	std	Y+2, r25	; 0x02
    1f70:	89 83       	std	Y+1, r24	; 0x01
	MADC_pvoidfUserFunction = ARG_pvoidfUserFunction;
    1f72:	89 81       	ldd	r24, Y+1	; 0x01
    1f74:	9a 81       	ldd	r25, Y+2	; 0x02
    1f76:	90 93 73 01 	sts	0x0173, r25
    1f7a:	80 93 72 01 	sts	0x0172, r24
}
    1f7e:	0f 90       	pop	r0
    1f80:	0f 90       	pop	r0
    1f82:	cf 91       	pop	r28
    1f84:	df 91       	pop	r29
    1f86:	08 95       	ret

00001f88 <MADC_u8ReadADC>:

u8	 MADC_u8ReadADC(u8 ARG_u8Channel)
{
    1f88:	df 93       	push	r29
    1f8a:	cf 93       	push	r28
    1f8c:	0f 92       	push	r0
    1f8e:	cd b7       	in	r28, 0x3d	; 61
    1f90:	de b7       	in	r29, 0x3e	; 62
    1f92:	89 83       	std	Y+1, r24	; 0x01
	MADC_voidStartConversion(ARG_u8Channel);
    1f94:	89 81       	ldd	r24, Y+1	; 0x01
    1f96:	0e 94 ed 0f 	call	0x1fda	; 0x1fda <MADC_voidStartConversion>
	MADC_voidFlagPolling();
    1f9a:	0e 94 08 10 	call	0x2010	; 0x2010 <MADC_voidFlagPolling>
	MADC_voidClearFlag();
    1f9e:	0e 94 1a 10 	call	0x2034	; 0x2034 <MADC_voidClearFlag>
	return ADCH ;
    1fa2:	e5 e2       	ldi	r30, 0x25	; 37
    1fa4:	f0 e0       	ldi	r31, 0x00	; 0
    1fa6:	80 81       	ld	r24, Z
}
    1fa8:	0f 90       	pop	r0
    1faa:	cf 91       	pop	r28
    1fac:	df 91       	pop	r29
    1fae:	08 95       	ret

00001fb0 <MADC_u16ReadADC>:

u16	 MADC_u16ReadADC(u8 ARG_u8Channel)
{
    1fb0:	df 93       	push	r29
    1fb2:	cf 93       	push	r28
    1fb4:	0f 92       	push	r0
    1fb6:	cd b7       	in	r28, 0x3d	; 61
    1fb8:	de b7       	in	r29, 0x3e	; 62
    1fba:	89 83       	std	Y+1, r24	; 0x01
	MADC_voidStartConversion(ARG_u8Channel);
    1fbc:	89 81       	ldd	r24, Y+1	; 0x01
    1fbe:	0e 94 ed 0f 	call	0x1fda	; 0x1fda <MADC_voidStartConversion>
	MADC_voidFlagPolling();
    1fc2:	0e 94 08 10 	call	0x2010	; 0x2010 <MADC_voidFlagPolling>
	MADC_voidClearFlag();
    1fc6:	0e 94 1a 10 	call	0x2034	; 0x2034 <MADC_voidClearFlag>
	return ADC ;
    1fca:	e4 e2       	ldi	r30, 0x24	; 36
    1fcc:	f0 e0       	ldi	r31, 0x00	; 0
    1fce:	80 81       	ld	r24, Z
    1fd0:	91 81       	ldd	r25, Z+1	; 0x01
}
    1fd2:	0f 90       	pop	r0
    1fd4:	cf 91       	pop	r28
    1fd6:	df 91       	pop	r29
    1fd8:	08 95       	ret

00001fda <MADC_voidStartConversion>:

void MADC_voidStartConversion(u8 ARG_u8Channel)
{
    1fda:	df 93       	push	r29
    1fdc:	cf 93       	push	r28
    1fde:	0f 92       	push	r0
    1fe0:	cd b7       	in	r28, 0x3d	; 61
    1fe2:	de b7       	in	r29, 0x3e	; 62
    1fe4:	89 83       	std	Y+1, r24	; 0x01
	ADMUX = (ADMUX & 0xE0) | ARG_u8Channel;
    1fe6:	a7 e2       	ldi	r26, 0x27	; 39
    1fe8:	b0 e0       	ldi	r27, 0x00	; 0
    1fea:	e7 e2       	ldi	r30, 0x27	; 39
    1fec:	f0 e0       	ldi	r31, 0x00	; 0
    1fee:	80 81       	ld	r24, Z
    1ff0:	98 2f       	mov	r25, r24
    1ff2:	90 7e       	andi	r25, 0xE0	; 224
    1ff4:	89 81       	ldd	r24, Y+1	; 0x01
    1ff6:	89 2b       	or	r24, r25
    1ff8:	8c 93       	st	X, r24
	SET_BIT(ADCSRA, ADSC);
    1ffa:	a6 e2       	ldi	r26, 0x26	; 38
    1ffc:	b0 e0       	ldi	r27, 0x00	; 0
    1ffe:	e6 e2       	ldi	r30, 0x26	; 38
    2000:	f0 e0       	ldi	r31, 0x00	; 0
    2002:	80 81       	ld	r24, Z
    2004:	80 64       	ori	r24, 0x40	; 64
    2006:	8c 93       	st	X, r24
}
    2008:	0f 90       	pop	r0
    200a:	cf 91       	pop	r28
    200c:	df 91       	pop	r29
    200e:	08 95       	ret

00002010 <MADC_voidFlagPolling>:

void MADC_voidFlagPolling(void)
{
    2010:	df 93       	push	r29
    2012:	cf 93       	push	r28
    2014:	cd b7       	in	r28, 0x3d	; 61
    2016:	de b7       	in	r29, 0x3e	; 62
	while(!GET_BIT(ADCSRA, ADIF));
    2018:	e6 e2       	ldi	r30, 0x26	; 38
    201a:	f0 e0       	ldi	r31, 0x00	; 0
    201c:	80 81       	ld	r24, Z
    201e:	82 95       	swap	r24
    2020:	8f 70       	andi	r24, 0x0F	; 15
    2022:	88 2f       	mov	r24, r24
    2024:	90 e0       	ldi	r25, 0x00	; 0
    2026:	81 70       	andi	r24, 0x01	; 1
    2028:	90 70       	andi	r25, 0x00	; 0
    202a:	00 97       	sbiw	r24, 0x00	; 0
    202c:	a9 f3       	breq	.-22     	; 0x2018 <MADC_voidFlagPolling+0x8>
}
    202e:	cf 91       	pop	r28
    2030:	df 91       	pop	r29
    2032:	08 95       	ret

00002034 <MADC_voidClearFlag>:

void MADC_voidClearFlag(void)
{
    2034:	df 93       	push	r29
    2036:	cf 93       	push	r28
    2038:	cd b7       	in	r28, 0x3d	; 61
    203a:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADCSRA, ADIF);
    203c:	a6 e2       	ldi	r26, 0x26	; 38
    203e:	b0 e0       	ldi	r27, 0x00	; 0
    2040:	e6 e2       	ldi	r30, 0x26	; 38
    2042:	f0 e0       	ldi	r31, 0x00	; 0
    2044:	80 81       	ld	r24, Z
    2046:	80 61       	ori	r24, 0x10	; 16
    2048:	8c 93       	st	X, r24
}
    204a:	cf 91       	pop	r28
    204c:	df 91       	pop	r29
    204e:	08 95       	ret

00002050 <__vector_16>:

void __vector_16(void) __attribute__((signal));
void __vector_16(void)
{
    2050:	1f 92       	push	r1
    2052:	0f 92       	push	r0
    2054:	0f b6       	in	r0, 0x3f	; 63
    2056:	0f 92       	push	r0
    2058:	11 24       	eor	r1, r1
    205a:	2f 93       	push	r18
    205c:	3f 93       	push	r19
    205e:	4f 93       	push	r20
    2060:	5f 93       	push	r21
    2062:	6f 93       	push	r22
    2064:	7f 93       	push	r23
    2066:	8f 93       	push	r24
    2068:	9f 93       	push	r25
    206a:	af 93       	push	r26
    206c:	bf 93       	push	r27
    206e:	ef 93       	push	r30
    2070:	ff 93       	push	r31
    2072:	df 93       	push	r29
    2074:	cf 93       	push	r28
    2076:	cd b7       	in	r28, 0x3d	; 61
    2078:	de b7       	in	r29, 0x3e	; 62
	if(MADC_pvoidfUserFunction != NULL_POINTER)
    207a:	80 91 72 01 	lds	r24, 0x0172
    207e:	90 91 73 01 	lds	r25, 0x0173
    2082:	00 97       	sbiw	r24, 0x00	; 0
    2084:	29 f0       	breq	.+10     	; 0x2090 <__vector_16+0x40>
	{
		(*MADC_pvoidfUserFunction)();
    2086:	e0 91 72 01 	lds	r30, 0x0172
    208a:	f0 91 73 01 	lds	r31, 0x0173
    208e:	09 95       	icall
	}
	else
	{
		/* Do Noting */
	}
}
    2090:	cf 91       	pop	r28
    2092:	df 91       	pop	r29
    2094:	ff 91       	pop	r31
    2096:	ef 91       	pop	r30
    2098:	bf 91       	pop	r27
    209a:	af 91       	pop	r26
    209c:	9f 91       	pop	r25
    209e:	8f 91       	pop	r24
    20a0:	7f 91       	pop	r23
    20a2:	6f 91       	pop	r22
    20a4:	5f 91       	pop	r21
    20a6:	4f 91       	pop	r20
    20a8:	3f 91       	pop	r19
    20aa:	2f 91       	pop	r18
    20ac:	0f 90       	pop	r0
    20ae:	0f be       	out	0x3f, r0	; 63
    20b0:	0f 90       	pop	r0
    20b2:	1f 90       	pop	r1
    20b4:	18 95       	reti

000020b6 <MDIO_voidSetPortDirection>:

#include "MDIO_private.h"
#include "MDIO_interface.h"

void MDIO_voidSetPortDirection(u8 ARG_u8Port,u8 ARG_u8Directoin)
{
    20b6:	df 93       	push	r29
    20b8:	cf 93       	push	r28
    20ba:	00 d0       	rcall	.+0      	; 0x20bc <MDIO_voidSetPortDirection+0x6>
    20bc:	00 d0       	rcall	.+0      	; 0x20be <MDIO_voidSetPortDirection+0x8>
    20be:	cd b7       	in	r28, 0x3d	; 61
    20c0:	de b7       	in	r29, 0x3e	; 62
    20c2:	89 83       	std	Y+1, r24	; 0x01
    20c4:	6a 83       	std	Y+2, r22	; 0x02
	switch(ARG_u8Port)
    20c6:	89 81       	ldd	r24, Y+1	; 0x01
    20c8:	28 2f       	mov	r18, r24
    20ca:	30 e0       	ldi	r19, 0x00	; 0
    20cc:	3c 83       	std	Y+4, r19	; 0x04
    20ce:	2b 83       	std	Y+3, r18	; 0x03
    20d0:	8b 81       	ldd	r24, Y+3	; 0x03
    20d2:	9c 81       	ldd	r25, Y+4	; 0x04
    20d4:	8c 30       	cpi	r24, 0x0C	; 12
    20d6:	91 05       	cpc	r25, r1
    20d8:	b1 f0       	breq	.+44     	; 0x2106 <MDIO_voidSetPortDirection+0x50>
    20da:	2b 81       	ldd	r18, Y+3	; 0x03
    20dc:	3c 81       	ldd	r19, Y+4	; 0x04
    20de:	2d 30       	cpi	r18, 0x0D	; 13
    20e0:	31 05       	cpc	r19, r1
    20e2:	34 f4       	brge	.+12     	; 0x20f0 <MDIO_voidSetPortDirection+0x3a>
    20e4:	8b 81       	ldd	r24, Y+3	; 0x03
    20e6:	9c 81       	ldd	r25, Y+4	; 0x04
    20e8:	85 30       	cpi	r24, 0x05	; 5
    20ea:	91 05       	cpc	r25, r1
    20ec:	d9 f0       	breq	.+54     	; 0x2124 <MDIO_voidSetPortDirection+0x6e>
    20ee:	1e c0       	rjmp	.+60     	; 0x212c <MDIO_voidSetPortDirection+0x76>
    20f0:	2b 81       	ldd	r18, Y+3	; 0x03
    20f2:	3c 81       	ldd	r19, Y+4	; 0x04
    20f4:	21 32       	cpi	r18, 0x21	; 33
    20f6:	31 05       	cpc	r19, r1
    20f8:	59 f0       	breq	.+22     	; 0x2110 <MDIO_voidSetPortDirection+0x5a>
    20fa:	8b 81       	ldd	r24, Y+3	; 0x03
    20fc:	9c 81       	ldd	r25, Y+4	; 0x04
    20fe:	88 32       	cpi	r24, 0x28	; 40
    2100:	91 05       	cpc	r25, r1
    2102:	59 f0       	breq	.+22     	; 0x211a <MDIO_voidSetPortDirection+0x64>
    2104:	13 c0       	rjmp	.+38     	; 0x212c <MDIO_voidSetPortDirection+0x76>
	{
		case MDIO_PORTA : GPIOA -> DDR = ARG_u8Directoin; break ;
    2106:	e9 e3       	ldi	r30, 0x39	; 57
    2108:	f0 e0       	ldi	r31, 0x00	; 0
    210a:	8a 81       	ldd	r24, Y+2	; 0x02
    210c:	81 83       	std	Z+1, r24	; 0x01
    210e:	0e c0       	rjmp	.+28     	; 0x212c <MDIO_voidSetPortDirection+0x76>
		
		case MDIO_PORTB : GPIOB -> DDR = ARG_u8Directoin; break ;
    2110:	e6 e3       	ldi	r30, 0x36	; 54
    2112:	f0 e0       	ldi	r31, 0x00	; 0
    2114:	8a 81       	ldd	r24, Y+2	; 0x02
    2116:	81 83       	std	Z+1, r24	; 0x01
    2118:	09 c0       	rjmp	.+18     	; 0x212c <MDIO_voidSetPortDirection+0x76>
		
		case MDIO_PORTC : GPIOC -> DDR = ARG_u8Directoin; break ;
    211a:	e3 e3       	ldi	r30, 0x33	; 51
    211c:	f0 e0       	ldi	r31, 0x00	; 0
    211e:	8a 81       	ldd	r24, Y+2	; 0x02
    2120:	81 83       	std	Z+1, r24	; 0x01
    2122:	04 c0       	rjmp	.+8      	; 0x212c <MDIO_voidSetPortDirection+0x76>
		
		case MDIO_PORTD : GPIOD -> DDR = ARG_u8Directoin; break ;
    2124:	e0 e3       	ldi	r30, 0x30	; 48
    2126:	f0 e0       	ldi	r31, 0x00	; 0
    2128:	8a 81       	ldd	r24, Y+2	; 0x02
    212a:	81 83       	std	Z+1, r24	; 0x01
		
		default: break;
		
	}
}
    212c:	0f 90       	pop	r0
    212e:	0f 90       	pop	r0
    2130:	0f 90       	pop	r0
    2132:	0f 90       	pop	r0
    2134:	cf 91       	pop	r28
    2136:	df 91       	pop	r29
    2138:	08 95       	ret

0000213a <MDIO_voidSetPortValue>:
void MDIO_voidSetPortValue(u8 ARG_u8Port,u8 ARG_u8Value)
{
    213a:	df 93       	push	r29
    213c:	cf 93       	push	r28
    213e:	00 d0       	rcall	.+0      	; 0x2140 <MDIO_voidSetPortValue+0x6>
    2140:	00 d0       	rcall	.+0      	; 0x2142 <MDIO_voidSetPortValue+0x8>
    2142:	cd b7       	in	r28, 0x3d	; 61
    2144:	de b7       	in	r29, 0x3e	; 62
    2146:	89 83       	std	Y+1, r24	; 0x01
    2148:	6a 83       	std	Y+2, r22	; 0x02
	switch(ARG_u8Port)
    214a:	89 81       	ldd	r24, Y+1	; 0x01
    214c:	28 2f       	mov	r18, r24
    214e:	30 e0       	ldi	r19, 0x00	; 0
    2150:	3c 83       	std	Y+4, r19	; 0x04
    2152:	2b 83       	std	Y+3, r18	; 0x03
    2154:	8b 81       	ldd	r24, Y+3	; 0x03
    2156:	9c 81       	ldd	r25, Y+4	; 0x04
    2158:	8c 30       	cpi	r24, 0x0C	; 12
    215a:	91 05       	cpc	r25, r1
    215c:	b1 f0       	breq	.+44     	; 0x218a <MDIO_voidSetPortValue+0x50>
    215e:	2b 81       	ldd	r18, Y+3	; 0x03
    2160:	3c 81       	ldd	r19, Y+4	; 0x04
    2162:	2d 30       	cpi	r18, 0x0D	; 13
    2164:	31 05       	cpc	r19, r1
    2166:	34 f4       	brge	.+12     	; 0x2174 <MDIO_voidSetPortValue+0x3a>
    2168:	8b 81       	ldd	r24, Y+3	; 0x03
    216a:	9c 81       	ldd	r25, Y+4	; 0x04
    216c:	85 30       	cpi	r24, 0x05	; 5
    216e:	91 05       	cpc	r25, r1
    2170:	d9 f0       	breq	.+54     	; 0x21a8 <MDIO_voidSetPortValue+0x6e>
    2172:	1e c0       	rjmp	.+60     	; 0x21b0 <MDIO_voidSetPortValue+0x76>
    2174:	2b 81       	ldd	r18, Y+3	; 0x03
    2176:	3c 81       	ldd	r19, Y+4	; 0x04
    2178:	21 32       	cpi	r18, 0x21	; 33
    217a:	31 05       	cpc	r19, r1
    217c:	59 f0       	breq	.+22     	; 0x2194 <MDIO_voidSetPortValue+0x5a>
    217e:	8b 81       	ldd	r24, Y+3	; 0x03
    2180:	9c 81       	ldd	r25, Y+4	; 0x04
    2182:	88 32       	cpi	r24, 0x28	; 40
    2184:	91 05       	cpc	r25, r1
    2186:	59 f0       	breq	.+22     	; 0x219e <MDIO_voidSetPortValue+0x64>
    2188:	13 c0       	rjmp	.+38     	; 0x21b0 <MDIO_voidSetPortValue+0x76>
	{
		case MDIO_PORTA : GPIOA -> PORT = ARG_u8Value; break ;
    218a:	e9 e3       	ldi	r30, 0x39	; 57
    218c:	f0 e0       	ldi	r31, 0x00	; 0
    218e:	8a 81       	ldd	r24, Y+2	; 0x02
    2190:	82 83       	std	Z+2, r24	; 0x02
    2192:	0e c0       	rjmp	.+28     	; 0x21b0 <MDIO_voidSetPortValue+0x76>
		
		case MDIO_PORTB : GPIOB -> PORT = ARG_u8Value; break ;
    2194:	e6 e3       	ldi	r30, 0x36	; 54
    2196:	f0 e0       	ldi	r31, 0x00	; 0
    2198:	8a 81       	ldd	r24, Y+2	; 0x02
    219a:	82 83       	std	Z+2, r24	; 0x02
    219c:	09 c0       	rjmp	.+18     	; 0x21b0 <MDIO_voidSetPortValue+0x76>
		
		case MDIO_PORTC : GPIOC -> PORT = ARG_u8Value; break ;
    219e:	e3 e3       	ldi	r30, 0x33	; 51
    21a0:	f0 e0       	ldi	r31, 0x00	; 0
    21a2:	8a 81       	ldd	r24, Y+2	; 0x02
    21a4:	82 83       	std	Z+2, r24	; 0x02
    21a6:	04 c0       	rjmp	.+8      	; 0x21b0 <MDIO_voidSetPortValue+0x76>
		
		case MDIO_PORTD : GPIOD -> PORT = ARG_u8Value; break ;
    21a8:	e0 e3       	ldi	r30, 0x30	; 48
    21aa:	f0 e0       	ldi	r31, 0x00	; 0
    21ac:	8a 81       	ldd	r24, Y+2	; 0x02
    21ae:	82 83       	std	Z+2, r24	; 0x02
		
		default: break;
		
	}	
}
    21b0:	0f 90       	pop	r0
    21b2:	0f 90       	pop	r0
    21b4:	0f 90       	pop	r0
    21b6:	0f 90       	pop	r0
    21b8:	cf 91       	pop	r28
    21ba:	df 91       	pop	r29
    21bc:	08 95       	ret

000021be <MDIO_voidGetPortValue>:
u8	 MDIO_voidGetPortValue(u8 ARG_u8Port)
{
    21be:	df 93       	push	r29
    21c0:	cf 93       	push	r28
    21c2:	00 d0       	rcall	.+0      	; 0x21c4 <MDIO_voidGetPortValue+0x6>
    21c4:	00 d0       	rcall	.+0      	; 0x21c6 <MDIO_voidGetPortValue+0x8>
    21c6:	cd b7       	in	r28, 0x3d	; 61
    21c8:	de b7       	in	r29, 0x3e	; 62
    21ca:	8a 83       	std	Y+2, r24	; 0x02
	u8 L_u8Value = 0;
    21cc:	19 82       	std	Y+1, r1	; 0x01
		switch(ARG_u8Port)
    21ce:	8a 81       	ldd	r24, Y+2	; 0x02
    21d0:	28 2f       	mov	r18, r24
    21d2:	30 e0       	ldi	r19, 0x00	; 0
    21d4:	3c 83       	std	Y+4, r19	; 0x04
    21d6:	2b 83       	std	Y+3, r18	; 0x03
    21d8:	8b 81       	ldd	r24, Y+3	; 0x03
    21da:	9c 81       	ldd	r25, Y+4	; 0x04
    21dc:	8c 30       	cpi	r24, 0x0C	; 12
    21de:	91 05       	cpc	r25, r1
    21e0:	b1 f0       	breq	.+44     	; 0x220e <MDIO_voidGetPortValue+0x50>
    21e2:	2b 81       	ldd	r18, Y+3	; 0x03
    21e4:	3c 81       	ldd	r19, Y+4	; 0x04
    21e6:	2d 30       	cpi	r18, 0x0D	; 13
    21e8:	31 05       	cpc	r19, r1
    21ea:	34 f4       	brge	.+12     	; 0x21f8 <MDIO_voidGetPortValue+0x3a>
    21ec:	8b 81       	ldd	r24, Y+3	; 0x03
    21ee:	9c 81       	ldd	r25, Y+4	; 0x04
    21f0:	85 30       	cpi	r24, 0x05	; 5
    21f2:	91 05       	cpc	r25, r1
    21f4:	d9 f0       	breq	.+54     	; 0x222c <MDIO_voidGetPortValue+0x6e>
    21f6:	1e c0       	rjmp	.+60     	; 0x2234 <MDIO_voidGetPortValue+0x76>
    21f8:	2b 81       	ldd	r18, Y+3	; 0x03
    21fa:	3c 81       	ldd	r19, Y+4	; 0x04
    21fc:	21 32       	cpi	r18, 0x21	; 33
    21fe:	31 05       	cpc	r19, r1
    2200:	59 f0       	breq	.+22     	; 0x2218 <MDIO_voidGetPortValue+0x5a>
    2202:	8b 81       	ldd	r24, Y+3	; 0x03
    2204:	9c 81       	ldd	r25, Y+4	; 0x04
    2206:	88 32       	cpi	r24, 0x28	; 40
    2208:	91 05       	cpc	r25, r1
    220a:	59 f0       	breq	.+22     	; 0x2222 <MDIO_voidGetPortValue+0x64>
    220c:	13 c0       	rjmp	.+38     	; 0x2234 <MDIO_voidGetPortValue+0x76>
	{
		case MDIO_PORTA : L_u8Value = GPIOA -> PIN; break ;
    220e:	e9 e3       	ldi	r30, 0x39	; 57
    2210:	f0 e0       	ldi	r31, 0x00	; 0
    2212:	80 81       	ld	r24, Z
    2214:	89 83       	std	Y+1, r24	; 0x01
    2216:	0e c0       	rjmp	.+28     	; 0x2234 <MDIO_voidGetPortValue+0x76>
		
		case MDIO_PORTB : L_u8Value = GPIOB -> PIN; break ;
    2218:	e6 e3       	ldi	r30, 0x36	; 54
    221a:	f0 e0       	ldi	r31, 0x00	; 0
    221c:	80 81       	ld	r24, Z
    221e:	89 83       	std	Y+1, r24	; 0x01
    2220:	09 c0       	rjmp	.+18     	; 0x2234 <MDIO_voidGetPortValue+0x76>
		
		case MDIO_PORTC : L_u8Value = GPIOC -> PIN; break ;
    2222:	e3 e3       	ldi	r30, 0x33	; 51
    2224:	f0 e0       	ldi	r31, 0x00	; 0
    2226:	80 81       	ld	r24, Z
    2228:	89 83       	std	Y+1, r24	; 0x01
    222a:	04 c0       	rjmp	.+8      	; 0x2234 <MDIO_voidGetPortValue+0x76>
		
		case MDIO_PORTD : L_u8Value = GPIOD -> PIN; break ;
    222c:	e0 e3       	ldi	r30, 0x30	; 48
    222e:	f0 e0       	ldi	r31, 0x00	; 0
    2230:	80 81       	ld	r24, Z
    2232:	89 83       	std	Y+1, r24	; 0x01
		
		default: break;
		
	}
	return L_u8Value;
    2234:	89 81       	ldd	r24, Y+1	; 0x01
}
    2236:	0f 90       	pop	r0
    2238:	0f 90       	pop	r0
    223a:	0f 90       	pop	r0
    223c:	0f 90       	pop	r0
    223e:	cf 91       	pop	r28
    2240:	df 91       	pop	r29
    2242:	08 95       	ret

00002244 <MDIO_voidSetPinDirection>:

void MDIO_voidSetPinDirection(u8 ARG_u8Port,u8 ARG_u8Pin,u8 ARG_u8Directoin)
{
    2244:	df 93       	push	r29
    2246:	cf 93       	push	r28
    2248:	cd b7       	in	r28, 0x3d	; 61
    224a:	de b7       	in	r29, 0x3e	; 62
    224c:	29 97       	sbiw	r28, 0x09	; 9
    224e:	0f b6       	in	r0, 0x3f	; 63
    2250:	f8 94       	cli
    2252:	de bf       	out	0x3e, r29	; 62
    2254:	0f be       	out	0x3f, r0	; 63
    2256:	cd bf       	out	0x3d, r28	; 61
    2258:	89 83       	std	Y+1, r24	; 0x01
    225a:	6a 83       	std	Y+2, r22	; 0x02
    225c:	4b 83       	std	Y+3, r20	; 0x03
	if(ARG_u8Pin<=7)
    225e:	8a 81       	ldd	r24, Y+2	; 0x02
    2260:	88 30       	cpi	r24, 0x08	; 8
    2262:	08 f0       	brcs	.+2      	; 0x2266 <MDIO_voidSetPinDirection+0x22>
    2264:	cc c1       	rjmp	.+920    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
	{
		if(MDIO_OUTPUT==ARG_u8Directoin)
    2266:	8b 81       	ldd	r24, Y+3	; 0x03
    2268:	8a 35       	cpi	r24, 0x5A	; 90
    226a:	09 f0       	breq	.+2      	; 0x226e <MDIO_voidSetPinDirection+0x2a>
    226c:	79 c0       	rjmp	.+242    	; 0x2360 <MDIO_voidSetPinDirection+0x11c>
		{
			switch(ARG_u8Port)
    226e:	89 81       	ldd	r24, Y+1	; 0x01
    2270:	28 2f       	mov	r18, r24
    2272:	30 e0       	ldi	r19, 0x00	; 0
    2274:	39 87       	std	Y+9, r19	; 0x09
    2276:	28 87       	std	Y+8, r18	; 0x08
    2278:	88 85       	ldd	r24, Y+8	; 0x08
    227a:	99 85       	ldd	r25, Y+9	; 0x09
    227c:	8c 30       	cpi	r24, 0x0C	; 12
    227e:	91 05       	cpc	r25, r1
    2280:	b9 f0       	breq	.+46     	; 0x22b0 <MDIO_voidSetPinDirection+0x6c>
    2282:	28 85       	ldd	r18, Y+8	; 0x08
    2284:	39 85       	ldd	r19, Y+9	; 0x09
    2286:	2d 30       	cpi	r18, 0x0D	; 13
    2288:	31 05       	cpc	r19, r1
    228a:	3c f4       	brge	.+14     	; 0x229a <MDIO_voidSetPinDirection+0x56>
    228c:	88 85       	ldd	r24, Y+8	; 0x08
    228e:	99 85       	ldd	r25, Y+9	; 0x09
    2290:	85 30       	cpi	r24, 0x05	; 5
    2292:	91 05       	cpc	r25, r1
    2294:	09 f4       	brne	.+2      	; 0x2298 <MDIO_voidSetPinDirection+0x54>
    2296:	4e c0       	rjmp	.+156    	; 0x2334 <MDIO_voidSetPinDirection+0xf0>
    2298:	b2 c1       	rjmp	.+868    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
    229a:	28 85       	ldd	r18, Y+8	; 0x08
    229c:	39 85       	ldd	r19, Y+9	; 0x09
    229e:	21 32       	cpi	r18, 0x21	; 33
    22a0:	31 05       	cpc	r19, r1
    22a2:	e1 f0       	breq	.+56     	; 0x22dc <MDIO_voidSetPinDirection+0x98>
    22a4:	88 85       	ldd	r24, Y+8	; 0x08
    22a6:	99 85       	ldd	r25, Y+9	; 0x09
    22a8:	88 32       	cpi	r24, 0x28	; 40
    22aa:	91 05       	cpc	r25, r1
    22ac:	69 f1       	breq	.+90     	; 0x2308 <MDIO_voidSetPinDirection+0xc4>
    22ae:	a7 c1       	rjmp	.+846    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
			{
				case MDIO_PORTA: SET_BIT(GPIOA -> DDR, ARG_u8Pin); break;
    22b0:	a9 e3       	ldi	r26, 0x39	; 57
    22b2:	b0 e0       	ldi	r27, 0x00	; 0
    22b4:	e9 e3       	ldi	r30, 0x39	; 57
    22b6:	f0 e0       	ldi	r31, 0x00	; 0
    22b8:	81 81       	ldd	r24, Z+1	; 0x01
    22ba:	48 2f       	mov	r20, r24
    22bc:	8a 81       	ldd	r24, Y+2	; 0x02
    22be:	28 2f       	mov	r18, r24
    22c0:	30 e0       	ldi	r19, 0x00	; 0
    22c2:	81 e0       	ldi	r24, 0x01	; 1
    22c4:	90 e0       	ldi	r25, 0x00	; 0
    22c6:	02 2e       	mov	r0, r18
    22c8:	02 c0       	rjmp	.+4      	; 0x22ce <MDIO_voidSetPinDirection+0x8a>
    22ca:	88 0f       	add	r24, r24
    22cc:	99 1f       	adc	r25, r25
    22ce:	0a 94       	dec	r0
    22d0:	e2 f7       	brpl	.-8      	; 0x22ca <MDIO_voidSetPinDirection+0x86>
    22d2:	84 2b       	or	r24, r20
    22d4:	11 96       	adiw	r26, 0x01	; 1
    22d6:	8c 93       	st	X, r24
    22d8:	11 97       	sbiw	r26, 0x01	; 1
    22da:	91 c1       	rjmp	.+802    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTB: SET_BIT(GPIOB -> DDR, ARG_u8Pin); break;
    22dc:	a6 e3       	ldi	r26, 0x36	; 54
    22de:	b0 e0       	ldi	r27, 0x00	; 0
    22e0:	e6 e3       	ldi	r30, 0x36	; 54
    22e2:	f0 e0       	ldi	r31, 0x00	; 0
    22e4:	81 81       	ldd	r24, Z+1	; 0x01
    22e6:	48 2f       	mov	r20, r24
    22e8:	8a 81       	ldd	r24, Y+2	; 0x02
    22ea:	28 2f       	mov	r18, r24
    22ec:	30 e0       	ldi	r19, 0x00	; 0
    22ee:	81 e0       	ldi	r24, 0x01	; 1
    22f0:	90 e0       	ldi	r25, 0x00	; 0
    22f2:	02 2e       	mov	r0, r18
    22f4:	02 c0       	rjmp	.+4      	; 0x22fa <MDIO_voidSetPinDirection+0xb6>
    22f6:	88 0f       	add	r24, r24
    22f8:	99 1f       	adc	r25, r25
    22fa:	0a 94       	dec	r0
    22fc:	e2 f7       	brpl	.-8      	; 0x22f6 <MDIO_voidSetPinDirection+0xb2>
    22fe:	84 2b       	or	r24, r20
    2300:	11 96       	adiw	r26, 0x01	; 1
    2302:	8c 93       	st	X, r24
    2304:	11 97       	sbiw	r26, 0x01	; 1
    2306:	7b c1       	rjmp	.+758    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTC: SET_BIT(GPIOC -> DDR, ARG_u8Pin); break;
    2308:	a3 e3       	ldi	r26, 0x33	; 51
    230a:	b0 e0       	ldi	r27, 0x00	; 0
    230c:	e3 e3       	ldi	r30, 0x33	; 51
    230e:	f0 e0       	ldi	r31, 0x00	; 0
    2310:	81 81       	ldd	r24, Z+1	; 0x01
    2312:	48 2f       	mov	r20, r24
    2314:	8a 81       	ldd	r24, Y+2	; 0x02
    2316:	28 2f       	mov	r18, r24
    2318:	30 e0       	ldi	r19, 0x00	; 0
    231a:	81 e0       	ldi	r24, 0x01	; 1
    231c:	90 e0       	ldi	r25, 0x00	; 0
    231e:	02 2e       	mov	r0, r18
    2320:	02 c0       	rjmp	.+4      	; 0x2326 <MDIO_voidSetPinDirection+0xe2>
    2322:	88 0f       	add	r24, r24
    2324:	99 1f       	adc	r25, r25
    2326:	0a 94       	dec	r0
    2328:	e2 f7       	brpl	.-8      	; 0x2322 <MDIO_voidSetPinDirection+0xde>
    232a:	84 2b       	or	r24, r20
    232c:	11 96       	adiw	r26, 0x01	; 1
    232e:	8c 93       	st	X, r24
    2330:	11 97       	sbiw	r26, 0x01	; 1
    2332:	65 c1       	rjmp	.+714    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTD: SET_BIT(GPIOD -> DDR, ARG_u8Pin); break;
    2334:	a0 e3       	ldi	r26, 0x30	; 48
    2336:	b0 e0       	ldi	r27, 0x00	; 0
    2338:	e0 e3       	ldi	r30, 0x30	; 48
    233a:	f0 e0       	ldi	r31, 0x00	; 0
    233c:	81 81       	ldd	r24, Z+1	; 0x01
    233e:	48 2f       	mov	r20, r24
    2340:	8a 81       	ldd	r24, Y+2	; 0x02
    2342:	28 2f       	mov	r18, r24
    2344:	30 e0       	ldi	r19, 0x00	; 0
    2346:	81 e0       	ldi	r24, 0x01	; 1
    2348:	90 e0       	ldi	r25, 0x00	; 0
    234a:	02 2e       	mov	r0, r18
    234c:	02 c0       	rjmp	.+4      	; 0x2352 <MDIO_voidSetPinDirection+0x10e>
    234e:	88 0f       	add	r24, r24
    2350:	99 1f       	adc	r25, r25
    2352:	0a 94       	dec	r0
    2354:	e2 f7       	brpl	.-8      	; 0x234e <MDIO_voidSetPinDirection+0x10a>
    2356:	84 2b       	or	r24, r20
    2358:	11 96       	adiw	r26, 0x01	; 1
    235a:	8c 93       	st	X, r24
    235c:	11 97       	sbiw	r26, 0x01	; 1
    235e:	4f c1       	rjmp	.+670    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
				default: break;/*report error*/
			}			
		}
		else if(MDIO_INPUT==ARG_u8Directoin)
    2360:	8b 81       	ldd	r24, Y+3	; 0x03
    2362:	84 36       	cpi	r24, 0x64	; 100
    2364:	09 f0       	breq	.+2      	; 0x2368 <MDIO_voidSetPinDirection+0x124>
    2366:	7e c0       	rjmp	.+252    	; 0x2464 <MDIO_voidSetPinDirection+0x220>
		{
			switch(ARG_u8Port)
    2368:	89 81       	ldd	r24, Y+1	; 0x01
    236a:	28 2f       	mov	r18, r24
    236c:	30 e0       	ldi	r19, 0x00	; 0
    236e:	3f 83       	std	Y+7, r19	; 0x07
    2370:	2e 83       	std	Y+6, r18	; 0x06
    2372:	8e 81       	ldd	r24, Y+6	; 0x06
    2374:	9f 81       	ldd	r25, Y+7	; 0x07
    2376:	8c 30       	cpi	r24, 0x0C	; 12
    2378:	91 05       	cpc	r25, r1
    237a:	09 f4       	brne	.+2      	; 0x237e <MDIO_voidSetPinDirection+0x13a>
    237c:	45 c0       	rjmp	.+138    	; 0x2408 <MDIO_voidSetPinDirection+0x1c4>
    237e:	2e 81       	ldd	r18, Y+6	; 0x06
    2380:	3f 81       	ldd	r19, Y+7	; 0x07
    2382:	2d 30       	cpi	r18, 0x0D	; 13
    2384:	31 05       	cpc	r19, r1
    2386:	3c f4       	brge	.+14     	; 0x2396 <MDIO_voidSetPinDirection+0x152>
    2388:	8e 81       	ldd	r24, Y+6	; 0x06
    238a:	9f 81       	ldd	r25, Y+7	; 0x07
    238c:	85 30       	cpi	r24, 0x05	; 5
    238e:	91 05       	cpc	r25, r1
    2390:	09 f4       	brne	.+2      	; 0x2394 <MDIO_voidSetPinDirection+0x150>
    2392:	51 c0       	rjmp	.+162    	; 0x2436 <MDIO_voidSetPinDirection+0x1f2>
    2394:	34 c1       	rjmp	.+616    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
    2396:	2e 81       	ldd	r18, Y+6	; 0x06
    2398:	3f 81       	ldd	r19, Y+7	; 0x07
    239a:	21 32       	cpi	r18, 0x21	; 33
    239c:	31 05       	cpc	r19, r1
    239e:	31 f0       	breq	.+12     	; 0x23ac <MDIO_voidSetPinDirection+0x168>
    23a0:	8e 81       	ldd	r24, Y+6	; 0x06
    23a2:	9f 81       	ldd	r25, Y+7	; 0x07
    23a4:	88 32       	cpi	r24, 0x28	; 40
    23a6:	91 05       	cpc	r25, r1
    23a8:	c1 f0       	breq	.+48     	; 0x23da <MDIO_voidSetPinDirection+0x196>
    23aa:	29 c1       	rjmp	.+594    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
			{
				case MDIO_PORTB: CLEAR_BIT(GPIOB -> DDR, ARG_u8Pin); break;
    23ac:	a6 e3       	ldi	r26, 0x36	; 54
    23ae:	b0 e0       	ldi	r27, 0x00	; 0
    23b0:	e6 e3       	ldi	r30, 0x36	; 54
    23b2:	f0 e0       	ldi	r31, 0x00	; 0
    23b4:	81 81       	ldd	r24, Z+1	; 0x01
    23b6:	48 2f       	mov	r20, r24
    23b8:	8a 81       	ldd	r24, Y+2	; 0x02
    23ba:	28 2f       	mov	r18, r24
    23bc:	30 e0       	ldi	r19, 0x00	; 0
    23be:	81 e0       	ldi	r24, 0x01	; 1
    23c0:	90 e0       	ldi	r25, 0x00	; 0
    23c2:	02 2e       	mov	r0, r18
    23c4:	02 c0       	rjmp	.+4      	; 0x23ca <MDIO_voidSetPinDirection+0x186>
    23c6:	88 0f       	add	r24, r24
    23c8:	99 1f       	adc	r25, r25
    23ca:	0a 94       	dec	r0
    23cc:	e2 f7       	brpl	.-8      	; 0x23c6 <MDIO_voidSetPinDirection+0x182>
    23ce:	80 95       	com	r24
    23d0:	84 23       	and	r24, r20
    23d2:	11 96       	adiw	r26, 0x01	; 1
    23d4:	8c 93       	st	X, r24
    23d6:	11 97       	sbiw	r26, 0x01	; 1
    23d8:	12 c1       	rjmp	.+548    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTC: CLEAR_BIT(GPIOC -> DDR, ARG_u8Pin); break;
    23da:	a3 e3       	ldi	r26, 0x33	; 51
    23dc:	b0 e0       	ldi	r27, 0x00	; 0
    23de:	e3 e3       	ldi	r30, 0x33	; 51
    23e0:	f0 e0       	ldi	r31, 0x00	; 0
    23e2:	81 81       	ldd	r24, Z+1	; 0x01
    23e4:	48 2f       	mov	r20, r24
    23e6:	8a 81       	ldd	r24, Y+2	; 0x02
    23e8:	28 2f       	mov	r18, r24
    23ea:	30 e0       	ldi	r19, 0x00	; 0
    23ec:	81 e0       	ldi	r24, 0x01	; 1
    23ee:	90 e0       	ldi	r25, 0x00	; 0
    23f0:	02 2e       	mov	r0, r18
    23f2:	02 c0       	rjmp	.+4      	; 0x23f8 <MDIO_voidSetPinDirection+0x1b4>
    23f4:	88 0f       	add	r24, r24
    23f6:	99 1f       	adc	r25, r25
    23f8:	0a 94       	dec	r0
    23fa:	e2 f7       	brpl	.-8      	; 0x23f4 <MDIO_voidSetPinDirection+0x1b0>
    23fc:	80 95       	com	r24
    23fe:	84 23       	and	r24, r20
    2400:	11 96       	adiw	r26, 0x01	; 1
    2402:	8c 93       	st	X, r24
    2404:	11 97       	sbiw	r26, 0x01	; 1
    2406:	fb c0       	rjmp	.+502    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTA: CLEAR_BIT(GPIOA -> DDR, ARG_u8Pin); break;
    2408:	a9 e3       	ldi	r26, 0x39	; 57
    240a:	b0 e0       	ldi	r27, 0x00	; 0
    240c:	e9 e3       	ldi	r30, 0x39	; 57
    240e:	f0 e0       	ldi	r31, 0x00	; 0
    2410:	81 81       	ldd	r24, Z+1	; 0x01
    2412:	48 2f       	mov	r20, r24
    2414:	8a 81       	ldd	r24, Y+2	; 0x02
    2416:	28 2f       	mov	r18, r24
    2418:	30 e0       	ldi	r19, 0x00	; 0
    241a:	81 e0       	ldi	r24, 0x01	; 1
    241c:	90 e0       	ldi	r25, 0x00	; 0
    241e:	02 2e       	mov	r0, r18
    2420:	02 c0       	rjmp	.+4      	; 0x2426 <MDIO_voidSetPinDirection+0x1e2>
    2422:	88 0f       	add	r24, r24
    2424:	99 1f       	adc	r25, r25
    2426:	0a 94       	dec	r0
    2428:	e2 f7       	brpl	.-8      	; 0x2422 <MDIO_voidSetPinDirection+0x1de>
    242a:	80 95       	com	r24
    242c:	84 23       	and	r24, r20
    242e:	11 96       	adiw	r26, 0x01	; 1
    2430:	8c 93       	st	X, r24
    2432:	11 97       	sbiw	r26, 0x01	; 1
    2434:	e4 c0       	rjmp	.+456    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTD: CLEAR_BIT(GPIOD -> DDR, ARG_u8Pin); break;
    2436:	a0 e3       	ldi	r26, 0x30	; 48
    2438:	b0 e0       	ldi	r27, 0x00	; 0
    243a:	e0 e3       	ldi	r30, 0x30	; 48
    243c:	f0 e0       	ldi	r31, 0x00	; 0
    243e:	81 81       	ldd	r24, Z+1	; 0x01
    2440:	48 2f       	mov	r20, r24
    2442:	8a 81       	ldd	r24, Y+2	; 0x02
    2444:	28 2f       	mov	r18, r24
    2446:	30 e0       	ldi	r19, 0x00	; 0
    2448:	81 e0       	ldi	r24, 0x01	; 1
    244a:	90 e0       	ldi	r25, 0x00	; 0
    244c:	02 2e       	mov	r0, r18
    244e:	02 c0       	rjmp	.+4      	; 0x2454 <MDIO_voidSetPinDirection+0x210>
    2450:	88 0f       	add	r24, r24
    2452:	99 1f       	adc	r25, r25
    2454:	0a 94       	dec	r0
    2456:	e2 f7       	brpl	.-8      	; 0x2450 <MDIO_voidSetPinDirection+0x20c>
    2458:	80 95       	com	r24
    245a:	84 23       	and	r24, r20
    245c:	11 96       	adiw	r26, 0x01	; 1
    245e:	8c 93       	st	X, r24
    2460:	11 97       	sbiw	r26, 0x01	; 1
    2462:	cd c0       	rjmp	.+410    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
				default: break;/*report error*/
			}			
		}
		else if(MDIO_INPUT_PULLUP==ARG_u8Directoin)
    2464:	8b 81       	ldd	r24, Y+3	; 0x03
    2466:	88 3c       	cpi	r24, 0xC8	; 200
    2468:	09 f0       	breq	.+2      	; 0x246c <MDIO_voidSetPinDirection+0x228>
    246a:	c9 c0       	rjmp	.+402    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
		{
			switch(ARG_u8Port)
    246c:	89 81       	ldd	r24, Y+1	; 0x01
    246e:	28 2f       	mov	r18, r24
    2470:	30 e0       	ldi	r19, 0x00	; 0
    2472:	3d 83       	std	Y+5, r19	; 0x05
    2474:	2c 83       	std	Y+4, r18	; 0x04
    2476:	8c 81       	ldd	r24, Y+4	; 0x04
    2478:	9d 81       	ldd	r25, Y+5	; 0x05
    247a:	8c 30       	cpi	r24, 0x0C	; 12
    247c:	91 05       	cpc	r25, r1
    247e:	09 f4       	brne	.+2      	; 0x2482 <MDIO_voidSetPinDirection+0x23e>
    2480:	6b c0       	rjmp	.+214    	; 0x2558 <MDIO_voidSetPinDirection+0x314>
    2482:	2c 81       	ldd	r18, Y+4	; 0x04
    2484:	3d 81       	ldd	r19, Y+5	; 0x05
    2486:	2d 30       	cpi	r18, 0x0D	; 13
    2488:	31 05       	cpc	r19, r1
    248a:	3c f4       	brge	.+14     	; 0x249a <MDIO_voidSetPinDirection+0x256>
    248c:	8c 81       	ldd	r24, Y+4	; 0x04
    248e:	9d 81       	ldd	r25, Y+5	; 0x05
    2490:	85 30       	cpi	r24, 0x05	; 5
    2492:	91 05       	cpc	r25, r1
    2494:	09 f4       	brne	.+2      	; 0x2498 <MDIO_voidSetPinDirection+0x254>
    2496:	8a c0       	rjmp	.+276    	; 0x25ac <MDIO_voidSetPinDirection+0x368>
    2498:	b2 c0       	rjmp	.+356    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
    249a:	2c 81       	ldd	r18, Y+4	; 0x04
    249c:	3d 81       	ldd	r19, Y+5	; 0x05
    249e:	21 32       	cpi	r18, 0x21	; 33
    24a0:	31 05       	cpc	r19, r1
    24a2:	31 f0       	breq	.+12     	; 0x24b0 <MDIO_voidSetPinDirection+0x26c>
    24a4:	8c 81       	ldd	r24, Y+4	; 0x04
    24a6:	9d 81       	ldd	r25, Y+5	; 0x05
    24a8:	88 32       	cpi	r24, 0x28	; 40
    24aa:	91 05       	cpc	r25, r1
    24ac:	59 f1       	breq	.+86     	; 0x2504 <MDIO_voidSetPinDirection+0x2c0>
    24ae:	a7 c0       	rjmp	.+334    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
			{
				case MDIO_PORTB: CLEAR_BIT(GPIOB -> DDR, ARG_u8Pin); SET_BIT(GPIOA -> PORT, ARG_u8Pin); break;
    24b0:	a6 e3       	ldi	r26, 0x36	; 54
    24b2:	b0 e0       	ldi	r27, 0x00	; 0
    24b4:	e6 e3       	ldi	r30, 0x36	; 54
    24b6:	f0 e0       	ldi	r31, 0x00	; 0
    24b8:	81 81       	ldd	r24, Z+1	; 0x01
    24ba:	48 2f       	mov	r20, r24
    24bc:	8a 81       	ldd	r24, Y+2	; 0x02
    24be:	28 2f       	mov	r18, r24
    24c0:	30 e0       	ldi	r19, 0x00	; 0
    24c2:	81 e0       	ldi	r24, 0x01	; 1
    24c4:	90 e0       	ldi	r25, 0x00	; 0
    24c6:	02 c0       	rjmp	.+4      	; 0x24cc <MDIO_voidSetPinDirection+0x288>
    24c8:	88 0f       	add	r24, r24
    24ca:	99 1f       	adc	r25, r25
    24cc:	2a 95       	dec	r18
    24ce:	e2 f7       	brpl	.-8      	; 0x24c8 <MDIO_voidSetPinDirection+0x284>
    24d0:	80 95       	com	r24
    24d2:	84 23       	and	r24, r20
    24d4:	11 96       	adiw	r26, 0x01	; 1
    24d6:	8c 93       	st	X, r24
    24d8:	a9 e3       	ldi	r26, 0x39	; 57
    24da:	b0 e0       	ldi	r27, 0x00	; 0
    24dc:	e9 e3       	ldi	r30, 0x39	; 57
    24de:	f0 e0       	ldi	r31, 0x00	; 0
    24e0:	82 81       	ldd	r24, Z+2	; 0x02
    24e2:	48 2f       	mov	r20, r24
    24e4:	8a 81       	ldd	r24, Y+2	; 0x02
    24e6:	28 2f       	mov	r18, r24
    24e8:	30 e0       	ldi	r19, 0x00	; 0
    24ea:	81 e0       	ldi	r24, 0x01	; 1
    24ec:	90 e0       	ldi	r25, 0x00	; 0
    24ee:	02 2e       	mov	r0, r18
    24f0:	02 c0       	rjmp	.+4      	; 0x24f6 <MDIO_voidSetPinDirection+0x2b2>
    24f2:	88 0f       	add	r24, r24
    24f4:	99 1f       	adc	r25, r25
    24f6:	0a 94       	dec	r0
    24f8:	e2 f7       	brpl	.-8      	; 0x24f2 <MDIO_voidSetPinDirection+0x2ae>
    24fa:	84 2b       	or	r24, r20
    24fc:	12 96       	adiw	r26, 0x02	; 2
    24fe:	8c 93       	st	X, r24
    2500:	12 97       	sbiw	r26, 0x02	; 2
    2502:	7d c0       	rjmp	.+250    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTC: CLEAR_BIT(GPIOC -> DDR, ARG_u8Pin); SET_BIT(GPIOB -> PORT, ARG_u8Pin); break;
    2504:	a3 e3       	ldi	r26, 0x33	; 51
    2506:	b0 e0       	ldi	r27, 0x00	; 0
    2508:	e3 e3       	ldi	r30, 0x33	; 51
    250a:	f0 e0       	ldi	r31, 0x00	; 0
    250c:	81 81       	ldd	r24, Z+1	; 0x01
    250e:	48 2f       	mov	r20, r24
    2510:	8a 81       	ldd	r24, Y+2	; 0x02
    2512:	28 2f       	mov	r18, r24
    2514:	30 e0       	ldi	r19, 0x00	; 0
    2516:	81 e0       	ldi	r24, 0x01	; 1
    2518:	90 e0       	ldi	r25, 0x00	; 0
    251a:	02 c0       	rjmp	.+4      	; 0x2520 <MDIO_voidSetPinDirection+0x2dc>
    251c:	88 0f       	add	r24, r24
    251e:	99 1f       	adc	r25, r25
    2520:	2a 95       	dec	r18
    2522:	e2 f7       	brpl	.-8      	; 0x251c <MDIO_voidSetPinDirection+0x2d8>
    2524:	80 95       	com	r24
    2526:	84 23       	and	r24, r20
    2528:	11 96       	adiw	r26, 0x01	; 1
    252a:	8c 93       	st	X, r24
    252c:	a6 e3       	ldi	r26, 0x36	; 54
    252e:	b0 e0       	ldi	r27, 0x00	; 0
    2530:	e6 e3       	ldi	r30, 0x36	; 54
    2532:	f0 e0       	ldi	r31, 0x00	; 0
    2534:	82 81       	ldd	r24, Z+2	; 0x02
    2536:	48 2f       	mov	r20, r24
    2538:	8a 81       	ldd	r24, Y+2	; 0x02
    253a:	28 2f       	mov	r18, r24
    253c:	30 e0       	ldi	r19, 0x00	; 0
    253e:	81 e0       	ldi	r24, 0x01	; 1
    2540:	90 e0       	ldi	r25, 0x00	; 0
    2542:	02 2e       	mov	r0, r18
    2544:	02 c0       	rjmp	.+4      	; 0x254a <MDIO_voidSetPinDirection+0x306>
    2546:	88 0f       	add	r24, r24
    2548:	99 1f       	adc	r25, r25
    254a:	0a 94       	dec	r0
    254c:	e2 f7       	brpl	.-8      	; 0x2546 <MDIO_voidSetPinDirection+0x302>
    254e:	84 2b       	or	r24, r20
    2550:	12 96       	adiw	r26, 0x02	; 2
    2552:	8c 93       	st	X, r24
    2554:	12 97       	sbiw	r26, 0x02	; 2
    2556:	53 c0       	rjmp	.+166    	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTA: CLEAR_BIT(GPIOA -> DDR, ARG_u8Pin); SET_BIT(GPIOC -> PORT, ARG_u8Pin); break;
    2558:	a9 e3       	ldi	r26, 0x39	; 57
    255a:	b0 e0       	ldi	r27, 0x00	; 0
    255c:	e9 e3       	ldi	r30, 0x39	; 57
    255e:	f0 e0       	ldi	r31, 0x00	; 0
    2560:	81 81       	ldd	r24, Z+1	; 0x01
    2562:	48 2f       	mov	r20, r24
    2564:	8a 81       	ldd	r24, Y+2	; 0x02
    2566:	28 2f       	mov	r18, r24
    2568:	30 e0       	ldi	r19, 0x00	; 0
    256a:	81 e0       	ldi	r24, 0x01	; 1
    256c:	90 e0       	ldi	r25, 0x00	; 0
    256e:	02 c0       	rjmp	.+4      	; 0x2574 <MDIO_voidSetPinDirection+0x330>
    2570:	88 0f       	add	r24, r24
    2572:	99 1f       	adc	r25, r25
    2574:	2a 95       	dec	r18
    2576:	e2 f7       	brpl	.-8      	; 0x2570 <MDIO_voidSetPinDirection+0x32c>
    2578:	80 95       	com	r24
    257a:	84 23       	and	r24, r20
    257c:	11 96       	adiw	r26, 0x01	; 1
    257e:	8c 93       	st	X, r24
    2580:	a3 e3       	ldi	r26, 0x33	; 51
    2582:	b0 e0       	ldi	r27, 0x00	; 0
    2584:	e3 e3       	ldi	r30, 0x33	; 51
    2586:	f0 e0       	ldi	r31, 0x00	; 0
    2588:	82 81       	ldd	r24, Z+2	; 0x02
    258a:	48 2f       	mov	r20, r24
    258c:	8a 81       	ldd	r24, Y+2	; 0x02
    258e:	28 2f       	mov	r18, r24
    2590:	30 e0       	ldi	r19, 0x00	; 0
    2592:	81 e0       	ldi	r24, 0x01	; 1
    2594:	90 e0       	ldi	r25, 0x00	; 0
    2596:	02 2e       	mov	r0, r18
    2598:	02 c0       	rjmp	.+4      	; 0x259e <MDIO_voidSetPinDirection+0x35a>
    259a:	88 0f       	add	r24, r24
    259c:	99 1f       	adc	r25, r25
    259e:	0a 94       	dec	r0
    25a0:	e2 f7       	brpl	.-8      	; 0x259a <MDIO_voidSetPinDirection+0x356>
    25a2:	84 2b       	or	r24, r20
    25a4:	12 96       	adiw	r26, 0x02	; 2
    25a6:	8c 93       	st	X, r24
    25a8:	12 97       	sbiw	r26, 0x02	; 2
    25aa:	29 c0       	rjmp	.+82     	; 0x25fe <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTD: CLEAR_BIT(GPIOD -> DDR, ARG_u8Pin); SET_BIT(GPIOD -> PORT, ARG_u8Pin); break;
    25ac:	a0 e3       	ldi	r26, 0x30	; 48
    25ae:	b0 e0       	ldi	r27, 0x00	; 0
    25b0:	e0 e3       	ldi	r30, 0x30	; 48
    25b2:	f0 e0       	ldi	r31, 0x00	; 0
    25b4:	81 81       	ldd	r24, Z+1	; 0x01
    25b6:	48 2f       	mov	r20, r24
    25b8:	8a 81       	ldd	r24, Y+2	; 0x02
    25ba:	28 2f       	mov	r18, r24
    25bc:	30 e0       	ldi	r19, 0x00	; 0
    25be:	81 e0       	ldi	r24, 0x01	; 1
    25c0:	90 e0       	ldi	r25, 0x00	; 0
    25c2:	02 c0       	rjmp	.+4      	; 0x25c8 <MDIO_voidSetPinDirection+0x384>
    25c4:	88 0f       	add	r24, r24
    25c6:	99 1f       	adc	r25, r25
    25c8:	2a 95       	dec	r18
    25ca:	e2 f7       	brpl	.-8      	; 0x25c4 <MDIO_voidSetPinDirection+0x380>
    25cc:	80 95       	com	r24
    25ce:	84 23       	and	r24, r20
    25d0:	11 96       	adiw	r26, 0x01	; 1
    25d2:	8c 93       	st	X, r24
    25d4:	a0 e3       	ldi	r26, 0x30	; 48
    25d6:	b0 e0       	ldi	r27, 0x00	; 0
    25d8:	e0 e3       	ldi	r30, 0x30	; 48
    25da:	f0 e0       	ldi	r31, 0x00	; 0
    25dc:	82 81       	ldd	r24, Z+2	; 0x02
    25de:	48 2f       	mov	r20, r24
    25e0:	8a 81       	ldd	r24, Y+2	; 0x02
    25e2:	28 2f       	mov	r18, r24
    25e4:	30 e0       	ldi	r19, 0x00	; 0
    25e6:	81 e0       	ldi	r24, 0x01	; 1
    25e8:	90 e0       	ldi	r25, 0x00	; 0
    25ea:	02 2e       	mov	r0, r18
    25ec:	02 c0       	rjmp	.+4      	; 0x25f2 <MDIO_voidSetPinDirection+0x3ae>
    25ee:	88 0f       	add	r24, r24
    25f0:	99 1f       	adc	r25, r25
    25f2:	0a 94       	dec	r0
    25f4:	e2 f7       	brpl	.-8      	; 0x25ee <MDIO_voidSetPinDirection+0x3aa>
    25f6:	84 2b       	or	r24, r20
    25f8:	12 96       	adiw	r26, 0x02	; 2
    25fa:	8c 93       	st	X, r24
    25fc:	12 97       	sbiw	r26, 0x02	; 2
	else
	{
		/*report on error*/
	}
	
}
    25fe:	29 96       	adiw	r28, 0x09	; 9
    2600:	0f b6       	in	r0, 0x3f	; 63
    2602:	f8 94       	cli
    2604:	de bf       	out	0x3e, r29	; 62
    2606:	0f be       	out	0x3f, r0	; 63
    2608:	cd bf       	out	0x3d, r28	; 61
    260a:	cf 91       	pop	r28
    260c:	df 91       	pop	r29
    260e:	08 95       	ret

00002610 <MDIO_voidSetPinValue>:
void MDIO_voidSetPinValue(u8 ARG_u8Port,u8 ARG_u8Pin,u8 ARG_u8Value)
{
    2610:	df 93       	push	r29
    2612:	cf 93       	push	r28
    2614:	cd b7       	in	r28, 0x3d	; 61
    2616:	de b7       	in	r29, 0x3e	; 62
    2618:	29 97       	sbiw	r28, 0x09	; 9
    261a:	0f b6       	in	r0, 0x3f	; 63
    261c:	f8 94       	cli
    261e:	de bf       	out	0x3e, r29	; 62
    2620:	0f be       	out	0x3f, r0	; 63
    2622:	cd bf       	out	0x3d, r28	; 61
    2624:	89 83       	std	Y+1, r24	; 0x01
    2626:	6a 83       	std	Y+2, r22	; 0x02
    2628:	4b 83       	std	Y+3, r20	; 0x03
	if(ARG_u8Pin<=7)
    262a:	8a 81       	ldd	r24, Y+2	; 0x02
    262c:	88 30       	cpi	r24, 0x08	; 8
    262e:	08 f0       	brcs	.+2      	; 0x2632 <MDIO_voidSetPinValue+0x22>
    2630:	7c c1       	rjmp	.+760    	; 0x292a <MDIO_voidSetPinValue+0x31a>
	{
		if(MDIO_HIGH== ARG_u8Value)
    2632:	8b 81       	ldd	r24, Y+3	; 0x03
    2634:	81 30       	cpi	r24, 0x01	; 1
    2636:	09 f0       	breq	.+2      	; 0x263a <MDIO_voidSetPinValue+0x2a>
    2638:	79 c0       	rjmp	.+242    	; 0x272c <MDIO_voidSetPinValue+0x11c>
		{
			switch(ARG_u8Port)
    263a:	89 81       	ldd	r24, Y+1	; 0x01
    263c:	28 2f       	mov	r18, r24
    263e:	30 e0       	ldi	r19, 0x00	; 0
    2640:	39 87       	std	Y+9, r19	; 0x09
    2642:	28 87       	std	Y+8, r18	; 0x08
    2644:	88 85       	ldd	r24, Y+8	; 0x08
    2646:	99 85       	ldd	r25, Y+9	; 0x09
    2648:	8c 30       	cpi	r24, 0x0C	; 12
    264a:	91 05       	cpc	r25, r1
    264c:	b9 f0       	breq	.+46     	; 0x267c <MDIO_voidSetPinValue+0x6c>
    264e:	28 85       	ldd	r18, Y+8	; 0x08
    2650:	39 85       	ldd	r19, Y+9	; 0x09
    2652:	2d 30       	cpi	r18, 0x0D	; 13
    2654:	31 05       	cpc	r19, r1
    2656:	3c f4       	brge	.+14     	; 0x2666 <MDIO_voidSetPinValue+0x56>
    2658:	88 85       	ldd	r24, Y+8	; 0x08
    265a:	99 85       	ldd	r25, Y+9	; 0x09
    265c:	85 30       	cpi	r24, 0x05	; 5
    265e:	91 05       	cpc	r25, r1
    2660:	09 f4       	brne	.+2      	; 0x2664 <MDIO_voidSetPinValue+0x54>
    2662:	4e c0       	rjmp	.+156    	; 0x2700 <MDIO_voidSetPinValue+0xf0>
    2664:	62 c1       	rjmp	.+708    	; 0x292a <MDIO_voidSetPinValue+0x31a>
    2666:	28 85       	ldd	r18, Y+8	; 0x08
    2668:	39 85       	ldd	r19, Y+9	; 0x09
    266a:	21 32       	cpi	r18, 0x21	; 33
    266c:	31 05       	cpc	r19, r1
    266e:	e1 f0       	breq	.+56     	; 0x26a8 <MDIO_voidSetPinValue+0x98>
    2670:	88 85       	ldd	r24, Y+8	; 0x08
    2672:	99 85       	ldd	r25, Y+9	; 0x09
    2674:	88 32       	cpi	r24, 0x28	; 40
    2676:	91 05       	cpc	r25, r1
    2678:	69 f1       	breq	.+90     	; 0x26d4 <MDIO_voidSetPinValue+0xc4>
    267a:	57 c1       	rjmp	.+686    	; 0x292a <MDIO_voidSetPinValue+0x31a>
			{
				case MDIO_PORTA: SET_BIT(GPIOA -> PORT, ARG_u8Pin); break;
    267c:	a9 e3       	ldi	r26, 0x39	; 57
    267e:	b0 e0       	ldi	r27, 0x00	; 0
    2680:	e9 e3       	ldi	r30, 0x39	; 57
    2682:	f0 e0       	ldi	r31, 0x00	; 0
    2684:	82 81       	ldd	r24, Z+2	; 0x02
    2686:	48 2f       	mov	r20, r24
    2688:	8a 81       	ldd	r24, Y+2	; 0x02
    268a:	28 2f       	mov	r18, r24
    268c:	30 e0       	ldi	r19, 0x00	; 0
    268e:	81 e0       	ldi	r24, 0x01	; 1
    2690:	90 e0       	ldi	r25, 0x00	; 0
    2692:	02 2e       	mov	r0, r18
    2694:	02 c0       	rjmp	.+4      	; 0x269a <MDIO_voidSetPinValue+0x8a>
    2696:	88 0f       	add	r24, r24
    2698:	99 1f       	adc	r25, r25
    269a:	0a 94       	dec	r0
    269c:	e2 f7       	brpl	.-8      	; 0x2696 <MDIO_voidSetPinValue+0x86>
    269e:	84 2b       	or	r24, r20
    26a0:	12 96       	adiw	r26, 0x02	; 2
    26a2:	8c 93       	st	X, r24
    26a4:	12 97       	sbiw	r26, 0x02	; 2
    26a6:	41 c1       	rjmp	.+642    	; 0x292a <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTB: SET_BIT(GPIOB -> PORT, ARG_u8Pin); break;
    26a8:	a6 e3       	ldi	r26, 0x36	; 54
    26aa:	b0 e0       	ldi	r27, 0x00	; 0
    26ac:	e6 e3       	ldi	r30, 0x36	; 54
    26ae:	f0 e0       	ldi	r31, 0x00	; 0
    26b0:	82 81       	ldd	r24, Z+2	; 0x02
    26b2:	48 2f       	mov	r20, r24
    26b4:	8a 81       	ldd	r24, Y+2	; 0x02
    26b6:	28 2f       	mov	r18, r24
    26b8:	30 e0       	ldi	r19, 0x00	; 0
    26ba:	81 e0       	ldi	r24, 0x01	; 1
    26bc:	90 e0       	ldi	r25, 0x00	; 0
    26be:	02 2e       	mov	r0, r18
    26c0:	02 c0       	rjmp	.+4      	; 0x26c6 <MDIO_voidSetPinValue+0xb6>
    26c2:	88 0f       	add	r24, r24
    26c4:	99 1f       	adc	r25, r25
    26c6:	0a 94       	dec	r0
    26c8:	e2 f7       	brpl	.-8      	; 0x26c2 <MDIO_voidSetPinValue+0xb2>
    26ca:	84 2b       	or	r24, r20
    26cc:	12 96       	adiw	r26, 0x02	; 2
    26ce:	8c 93       	st	X, r24
    26d0:	12 97       	sbiw	r26, 0x02	; 2
    26d2:	2b c1       	rjmp	.+598    	; 0x292a <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTC: SET_BIT(GPIOC -> PORT, ARG_u8Pin); break;
    26d4:	a3 e3       	ldi	r26, 0x33	; 51
    26d6:	b0 e0       	ldi	r27, 0x00	; 0
    26d8:	e3 e3       	ldi	r30, 0x33	; 51
    26da:	f0 e0       	ldi	r31, 0x00	; 0
    26dc:	82 81       	ldd	r24, Z+2	; 0x02
    26de:	48 2f       	mov	r20, r24
    26e0:	8a 81       	ldd	r24, Y+2	; 0x02
    26e2:	28 2f       	mov	r18, r24
    26e4:	30 e0       	ldi	r19, 0x00	; 0
    26e6:	81 e0       	ldi	r24, 0x01	; 1
    26e8:	90 e0       	ldi	r25, 0x00	; 0
    26ea:	02 2e       	mov	r0, r18
    26ec:	02 c0       	rjmp	.+4      	; 0x26f2 <MDIO_voidSetPinValue+0xe2>
    26ee:	88 0f       	add	r24, r24
    26f0:	99 1f       	adc	r25, r25
    26f2:	0a 94       	dec	r0
    26f4:	e2 f7       	brpl	.-8      	; 0x26ee <MDIO_voidSetPinValue+0xde>
    26f6:	84 2b       	or	r24, r20
    26f8:	12 96       	adiw	r26, 0x02	; 2
    26fa:	8c 93       	st	X, r24
    26fc:	12 97       	sbiw	r26, 0x02	; 2
    26fe:	15 c1       	rjmp	.+554    	; 0x292a <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTD: SET_BIT(GPIOD -> PORT, ARG_u8Pin); break;
    2700:	a0 e3       	ldi	r26, 0x30	; 48
    2702:	b0 e0       	ldi	r27, 0x00	; 0
    2704:	e0 e3       	ldi	r30, 0x30	; 48
    2706:	f0 e0       	ldi	r31, 0x00	; 0
    2708:	82 81       	ldd	r24, Z+2	; 0x02
    270a:	48 2f       	mov	r20, r24
    270c:	8a 81       	ldd	r24, Y+2	; 0x02
    270e:	28 2f       	mov	r18, r24
    2710:	30 e0       	ldi	r19, 0x00	; 0
    2712:	81 e0       	ldi	r24, 0x01	; 1
    2714:	90 e0       	ldi	r25, 0x00	; 0
    2716:	02 2e       	mov	r0, r18
    2718:	02 c0       	rjmp	.+4      	; 0x271e <MDIO_voidSetPinValue+0x10e>
    271a:	88 0f       	add	r24, r24
    271c:	99 1f       	adc	r25, r25
    271e:	0a 94       	dec	r0
    2720:	e2 f7       	brpl	.-8      	; 0x271a <MDIO_voidSetPinValue+0x10a>
    2722:	84 2b       	or	r24, r20
    2724:	12 96       	adiw	r26, 0x02	; 2
    2726:	8c 93       	st	X, r24
    2728:	12 97       	sbiw	r26, 0x02	; 2
    272a:	ff c0       	rjmp	.+510    	; 0x292a <MDIO_voidSetPinValue+0x31a>
				default: break;/*report error*/
			}			
		}
		else if(MDIO_LOW==ARG_u8Value)
    272c:	8b 81       	ldd	r24, Y+3	; 0x03
    272e:	88 23       	and	r24, r24
    2730:	09 f0       	breq	.+2      	; 0x2734 <MDIO_voidSetPinValue+0x124>
    2732:	7e c0       	rjmp	.+252    	; 0x2830 <MDIO_voidSetPinValue+0x220>
		{
			switch(ARG_u8Port)
    2734:	89 81       	ldd	r24, Y+1	; 0x01
    2736:	28 2f       	mov	r18, r24
    2738:	30 e0       	ldi	r19, 0x00	; 0
    273a:	3f 83       	std	Y+7, r19	; 0x07
    273c:	2e 83       	std	Y+6, r18	; 0x06
    273e:	8e 81       	ldd	r24, Y+6	; 0x06
    2740:	9f 81       	ldd	r25, Y+7	; 0x07
    2742:	8c 30       	cpi	r24, 0x0C	; 12
    2744:	91 05       	cpc	r25, r1
    2746:	09 f4       	brne	.+2      	; 0x274a <MDIO_voidSetPinValue+0x13a>
    2748:	45 c0       	rjmp	.+138    	; 0x27d4 <MDIO_voidSetPinValue+0x1c4>
    274a:	2e 81       	ldd	r18, Y+6	; 0x06
    274c:	3f 81       	ldd	r19, Y+7	; 0x07
    274e:	2d 30       	cpi	r18, 0x0D	; 13
    2750:	31 05       	cpc	r19, r1
    2752:	3c f4       	brge	.+14     	; 0x2762 <MDIO_voidSetPinValue+0x152>
    2754:	8e 81       	ldd	r24, Y+6	; 0x06
    2756:	9f 81       	ldd	r25, Y+7	; 0x07
    2758:	85 30       	cpi	r24, 0x05	; 5
    275a:	91 05       	cpc	r25, r1
    275c:	09 f4       	brne	.+2      	; 0x2760 <MDIO_voidSetPinValue+0x150>
    275e:	51 c0       	rjmp	.+162    	; 0x2802 <MDIO_voidSetPinValue+0x1f2>
    2760:	e4 c0       	rjmp	.+456    	; 0x292a <MDIO_voidSetPinValue+0x31a>
    2762:	2e 81       	ldd	r18, Y+6	; 0x06
    2764:	3f 81       	ldd	r19, Y+7	; 0x07
    2766:	21 32       	cpi	r18, 0x21	; 33
    2768:	31 05       	cpc	r19, r1
    276a:	31 f0       	breq	.+12     	; 0x2778 <MDIO_voidSetPinValue+0x168>
    276c:	8e 81       	ldd	r24, Y+6	; 0x06
    276e:	9f 81       	ldd	r25, Y+7	; 0x07
    2770:	88 32       	cpi	r24, 0x28	; 40
    2772:	91 05       	cpc	r25, r1
    2774:	c1 f0       	breq	.+48     	; 0x27a6 <MDIO_voidSetPinValue+0x196>
    2776:	d9 c0       	rjmp	.+434    	; 0x292a <MDIO_voidSetPinValue+0x31a>
			{
				case MDIO_PORTB: CLEAR_BIT(GPIOB -> PORT, ARG_u8Pin); break;
    2778:	a6 e3       	ldi	r26, 0x36	; 54
    277a:	b0 e0       	ldi	r27, 0x00	; 0
    277c:	e6 e3       	ldi	r30, 0x36	; 54
    277e:	f0 e0       	ldi	r31, 0x00	; 0
    2780:	82 81       	ldd	r24, Z+2	; 0x02
    2782:	48 2f       	mov	r20, r24
    2784:	8a 81       	ldd	r24, Y+2	; 0x02
    2786:	28 2f       	mov	r18, r24
    2788:	30 e0       	ldi	r19, 0x00	; 0
    278a:	81 e0       	ldi	r24, 0x01	; 1
    278c:	90 e0       	ldi	r25, 0x00	; 0
    278e:	02 2e       	mov	r0, r18
    2790:	02 c0       	rjmp	.+4      	; 0x2796 <MDIO_voidSetPinValue+0x186>
    2792:	88 0f       	add	r24, r24
    2794:	99 1f       	adc	r25, r25
    2796:	0a 94       	dec	r0
    2798:	e2 f7       	brpl	.-8      	; 0x2792 <MDIO_voidSetPinValue+0x182>
    279a:	80 95       	com	r24
    279c:	84 23       	and	r24, r20
    279e:	12 96       	adiw	r26, 0x02	; 2
    27a0:	8c 93       	st	X, r24
    27a2:	12 97       	sbiw	r26, 0x02	; 2
    27a4:	c2 c0       	rjmp	.+388    	; 0x292a <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTC: CLEAR_BIT(GPIOC -> PORT, ARG_u8Pin); break;
    27a6:	a3 e3       	ldi	r26, 0x33	; 51
    27a8:	b0 e0       	ldi	r27, 0x00	; 0
    27aa:	e3 e3       	ldi	r30, 0x33	; 51
    27ac:	f0 e0       	ldi	r31, 0x00	; 0
    27ae:	82 81       	ldd	r24, Z+2	; 0x02
    27b0:	48 2f       	mov	r20, r24
    27b2:	8a 81       	ldd	r24, Y+2	; 0x02
    27b4:	28 2f       	mov	r18, r24
    27b6:	30 e0       	ldi	r19, 0x00	; 0
    27b8:	81 e0       	ldi	r24, 0x01	; 1
    27ba:	90 e0       	ldi	r25, 0x00	; 0
    27bc:	02 2e       	mov	r0, r18
    27be:	02 c0       	rjmp	.+4      	; 0x27c4 <MDIO_voidSetPinValue+0x1b4>
    27c0:	88 0f       	add	r24, r24
    27c2:	99 1f       	adc	r25, r25
    27c4:	0a 94       	dec	r0
    27c6:	e2 f7       	brpl	.-8      	; 0x27c0 <MDIO_voidSetPinValue+0x1b0>
    27c8:	80 95       	com	r24
    27ca:	84 23       	and	r24, r20
    27cc:	12 96       	adiw	r26, 0x02	; 2
    27ce:	8c 93       	st	X, r24
    27d0:	12 97       	sbiw	r26, 0x02	; 2
    27d2:	ab c0       	rjmp	.+342    	; 0x292a <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTA: CLEAR_BIT(GPIOA -> PORT, ARG_u8Pin); break;
    27d4:	a9 e3       	ldi	r26, 0x39	; 57
    27d6:	b0 e0       	ldi	r27, 0x00	; 0
    27d8:	e9 e3       	ldi	r30, 0x39	; 57
    27da:	f0 e0       	ldi	r31, 0x00	; 0
    27dc:	82 81       	ldd	r24, Z+2	; 0x02
    27de:	48 2f       	mov	r20, r24
    27e0:	8a 81       	ldd	r24, Y+2	; 0x02
    27e2:	28 2f       	mov	r18, r24
    27e4:	30 e0       	ldi	r19, 0x00	; 0
    27e6:	81 e0       	ldi	r24, 0x01	; 1
    27e8:	90 e0       	ldi	r25, 0x00	; 0
    27ea:	02 2e       	mov	r0, r18
    27ec:	02 c0       	rjmp	.+4      	; 0x27f2 <MDIO_voidSetPinValue+0x1e2>
    27ee:	88 0f       	add	r24, r24
    27f0:	99 1f       	adc	r25, r25
    27f2:	0a 94       	dec	r0
    27f4:	e2 f7       	brpl	.-8      	; 0x27ee <MDIO_voidSetPinValue+0x1de>
    27f6:	80 95       	com	r24
    27f8:	84 23       	and	r24, r20
    27fa:	12 96       	adiw	r26, 0x02	; 2
    27fc:	8c 93       	st	X, r24
    27fe:	12 97       	sbiw	r26, 0x02	; 2
    2800:	94 c0       	rjmp	.+296    	; 0x292a <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTD: CLEAR_BIT(GPIOD -> PORT, ARG_u8Pin); break;
    2802:	a0 e3       	ldi	r26, 0x30	; 48
    2804:	b0 e0       	ldi	r27, 0x00	; 0
    2806:	e0 e3       	ldi	r30, 0x30	; 48
    2808:	f0 e0       	ldi	r31, 0x00	; 0
    280a:	82 81       	ldd	r24, Z+2	; 0x02
    280c:	48 2f       	mov	r20, r24
    280e:	8a 81       	ldd	r24, Y+2	; 0x02
    2810:	28 2f       	mov	r18, r24
    2812:	30 e0       	ldi	r19, 0x00	; 0
    2814:	81 e0       	ldi	r24, 0x01	; 1
    2816:	90 e0       	ldi	r25, 0x00	; 0
    2818:	02 2e       	mov	r0, r18
    281a:	02 c0       	rjmp	.+4      	; 0x2820 <MDIO_voidSetPinValue+0x210>
    281c:	88 0f       	add	r24, r24
    281e:	99 1f       	adc	r25, r25
    2820:	0a 94       	dec	r0
    2822:	e2 f7       	brpl	.-8      	; 0x281c <MDIO_voidSetPinValue+0x20c>
    2824:	80 95       	com	r24
    2826:	84 23       	and	r24, r20
    2828:	12 96       	adiw	r26, 0x02	; 2
    282a:	8c 93       	st	X, r24
    282c:	12 97       	sbiw	r26, 0x02	; 2
    282e:	7d c0       	rjmp	.+250    	; 0x292a <MDIO_voidSetPinValue+0x31a>
				default: break;/*report error*/
			}			
		}
		
				else if(MDIO_TOGGLE==ARG_u8Value)
    2830:	8b 81       	ldd	r24, Y+3	; 0x03
    2832:	82 30       	cpi	r24, 0x02	; 2
    2834:	09 f0       	breq	.+2      	; 0x2838 <MDIO_voidSetPinValue+0x228>
    2836:	79 c0       	rjmp	.+242    	; 0x292a <MDIO_voidSetPinValue+0x31a>
		{
			switch(ARG_u8Port)
    2838:	89 81       	ldd	r24, Y+1	; 0x01
    283a:	28 2f       	mov	r18, r24
    283c:	30 e0       	ldi	r19, 0x00	; 0
    283e:	3d 83       	std	Y+5, r19	; 0x05
    2840:	2c 83       	std	Y+4, r18	; 0x04
    2842:	8c 81       	ldd	r24, Y+4	; 0x04
    2844:	9d 81       	ldd	r25, Y+5	; 0x05
    2846:	8c 30       	cpi	r24, 0x0C	; 12
    2848:	91 05       	cpc	r25, r1
    284a:	09 f4       	brne	.+2      	; 0x284e <MDIO_voidSetPinValue+0x23e>
    284c:	43 c0       	rjmp	.+134    	; 0x28d4 <MDIO_voidSetPinValue+0x2c4>
    284e:	2c 81       	ldd	r18, Y+4	; 0x04
    2850:	3d 81       	ldd	r19, Y+5	; 0x05
    2852:	2d 30       	cpi	r18, 0x0D	; 13
    2854:	31 05       	cpc	r19, r1
    2856:	3c f4       	brge	.+14     	; 0x2866 <MDIO_voidSetPinValue+0x256>
    2858:	8c 81       	ldd	r24, Y+4	; 0x04
    285a:	9d 81       	ldd	r25, Y+5	; 0x05
    285c:	85 30       	cpi	r24, 0x05	; 5
    285e:	91 05       	cpc	r25, r1
    2860:	09 f4       	brne	.+2      	; 0x2864 <MDIO_voidSetPinValue+0x254>
    2862:	4e c0       	rjmp	.+156    	; 0x2900 <MDIO_voidSetPinValue+0x2f0>
    2864:	62 c0       	rjmp	.+196    	; 0x292a <MDIO_voidSetPinValue+0x31a>
    2866:	2c 81       	ldd	r18, Y+4	; 0x04
    2868:	3d 81       	ldd	r19, Y+5	; 0x05
    286a:	21 32       	cpi	r18, 0x21	; 33
    286c:	31 05       	cpc	r19, r1
    286e:	31 f0       	breq	.+12     	; 0x287c <MDIO_voidSetPinValue+0x26c>
    2870:	8c 81       	ldd	r24, Y+4	; 0x04
    2872:	9d 81       	ldd	r25, Y+5	; 0x05
    2874:	88 32       	cpi	r24, 0x28	; 40
    2876:	91 05       	cpc	r25, r1
    2878:	b9 f0       	breq	.+46     	; 0x28a8 <MDIO_voidSetPinValue+0x298>
    287a:	57 c0       	rjmp	.+174    	; 0x292a <MDIO_voidSetPinValue+0x31a>
			{
				case MDIO_PORTB: TOGGLE_BIT(GPIOB -> PORT, ARG_u8Pin); break;
    287c:	a6 e3       	ldi	r26, 0x36	; 54
    287e:	b0 e0       	ldi	r27, 0x00	; 0
    2880:	e6 e3       	ldi	r30, 0x36	; 54
    2882:	f0 e0       	ldi	r31, 0x00	; 0
    2884:	82 81       	ldd	r24, Z+2	; 0x02
    2886:	48 2f       	mov	r20, r24
    2888:	8a 81       	ldd	r24, Y+2	; 0x02
    288a:	28 2f       	mov	r18, r24
    288c:	30 e0       	ldi	r19, 0x00	; 0
    288e:	81 e0       	ldi	r24, 0x01	; 1
    2890:	90 e0       	ldi	r25, 0x00	; 0
    2892:	02 2e       	mov	r0, r18
    2894:	02 c0       	rjmp	.+4      	; 0x289a <MDIO_voidSetPinValue+0x28a>
    2896:	88 0f       	add	r24, r24
    2898:	99 1f       	adc	r25, r25
    289a:	0a 94       	dec	r0
    289c:	e2 f7       	brpl	.-8      	; 0x2896 <MDIO_voidSetPinValue+0x286>
    289e:	84 27       	eor	r24, r20
    28a0:	12 96       	adiw	r26, 0x02	; 2
    28a2:	8c 93       	st	X, r24
    28a4:	12 97       	sbiw	r26, 0x02	; 2
    28a6:	41 c0       	rjmp	.+130    	; 0x292a <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTC: TOGGLE_BIT(GPIOC -> PORT, ARG_u8Pin); break;
    28a8:	a3 e3       	ldi	r26, 0x33	; 51
    28aa:	b0 e0       	ldi	r27, 0x00	; 0
    28ac:	e3 e3       	ldi	r30, 0x33	; 51
    28ae:	f0 e0       	ldi	r31, 0x00	; 0
    28b0:	82 81       	ldd	r24, Z+2	; 0x02
    28b2:	48 2f       	mov	r20, r24
    28b4:	8a 81       	ldd	r24, Y+2	; 0x02
    28b6:	28 2f       	mov	r18, r24
    28b8:	30 e0       	ldi	r19, 0x00	; 0
    28ba:	81 e0       	ldi	r24, 0x01	; 1
    28bc:	90 e0       	ldi	r25, 0x00	; 0
    28be:	02 2e       	mov	r0, r18
    28c0:	02 c0       	rjmp	.+4      	; 0x28c6 <MDIO_voidSetPinValue+0x2b6>
    28c2:	88 0f       	add	r24, r24
    28c4:	99 1f       	adc	r25, r25
    28c6:	0a 94       	dec	r0
    28c8:	e2 f7       	brpl	.-8      	; 0x28c2 <MDIO_voidSetPinValue+0x2b2>
    28ca:	84 27       	eor	r24, r20
    28cc:	12 96       	adiw	r26, 0x02	; 2
    28ce:	8c 93       	st	X, r24
    28d0:	12 97       	sbiw	r26, 0x02	; 2
    28d2:	2b c0       	rjmp	.+86     	; 0x292a <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTA: TOGGLE_BIT(GPIOA -> PORT, ARG_u8Pin); break;
    28d4:	a9 e3       	ldi	r26, 0x39	; 57
    28d6:	b0 e0       	ldi	r27, 0x00	; 0
    28d8:	e9 e3       	ldi	r30, 0x39	; 57
    28da:	f0 e0       	ldi	r31, 0x00	; 0
    28dc:	82 81       	ldd	r24, Z+2	; 0x02
    28de:	48 2f       	mov	r20, r24
    28e0:	8a 81       	ldd	r24, Y+2	; 0x02
    28e2:	28 2f       	mov	r18, r24
    28e4:	30 e0       	ldi	r19, 0x00	; 0
    28e6:	81 e0       	ldi	r24, 0x01	; 1
    28e8:	90 e0       	ldi	r25, 0x00	; 0
    28ea:	02 2e       	mov	r0, r18
    28ec:	02 c0       	rjmp	.+4      	; 0x28f2 <MDIO_voidSetPinValue+0x2e2>
    28ee:	88 0f       	add	r24, r24
    28f0:	99 1f       	adc	r25, r25
    28f2:	0a 94       	dec	r0
    28f4:	e2 f7       	brpl	.-8      	; 0x28ee <MDIO_voidSetPinValue+0x2de>
    28f6:	84 27       	eor	r24, r20
    28f8:	12 96       	adiw	r26, 0x02	; 2
    28fa:	8c 93       	st	X, r24
    28fc:	12 97       	sbiw	r26, 0x02	; 2
    28fe:	15 c0       	rjmp	.+42     	; 0x292a <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTD: TOGGLE_BIT(GPIOD -> PORT, ARG_u8Pin); break;
    2900:	a0 e3       	ldi	r26, 0x30	; 48
    2902:	b0 e0       	ldi	r27, 0x00	; 0
    2904:	e0 e3       	ldi	r30, 0x30	; 48
    2906:	f0 e0       	ldi	r31, 0x00	; 0
    2908:	82 81       	ldd	r24, Z+2	; 0x02
    290a:	48 2f       	mov	r20, r24
    290c:	8a 81       	ldd	r24, Y+2	; 0x02
    290e:	28 2f       	mov	r18, r24
    2910:	30 e0       	ldi	r19, 0x00	; 0
    2912:	81 e0       	ldi	r24, 0x01	; 1
    2914:	90 e0       	ldi	r25, 0x00	; 0
    2916:	02 2e       	mov	r0, r18
    2918:	02 c0       	rjmp	.+4      	; 0x291e <MDIO_voidSetPinValue+0x30e>
    291a:	88 0f       	add	r24, r24
    291c:	99 1f       	adc	r25, r25
    291e:	0a 94       	dec	r0
    2920:	e2 f7       	brpl	.-8      	; 0x291a <MDIO_voidSetPinValue+0x30a>
    2922:	84 27       	eor	r24, r20
    2924:	12 96       	adiw	r26, 0x02	; 2
    2926:	8c 93       	st	X, r24
    2928:	12 97       	sbiw	r26, 0x02	; 2
	else
	{
		/*report on error*/
	}

}
    292a:	29 96       	adiw	r28, 0x09	; 9
    292c:	0f b6       	in	r0, 0x3f	; 63
    292e:	f8 94       	cli
    2930:	de bf       	out	0x3e, r29	; 62
    2932:	0f be       	out	0x3f, r0	; 63
    2934:	cd bf       	out	0x3d, r28	; 61
    2936:	cf 91       	pop	r28
    2938:	df 91       	pop	r29
    293a:	08 95       	ret

0000293c <MDIO_voidGetPinValue>:
u8 MDIO_voidGetPinValue(u8 ARG_u8Port,u8 ARG_u8Pin)
{
    293c:	df 93       	push	r29
    293e:	cf 93       	push	r28
    2940:	00 d0       	rcall	.+0      	; 0x2942 <MDIO_voidGetPinValue+0x6>
    2942:	00 d0       	rcall	.+0      	; 0x2944 <MDIO_voidGetPinValue+0x8>
    2944:	0f 92       	push	r0
    2946:	cd b7       	in	r28, 0x3d	; 61
    2948:	de b7       	in	r29, 0x3e	; 62
    294a:	8a 83       	std	Y+2, r24	; 0x02
    294c:	6b 83       	std	Y+3, r22	; 0x03
	u8 L_u8Value;
	if(ARG_u8Pin<=7)
    294e:	8b 81       	ldd	r24, Y+3	; 0x03
    2950:	88 30       	cpi	r24, 0x08	; 8
    2952:	08 f0       	brcs	.+2      	; 0x2956 <MDIO_voidGetPinValue+0x1a>
    2954:	68 c0       	rjmp	.+208    	; 0x2a26 <MDIO_voidGetPinValue+0xea>
	{

		switch(ARG_u8Port)
    2956:	8a 81       	ldd	r24, Y+2	; 0x02
    2958:	28 2f       	mov	r18, r24
    295a:	30 e0       	ldi	r19, 0x00	; 0
    295c:	3d 83       	std	Y+5, r19	; 0x05
    295e:	2c 83       	std	Y+4, r18	; 0x04
    2960:	4c 81       	ldd	r20, Y+4	; 0x04
    2962:	5d 81       	ldd	r21, Y+5	; 0x05
    2964:	4c 30       	cpi	r20, 0x0C	; 12
    2966:	51 05       	cpc	r21, r1
    2968:	b9 f0       	breq	.+46     	; 0x2998 <MDIO_voidGetPinValue+0x5c>
    296a:	8c 81       	ldd	r24, Y+4	; 0x04
    296c:	9d 81       	ldd	r25, Y+5	; 0x05
    296e:	8d 30       	cpi	r24, 0x0D	; 13
    2970:	91 05       	cpc	r25, r1
    2972:	3c f4       	brge	.+14     	; 0x2982 <MDIO_voidGetPinValue+0x46>
    2974:	2c 81       	ldd	r18, Y+4	; 0x04
    2976:	3d 81       	ldd	r19, Y+5	; 0x05
    2978:	25 30       	cpi	r18, 0x05	; 5
    297a:	31 05       	cpc	r19, r1
    297c:	09 f4       	brne	.+2      	; 0x2980 <MDIO_voidGetPinValue+0x44>
    297e:	42 c0       	rjmp	.+132    	; 0x2a04 <MDIO_voidGetPinValue+0xc8>
    2980:	52 c0       	rjmp	.+164    	; 0x2a26 <MDIO_voidGetPinValue+0xea>
    2982:	4c 81       	ldd	r20, Y+4	; 0x04
    2984:	5d 81       	ldd	r21, Y+5	; 0x05
    2986:	41 32       	cpi	r20, 0x21	; 33
    2988:	51 05       	cpc	r21, r1
    298a:	c1 f0       	breq	.+48     	; 0x29bc <MDIO_voidGetPinValue+0x80>
    298c:	8c 81       	ldd	r24, Y+4	; 0x04
    298e:	9d 81       	ldd	r25, Y+5	; 0x05
    2990:	88 32       	cpi	r24, 0x28	; 40
    2992:	91 05       	cpc	r25, r1
    2994:	29 f1       	breq	.+74     	; 0x29e0 <MDIO_voidGetPinValue+0xa4>
    2996:	47 c0       	rjmp	.+142    	; 0x2a26 <MDIO_voidGetPinValue+0xea>
		{
			case MDIO_PORTA: L_u8Value =GET_BIT(GPIOA -> PIN, ARG_u8Pin); break;
    2998:	e9 e3       	ldi	r30, 0x39	; 57
    299a:	f0 e0       	ldi	r31, 0x00	; 0
    299c:	80 81       	ld	r24, Z
    299e:	28 2f       	mov	r18, r24
    29a0:	30 e0       	ldi	r19, 0x00	; 0
    29a2:	8b 81       	ldd	r24, Y+3	; 0x03
    29a4:	88 2f       	mov	r24, r24
    29a6:	90 e0       	ldi	r25, 0x00	; 0
    29a8:	a9 01       	movw	r20, r18
    29aa:	02 c0       	rjmp	.+4      	; 0x29b0 <MDIO_voidGetPinValue+0x74>
    29ac:	55 95       	asr	r21
    29ae:	47 95       	ror	r20
    29b0:	8a 95       	dec	r24
    29b2:	e2 f7       	brpl	.-8      	; 0x29ac <MDIO_voidGetPinValue+0x70>
    29b4:	ca 01       	movw	r24, r20
    29b6:	81 70       	andi	r24, 0x01	; 1
    29b8:	89 83       	std	Y+1, r24	; 0x01
    29ba:	35 c0       	rjmp	.+106    	; 0x2a26 <MDIO_voidGetPinValue+0xea>
			case MDIO_PORTB: L_u8Value =GET_BIT(GPIOB -> PIN, ARG_u8Pin); break;
    29bc:	e6 e3       	ldi	r30, 0x36	; 54
    29be:	f0 e0       	ldi	r31, 0x00	; 0
    29c0:	80 81       	ld	r24, Z
    29c2:	28 2f       	mov	r18, r24
    29c4:	30 e0       	ldi	r19, 0x00	; 0
    29c6:	8b 81       	ldd	r24, Y+3	; 0x03
    29c8:	88 2f       	mov	r24, r24
    29ca:	90 e0       	ldi	r25, 0x00	; 0
    29cc:	a9 01       	movw	r20, r18
    29ce:	02 c0       	rjmp	.+4      	; 0x29d4 <MDIO_voidGetPinValue+0x98>
    29d0:	55 95       	asr	r21
    29d2:	47 95       	ror	r20
    29d4:	8a 95       	dec	r24
    29d6:	e2 f7       	brpl	.-8      	; 0x29d0 <MDIO_voidGetPinValue+0x94>
    29d8:	ca 01       	movw	r24, r20
    29da:	81 70       	andi	r24, 0x01	; 1
    29dc:	89 83       	std	Y+1, r24	; 0x01
    29de:	23 c0       	rjmp	.+70     	; 0x2a26 <MDIO_voidGetPinValue+0xea>
			case MDIO_PORTC: L_u8Value =GET_BIT(GPIOC -> PIN, ARG_u8Pin); break;
    29e0:	e3 e3       	ldi	r30, 0x33	; 51
    29e2:	f0 e0       	ldi	r31, 0x00	; 0
    29e4:	80 81       	ld	r24, Z
    29e6:	28 2f       	mov	r18, r24
    29e8:	30 e0       	ldi	r19, 0x00	; 0
    29ea:	8b 81       	ldd	r24, Y+3	; 0x03
    29ec:	88 2f       	mov	r24, r24
    29ee:	90 e0       	ldi	r25, 0x00	; 0
    29f0:	a9 01       	movw	r20, r18
    29f2:	02 c0       	rjmp	.+4      	; 0x29f8 <MDIO_voidGetPinValue+0xbc>
    29f4:	55 95       	asr	r21
    29f6:	47 95       	ror	r20
    29f8:	8a 95       	dec	r24
    29fa:	e2 f7       	brpl	.-8      	; 0x29f4 <MDIO_voidGetPinValue+0xb8>
    29fc:	ca 01       	movw	r24, r20
    29fe:	81 70       	andi	r24, 0x01	; 1
    2a00:	89 83       	std	Y+1, r24	; 0x01
    2a02:	11 c0       	rjmp	.+34     	; 0x2a26 <MDIO_voidGetPinValue+0xea>
			case MDIO_PORTD: L_u8Value =GET_BIT(GPIOD -> PIN, ARG_u8Pin); break;
    2a04:	e0 e3       	ldi	r30, 0x30	; 48
    2a06:	f0 e0       	ldi	r31, 0x00	; 0
    2a08:	80 81       	ld	r24, Z
    2a0a:	28 2f       	mov	r18, r24
    2a0c:	30 e0       	ldi	r19, 0x00	; 0
    2a0e:	8b 81       	ldd	r24, Y+3	; 0x03
    2a10:	88 2f       	mov	r24, r24
    2a12:	90 e0       	ldi	r25, 0x00	; 0
    2a14:	a9 01       	movw	r20, r18
    2a16:	02 c0       	rjmp	.+4      	; 0x2a1c <MDIO_voidGetPinValue+0xe0>
    2a18:	55 95       	asr	r21
    2a1a:	47 95       	ror	r20
    2a1c:	8a 95       	dec	r24
    2a1e:	e2 f7       	brpl	.-8      	; 0x2a18 <MDIO_voidGetPinValue+0xdc>
    2a20:	ca 01       	movw	r24, r20
    2a22:	81 70       	andi	r24, 0x01	; 1
    2a24:	89 83       	std	Y+1, r24	; 0x01
	}
	else
	{
		/*report on error*/	
	}
	return L_u8Value;
    2a26:	89 81       	ldd	r24, Y+1	; 0x01
}
    2a28:	0f 90       	pop	r0
    2a2a:	0f 90       	pop	r0
    2a2c:	0f 90       	pop	r0
    2a2e:	0f 90       	pop	r0
    2a30:	0f 90       	pop	r0
    2a32:	cf 91       	pop	r28
    2a34:	df 91       	pop	r29
    2a36:	08 95       	ret

00002a38 <MTIM_voidInit>:

static void (*MTIM_pvoidfUserFunctionT0OVF)(void) = NULL_POINTER;
static void (*MTIM_pvoidfUserFunctionT0OCM)(void) = NULL_POINTER;

void MTIM_voidInit(u8 ARG_u8TimerNo, u8 ARG_u8Mode, u8 ARG_u8ClockSource, u8 ARG_u8HWPinMode)
{
    2a38:	df 93       	push	r29
    2a3a:	cf 93       	push	r28
    2a3c:	cd b7       	in	r28, 0x3d	; 61
    2a3e:	de b7       	in	r29, 0x3e	; 62
    2a40:	28 97       	sbiw	r28, 0x08	; 8
    2a42:	0f b6       	in	r0, 0x3f	; 63
    2a44:	f8 94       	cli
    2a46:	de bf       	out	0x3e, r29	; 62
    2a48:	0f be       	out	0x3f, r0	; 63
    2a4a:	cd bf       	out	0x3d, r28	; 61
    2a4c:	89 83       	std	Y+1, r24	; 0x01
    2a4e:	6a 83       	std	Y+2, r22	; 0x02
    2a50:	4b 83       	std	Y+3, r20	; 0x03
    2a52:	2c 83       	std	Y+4, r18	; 0x04
	if((ARG_u8TimerNo<=2)&&(ARG_u8Mode<=3)&&(ARG_u8ClockSource<=7)&&(ARG_u8HWPinMode<=3))
    2a54:	89 81       	ldd	r24, Y+1	; 0x01
    2a56:	83 30       	cpi	r24, 0x03	; 3
    2a58:	08 f0       	brcs	.+2      	; 0x2a5c <MTIM_voidInit+0x24>
    2a5a:	b0 c0       	rjmp	.+352    	; 0x2bbc <MTIM_voidInit+0x184>
    2a5c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a5e:	84 30       	cpi	r24, 0x04	; 4
    2a60:	08 f0       	brcs	.+2      	; 0x2a64 <MTIM_voidInit+0x2c>
    2a62:	ac c0       	rjmp	.+344    	; 0x2bbc <MTIM_voidInit+0x184>
    2a64:	8b 81       	ldd	r24, Y+3	; 0x03
    2a66:	88 30       	cpi	r24, 0x08	; 8
    2a68:	08 f0       	brcs	.+2      	; 0x2a6c <MTIM_voidInit+0x34>
    2a6a:	a8 c0       	rjmp	.+336    	; 0x2bbc <MTIM_voidInit+0x184>
    2a6c:	8c 81       	ldd	r24, Y+4	; 0x04
    2a6e:	84 30       	cpi	r24, 0x04	; 4
    2a70:	08 f0       	brcs	.+2      	; 0x2a74 <MTIM_voidInit+0x3c>
    2a72:	a4 c0       	rjmp	.+328    	; 0x2bbc <MTIM_voidInit+0x184>
	{
		switch(ARG_u8TimerNo)
    2a74:	89 81       	ldd	r24, Y+1	; 0x01
    2a76:	28 2f       	mov	r18, r24
    2a78:	30 e0       	ldi	r19, 0x00	; 0
    2a7a:	38 87       	std	Y+8, r19	; 0x08
    2a7c:	2f 83       	std	Y+7, r18	; 0x07
    2a7e:	8f 81       	ldd	r24, Y+7	; 0x07
    2a80:	98 85       	ldd	r25, Y+8	; 0x08
    2a82:	00 97       	sbiw	r24, 0x00	; 0
    2a84:	39 f0       	breq	.+14     	; 0x2a94 <MTIM_voidInit+0x5c>
    2a86:	2f 81       	ldd	r18, Y+7	; 0x07
    2a88:	38 85       	ldd	r19, Y+8	; 0x08
    2a8a:	21 30       	cpi	r18, 0x01	; 1
    2a8c:	31 05       	cpc	r19, r1
    2a8e:	09 f4       	brne	.+2      	; 0x2a92 <MTIM_voidInit+0x5a>
    2a90:	71 c0       	rjmp	.+226    	; 0x2b74 <MTIM_voidInit+0x13c>
    2a92:	94 c0       	rjmp	.+296    	; 0x2bbc <MTIM_voidInit+0x184>
		{
			case MTIM_TIMER0:
			{
				switch(ARG_u8Mode)
    2a94:	8a 81       	ldd	r24, Y+2	; 0x02
    2a96:	28 2f       	mov	r18, r24
    2a98:	30 e0       	ldi	r19, 0x00	; 0
    2a9a:	3e 83       	std	Y+6, r19	; 0x06
    2a9c:	2d 83       	std	Y+5, r18	; 0x05
    2a9e:	8d 81       	ldd	r24, Y+5	; 0x05
    2aa0:	9e 81       	ldd	r25, Y+6	; 0x06
    2aa2:	81 30       	cpi	r24, 0x01	; 1
    2aa4:	91 05       	cpc	r25, r1
    2aa6:	21 f1       	breq	.+72     	; 0x2af0 <MTIM_voidInit+0xb8>
    2aa8:	2d 81       	ldd	r18, Y+5	; 0x05
    2aaa:	3e 81       	ldd	r19, Y+6	; 0x06
    2aac:	22 30       	cpi	r18, 0x02	; 2
    2aae:	31 05       	cpc	r19, r1
    2ab0:	2c f4       	brge	.+10     	; 0x2abc <MTIM_voidInit+0x84>
    2ab2:	8d 81       	ldd	r24, Y+5	; 0x05
    2ab4:	9e 81       	ldd	r25, Y+6	; 0x06
    2ab6:	00 97       	sbiw	r24, 0x00	; 0
    2ab8:	61 f0       	breq	.+24     	; 0x2ad2 <MTIM_voidInit+0x9a>
    2aba:	46 c0       	rjmp	.+140    	; 0x2b48 <MTIM_voidInit+0x110>
    2abc:	2d 81       	ldd	r18, Y+5	; 0x05
    2abe:	3e 81       	ldd	r19, Y+6	; 0x06
    2ac0:	22 30       	cpi	r18, 0x02	; 2
    2ac2:	31 05       	cpc	r19, r1
    2ac4:	21 f1       	breq	.+72     	; 0x2b0e <MTIM_voidInit+0xd6>
    2ac6:	8d 81       	ldd	r24, Y+5	; 0x05
    2ac8:	9e 81       	ldd	r25, Y+6	; 0x06
    2aca:	83 30       	cpi	r24, 0x03	; 3
    2acc:	91 05       	cpc	r25, r1
    2ace:	71 f1       	breq	.+92     	; 0x2b2c <MTIM_voidInit+0xf4>
    2ad0:	3b c0       	rjmp	.+118    	; 0x2b48 <MTIM_voidInit+0x110>
				{
					case MTIM_MODE_NORMAL:
					{
						CLEAR_BIT(TCCR0, WGM01);
    2ad2:	a3 e5       	ldi	r26, 0x53	; 83
    2ad4:	b0 e0       	ldi	r27, 0x00	; 0
    2ad6:	e3 e5       	ldi	r30, 0x53	; 83
    2ad8:	f0 e0       	ldi	r31, 0x00	; 0
    2ada:	80 81       	ld	r24, Z
    2adc:	87 7f       	andi	r24, 0xF7	; 247
    2ade:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR0, WGM00);
    2ae0:	a3 e5       	ldi	r26, 0x53	; 83
    2ae2:	b0 e0       	ldi	r27, 0x00	; 0
    2ae4:	e3 e5       	ldi	r30, 0x53	; 83
    2ae6:	f0 e0       	ldi	r31, 0x00	; 0
    2ae8:	80 81       	ld	r24, Z
    2aea:	8f 7b       	andi	r24, 0xBF	; 191
    2aec:	8c 93       	st	X, r24
    2aee:	2c c0       	rjmp	.+88     	; 0x2b48 <MTIM_voidInit+0x110>
						break;
					}
					case MTIM_MODE_CTC:
					{
						SET_BIT(TCCR0, WGM01);
    2af0:	a3 e5       	ldi	r26, 0x53	; 83
    2af2:	b0 e0       	ldi	r27, 0x00	; 0
    2af4:	e3 e5       	ldi	r30, 0x53	; 83
    2af6:	f0 e0       	ldi	r31, 0x00	; 0
    2af8:	80 81       	ld	r24, Z
    2afa:	88 60       	ori	r24, 0x08	; 8
    2afc:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR0, WGM00);
    2afe:	a3 e5       	ldi	r26, 0x53	; 83
    2b00:	b0 e0       	ldi	r27, 0x00	; 0
    2b02:	e3 e5       	ldi	r30, 0x53	; 83
    2b04:	f0 e0       	ldi	r31, 0x00	; 0
    2b06:	80 81       	ld	r24, Z
    2b08:	8f 7b       	andi	r24, 0xBF	; 191
    2b0a:	8c 93       	st	X, r24
    2b0c:	1d c0       	rjmp	.+58     	; 0x2b48 <MTIM_voidInit+0x110>
						break;
					}
					case MTIM_MODE_FASTPWM:
					{
						SET_BIT(TCCR0, WGM01);
    2b0e:	a3 e5       	ldi	r26, 0x53	; 83
    2b10:	b0 e0       	ldi	r27, 0x00	; 0
    2b12:	e3 e5       	ldi	r30, 0x53	; 83
    2b14:	f0 e0       	ldi	r31, 0x00	; 0
    2b16:	80 81       	ld	r24, Z
    2b18:	88 60       	ori	r24, 0x08	; 8
    2b1a:	8c 93       	st	X, r24
						SET_BIT(TCCR0, WGM00);
    2b1c:	a3 e5       	ldi	r26, 0x53	; 83
    2b1e:	b0 e0       	ldi	r27, 0x00	; 0
    2b20:	e3 e5       	ldi	r30, 0x53	; 83
    2b22:	f0 e0       	ldi	r31, 0x00	; 0
    2b24:	80 81       	ld	r24, Z
    2b26:	80 64       	ori	r24, 0x40	; 64
    2b28:	8c 93       	st	X, r24
    2b2a:	0e c0       	rjmp	.+28     	; 0x2b48 <MTIM_voidInit+0x110>
						break;
					}
					case MTIM_MODE_PHASECORRECTPWM:
					{
						CLEAR_BIT(TCCR0, WGM01);
    2b2c:	a3 e5       	ldi	r26, 0x53	; 83
    2b2e:	b0 e0       	ldi	r27, 0x00	; 0
    2b30:	e3 e5       	ldi	r30, 0x53	; 83
    2b32:	f0 e0       	ldi	r31, 0x00	; 0
    2b34:	80 81       	ld	r24, Z
    2b36:	87 7f       	andi	r24, 0xF7	; 247
    2b38:	8c 93       	st	X, r24
						SET_BIT(TCCR0, WGM00);
    2b3a:	a3 e5       	ldi	r26, 0x53	; 83
    2b3c:	b0 e0       	ldi	r27, 0x00	; 0
    2b3e:	e3 e5       	ldi	r30, 0x53	; 83
    2b40:	f0 e0       	ldi	r31, 0x00	; 0
    2b42:	80 81       	ld	r24, Z
    2b44:	80 64       	ori	r24, 0x40	; 64
    2b46:	8c 93       	st	X, r24
						break;
					}
					default: break; /* Report an Error */
				}
				TCCR0 = (TCCR0&0xCF) | (ARG_u8HWPinMode << COM00);
    2b48:	a3 e5       	ldi	r26, 0x53	; 83
    2b4a:	b0 e0       	ldi	r27, 0x00	; 0
    2b4c:	e3 e5       	ldi	r30, 0x53	; 83
    2b4e:	f0 e0       	ldi	r31, 0x00	; 0
    2b50:	80 81       	ld	r24, Z
    2b52:	28 2f       	mov	r18, r24
    2b54:	2f 7c       	andi	r18, 0xCF	; 207
    2b56:	8c 81       	ldd	r24, Y+4	; 0x04
    2b58:	88 2f       	mov	r24, r24
    2b5a:	90 e0       	ldi	r25, 0x00	; 0
    2b5c:	82 95       	swap	r24
    2b5e:	92 95       	swap	r25
    2b60:	90 7f       	andi	r25, 0xF0	; 240
    2b62:	98 27       	eor	r25, r24
    2b64:	80 7f       	andi	r24, 0xF0	; 240
    2b66:	98 27       	eor	r25, r24
    2b68:	82 2b       	or	r24, r18
    2b6a:	8c 93       	st	X, r24
				MTIM_u8Timer0Clock = ARG_u8ClockSource;				
    2b6c:	8b 81       	ldd	r24, Y+3	; 0x03
    2b6e:	80 93 74 01 	sts	0x0174, r24
    2b72:	24 c0       	rjmp	.+72     	; 0x2bbc <MTIM_voidInit+0x184>
				break;
			}
			case MTIM_TIMER1:
			{
				switch(ARG_u8Mode)
    2b74:	8a 81       	ldd	r24, Y+2	; 0x02
    2b76:	88 2f       	mov	r24, r24
    2b78:	90 e0       	ldi	r25, 0x00	; 0
    2b7a:	00 97       	sbiw	r24, 0x00	; 0
    2b7c:	e1 f4       	brne	.+56     	; 0x2bb6 <MTIM_voidInit+0x17e>
				{
					case MTIM_MODE_NORMAL:
					{
						CLEAR_BIT(TCCR1B, WGM13);
    2b7e:	ae e4       	ldi	r26, 0x4E	; 78
    2b80:	b0 e0       	ldi	r27, 0x00	; 0
    2b82:	ee e4       	ldi	r30, 0x4E	; 78
    2b84:	f0 e0       	ldi	r31, 0x00	; 0
    2b86:	80 81       	ld	r24, Z
    2b88:	8f 7e       	andi	r24, 0xEF	; 239
    2b8a:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1B, WGM12);
    2b8c:	ae e4       	ldi	r26, 0x4E	; 78
    2b8e:	b0 e0       	ldi	r27, 0x00	; 0
    2b90:	ee e4       	ldi	r30, 0x4E	; 78
    2b92:	f0 e0       	ldi	r31, 0x00	; 0
    2b94:	80 81       	ld	r24, Z
    2b96:	87 7f       	andi	r24, 0xF7	; 247
    2b98:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM11);
    2b9a:	af e4       	ldi	r26, 0x4F	; 79
    2b9c:	b0 e0       	ldi	r27, 0x00	; 0
    2b9e:	ef e4       	ldi	r30, 0x4F	; 79
    2ba0:	f0 e0       	ldi	r31, 0x00	; 0
    2ba2:	80 81       	ld	r24, Z
    2ba4:	8d 7f       	andi	r24, 0xFD	; 253
    2ba6:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM10);
    2ba8:	af e4       	ldi	r26, 0x4F	; 79
    2baa:	b0 e0       	ldi	r27, 0x00	; 0
    2bac:	ef e4       	ldi	r30, 0x4F	; 79
    2bae:	f0 e0       	ldi	r31, 0x00	; 0
    2bb0:	80 81       	ld	r24, Z
    2bb2:	8e 7f       	andi	r24, 0xFE	; 254
    2bb4:	8c 93       	st	X, r24
						break;
					}
					default: break; /* Report an Error */
				}
				MTIM_u8Timer1Clock = ARG_u8ClockSource;
    2bb6:	8b 81       	ldd	r24, Y+3	; 0x03
    2bb8:	80 93 75 01 	sts	0x0175, r24
	}
	else
	{
		/* Report an Error */
	}
}
    2bbc:	28 96       	adiw	r28, 0x08	; 8
    2bbe:	0f b6       	in	r0, 0x3f	; 63
    2bc0:	f8 94       	cli
    2bc2:	de bf       	out	0x3e, r29	; 62
    2bc4:	0f be       	out	0x3f, r0	; 63
    2bc6:	cd bf       	out	0x3d, r28	; 61
    2bc8:	cf 91       	pop	r28
    2bca:	df 91       	pop	r29
    2bcc:	08 95       	ret

00002bce <MTIM_voidForceOutputCompare>:

void MTIM_voidForceOutputCompare(u8 ARG_u8TimerNo)
{
    2bce:	df 93       	push	r29
    2bd0:	cf 93       	push	r28
    2bd2:	0f 92       	push	r0
    2bd4:	cd b7       	in	r28, 0x3d	; 61
    2bd6:	de b7       	in	r29, 0x3e	; 62
    2bd8:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(TCCR0, FOC0);
    2bda:	a3 e5       	ldi	r26, 0x53	; 83
    2bdc:	b0 e0       	ldi	r27, 0x00	; 0
    2bde:	e3 e5       	ldi	r30, 0x53	; 83
    2be0:	f0 e0       	ldi	r31, 0x00	; 0
    2be2:	80 81       	ld	r24, Z
    2be4:	80 68       	ori	r24, 0x80	; 128
    2be6:	8c 93       	st	X, r24
}
    2be8:	0f 90       	pop	r0
    2bea:	cf 91       	pop	r28
    2bec:	df 91       	pop	r29
    2bee:	08 95       	ret

00002bf0 <MTIM_voidEnableInterrupt>:

void MTIM_voidEnableInterrupt(u8 ARG_u8InterruptSource)
{
    2bf0:	df 93       	push	r29
    2bf2:	cf 93       	push	r28
    2bf4:	0f 92       	push	r0
    2bf6:	cd b7       	in	r28, 0x3d	; 61
    2bf8:	de b7       	in	r29, 0x3e	; 62
    2bfa:	89 83       	std	Y+1, r24	; 0x01
	if(ARG_u8InterruptSource<=7)
    2bfc:	89 81       	ldd	r24, Y+1	; 0x01
    2bfe:	88 30       	cpi	r24, 0x08	; 8
    2c00:	98 f4       	brcc	.+38     	; 0x2c28 <MTIM_voidEnableInterrupt+0x38>
	{
		SET_BIT(TIMSK, ARG_u8InterruptSource);
    2c02:	a9 e5       	ldi	r26, 0x59	; 89
    2c04:	b0 e0       	ldi	r27, 0x00	; 0
    2c06:	e9 e5       	ldi	r30, 0x59	; 89
    2c08:	f0 e0       	ldi	r31, 0x00	; 0
    2c0a:	80 81       	ld	r24, Z
    2c0c:	48 2f       	mov	r20, r24
    2c0e:	89 81       	ldd	r24, Y+1	; 0x01
    2c10:	28 2f       	mov	r18, r24
    2c12:	30 e0       	ldi	r19, 0x00	; 0
    2c14:	81 e0       	ldi	r24, 0x01	; 1
    2c16:	90 e0       	ldi	r25, 0x00	; 0
    2c18:	02 2e       	mov	r0, r18
    2c1a:	02 c0       	rjmp	.+4      	; 0x2c20 <MTIM_voidEnableInterrupt+0x30>
    2c1c:	88 0f       	add	r24, r24
    2c1e:	99 1f       	adc	r25, r25
    2c20:	0a 94       	dec	r0
    2c22:	e2 f7       	brpl	.-8      	; 0x2c1c <MTIM_voidEnableInterrupt+0x2c>
    2c24:	84 2b       	or	r24, r20
    2c26:	8c 93       	st	X, r24
	}
	else
	{
		/* Report an Error */
	}
}
    2c28:	0f 90       	pop	r0
    2c2a:	cf 91       	pop	r28
    2c2c:	df 91       	pop	r29
    2c2e:	08 95       	ret

00002c30 <MTIM_voidDisableInterrupt>:

void MTIM_voidDisableInterrupt(u8 ARG_u8InterruptSource)
{
    2c30:	df 93       	push	r29
    2c32:	cf 93       	push	r28
    2c34:	0f 92       	push	r0
    2c36:	cd b7       	in	r28, 0x3d	; 61
    2c38:	de b7       	in	r29, 0x3e	; 62
    2c3a:	89 83       	std	Y+1, r24	; 0x01
	if(ARG_u8InterruptSource<=7)
    2c3c:	89 81       	ldd	r24, Y+1	; 0x01
    2c3e:	88 30       	cpi	r24, 0x08	; 8
    2c40:	a0 f4       	brcc	.+40     	; 0x2c6a <MTIM_voidDisableInterrupt+0x3a>
	{
		CLEAR_BIT(TIMSK, ARG_u8InterruptSource);
    2c42:	a9 e5       	ldi	r26, 0x59	; 89
    2c44:	b0 e0       	ldi	r27, 0x00	; 0
    2c46:	e9 e5       	ldi	r30, 0x59	; 89
    2c48:	f0 e0       	ldi	r31, 0x00	; 0
    2c4a:	80 81       	ld	r24, Z
    2c4c:	48 2f       	mov	r20, r24
    2c4e:	89 81       	ldd	r24, Y+1	; 0x01
    2c50:	28 2f       	mov	r18, r24
    2c52:	30 e0       	ldi	r19, 0x00	; 0
    2c54:	81 e0       	ldi	r24, 0x01	; 1
    2c56:	90 e0       	ldi	r25, 0x00	; 0
    2c58:	02 2e       	mov	r0, r18
    2c5a:	02 c0       	rjmp	.+4      	; 0x2c60 <MTIM_voidDisableInterrupt+0x30>
    2c5c:	88 0f       	add	r24, r24
    2c5e:	99 1f       	adc	r25, r25
    2c60:	0a 94       	dec	r0
    2c62:	e2 f7       	brpl	.-8      	; 0x2c5c <MTIM_voidDisableInterrupt+0x2c>
    2c64:	80 95       	com	r24
    2c66:	84 23       	and	r24, r20
    2c68:	8c 93       	st	X, r24
	}
	else
	{
		/* Report an Error */
	}
}
    2c6a:	0f 90       	pop	r0
    2c6c:	cf 91       	pop	r28
    2c6e:	df 91       	pop	r29
    2c70:	08 95       	ret

00002c72 <MTIM_voidSetCallback>:

void MTIM_voidSetCallback(void (*ARG_pvoidfUserFunction)(void), u8 ARG_u8InterruptSource)
{
    2c72:	df 93       	push	r29
    2c74:	cf 93       	push	r28
    2c76:	00 d0       	rcall	.+0      	; 0x2c78 <MTIM_voidSetCallback+0x6>
    2c78:	00 d0       	rcall	.+0      	; 0x2c7a <MTIM_voidSetCallback+0x8>
    2c7a:	0f 92       	push	r0
    2c7c:	cd b7       	in	r28, 0x3d	; 61
    2c7e:	de b7       	in	r29, 0x3e	; 62
    2c80:	9a 83       	std	Y+2, r25	; 0x02
    2c82:	89 83       	std	Y+1, r24	; 0x01
    2c84:	6b 83       	std	Y+3, r22	; 0x03
	if(ARG_pvoidfUserFunction!=NULL_POINTER)
    2c86:	89 81       	ldd	r24, Y+1	; 0x01
    2c88:	9a 81       	ldd	r25, Y+2	; 0x02
    2c8a:	00 97       	sbiw	r24, 0x00	; 0
    2c8c:	e1 f0       	breq	.+56     	; 0x2cc6 <MTIM_voidSetCallback+0x54>
	{
		switch(ARG_u8InterruptSource)
    2c8e:	8b 81       	ldd	r24, Y+3	; 0x03
    2c90:	28 2f       	mov	r18, r24
    2c92:	30 e0       	ldi	r19, 0x00	; 0
    2c94:	3d 83       	std	Y+5, r19	; 0x05
    2c96:	2c 83       	std	Y+4, r18	; 0x04
    2c98:	8c 81       	ldd	r24, Y+4	; 0x04
    2c9a:	9d 81       	ldd	r25, Y+5	; 0x05
    2c9c:	00 97       	sbiw	r24, 0x00	; 0
    2c9e:	31 f0       	breq	.+12     	; 0x2cac <MTIM_voidSetCallback+0x3a>
    2ca0:	2c 81       	ldd	r18, Y+4	; 0x04
    2ca2:	3d 81       	ldd	r19, Y+5	; 0x05
    2ca4:	21 30       	cpi	r18, 0x01	; 1
    2ca6:	31 05       	cpc	r19, r1
    2ca8:	41 f0       	breq	.+16     	; 0x2cba <MTIM_voidSetCallback+0x48>
    2caa:	0d c0       	rjmp	.+26     	; 0x2cc6 <MTIM_voidSetCallback+0x54>
		{
			case MTIM_INTERRUPT_T0_OVF: MTIM_pvoidfUserFunctionT0OVF = ARG_pvoidfUserFunction; break;
    2cac:	89 81       	ldd	r24, Y+1	; 0x01
    2cae:	9a 81       	ldd	r25, Y+2	; 0x02
    2cb0:	90 93 7a 01 	sts	0x017A, r25
    2cb4:	80 93 79 01 	sts	0x0179, r24
    2cb8:	06 c0       	rjmp	.+12     	; 0x2cc6 <MTIM_voidSetCallback+0x54>
			case MTIM_INTERRUPT_T0_OCM: MTIM_pvoidfUserFunctionT0OCM = ARG_pvoidfUserFunction; break;
    2cba:	89 81       	ldd	r24, Y+1	; 0x01
    2cbc:	9a 81       	ldd	r25, Y+2	; 0x02
    2cbe:	90 93 7c 01 	sts	0x017C, r25
    2cc2:	80 93 7b 01 	sts	0x017B, r24
	}
	else
	{
		/* Report an Error */
	}
}
    2cc6:	0f 90       	pop	r0
    2cc8:	0f 90       	pop	r0
    2cca:	0f 90       	pop	r0
    2ccc:	0f 90       	pop	r0
    2cce:	0f 90       	pop	r0
    2cd0:	cf 91       	pop	r28
    2cd2:	df 91       	pop	r29
    2cd4:	08 95       	ret

00002cd6 <MTIM_voidStartTimer>:

void MTIM_voidStartTimer(u8 ARG_u8TimerNo)
{
    2cd6:	df 93       	push	r29
    2cd8:	cf 93       	push	r28
    2cda:	00 d0       	rcall	.+0      	; 0x2cdc <MTIM_voidStartTimer+0x6>
    2cdc:	0f 92       	push	r0
    2cde:	cd b7       	in	r28, 0x3d	; 61
    2ce0:	de b7       	in	r29, 0x3e	; 62
    2ce2:	89 83       	std	Y+1, r24	; 0x01
	switch(ARG_u8TimerNo)
    2ce4:	89 81       	ldd	r24, Y+1	; 0x01
    2ce6:	28 2f       	mov	r18, r24
    2ce8:	30 e0       	ldi	r19, 0x00	; 0
    2cea:	3b 83       	std	Y+3, r19	; 0x03
    2cec:	2a 83       	std	Y+2, r18	; 0x02
    2cee:	8a 81       	ldd	r24, Y+2	; 0x02
    2cf0:	9b 81       	ldd	r25, Y+3	; 0x03
    2cf2:	00 97       	sbiw	r24, 0x00	; 0
    2cf4:	31 f0       	breq	.+12     	; 0x2d02 <MTIM_voidStartTimer+0x2c>
    2cf6:	2a 81       	ldd	r18, Y+2	; 0x02
    2cf8:	3b 81       	ldd	r19, Y+3	; 0x03
    2cfa:	21 30       	cpi	r18, 0x01	; 1
    2cfc:	31 05       	cpc	r19, r1
    2cfe:	69 f0       	breq	.+26     	; 0x2d1a <MTIM_voidStartTimer+0x44>
    2d00:	17 c0       	rjmp	.+46     	; 0x2d30 <MTIM_voidStartTimer+0x5a>
	{
		case MTIM_TIMER0: TCCR0 = (TCCR0 & 0xF8) | MTIM_u8Timer0Clock; break;
    2d02:	a3 e5       	ldi	r26, 0x53	; 83
    2d04:	b0 e0       	ldi	r27, 0x00	; 0
    2d06:	e3 e5       	ldi	r30, 0x53	; 83
    2d08:	f0 e0       	ldi	r31, 0x00	; 0
    2d0a:	80 81       	ld	r24, Z
    2d0c:	98 2f       	mov	r25, r24
    2d0e:	98 7f       	andi	r25, 0xF8	; 248
    2d10:	80 91 74 01 	lds	r24, 0x0174
    2d14:	89 2b       	or	r24, r25
    2d16:	8c 93       	st	X, r24
    2d18:	0b c0       	rjmp	.+22     	; 0x2d30 <MTIM_voidStartTimer+0x5a>
		case MTIM_TIMER1: TCCR1B = (TCCR1B & 0xF8) | MTIM_u8Timer1Clock; break;
    2d1a:	ae e4       	ldi	r26, 0x4E	; 78
    2d1c:	b0 e0       	ldi	r27, 0x00	; 0
    2d1e:	ee e4       	ldi	r30, 0x4E	; 78
    2d20:	f0 e0       	ldi	r31, 0x00	; 0
    2d22:	80 81       	ld	r24, Z
    2d24:	98 2f       	mov	r25, r24
    2d26:	98 7f       	andi	r25, 0xF8	; 248
    2d28:	80 91 75 01 	lds	r24, 0x0175
    2d2c:	89 2b       	or	r24, r25
    2d2e:	8c 93       	st	X, r24
		case MTIM_TIMER2: break;
		default: break; /* Report an Error */
	}
}
    2d30:	0f 90       	pop	r0
    2d32:	0f 90       	pop	r0
    2d34:	0f 90       	pop	r0
    2d36:	cf 91       	pop	r28
    2d38:	df 91       	pop	r29
    2d3a:	08 95       	ret

00002d3c <MTIM_voidStopTimer>:

void MTIM_voidStopTimer(u8 ARG_u8TimerNo)
{
    2d3c:	df 93       	push	r29
    2d3e:	cf 93       	push	r28
    2d40:	00 d0       	rcall	.+0      	; 0x2d42 <MTIM_voidStopTimer+0x6>
    2d42:	0f 92       	push	r0
    2d44:	cd b7       	in	r28, 0x3d	; 61
    2d46:	de b7       	in	r29, 0x3e	; 62
    2d48:	89 83       	std	Y+1, r24	; 0x01
	switch(ARG_u8TimerNo)
    2d4a:	89 81       	ldd	r24, Y+1	; 0x01
    2d4c:	28 2f       	mov	r18, r24
    2d4e:	30 e0       	ldi	r19, 0x00	; 0
    2d50:	3b 83       	std	Y+3, r19	; 0x03
    2d52:	2a 83       	std	Y+2, r18	; 0x02
    2d54:	8a 81       	ldd	r24, Y+2	; 0x02
    2d56:	9b 81       	ldd	r25, Y+3	; 0x03
    2d58:	00 97       	sbiw	r24, 0x00	; 0
    2d5a:	31 f0       	breq	.+12     	; 0x2d68 <MTIM_voidStopTimer+0x2c>
    2d5c:	2a 81       	ldd	r18, Y+2	; 0x02
    2d5e:	3b 81       	ldd	r19, Y+3	; 0x03
    2d60:	21 30       	cpi	r18, 0x01	; 1
    2d62:	31 05       	cpc	r19, r1
    2d64:	49 f0       	breq	.+18     	; 0x2d78 <MTIM_voidStopTimer+0x3c>
    2d66:	0f c0       	rjmp	.+30     	; 0x2d86 <MTIM_voidStopTimer+0x4a>
	{
		case MTIM_TIMER0: TCCR0 = (TCCR0 & 0xF8) | MTIM_CS_NOCLOCK; break;
    2d68:	a3 e5       	ldi	r26, 0x53	; 83
    2d6a:	b0 e0       	ldi	r27, 0x00	; 0
    2d6c:	e3 e5       	ldi	r30, 0x53	; 83
    2d6e:	f0 e0       	ldi	r31, 0x00	; 0
    2d70:	80 81       	ld	r24, Z
    2d72:	88 7f       	andi	r24, 0xF8	; 248
    2d74:	8c 93       	st	X, r24
    2d76:	07 c0       	rjmp	.+14     	; 0x2d86 <MTIM_voidStopTimer+0x4a>
		case MTIM_TIMER1: TCCR1B = (TCCR1B & 0xF8) | MTIM_CS_NOCLOCK; break;
    2d78:	ae e4       	ldi	r26, 0x4E	; 78
    2d7a:	b0 e0       	ldi	r27, 0x00	; 0
    2d7c:	ee e4       	ldi	r30, 0x4E	; 78
    2d7e:	f0 e0       	ldi	r31, 0x00	; 0
    2d80:	80 81       	ld	r24, Z
    2d82:	88 7f       	andi	r24, 0xF8	; 248
    2d84:	8c 93       	st	X, r24
		case MTIM_TIMER2: break;
		default: break; /* Report an Error */
	}
}
    2d86:	0f 90       	pop	r0
    2d88:	0f 90       	pop	r0
    2d8a:	0f 90       	pop	r0
    2d8c:	cf 91       	pop	r28
    2d8e:	df 91       	pop	r29
    2d90:	08 95       	ret

00002d92 <MTIM_voidSetTimerValue>:

void MTIM_voidSetTimerValue(u8 ARG_u8TimerNo, u16 ARG_u16Value)
{
    2d92:	df 93       	push	r29
    2d94:	cf 93       	push	r28
    2d96:	00 d0       	rcall	.+0      	; 0x2d98 <MTIM_voidSetTimerValue+0x6>
    2d98:	00 d0       	rcall	.+0      	; 0x2d9a <MTIM_voidSetTimerValue+0x8>
    2d9a:	0f 92       	push	r0
    2d9c:	cd b7       	in	r28, 0x3d	; 61
    2d9e:	de b7       	in	r29, 0x3e	; 62
    2da0:	89 83       	std	Y+1, r24	; 0x01
    2da2:	7b 83       	std	Y+3, r23	; 0x03
    2da4:	6a 83       	std	Y+2, r22	; 0x02
	switch(ARG_u8TimerNo)
    2da6:	89 81       	ldd	r24, Y+1	; 0x01
    2da8:	28 2f       	mov	r18, r24
    2daa:	30 e0       	ldi	r19, 0x00	; 0
    2dac:	3d 83       	std	Y+5, r19	; 0x05
    2dae:	2c 83       	std	Y+4, r18	; 0x04
    2db0:	8c 81       	ldd	r24, Y+4	; 0x04
    2db2:	9d 81       	ldd	r25, Y+5	; 0x05
    2db4:	00 97       	sbiw	r24, 0x00	; 0
    2db6:	31 f0       	breq	.+12     	; 0x2dc4 <MTIM_voidSetTimerValue+0x32>
    2db8:	2c 81       	ldd	r18, Y+4	; 0x04
    2dba:	3d 81       	ldd	r19, Y+5	; 0x05
    2dbc:	21 30       	cpi	r18, 0x01	; 1
    2dbe:	31 05       	cpc	r19, r1
    2dc0:	31 f0       	breq	.+12     	; 0x2dce <MTIM_voidSetTimerValue+0x3c>
    2dc2:	0b c0       	rjmp	.+22     	; 0x2dda <MTIM_voidSetTimerValue+0x48>
	{
		case MTIM_TIMER0: TCNT0 = (u8)ARG_u16Value;	break;
    2dc4:	e2 e5       	ldi	r30, 0x52	; 82
    2dc6:	f0 e0       	ldi	r31, 0x00	; 0
    2dc8:	8a 81       	ldd	r24, Y+2	; 0x02
    2dca:	80 83       	st	Z, r24
    2dcc:	06 c0       	rjmp	.+12     	; 0x2dda <MTIM_voidSetTimerValue+0x48>
		case MTIM_TIMER1: TCNT1 = ARG_u16Value;		break;
    2dce:	ec e4       	ldi	r30, 0x4C	; 76
    2dd0:	f0 e0       	ldi	r31, 0x00	; 0
    2dd2:	8a 81       	ldd	r24, Y+2	; 0x02
    2dd4:	9b 81       	ldd	r25, Y+3	; 0x03
    2dd6:	91 83       	std	Z+1, r25	; 0x01
    2dd8:	80 83       	st	Z, r24
		case MTIM_TIMER2:	break;
		default:	break; /* Report an Error */
	}
}
    2dda:	0f 90       	pop	r0
    2ddc:	0f 90       	pop	r0
    2dde:	0f 90       	pop	r0
    2de0:	0f 90       	pop	r0
    2de2:	0f 90       	pop	r0
    2de4:	cf 91       	pop	r28
    2de6:	df 91       	pop	r29
    2de8:	08 95       	ret

00002dea <MTIM_u16GetTimerValue>:

u16	 MTIM_u16GetTimerValue(u8 ARG_u8TimerNo)
{
    2dea:	df 93       	push	r29
    2dec:	cf 93       	push	r28
    2dee:	00 d0       	rcall	.+0      	; 0x2df0 <MTIM_u16GetTimerValue+0x6>
    2df0:	00 d0       	rcall	.+0      	; 0x2df2 <MTIM_u16GetTimerValue+0x8>
    2df2:	0f 92       	push	r0
    2df4:	cd b7       	in	r28, 0x3d	; 61
    2df6:	de b7       	in	r29, 0x3e	; 62
    2df8:	8b 83       	std	Y+3, r24	; 0x03
	u16 L_u16ReturnValue = 0;
    2dfa:	1a 82       	std	Y+2, r1	; 0x02
    2dfc:	19 82       	std	Y+1, r1	; 0x01
	switch(ARG_u8TimerNo)
    2dfe:	8b 81       	ldd	r24, Y+3	; 0x03
    2e00:	28 2f       	mov	r18, r24
    2e02:	30 e0       	ldi	r19, 0x00	; 0
    2e04:	3d 83       	std	Y+5, r19	; 0x05
    2e06:	2c 83       	std	Y+4, r18	; 0x04
    2e08:	8c 81       	ldd	r24, Y+4	; 0x04
    2e0a:	9d 81       	ldd	r25, Y+5	; 0x05
    2e0c:	00 97       	sbiw	r24, 0x00	; 0
    2e0e:	31 f0       	breq	.+12     	; 0x2e1c <MTIM_u16GetTimerValue+0x32>
    2e10:	2c 81       	ldd	r18, Y+4	; 0x04
    2e12:	3d 81       	ldd	r19, Y+5	; 0x05
    2e14:	21 30       	cpi	r18, 0x01	; 1
    2e16:	31 05       	cpc	r19, r1
    2e18:	49 f0       	breq	.+18     	; 0x2e2c <MTIM_u16GetTimerValue+0x42>
    2e1a:	0e c0       	rjmp	.+28     	; 0x2e38 <MTIM_u16GetTimerValue+0x4e>
	{
		case MTIM_TIMER0: L_u16ReturnValue = (u16)TCNT0;	break;
    2e1c:	e2 e5       	ldi	r30, 0x52	; 82
    2e1e:	f0 e0       	ldi	r31, 0x00	; 0
    2e20:	80 81       	ld	r24, Z
    2e22:	88 2f       	mov	r24, r24
    2e24:	90 e0       	ldi	r25, 0x00	; 0
    2e26:	9a 83       	std	Y+2, r25	; 0x02
    2e28:	89 83       	std	Y+1, r24	; 0x01
    2e2a:	06 c0       	rjmp	.+12     	; 0x2e38 <MTIM_u16GetTimerValue+0x4e>
		case MTIM_TIMER1: L_u16ReturnValue = TCNT1;			break;
    2e2c:	ec e4       	ldi	r30, 0x4C	; 76
    2e2e:	f0 e0       	ldi	r31, 0x00	; 0
    2e30:	80 81       	ld	r24, Z
    2e32:	91 81       	ldd	r25, Z+1	; 0x01
    2e34:	9a 83       	std	Y+2, r25	; 0x02
    2e36:	89 83       	std	Y+1, r24	; 0x01
		case MTIM_TIMER2:	break;
		default:	break; /* Report an Error */
	}
	return L_u16ReturnValue;
    2e38:	89 81       	ldd	r24, Y+1	; 0x01
    2e3a:	9a 81       	ldd	r25, Y+2	; 0x02
}
    2e3c:	0f 90       	pop	r0
    2e3e:	0f 90       	pop	r0
    2e40:	0f 90       	pop	r0
    2e42:	0f 90       	pop	r0
    2e44:	0f 90       	pop	r0
    2e46:	cf 91       	pop	r28
    2e48:	df 91       	pop	r29
    2e4a:	08 95       	ret

00002e4c <MTIM_voidResetTimer>:

void MTIM_voidResetTimer(u8 ARG_u8TimerNo)
{
    2e4c:	df 93       	push	r29
    2e4e:	cf 93       	push	r28
    2e50:	00 d0       	rcall	.+0      	; 0x2e52 <MTIM_voidResetTimer+0x6>
    2e52:	0f 92       	push	r0
    2e54:	cd b7       	in	r28, 0x3d	; 61
    2e56:	de b7       	in	r29, 0x3e	; 62
    2e58:	89 83       	std	Y+1, r24	; 0x01
	switch(ARG_u8TimerNo)
    2e5a:	89 81       	ldd	r24, Y+1	; 0x01
    2e5c:	28 2f       	mov	r18, r24
    2e5e:	30 e0       	ldi	r19, 0x00	; 0
    2e60:	3b 83       	std	Y+3, r19	; 0x03
    2e62:	2a 83       	std	Y+2, r18	; 0x02
    2e64:	8a 81       	ldd	r24, Y+2	; 0x02
    2e66:	9b 81       	ldd	r25, Y+3	; 0x03
    2e68:	00 97       	sbiw	r24, 0x00	; 0
    2e6a:	31 f0       	breq	.+12     	; 0x2e78 <MTIM_voidResetTimer+0x2c>
    2e6c:	2a 81       	ldd	r18, Y+2	; 0x02
    2e6e:	3b 81       	ldd	r19, Y+3	; 0x03
    2e70:	21 30       	cpi	r18, 0x01	; 1
    2e72:	31 05       	cpc	r19, r1
    2e74:	29 f0       	breq	.+10     	; 0x2e80 <MTIM_voidResetTimer+0x34>
    2e76:	08 c0       	rjmp	.+16     	; 0x2e88 <MTIM_voidResetTimer+0x3c>
	{
		case MTIM_TIMER0: TCNT0 = 0x00;		break;
    2e78:	e2 e5       	ldi	r30, 0x52	; 82
    2e7a:	f0 e0       	ldi	r31, 0x00	; 0
    2e7c:	10 82       	st	Z, r1
    2e7e:	04 c0       	rjmp	.+8      	; 0x2e88 <MTIM_voidResetTimer+0x3c>
		case MTIM_TIMER1: TCNT1 = 0x0000;	break;
    2e80:	ec e4       	ldi	r30, 0x4C	; 76
    2e82:	f0 e0       	ldi	r31, 0x00	; 0
    2e84:	11 82       	std	Z+1, r1	; 0x01
    2e86:	10 82       	st	Z, r1
		case MTIM_TIMER2:	break;
		default:	break; /* Report an Error */
	}
}
    2e88:	0f 90       	pop	r0
    2e8a:	0f 90       	pop	r0
    2e8c:	0f 90       	pop	r0
    2e8e:	cf 91       	pop	r28
    2e90:	df 91       	pop	r29
    2e92:	08 95       	ret

00002e94 <MTIM_voidSetOCR>:

void MTIM_voidSetOCR(u8 ARG_u8TimerNo, u16 ARG_u16OCRValue)
{
    2e94:	df 93       	push	r29
    2e96:	cf 93       	push	r28
    2e98:	00 d0       	rcall	.+0      	; 0x2e9a <MTIM_voidSetOCR+0x6>
    2e9a:	0f 92       	push	r0
    2e9c:	cd b7       	in	r28, 0x3d	; 61
    2e9e:	de b7       	in	r29, 0x3e	; 62
    2ea0:	89 83       	std	Y+1, r24	; 0x01
    2ea2:	7b 83       	std	Y+3, r23	; 0x03
    2ea4:	6a 83       	std	Y+2, r22	; 0x02
	switch(ARG_u8TimerNo)
    2ea6:	89 81       	ldd	r24, Y+1	; 0x01
    2ea8:	88 2f       	mov	r24, r24
    2eaa:	90 e0       	ldi	r25, 0x00	; 0
    2eac:	00 97       	sbiw	r24, 0x00	; 0
    2eae:	21 f4       	brne	.+8      	; 0x2eb8 <MTIM_voidSetOCR+0x24>
	{
		case MTIM_TIMER0: OCR0 = (u8)ARG_u16OCRValue; break;
    2eb0:	ec e5       	ldi	r30, 0x5C	; 92
    2eb2:	f0 e0       	ldi	r31, 0x00	; 0
    2eb4:	8a 81       	ldd	r24, Y+2	; 0x02
    2eb6:	80 83       	st	Z, r24
		case MTIM_TIMER1: break;
		case MTIM_TIMER2: break;
		default: break; /* Report an Error */
	}
}
    2eb8:	0f 90       	pop	r0
    2eba:	0f 90       	pop	r0
    2ebc:	0f 90       	pop	r0
    2ebe:	cf 91       	pop	r28
    2ec0:	df 91       	pop	r29
    2ec2:	08 95       	ret

00002ec4 <MTIM_voidTimerDelay>:

void MTIM_voidTimerDelay(u8 ARG_u8TimerNo, u32 ARG_u32Delay)
{
    2ec4:	ef 92       	push	r14
    2ec6:	ff 92       	push	r15
    2ec8:	0f 93       	push	r16
    2eca:	1f 93       	push	r17
    2ecc:	df 93       	push	r29
    2ece:	cf 93       	push	r28
    2ed0:	cd b7       	in	r28, 0x3d	; 61
    2ed2:	de b7       	in	r29, 0x3e	; 62
    2ed4:	61 97       	sbiw	r28, 0x11	; 17
    2ed6:	0f b6       	in	r0, 0x3f	; 63
    2ed8:	f8 94       	cli
    2eda:	de bf       	out	0x3e, r29	; 62
    2edc:	0f be       	out	0x3f, r0	; 63
    2ede:	cd bf       	out	0x3d, r28	; 61
    2ee0:	8b 87       	std	Y+11, r24	; 0x0b
    2ee2:	4c 87       	std	Y+12, r20	; 0x0c
    2ee4:	5d 87       	std	Y+13, r21	; 0x0d
    2ee6:	6e 87       	std	Y+14, r22	; 0x0e
    2ee8:	7f 87       	std	Y+15, r23	; 0x0f
	f32 L_f32TickTime, L_f32OVFTime;
	u16 L_u16Prescaler;
	switch(ARG_u8TimerNo)
    2eea:	8b 85       	ldd	r24, Y+11	; 0x0b
    2eec:	88 2f       	mov	r24, r24
    2eee:	90 e0       	ldi	r25, 0x00	; 0
    2ef0:	00 97       	sbiw	r24, 0x00	; 0
    2ef2:	09 f0       	breq	.+2      	; 0x2ef6 <MTIM_voidTimerDelay+0x32>
    2ef4:	b3 c0       	rjmp	.+358    	; 0x305c <MTIM_voidTimerDelay+0x198>
	{
		case MTIM_TIMER0:
		{
			switch(MTIM_u8Timer0Clock)
    2ef6:	80 91 74 01 	lds	r24, 0x0174
    2efa:	28 2f       	mov	r18, r24
    2efc:	30 e0       	ldi	r19, 0x00	; 0
    2efe:	39 8b       	std	Y+17, r19	; 0x11
    2f00:	28 8b       	std	Y+16, r18	; 0x10
    2f02:	88 89       	ldd	r24, Y+16	; 0x10
    2f04:	99 89       	ldd	r25, Y+17	; 0x11
    2f06:	83 30       	cpi	r24, 0x03	; 3
    2f08:	91 05       	cpc	r25, r1
    2f0a:	29 f1       	breq	.+74     	; 0x2f56 <MTIM_voidTimerDelay+0x92>
    2f0c:	28 89       	ldd	r18, Y+16	; 0x10
    2f0e:	39 89       	ldd	r19, Y+17	; 0x11
    2f10:	24 30       	cpi	r18, 0x04	; 4
    2f12:	31 05       	cpc	r19, r1
    2f14:	5c f4       	brge	.+22     	; 0x2f2c <MTIM_voidTimerDelay+0x68>
    2f16:	88 89       	ldd	r24, Y+16	; 0x10
    2f18:	99 89       	ldd	r25, Y+17	; 0x11
    2f1a:	81 30       	cpi	r24, 0x01	; 1
    2f1c:	91 05       	cpc	r25, r1
    2f1e:	89 f0       	breq	.+34     	; 0x2f42 <MTIM_voidTimerDelay+0x7e>
    2f20:	28 89       	ldd	r18, Y+16	; 0x10
    2f22:	39 89       	ldd	r19, Y+17	; 0x11
    2f24:	22 30       	cpi	r18, 0x02	; 2
    2f26:	31 05       	cpc	r19, r1
    2f28:	89 f0       	breq	.+34     	; 0x2f4c <MTIM_voidTimerDelay+0x88>
    2f2a:	23 c0       	rjmp	.+70     	; 0x2f72 <MTIM_voidTimerDelay+0xae>
    2f2c:	88 89       	ldd	r24, Y+16	; 0x10
    2f2e:	99 89       	ldd	r25, Y+17	; 0x11
    2f30:	84 30       	cpi	r24, 0x04	; 4
    2f32:	91 05       	cpc	r25, r1
    2f34:	a9 f0       	breq	.+42     	; 0x2f60 <MTIM_voidTimerDelay+0x9c>
    2f36:	28 89       	ldd	r18, Y+16	; 0x10
    2f38:	39 89       	ldd	r19, Y+17	; 0x11
    2f3a:	25 30       	cpi	r18, 0x05	; 5
    2f3c:	31 05       	cpc	r19, r1
    2f3e:	a9 f0       	breq	.+42     	; 0x2f6a <MTIM_voidTimerDelay+0xa6>
    2f40:	18 c0       	rjmp	.+48     	; 0x2f72 <MTIM_voidTimerDelay+0xae>
			{
				case MTIM_CS_PRESCALER_1:		L_u16Prescaler = 1;		break;
    2f42:	81 e0       	ldi	r24, 0x01	; 1
    2f44:	90 e0       	ldi	r25, 0x00	; 0
    2f46:	9a 83       	std	Y+2, r25	; 0x02
    2f48:	89 83       	std	Y+1, r24	; 0x01
    2f4a:	13 c0       	rjmp	.+38     	; 0x2f72 <MTIM_voidTimerDelay+0xae>
				case MTIM_CS_PRESCALER_8:		L_u16Prescaler = 8;		break;
    2f4c:	88 e0       	ldi	r24, 0x08	; 8
    2f4e:	90 e0       	ldi	r25, 0x00	; 0
    2f50:	9a 83       	std	Y+2, r25	; 0x02
    2f52:	89 83       	std	Y+1, r24	; 0x01
    2f54:	0e c0       	rjmp	.+28     	; 0x2f72 <MTIM_voidTimerDelay+0xae>
				case MTIM_CS_PRESCALER_64:		L_u16Prescaler = 64;	break;
    2f56:	80 e4       	ldi	r24, 0x40	; 64
    2f58:	90 e0       	ldi	r25, 0x00	; 0
    2f5a:	9a 83       	std	Y+2, r25	; 0x02
    2f5c:	89 83       	std	Y+1, r24	; 0x01
    2f5e:	09 c0       	rjmp	.+18     	; 0x2f72 <MTIM_voidTimerDelay+0xae>
				case MTIM_CS_PRESCALER_256:		L_u16Prescaler = 256;	break;
    2f60:	80 e0       	ldi	r24, 0x00	; 0
    2f62:	91 e0       	ldi	r25, 0x01	; 1
    2f64:	9a 83       	std	Y+2, r25	; 0x02
    2f66:	89 83       	std	Y+1, r24	; 0x01
    2f68:	04 c0       	rjmp	.+8      	; 0x2f72 <MTIM_voidTimerDelay+0xae>
				case MTIM_CS_PRESCALER_1024:	L_u16Prescaler = 1024;	break;
    2f6a:	80 e0       	ldi	r24, 0x00	; 0
    2f6c:	94 e0       	ldi	r25, 0x04	; 4
    2f6e:	9a 83       	std	Y+2, r25	; 0x02
    2f70:	89 83       	std	Y+1, r24	; 0x01
				default: break; /* Error */
			}
			L_f32TickTime = (f32)L_u16Prescaler / F_CPU;
    2f72:	89 81       	ldd	r24, Y+1	; 0x01
    2f74:	9a 81       	ldd	r25, Y+2	; 0x02
    2f76:	cc 01       	movw	r24, r24
    2f78:	a0 e0       	ldi	r26, 0x00	; 0
    2f7a:	b0 e0       	ldi	r27, 0x00	; 0
    2f7c:	bc 01       	movw	r22, r24
    2f7e:	cd 01       	movw	r24, r26
    2f80:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    2f84:	dc 01       	movw	r26, r24
    2f86:	cb 01       	movw	r24, r22
    2f88:	bc 01       	movw	r22, r24
    2f8a:	cd 01       	movw	r24, r26
    2f8c:	20 e0       	ldi	r18, 0x00	; 0
    2f8e:	34 e2       	ldi	r19, 0x24	; 36
    2f90:	44 ef       	ldi	r20, 0xF4	; 244
    2f92:	5a e4       	ldi	r21, 0x4A	; 74
    2f94:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2f98:	dc 01       	movw	r26, r24
    2f9a:	cb 01       	movw	r24, r22
    2f9c:	8f 83       	std	Y+7, r24	; 0x07
    2f9e:	98 87       	std	Y+8, r25	; 0x08
    2fa0:	a9 87       	std	Y+9, r26	; 0x09
    2fa2:	ba 87       	std	Y+10, r27	; 0x0a
			L_f32OVFTime = L_f32TickTime * 256;
    2fa4:	6f 81       	ldd	r22, Y+7	; 0x07
    2fa6:	78 85       	ldd	r23, Y+8	; 0x08
    2fa8:	89 85       	ldd	r24, Y+9	; 0x09
    2faa:	9a 85       	ldd	r25, Y+10	; 0x0a
    2fac:	20 e0       	ldi	r18, 0x00	; 0
    2fae:	30 e0       	ldi	r19, 0x00	; 0
    2fb0:	40 e8       	ldi	r20, 0x80	; 128
    2fb2:	53 e4       	ldi	r21, 0x43	; 67
    2fb4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fb8:	dc 01       	movw	r26, r24
    2fba:	cb 01       	movw	r24, r22
    2fbc:	8b 83       	std	Y+3, r24	; 0x03
    2fbe:	9c 83       	std	Y+4, r25	; 0x04
    2fc0:	ad 83       	std	Y+5, r26	; 0x05
    2fc2:	be 83       	std	Y+6, r27	; 0x06
			MTIM_u16Timer0OVFCount = ((f32)ARG_u32Delay / 1000) / L_f32OVFTime;
    2fc4:	6c 85       	ldd	r22, Y+12	; 0x0c
    2fc6:	7d 85       	ldd	r23, Y+13	; 0x0d
    2fc8:	8e 85       	ldd	r24, Y+14	; 0x0e
    2fca:	9f 85       	ldd	r25, Y+15	; 0x0f
    2fcc:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    2fd0:	dc 01       	movw	r26, r24
    2fd2:	cb 01       	movw	r24, r22
    2fd4:	bc 01       	movw	r22, r24
    2fd6:	cd 01       	movw	r24, r26
    2fd8:	20 e0       	ldi	r18, 0x00	; 0
    2fda:	30 e0       	ldi	r19, 0x00	; 0
    2fdc:	4a e7       	ldi	r20, 0x7A	; 122
    2fde:	54 e4       	ldi	r21, 0x44	; 68
    2fe0:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2fe4:	dc 01       	movw	r26, r24
    2fe6:	cb 01       	movw	r24, r22
    2fe8:	bc 01       	movw	r22, r24
    2fea:	cd 01       	movw	r24, r26
    2fec:	2b 81       	ldd	r18, Y+3	; 0x03
    2fee:	3c 81       	ldd	r19, Y+4	; 0x04
    2ff0:	4d 81       	ldd	r20, Y+5	; 0x05
    2ff2:	5e 81       	ldd	r21, Y+6	; 0x06
    2ff4:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2ff8:	dc 01       	movw	r26, r24
    2ffa:	cb 01       	movw	r24, r22
    2ffc:	bc 01       	movw	r22, r24
    2ffe:	cd 01       	movw	r24, r26
    3000:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3004:	dc 01       	movw	r26, r24
    3006:	cb 01       	movw	r24, r22
    3008:	90 93 77 01 	sts	0x0177, r25
    300c:	80 93 76 01 	sts	0x0176, r24
			MTIM_u8Timer0Preload = 256 - ((ARG_u32Delay / 1000) % (u32)L_f32OVFTime);
    3010:	8c 85       	ldd	r24, Y+12	; 0x0c
    3012:	9d 85       	ldd	r25, Y+13	; 0x0d
    3014:	ae 85       	ldd	r26, Y+14	; 0x0e
    3016:	bf 85       	ldd	r27, Y+15	; 0x0f
    3018:	28 ee       	ldi	r18, 0xE8	; 232
    301a:	33 e0       	ldi	r19, 0x03	; 3
    301c:	40 e0       	ldi	r20, 0x00	; 0
    301e:	50 e0       	ldi	r21, 0x00	; 0
    3020:	bc 01       	movw	r22, r24
    3022:	cd 01       	movw	r24, r26
    3024:	0e 94 7e 19 	call	0x32fc	; 0x32fc <__udivmodsi4>
    3028:	da 01       	movw	r26, r20
    302a:	c9 01       	movw	r24, r18
    302c:	7c 01       	movw	r14, r24
    302e:	8d 01       	movw	r16, r26
    3030:	6b 81       	ldd	r22, Y+3	; 0x03
    3032:	7c 81       	ldd	r23, Y+4	; 0x04
    3034:	8d 81       	ldd	r24, Y+5	; 0x05
    3036:	9e 81       	ldd	r25, Y+6	; 0x06
    3038:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    303c:	9b 01       	movw	r18, r22
    303e:	ac 01       	movw	r20, r24
    3040:	c8 01       	movw	r24, r16
    3042:	b7 01       	movw	r22, r14
    3044:	0e 94 7e 19 	call	0x32fc	; 0x32fc <__udivmodsi4>
    3048:	dc 01       	movw	r26, r24
    304a:	cb 01       	movw	r24, r22
    304c:	81 95       	neg	r24
    304e:	80 93 78 01 	sts	0x0178, r24
			TCNT0 = MTIM_u8Timer0Preload;
    3052:	e2 e5       	ldi	r30, 0x52	; 82
    3054:	f0 e0       	ldi	r31, 0x00	; 0
    3056:	80 91 78 01 	lds	r24, 0x0178
    305a:	80 83       	st	Z, r24
		}
		case MTIM_TIMER1: break;
		case MTIM_TIMER2: break;
		default: break; /* Error */
	}
}
    305c:	61 96       	adiw	r28, 0x11	; 17
    305e:	0f b6       	in	r0, 0x3f	; 63
    3060:	f8 94       	cli
    3062:	de bf       	out	0x3e, r29	; 62
    3064:	0f be       	out	0x3f, r0	; 63
    3066:	cd bf       	out	0x3d, r28	; 61
    3068:	cf 91       	pop	r28
    306a:	df 91       	pop	r29
    306c:	1f 91       	pop	r17
    306e:	0f 91       	pop	r16
    3070:	ff 90       	pop	r15
    3072:	ef 90       	pop	r14
    3074:	08 95       	ret

00003076 <__vector_10>:

void __vector_10(void) __attribute__((signal));
void __vector_10(void)	/* T0 OCM Vector */
{
    3076:	1f 92       	push	r1
    3078:	0f 92       	push	r0
    307a:	0f b6       	in	r0, 0x3f	; 63
    307c:	0f 92       	push	r0
    307e:	11 24       	eor	r1, r1
    3080:	df 93       	push	r29
    3082:	cf 93       	push	r28
    3084:	cd b7       	in	r28, 0x3d	; 61
    3086:	de b7       	in	r29, 0x3e	; 62
	
}
    3088:	cf 91       	pop	r28
    308a:	df 91       	pop	r29
    308c:	0f 90       	pop	r0
    308e:	0f be       	out	0x3f, r0	; 63
    3090:	0f 90       	pop	r0
    3092:	1f 90       	pop	r1
    3094:	18 95       	reti

00003096 <__vector_11>:

void __vector_11(void) __attribute__((signal));
void __vector_11(void)	/* T0 OVF Vector */
{
    3096:	1f 92       	push	r1
    3098:	0f 92       	push	r0
    309a:	0f b6       	in	r0, 0x3f	; 63
    309c:	0f 92       	push	r0
    309e:	11 24       	eor	r1, r1
    30a0:	2f 93       	push	r18
    30a2:	3f 93       	push	r19
    30a4:	4f 93       	push	r20
    30a6:	5f 93       	push	r21
    30a8:	6f 93       	push	r22
    30aa:	7f 93       	push	r23
    30ac:	8f 93       	push	r24
    30ae:	9f 93       	push	r25
    30b0:	af 93       	push	r26
    30b2:	bf 93       	push	r27
    30b4:	ef 93       	push	r30
    30b6:	ff 93       	push	r31
    30b8:	df 93       	push	r29
    30ba:	cf 93       	push	r28
    30bc:	cd b7       	in	r28, 0x3d	; 61
    30be:	de b7       	in	r29, 0x3e	; 62
	static volatile u16 L_u16OVFCounter = 0;
	L_u16OVFCounter++;
    30c0:	80 91 7d 01 	lds	r24, 0x017D
    30c4:	90 91 7e 01 	lds	r25, 0x017E
    30c8:	01 96       	adiw	r24, 0x01	; 1
    30ca:	90 93 7e 01 	sts	0x017E, r25
    30ce:	80 93 7d 01 	sts	0x017D, r24
	if(L_u16OVFCounter == (MTIM_u16Timer0OVFCount+1))
    30d2:	80 91 76 01 	lds	r24, 0x0176
    30d6:	90 91 77 01 	lds	r25, 0x0177
    30da:	9c 01       	movw	r18, r24
    30dc:	2f 5f       	subi	r18, 0xFF	; 255
    30de:	3f 4f       	sbci	r19, 0xFF	; 255
    30e0:	80 91 7d 01 	lds	r24, 0x017D
    30e4:	90 91 7e 01 	lds	r25, 0x017E
    30e8:	28 17       	cp	r18, r24
    30ea:	39 07       	cpc	r19, r25
    30ec:	a1 f4       	brne	.+40     	; 0x3116 <__vector_11+0x80>
	{
		TCNT0 = MTIM_u8Timer0Preload;
    30ee:	e2 e5       	ldi	r30, 0x52	; 82
    30f0:	f0 e0       	ldi	r31, 0x00	; 0
    30f2:	80 91 78 01 	lds	r24, 0x0178
    30f6:	80 83       	st	Z, r24
		L_u16OVFCounter = 0;
    30f8:	10 92 7e 01 	sts	0x017E, r1
    30fc:	10 92 7d 01 	sts	0x017D, r1
		if(MTIM_pvoidfUserFunctionT0OVF!=NULL_POINTER)
    3100:	80 91 79 01 	lds	r24, 0x0179
    3104:	90 91 7a 01 	lds	r25, 0x017A
    3108:	00 97       	sbiw	r24, 0x00	; 0
    310a:	29 f0       	breq	.+10     	; 0x3116 <__vector_11+0x80>
		{
			(*MTIM_pvoidfUserFunctionT0OVF)();
    310c:	e0 91 79 01 	lds	r30, 0x0179
    3110:	f0 91 7a 01 	lds	r31, 0x017A
    3114:	09 95       	icall
	}
	else
	{
		/* Do nothing (MISRA) */
	}
}
    3116:	cf 91       	pop	r28
    3118:	df 91       	pop	r29
    311a:	ff 91       	pop	r31
    311c:	ef 91       	pop	r30
    311e:	bf 91       	pop	r27
    3120:	af 91       	pop	r26
    3122:	9f 91       	pop	r25
    3124:	8f 91       	pop	r24
    3126:	7f 91       	pop	r23
    3128:	6f 91       	pop	r22
    312a:	5f 91       	pop	r21
    312c:	4f 91       	pop	r20
    312e:	3f 91       	pop	r19
    3130:	2f 91       	pop	r18
    3132:	0f 90       	pop	r0
    3134:	0f be       	out	0x3f, r0	; 63
    3136:	0f 90       	pop	r0
    3138:	1f 90       	pop	r1
    313a:	18 95       	reti

0000313c <main>:
#include "MDIO_interface.h"
#include "MADC_interface.h"
#include "HLCD_interface.h"
#include <stdlib.h>
int main(void)
{
    313c:	df 93       	push	r29
    313e:	cf 93       	push	r28
    3140:	cd b7       	in	r28, 0x3d	; 61
    3142:	de b7       	in	r29, 0x3e	; 62
    3144:	66 97       	sbiw	r28, 0x16	; 22
    3146:	0f b6       	in	r0, 0x3f	; 63
    3148:	f8 94       	cli
    314a:	de bf       	out	0x3e, r29	; 62
    314c:	0f be       	out	0x3f, r0	; 63
    314e:	cd bf       	out	0x3d, r28	; 61
int d;
int y;
float z0;
float z;

HLCD_voidInit();
    3150:	0e 94 17 07 	call	0xe2e	; 0xe2e <HLCD_voidInit>
HLCD_voidClearScreen();
    3154:	0e 94 6a 0c 	call	0x18d4	; 0x18d4 <HLCD_voidClearScreen>
HLCD_voidWriteString(" LIGHT=");
    3158:	80 e6       	ldi	r24, 0x60	; 96
    315a:	90 e0       	ldi	r25, 0x00	; 0
    315c:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <HLCD_voidWriteString>
while (1)
{
/*********************LCD**********************/
MADC_voidInit(MADC_VREF_AVCC, MADC_PRESCALER_16, MADC_RESOLUTION_8BITS);
    3160:	81 e0       	ldi	r24, 0x01	; 1
    3162:	64 e0       	ldi	r22, 0x04	; 4
    3164:	41 e0       	ldi	r20, 0x01	; 1
    3166:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <MADC_voidInit>
x= MADC_u8ReadADC(MADC_CHANNEL_ADC0);
    316a:	80 e0       	ldi	r24, 0x00	; 0
    316c:	0e 94 c4 0f 	call	0x1f88	; 0x1f88 <MADC_u8ReadADC>
    3170:	88 2f       	mov	r24, r24
    3172:	90 e0       	ldi	r25, 0x00	; 0
    3174:	a0 e0       	ldi	r26, 0x00	; 0
    3176:	b0 e0       	ldi	r27, 0x00	; 0
    3178:	bc 01       	movw	r22, r24
    317a:	cd 01       	movw	r24, r26
    317c:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    3180:	dc 01       	movw	r26, r24
    3182:	cb 01       	movw	r24, r22
    3184:	8b 8b       	std	Y+19, r24	; 0x13
    3186:	9c 8b       	std	Y+20, r25	; 0x14
    3188:	ad 8b       	std	Y+21, r26	; 0x15
    318a:	be 8b       	std	Y+22, r27	; 0x16
z0=(x*5/255);
    318c:	6b 89       	ldd	r22, Y+19	; 0x13
    318e:	7c 89       	ldd	r23, Y+20	; 0x14
    3190:	8d 89       	ldd	r24, Y+21	; 0x15
    3192:	9e 89       	ldd	r25, Y+22	; 0x16
    3194:	20 e0       	ldi	r18, 0x00	; 0
    3196:	30 e0       	ldi	r19, 0x00	; 0
    3198:	40 ea       	ldi	r20, 0xA0	; 160
    319a:	50 e4       	ldi	r21, 0x40	; 64
    319c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31a0:	dc 01       	movw	r26, r24
    31a2:	cb 01       	movw	r24, r22
    31a4:	bc 01       	movw	r22, r24
    31a6:	cd 01       	movw	r24, r26
    31a8:	20 e0       	ldi	r18, 0x00	; 0
    31aa:	30 e0       	ldi	r19, 0x00	; 0
    31ac:	4f e7       	ldi	r20, 0x7F	; 127
    31ae:	53 e4       	ldi	r21, 0x43	; 67
    31b0:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    31b4:	dc 01       	movw	r26, r24
    31b6:	cb 01       	movw	r24, r22
    31b8:	8d 83       	std	Y+5, r24	; 0x05
    31ba:	9e 83       	std	Y+6, r25	; 0x06
    31bc:	af 83       	std	Y+7, r26	; 0x07
    31be:	b8 87       	std	Y+8, r27	; 0x08
z=5-z0;
    31c0:	60 e0       	ldi	r22, 0x00	; 0
    31c2:	70 e0       	ldi	r23, 0x00	; 0
    31c4:	80 ea       	ldi	r24, 0xA0	; 160
    31c6:	90 e4       	ldi	r25, 0x40	; 64
    31c8:	2d 81       	ldd	r18, Y+5	; 0x05
    31ca:	3e 81       	ldd	r19, Y+6	; 0x06
    31cc:	4f 81       	ldd	r20, Y+7	; 0x07
    31ce:	58 85       	ldd	r21, Y+8	; 0x08
    31d0:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    31d4:	dc 01       	movw	r26, r24
    31d6:	cb 01       	movw	r24, r22
    31d8:	89 83       	std	Y+1, r24	; 0x01
    31da:	9a 83       	std	Y+2, r25	; 0x02
    31dc:	ab 83       	std	Y+3, r26	; 0x03
    31de:	bc 83       	std	Y+4, r27	; 0x04
y=z*100;
    31e0:	69 81       	ldd	r22, Y+1	; 0x01
    31e2:	7a 81       	ldd	r23, Y+2	; 0x02
    31e4:	8b 81       	ldd	r24, Y+3	; 0x03
    31e6:	9c 81       	ldd	r25, Y+4	; 0x04
    31e8:	20 e0       	ldi	r18, 0x00	; 0
    31ea:	30 e0       	ldi	r19, 0x00	; 0
    31ec:	48 ec       	ldi	r20, 0xC8	; 200
    31ee:	52 e4       	ldi	r21, 0x42	; 66
    31f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31f4:	dc 01       	movw	r26, r24
    31f6:	cb 01       	movw	r24, r22
    31f8:	bc 01       	movw	r22, r24
    31fa:	cd 01       	movw	r24, r26
    31fc:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
    3200:	dc 01       	movw	r26, r24
    3202:	cb 01       	movw	r24, r22
    3204:	9a 87       	std	Y+10, r25	; 0x0a
    3206:	89 87       	std	Y+9, r24	; 0x09
a=y/100;
    3208:	89 85       	ldd	r24, Y+9	; 0x09
    320a:	9a 85       	ldd	r25, Y+10	; 0x0a
    320c:	24 e6       	ldi	r18, 0x64	; 100
    320e:	30 e0       	ldi	r19, 0x00	; 0
    3210:	b9 01       	movw	r22, r18
    3212:	0e 94 6b 19 	call	0x32d6	; 0x32d6 <__divmodhi4>
    3216:	cb 01       	movw	r24, r22
    3218:	9a 8b       	std	Y+18, r25	; 0x12
    321a:	89 8b       	std	Y+17, r24	; 0x11
HLCD_voidSetCursor(0,8);
    321c:	80 e0       	ldi	r24, 0x00	; 0
    321e:	68 e0       	ldi	r22, 0x08	; 8
    3220:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <HLCD_voidSetCursor>
HLCD_voidWriteChar(a + '0');
    3224:	89 89       	ldd	r24, Y+17	; 0x11
    3226:	80 5d       	subi	r24, 0xD0	; 208
    3228:	0e 94 10 09 	call	0x1220	; 0x1220 <HLCD_voidWriteChar>
/**************************************/

HLCD_voidSetCursor(0,9);
    322c:	80 e0       	ldi	r24, 0x00	; 0
    322e:	69 e0       	ldi	r22, 0x09	; 9
    3230:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <HLCD_voidSetCursor>
HLCD_voidWriteChar('.');
    3234:	8e e2       	ldi	r24, 0x2E	; 46
    3236:	0e 94 10 09 	call	0x1220	; 0x1220 <HLCD_voidWriteChar>
/**************************************/
y=y-(a*100);
    323a:	29 89       	ldd	r18, Y+17	; 0x11
    323c:	3a 89       	ldd	r19, Y+18	; 0x12
    323e:	8c e9       	ldi	r24, 0x9C	; 156
    3240:	9f ef       	ldi	r25, 0xFF	; 255
    3242:	a9 01       	movw	r20, r18
    3244:	48 9f       	mul	r20, r24
    3246:	90 01       	movw	r18, r0
    3248:	49 9f       	mul	r20, r25
    324a:	30 0d       	add	r19, r0
    324c:	58 9f       	mul	r21, r24
    324e:	30 0d       	add	r19, r0
    3250:	11 24       	eor	r1, r1
    3252:	89 85       	ldd	r24, Y+9	; 0x09
    3254:	9a 85       	ldd	r25, Y+10	; 0x0a
    3256:	82 0f       	add	r24, r18
    3258:	93 1f       	adc	r25, r19
    325a:	9a 87       	std	Y+10, r25	; 0x0a
    325c:	89 87       	std	Y+9, r24	; 0x09
b=y/10;
    325e:	89 85       	ldd	r24, Y+9	; 0x09
    3260:	9a 85       	ldd	r25, Y+10	; 0x0a
    3262:	2a e0       	ldi	r18, 0x0A	; 10
    3264:	30 e0       	ldi	r19, 0x00	; 0
    3266:	b9 01       	movw	r22, r18
    3268:	0e 94 6b 19 	call	0x32d6	; 0x32d6 <__divmodhi4>
    326c:	cb 01       	movw	r24, r22
    326e:	98 8b       	std	Y+16, r25	; 0x10
    3270:	8f 87       	std	Y+15, r24	; 0x0f
HLCD_voidSetCursor(0,10);
    3272:	80 e0       	ldi	r24, 0x00	; 0
    3274:	6a e0       	ldi	r22, 0x0A	; 10
    3276:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <HLCD_voidSetCursor>
HLCD_voidWriteChar(b + '0');
    327a:	8f 85       	ldd	r24, Y+15	; 0x0f
    327c:	80 5d       	subi	r24, 0xD0	; 208
    327e:	0e 94 10 09 	call	0x1220	; 0x1220 <HLCD_voidWriteChar>
/**************************************/
y=y-(b*10);
    3282:	8f 85       	ldd	r24, Y+15	; 0x0f
    3284:	98 89       	ldd	r25, Y+16	; 0x10
    3286:	9c 01       	movw	r18, r24
    3288:	22 0f       	add	r18, r18
    328a:	33 1f       	adc	r19, r19
    328c:	c9 01       	movw	r24, r18
    328e:	88 0f       	add	r24, r24
    3290:	99 1f       	adc	r25, r25
    3292:	88 0f       	add	r24, r24
    3294:	99 1f       	adc	r25, r25
    3296:	82 0f       	add	r24, r18
    3298:	93 1f       	adc	r25, r19
    329a:	90 95       	com	r25
    329c:	81 95       	neg	r24
    329e:	9f 4f       	sbci	r25, 0xFF	; 255
    32a0:	29 85       	ldd	r18, Y+9	; 0x09
    32a2:	3a 85       	ldd	r19, Y+10	; 0x0a
    32a4:	82 0f       	add	r24, r18
    32a6:	93 1f       	adc	r25, r19
    32a8:	9a 87       	std	Y+10, r25	; 0x0a
    32aa:	89 87       	std	Y+9, r24	; 0x09
c=y;
    32ac:	89 85       	ldd	r24, Y+9	; 0x09
    32ae:	9a 85       	ldd	r25, Y+10	; 0x0a
    32b0:	9e 87       	std	Y+14, r25	; 0x0e
    32b2:	8d 87       	std	Y+13, r24	; 0x0d
HLCD_voidSetCursor(0,11);
    32b4:	80 e0       	ldi	r24, 0x00	; 0
    32b6:	6b e0       	ldi	r22, 0x0B	; 11
    32b8:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <HLCD_voidSetCursor>
HLCD_voidWriteChar(c + '0');
    32bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    32be:	80 5d       	subi	r24, 0xD0	; 208
    32c0:	0e 94 10 09 	call	0x1220	; 0x1220 <HLCD_voidWriteChar>
/**************************************/

/**************************************/
HLCD_voidSetCursor(0,13);
    32c4:	80 e0       	ldi	r24, 0x00	; 0
    32c6:	6d e0       	ldi	r22, 0x0D	; 13
    32c8:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <HLCD_voidSetCursor>
HLCD_voidWriteString("V");
    32cc:	88 e6       	ldi	r24, 0x68	; 104
    32ce:	90 e0       	ldi	r25, 0x00	; 0
    32d0:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <HLCD_voidWriteString>
    32d4:	45 cf       	rjmp	.-374    	; 0x3160 <main+0x24>

000032d6 <__divmodhi4>:
    32d6:	97 fb       	bst	r25, 7
    32d8:	09 2e       	mov	r0, r25
    32da:	07 26       	eor	r0, r23
    32dc:	0a d0       	rcall	.+20     	; 0x32f2 <__divmodhi4_neg1>
    32de:	77 fd       	sbrc	r23, 7
    32e0:	04 d0       	rcall	.+8      	; 0x32ea <__divmodhi4_neg2>
    32e2:	2e d0       	rcall	.+92     	; 0x3340 <__udivmodhi4>
    32e4:	06 d0       	rcall	.+12     	; 0x32f2 <__divmodhi4_neg1>
    32e6:	00 20       	and	r0, r0
    32e8:	1a f4       	brpl	.+6      	; 0x32f0 <__divmodhi4_exit>

000032ea <__divmodhi4_neg2>:
    32ea:	70 95       	com	r23
    32ec:	61 95       	neg	r22
    32ee:	7f 4f       	sbci	r23, 0xFF	; 255

000032f0 <__divmodhi4_exit>:
    32f0:	08 95       	ret

000032f2 <__divmodhi4_neg1>:
    32f2:	f6 f7       	brtc	.-4      	; 0x32f0 <__divmodhi4_exit>
    32f4:	90 95       	com	r25
    32f6:	81 95       	neg	r24
    32f8:	9f 4f       	sbci	r25, 0xFF	; 255
    32fa:	08 95       	ret

000032fc <__udivmodsi4>:
    32fc:	a1 e2       	ldi	r26, 0x21	; 33
    32fe:	1a 2e       	mov	r1, r26
    3300:	aa 1b       	sub	r26, r26
    3302:	bb 1b       	sub	r27, r27
    3304:	fd 01       	movw	r30, r26
    3306:	0d c0       	rjmp	.+26     	; 0x3322 <__udivmodsi4_ep>

00003308 <__udivmodsi4_loop>:
    3308:	aa 1f       	adc	r26, r26
    330a:	bb 1f       	adc	r27, r27
    330c:	ee 1f       	adc	r30, r30
    330e:	ff 1f       	adc	r31, r31
    3310:	a2 17       	cp	r26, r18
    3312:	b3 07       	cpc	r27, r19
    3314:	e4 07       	cpc	r30, r20
    3316:	f5 07       	cpc	r31, r21
    3318:	20 f0       	brcs	.+8      	; 0x3322 <__udivmodsi4_ep>
    331a:	a2 1b       	sub	r26, r18
    331c:	b3 0b       	sbc	r27, r19
    331e:	e4 0b       	sbc	r30, r20
    3320:	f5 0b       	sbc	r31, r21

00003322 <__udivmodsi4_ep>:
    3322:	66 1f       	adc	r22, r22
    3324:	77 1f       	adc	r23, r23
    3326:	88 1f       	adc	r24, r24
    3328:	99 1f       	adc	r25, r25
    332a:	1a 94       	dec	r1
    332c:	69 f7       	brne	.-38     	; 0x3308 <__udivmodsi4_loop>
    332e:	60 95       	com	r22
    3330:	70 95       	com	r23
    3332:	80 95       	com	r24
    3334:	90 95       	com	r25
    3336:	9b 01       	movw	r18, r22
    3338:	ac 01       	movw	r20, r24
    333a:	bd 01       	movw	r22, r26
    333c:	cf 01       	movw	r24, r30
    333e:	08 95       	ret

00003340 <__udivmodhi4>:
    3340:	aa 1b       	sub	r26, r26
    3342:	bb 1b       	sub	r27, r27
    3344:	51 e1       	ldi	r21, 0x11	; 17
    3346:	07 c0       	rjmp	.+14     	; 0x3356 <__udivmodhi4_ep>

00003348 <__udivmodhi4_loop>:
    3348:	aa 1f       	adc	r26, r26
    334a:	bb 1f       	adc	r27, r27
    334c:	a6 17       	cp	r26, r22
    334e:	b7 07       	cpc	r27, r23
    3350:	10 f0       	brcs	.+4      	; 0x3356 <__udivmodhi4_ep>
    3352:	a6 1b       	sub	r26, r22
    3354:	b7 0b       	sbc	r27, r23

00003356 <__udivmodhi4_ep>:
    3356:	88 1f       	adc	r24, r24
    3358:	99 1f       	adc	r25, r25
    335a:	5a 95       	dec	r21
    335c:	a9 f7       	brne	.-22     	; 0x3348 <__udivmodhi4_loop>
    335e:	80 95       	com	r24
    3360:	90 95       	com	r25
    3362:	bc 01       	movw	r22, r24
    3364:	cd 01       	movw	r24, r26
    3366:	08 95       	ret

00003368 <__prologue_saves__>:
    3368:	2f 92       	push	r2
    336a:	3f 92       	push	r3
    336c:	4f 92       	push	r4
    336e:	5f 92       	push	r5
    3370:	6f 92       	push	r6
    3372:	7f 92       	push	r7
    3374:	8f 92       	push	r8
    3376:	9f 92       	push	r9
    3378:	af 92       	push	r10
    337a:	bf 92       	push	r11
    337c:	cf 92       	push	r12
    337e:	df 92       	push	r13
    3380:	ef 92       	push	r14
    3382:	ff 92       	push	r15
    3384:	0f 93       	push	r16
    3386:	1f 93       	push	r17
    3388:	cf 93       	push	r28
    338a:	df 93       	push	r29
    338c:	cd b7       	in	r28, 0x3d	; 61
    338e:	de b7       	in	r29, 0x3e	; 62
    3390:	ca 1b       	sub	r28, r26
    3392:	db 0b       	sbc	r29, r27
    3394:	0f b6       	in	r0, 0x3f	; 63
    3396:	f8 94       	cli
    3398:	de bf       	out	0x3e, r29	; 62
    339a:	0f be       	out	0x3f, r0	; 63
    339c:	cd bf       	out	0x3d, r28	; 61
    339e:	09 94       	ijmp

000033a0 <__epilogue_restores__>:
    33a0:	2a 88       	ldd	r2, Y+18	; 0x12
    33a2:	39 88       	ldd	r3, Y+17	; 0x11
    33a4:	48 88       	ldd	r4, Y+16	; 0x10
    33a6:	5f 84       	ldd	r5, Y+15	; 0x0f
    33a8:	6e 84       	ldd	r6, Y+14	; 0x0e
    33aa:	7d 84       	ldd	r7, Y+13	; 0x0d
    33ac:	8c 84       	ldd	r8, Y+12	; 0x0c
    33ae:	9b 84       	ldd	r9, Y+11	; 0x0b
    33b0:	aa 84       	ldd	r10, Y+10	; 0x0a
    33b2:	b9 84       	ldd	r11, Y+9	; 0x09
    33b4:	c8 84       	ldd	r12, Y+8	; 0x08
    33b6:	df 80       	ldd	r13, Y+7	; 0x07
    33b8:	ee 80       	ldd	r14, Y+6	; 0x06
    33ba:	fd 80       	ldd	r15, Y+5	; 0x05
    33bc:	0c 81       	ldd	r16, Y+4	; 0x04
    33be:	1b 81       	ldd	r17, Y+3	; 0x03
    33c0:	aa 81       	ldd	r26, Y+2	; 0x02
    33c2:	b9 81       	ldd	r27, Y+1	; 0x01
    33c4:	ce 0f       	add	r28, r30
    33c6:	d1 1d       	adc	r29, r1
    33c8:	0f b6       	in	r0, 0x3f	; 63
    33ca:	f8 94       	cli
    33cc:	de bf       	out	0x3e, r29	; 62
    33ce:	0f be       	out	0x3f, r0	; 63
    33d0:	cd bf       	out	0x3d, r28	; 61
    33d2:	ed 01       	movw	r28, r26
    33d4:	08 95       	ret

000033d6 <_exit>:
    33d6:	f8 94       	cli

000033d8 <__stop_program>:
    33d8:	ff cf       	rjmp	.-2      	; 0x33d8 <__stop_program>
