var group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#a1cf217e141caf7f08baa8cab5d6d737e", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#a9a7b0b1a42c521da5a410cbf94e9666b", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gaee3b705f3264585f0e64e18a92f87cba", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gac0039669c51d85517ea5a63afc70fb9b", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gaa3d56a7885e6cb570b8438d7299c4adc", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga629e41210d3297ba166e11bb3751d040", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga8666f3ff5e18f42ff2b770a21194853c", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gac202336a2fe0cbb7fae29db26e0422f5", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gaf7ce3f5d1efd9699cd289b0000bffb3e", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga03d0c86cb7c29ef641fb20c9874a7495", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga52f36aee36288c808d4a822cdacc9c33", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga6b8a78dfe901a9bdd925409262ca43a7", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga6fc601962cc9d7a4b3dc904bf075e113", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga414e7a5dea4fb0d0807fd55a429120e4", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gaf4c9935bf54b67dc40fb8ac721b037b4", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gadb0ca8ca2940d9ef75138e33f5ad1f3e", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga9fcb6cda8fa4a0a3758d08f0b29d2960", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gad16f0d616810fa17fcd84338a342fbbb", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga78063d3a0afea1694c90c9f6082439cf", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gaff67c5043937b8937914d3dd9c024dac", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga8f2a3803d8e88e939815a3db1e0eaa57", null ]
];