
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chmod_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014e8 <.init>:
  4014e8:	stp	x29, x30, [sp, #-16]!
  4014ec:	mov	x29, sp
  4014f0:	bl	402540 <__fxstatat@plt+0xc70>
  4014f4:	ldp	x29, x30, [sp], #16
  4014f8:	ret

Disassembly of section .plt:

0000000000401500 <mbrtowc@plt-0x20>:
  401500:	stp	x16, x30, [sp, #-16]!
  401504:	adrp	x16, 41c000 <__fxstatat@plt+0x1a730>
  401508:	ldr	x17, [x16, #4088]
  40150c:	add	x16, x16, #0xff8
  401510:	br	x17
  401514:	nop
  401518:	nop
  40151c:	nop

0000000000401520 <mbrtowc@plt>:
  401520:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401524:	ldr	x17, [x16]
  401528:	add	x16, x16, #0x0
  40152c:	br	x17

0000000000401530 <memcpy@plt>:
  401530:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401534:	ldr	x17, [x16, #8]
  401538:	add	x16, x16, #0x8
  40153c:	br	x17

0000000000401540 <memmove@plt>:
  401540:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401544:	ldr	x17, [x16, #16]
  401548:	add	x16, x16, #0x10
  40154c:	br	x17

0000000000401550 <_exit@plt>:
  401550:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401554:	ldr	x17, [x16, #24]
  401558:	add	x16, x16, #0x18
  40155c:	br	x17

0000000000401560 <strlen@plt>:
  401560:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401564:	ldr	x17, [x16, #32]
  401568:	add	x16, x16, #0x20
  40156c:	br	x17

0000000000401570 <exit@plt>:
  401570:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401574:	ldr	x17, [x16, #40]
  401578:	add	x16, x16, #0x28
  40157c:	br	x17

0000000000401580 <error@plt>:
  401580:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401584:	ldr	x17, [x16, #48]
  401588:	add	x16, x16, #0x30
  40158c:	br	x17

0000000000401590 <fchdir@plt>:
  401590:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401594:	ldr	x17, [x16, #56]
  401598:	add	x16, x16, #0x38
  40159c:	br	x17

00000000004015a0 <__cxa_atexit@plt>:
  4015a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4015a4:	ldr	x17, [x16, #64]
  4015a8:	add	x16, x16, #0x40
  4015ac:	br	x17

00000000004015b0 <qsort@plt>:
  4015b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4015b4:	ldr	x17, [x16, #72]
  4015b8:	add	x16, x16, #0x48
  4015bc:	br	x17

00000000004015c0 <lseek@plt>:
  4015c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4015c4:	ldr	x17, [x16, #80]
  4015c8:	add	x16, x16, #0x50
  4015cc:	br	x17

00000000004015d0 <__fpending@plt>:
  4015d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4015d4:	ldr	x17, [x16, #88]
  4015d8:	add	x16, x16, #0x58
  4015dc:	br	x17

00000000004015e0 <fileno@plt>:
  4015e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4015e4:	ldr	x17, [x16, #96]
  4015e8:	add	x16, x16, #0x60
  4015ec:	br	x17

00000000004015f0 <fclose@plt>:
  4015f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4015f4:	ldr	x17, [x16, #104]
  4015f8:	add	x16, x16, #0x68
  4015fc:	br	x17

0000000000401600 <nl_langinfo@plt>:
  401600:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401604:	ldr	x17, [x16, #112]
  401608:	add	x16, x16, #0x70
  40160c:	br	x17

0000000000401610 <malloc@plt>:
  401610:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401614:	ldr	x17, [x16, #120]
  401618:	add	x16, x16, #0x78
  40161c:	br	x17

0000000000401620 <open@plt>:
  401620:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401624:	ldr	x17, [x16, #128]
  401628:	add	x16, x16, #0x80
  40162c:	br	x17

0000000000401630 <strncmp@plt>:
  401630:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401634:	ldr	x17, [x16, #136]
  401638:	add	x16, x16, #0x88
  40163c:	br	x17

0000000000401640 <bindtextdomain@plt>:
  401640:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401644:	ldr	x17, [x16, #144]
  401648:	add	x16, x16, #0x90
  40164c:	br	x17

0000000000401650 <__libc_start_main@plt>:
  401650:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401654:	ldr	x17, [x16, #152]
  401658:	add	x16, x16, #0x98
  40165c:	br	x17

0000000000401660 <__printf_chk@plt>:
  401660:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401664:	ldr	x17, [x16, #160]
  401668:	add	x16, x16, #0xa0
  40166c:	br	x17

0000000000401670 <fstatfs@plt>:
  401670:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401674:	ldr	x17, [x16, #168]
  401678:	add	x16, x16, #0xa8
  40167c:	br	x17

0000000000401680 <memset@plt>:
  401680:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401684:	ldr	x17, [x16, #176]
  401688:	add	x16, x16, #0xb0
  40168c:	br	x17

0000000000401690 <calloc@plt>:
  401690:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401694:	ldr	x17, [x16, #184]
  401698:	add	x16, x16, #0xb8
  40169c:	br	x17

00000000004016a0 <readdir@plt>:
  4016a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4016a4:	ldr	x17, [x16, #192]
  4016a8:	add	x16, x16, #0xc0
  4016ac:	br	x17

00000000004016b0 <realloc@plt>:
  4016b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4016b4:	ldr	x17, [x16, #200]
  4016b8:	add	x16, x16, #0xc8
  4016bc:	br	x17

00000000004016c0 <closedir@plt>:
  4016c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4016c4:	ldr	x17, [x16, #208]
  4016c8:	add	x16, x16, #0xd0
  4016cc:	br	x17

00000000004016d0 <close@plt>:
  4016d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4016d4:	ldr	x17, [x16, #216]
  4016d8:	add	x16, x16, #0xd8
  4016dc:	br	x17

00000000004016e0 <strrchr@plt>:
  4016e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4016e4:	ldr	x17, [x16, #224]
  4016e8:	add	x16, x16, #0xe0
  4016ec:	br	x17

00000000004016f0 <__gmon_start__@plt>:
  4016f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4016f4:	ldr	x17, [x16, #232]
  4016f8:	add	x16, x16, #0xe8
  4016fc:	br	x17

0000000000401700 <fdopendir@plt>:
  401700:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401704:	ldr	x17, [x16, #240]
  401708:	add	x16, x16, #0xf0
  40170c:	br	x17

0000000000401710 <abort@plt>:
  401710:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401714:	ldr	x17, [x16, #248]
  401718:	add	x16, x16, #0xf8
  40171c:	br	x17

0000000000401720 <mbsinit@plt>:
  401720:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401724:	ldr	x17, [x16, #256]
  401728:	add	x16, x16, #0x100
  40172c:	br	x17

0000000000401730 <memcmp@plt>:
  401730:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401734:	ldr	x17, [x16, #264]
  401738:	add	x16, x16, #0x108
  40173c:	br	x17

0000000000401740 <textdomain@plt>:
  401740:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401744:	ldr	x17, [x16, #272]
  401748:	add	x16, x16, #0x110
  40174c:	br	x17

0000000000401750 <getopt_long@plt>:
  401750:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401754:	ldr	x17, [x16, #280]
  401758:	add	x16, x16, #0x118
  40175c:	br	x17

0000000000401760 <__fprintf_chk@plt>:
  401760:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401764:	ldr	x17, [x16, #288]
  401768:	add	x16, x16, #0x120
  40176c:	br	x17

0000000000401770 <strcmp@plt>:
  401770:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401774:	ldr	x17, [x16, #296]
  401778:	add	x16, x16, #0x128
  40177c:	br	x17

0000000000401780 <__ctype_b_loc@plt>:
  401780:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401784:	ldr	x17, [x16, #304]
  401788:	add	x16, x16, #0x130
  40178c:	br	x17

0000000000401790 <fseeko@plt>:
  401790:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401794:	ldr	x17, [x16, #312]
  401798:	add	x16, x16, #0x138
  40179c:	br	x17

00000000004017a0 <free@plt>:
  4017a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4017a4:	ldr	x17, [x16, #320]
  4017a8:	add	x16, x16, #0x140
  4017ac:	br	x17

00000000004017b0 <__ctype_get_mb_cur_max@plt>:
  4017b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4017b4:	ldr	x17, [x16, #328]
  4017b8:	add	x16, x16, #0x148
  4017bc:	br	x17

00000000004017c0 <fwrite@plt>:
  4017c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4017c4:	ldr	x17, [x16, #336]
  4017c8:	add	x16, x16, #0x150
  4017cc:	br	x17

00000000004017d0 <fcntl@plt>:
  4017d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4017d4:	ldr	x17, [x16, #344]
  4017d8:	add	x16, x16, #0x158
  4017dc:	br	x17

00000000004017e0 <fflush@plt>:
  4017e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4017e4:	ldr	x17, [x16, #352]
  4017e8:	add	x16, x16, #0x160
  4017ec:	br	x17

00000000004017f0 <dirfd@plt>:
  4017f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4017f4:	ldr	x17, [x16, #360]
  4017f8:	add	x16, x16, #0x168
  4017fc:	br	x17

0000000000401800 <__lxstat@plt>:
  401800:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401804:	ldr	x17, [x16, #368]
  401808:	add	x16, x16, #0x170
  40180c:	br	x17

0000000000401810 <__fxstat@plt>:
  401810:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401814:	ldr	x17, [x16, #376]
  401818:	add	x16, x16, #0x178
  40181c:	br	x17

0000000000401820 <dcgettext@plt>:
  401820:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401824:	ldr	x17, [x16, #384]
  401828:	add	x16, x16, #0x180
  40182c:	br	x17

0000000000401830 <fputs_unlocked@plt>:
  401830:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401834:	ldr	x17, [x16, #392]
  401838:	add	x16, x16, #0x188
  40183c:	br	x17

0000000000401840 <__freading@plt>:
  401840:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401844:	ldr	x17, [x16, #400]
  401848:	add	x16, x16, #0x190
  40184c:	br	x17

0000000000401850 <iswprint@plt>:
  401850:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401854:	ldr	x17, [x16, #408]
  401858:	add	x16, x16, #0x198
  40185c:	br	x17

0000000000401860 <umask@plt>:
  401860:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401864:	ldr	x17, [x16, #416]
  401868:	add	x16, x16, #0x1a0
  40186c:	br	x17

0000000000401870 <openat@plt>:
  401870:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401874:	ldr	x17, [x16, #424]
  401878:	add	x16, x16, #0x1a8
  40187c:	br	x17

0000000000401880 <__assert_fail@plt>:
  401880:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401884:	ldr	x17, [x16, #432]
  401888:	add	x16, x16, #0x1b0
  40188c:	br	x17

0000000000401890 <__errno_location@plt>:
  401890:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401894:	ldr	x17, [x16, #440]
  401898:	add	x16, x16, #0x1b8
  40189c:	br	x17

00000000004018a0 <__xstat@plt>:
  4018a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4018a4:	ldr	x17, [x16, #448]
  4018a8:	add	x16, x16, #0x1c0
  4018ac:	br	x17

00000000004018b0 <fchmodat@plt>:
  4018b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4018b4:	ldr	x17, [x16, #456]
  4018b8:	add	x16, x16, #0x1c8
  4018bc:	br	x17

00000000004018c0 <setlocale@plt>:
  4018c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4018c4:	ldr	x17, [x16, #464]
  4018c8:	add	x16, x16, #0x1d0
  4018cc:	br	x17

00000000004018d0 <__fxstatat@plt>:
  4018d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4018d4:	ldr	x17, [x16, #472]
  4018d8:	add	x16, x16, #0x1d8
  4018dc:	br	x17

Disassembly of section .text:

00000000004018e0 <.text>:
  4018e0:	stp	x29, x30, [sp, #-320]!
  4018e4:	mov	x29, sp
  4018e8:	stp	x21, x22, [sp, #32]
  4018ec:	mov	w22, w0
  4018f0:	adrp	x21, 409000 <__fxstatat@plt+0x7730>
  4018f4:	ldr	x0, [x1]
  4018f8:	stp	x19, x20, [sp, #16]
  4018fc:	mov	x19, x1
  401900:	stp	x23, x24, [sp, #48]
  401904:	add	x21, x21, #0x88
  401908:	adrp	x24, 409000 <__fxstatat@plt+0x7730>
  40190c:	stp	x25, x26, [sp, #64]
  401910:	mov	x25, #0x1fe3                	// #8163
  401914:	movk	x25, #0x4, lsl #16
  401918:	stp	x27, x28, [sp, #80]
  40191c:	mov	x26, #0xf202                	// #61954
  401920:	movk	x25, #0x2000, lsl #32
  401924:	str	xzr, [sp, #96]
  401928:	adrp	x23, 409000 <__fxstatat@plt+0x7730>
  40192c:	str	xzr, [sp, #112]
  401930:	add	x24, x24, #0xa90
  401934:	str	xzr, [sp, #168]
  401938:	bl	403108 <__fxstatat@plt+0x1838>
  40193c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401940:	mov	w0, #0x6                   	// #6
  401944:	add	x1, x1, #0x230
  401948:	bl	4018c0 <setlocale@plt>
  40194c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401950:	add	x1, x1, #0x5c8
  401954:	mov	x0, x21
  401958:	bl	401640 <bindtextdomain@plt>
  40195c:	mov	x0, x21
  401960:	add	x23, x23, #0x600
  401964:	bl	401740 <textdomain@plt>
  401968:	mov	w20, #0x0                   	// #0
  40196c:	adrp	x0, 402000 <__fxstatat@plt+0x730>
  401970:	add	x0, x0, #0x978
  401974:	bl	409038 <__fxstatat@plt+0x7768>
  401978:	mov	x27, #0x0                   	// #0
  40197c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401980:	add	x21, x0, #0x298
  401984:	movk	x26, #0x6, lsl #16
  401988:	movk	x25, #0x40, lsl #48
  40198c:	strb	wzr, [x0, #664]
  401990:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401994:	add	x0, x0, #0x278
  401998:	strb	wzr, [x21, #1]
  40199c:	strb	wzr, [x21, #2]
  4019a0:	str	x0, [sp, #120]
  4019a4:	nop
  4019a8:	add	x3, x24, #0x70
  4019ac:	mov	x2, x23
  4019b0:	mov	x1, x19
  4019b4:	mov	w0, w22
  4019b8:	mov	x4, #0x0                   	// #0
  4019bc:	bl	401750 <getopt_long@plt>
  4019c0:	cmn	w0, #0x1
  4019c4:	b.eq	401a4c <__fxstatat@plt+0x17c>  // b.none
  4019c8:	cmp	w0, #0x78
  4019cc:	b.gt	401b48 <__fxstatat@plt+0x278>
  4019d0:	cmp	w0, #0x65
  4019d4:	b.gt	401a0c <__fxstatat@plt+0x13c>
  4019d8:	cmp	w0, #0x63
  4019dc:	b.gt	401a04 <__fxstatat@plt+0x134>
  4019e0:	cmp	w0, #0x2a
  4019e4:	b.le	401b68 <__fxstatat@plt+0x298>
  4019e8:	sub	w0, w0, #0x2b
  4019ec:	mov	x1, #0x1                   	// #1
  4019f0:	lsl	x0, x1, x0
  4019f4:	tst	x0, x25
  4019f8:	b.ne	401be4 <__fxstatat@plt+0x314>  // b.any
  4019fc:	tbnz	x0, #56, 401c54 <__fxstatat@plt+0x384>
  401a00:	tbnz	x0, #39, 401c4c <__fxstatat@plt+0x37c>
  401a04:	mov	w0, #0x1                   	// #1
  401a08:	bl	402600 <__fxstatat@plt+0xd30>
  401a0c:	sub	w0, w0, #0x66
  401a10:	mov	x1, #0x1                   	// #1
  401a14:	lsl	x0, x1, x0
  401a18:	tst	x0, x26
  401a1c:	b.ne	401be4 <__fxstatat@plt+0x314>  // b.any
  401a20:	tbnz	w0, #16, 401bd8 <__fxstatat@plt+0x308>
  401a24:	tbz	w0, #0, 401a04 <__fxstatat@plt+0x134>
  401a28:	add	x3, x24, #0x70
  401a2c:	mov	x2, x23
  401a30:	mov	w0, w22
  401a34:	mov	x4, #0x0                   	// #0
  401a38:	strb	w1, [x21, #1]
  401a3c:	mov	x1, x19
  401a40:	bl	401750 <getopt_long@plt>
  401a44:	cmn	w0, #0x1
  401a48:	b.ne	4019c8 <__fxstatat@plt+0xf8>  // b.any
  401a4c:	ldr	x0, [sp, #112]
  401a50:	cbz	x0, 401dc0 <__fxstatat@plt+0x4f0>
  401a54:	ldr	x0, [sp, #96]
  401a58:	cbnz	x0, 4024a0 <__fxstatat@plt+0xbd0>
  401a5c:	adrp	x23, 41d000 <__fxstatat@plt+0x1b730>
  401a60:	ldr	w0, [x23, #632]
  401a64:	cmp	w22, w0
  401a68:	b.le	4021f4 <__fxstatat@plt+0x924>
  401a6c:	ldr	x0, [sp, #112]
  401a70:	bl	402f60 <__fxstatat@plt+0x1690>
  401a74:	str	x0, [x21, #8]
  401a78:	cbz	x0, 402470 <__fxstatat@plt+0xba0>
  401a7c:	ldrb	w0, [x21, #2]
  401a80:	and	w20, w20, w0
  401a84:	bl	401890 <__errno_location@plt>
  401a88:	str	x0, [sp, #96]
  401a8c:	cbnz	w20, 402280 <__fxstatat@plt+0x9b0>
  401a90:	str	xzr, [x21, #40]
  401a94:	ldrsw	x0, [x23, #632]
  401a98:	mov	x2, #0x0                   	// #0
  401a9c:	mov	w1, #0x411                 	// #1041
  401aa0:	add	x24, sp, #0xb1
  401aa4:	add	x26, sp, #0xc1
  401aa8:	add	x0, x19, x0, lsl #3
  401aac:	bl	405478 <__fxstatat@plt+0x3ba8>
  401ab0:	mov	x20, x0
  401ab4:	mov	w19, #0x1                   	// #1
  401ab8:	mov	x0, x20
  401abc:	bl	406f18 <__fxstatat@plt+0x5648>
  401ac0:	mov	x27, x0
  401ac4:	cbz	x0, 401b04 <__fxstatat@plt+0x234>
  401ac8:	ldrh	w23, [x0, #108]
  401acc:	ldr	x22, [x0, #56]
  401ad0:	cmp	w23, #0x7
  401ad4:	b.eq	401e54 <__fxstatat@plt+0x584>  // b.none
  401ad8:	b.hi	401df8 <__fxstatat@plt+0x528>  // b.pmore
  401adc:	cmp	w23, #0x4
  401ae0:	b.eq	401e88 <__fxstatat@plt+0x5b8>  // b.none
  401ae4:	cmp	w23, #0x6
  401ae8:	mov	w25, #0x1                   	// #1
  401aec:	b.ne	401c8c <__fxstatat@plt+0x3bc>  // b.any
  401af0:	and	w19, w19, w25
  401af4:	mov	x0, x20
  401af8:	bl	406f18 <__fxstatat@plt+0x5648>
  401afc:	mov	x27, x0
  401b00:	cbnz	x0, 401ac8 <__fxstatat@plt+0x1f8>
  401b04:	ldr	x1, [sp, #96]
  401b08:	ldr	w22, [x1]
  401b0c:	cbz	w22, 401b1c <__fxstatat@plt+0x24c>
  401b10:	ldrb	w19, [x21, #1]
  401b14:	cbz	w19, 4022d0 <__fxstatat@plt+0xa00>
  401b18:	mov	w19, #0x0                   	// #0
  401b1c:	mov	x0, x20
  401b20:	bl	406da8 <__fxstatat@plt+0x54d8>
  401b24:	cbnz	w0, 40218c <__fxstatat@plt+0x8bc>
  401b28:	eor	w0, w19, #0x1
  401b2c:	ldp	x19, x20, [sp, #16]
  401b30:	ldp	x21, x22, [sp, #32]
  401b34:	ldp	x23, x24, [sp, #48]
  401b38:	ldp	x25, x26, [sp, #64]
  401b3c:	ldp	x27, x28, [sp, #80]
  401b40:	ldp	x29, x30, [sp], #320
  401b44:	ret
  401b48:	cmp	w0, #0x101
  401b4c:	b.eq	401bd0 <__fxstatat@plt+0x300>  // b.none
  401b50:	cmp	w0, #0x102
  401b54:	b.ne	401bb0 <__fxstatat@plt+0x2e0>  // b.any
  401b58:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401b5c:	ldr	x0, [x0, #624]
  401b60:	str	x0, [sp, #112]
  401b64:	b	4019a8 <__fxstatat@plt+0xd8>
  401b68:	cmn	w0, #0x3
  401b6c:	b.ne	401bc0 <__fxstatat@plt+0x2f0>  // b.any
  401b70:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  401b74:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401b78:	adrp	x5, 409000 <__fxstatat@plt+0x7730>
  401b7c:	adrp	x4, 409000 <__fxstatat@plt+0x7730>
  401b80:	ldr	x3, [x1, #504]
  401b84:	add	x5, x5, #0x5e0
  401b88:	ldr	x0, [x0, #640]
  401b8c:	add	x4, x4, #0x5f0
  401b90:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  401b94:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401b98:	add	x2, x2, #0x510
  401b9c:	add	x1, x1, #0x100
  401ba0:	mov	x6, #0x0                   	// #0
  401ba4:	bl	405090 <__fxstatat@plt+0x37c0>
  401ba8:	mov	w0, #0x0                   	// #0
  401bac:	bl	401570 <exit@plt>
  401bb0:	cmp	w0, #0x100
  401bb4:	b.ne	401a04 <__fxstatat@plt+0x134>  // b.any
  401bb8:	mov	w20, #0x0                   	// #0
  401bbc:	b	4019a8 <__fxstatat@plt+0xd8>
  401bc0:	cmn	w0, #0x2
  401bc4:	b.ne	401a04 <__fxstatat@plt+0x134>  // b.any
  401bc8:	mov	w0, #0x0                   	// #0
  401bcc:	bl	402600 <__fxstatat@plt+0xd30>
  401bd0:	mov	w20, #0x1                   	// #1
  401bd4:	b	4019a8 <__fxstatat@plt+0xd8>
  401bd8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401bdc:	str	wzr, [x0, #496]
  401be0:	b	4019a8 <__fxstatat@plt+0xd8>
  401be4:	ldr	x0, [sp, #120]
  401be8:	ldr	w0, [x0]
  401bec:	add	x0, x19, w0, sxtw #3
  401bf0:	ldur	x5, [x0, #-8]
  401bf4:	str	x5, [sp, #128]
  401bf8:	mov	x0, x5
  401bfc:	bl	401560 <strlen@plt>
  401c00:	mov	x2, x0
  401c04:	cmp	x27, #0x0
  401c08:	ldr	x1, [sp, #168]
  401c0c:	cinc	x4, x27, ne  // ne = any
  401c10:	add	x3, x0, x4
  401c14:	cmp	x1, x3
  401c18:	ldr	x5, [sp, #128]
  401c1c:	b.ls	401c60 <__fxstatat@plt+0x390>  // b.plast
  401c20:	ldr	x6, [sp, #96]
  401c24:	mov	w0, #0x2c                  	// #44
  401c28:	add	x2, x2, #0x1
  401c2c:	mov	x1, x5
  401c30:	strb	w0, [x6, x27]
  401c34:	add	x0, x6, x4
  401c38:	mov	x27, x3
  401c3c:	bl	401530 <memcpy@plt>
  401c40:	mov	w0, #0x1                   	// #1
  401c44:	strb	w0, [x21]
  401c48:	b	4019a8 <__fxstatat@plt+0xd8>
  401c4c:	strb	w1, [x21, #2]
  401c50:	b	4019a8 <__fxstatat@plt+0xd8>
  401c54:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401c58:	str	w1, [x0, #496]
  401c5c:	b	4019a8 <__fxstatat@plt+0xd8>
  401c60:	ldr	x0, [sp, #96]
  401c64:	add	x6, x3, #0x1
  401c68:	add	x1, sp, #0xa8
  401c6c:	stp	x3, x5, [sp, #128]
  401c70:	stp	x2, x4, [sp, #144]
  401c74:	str	x6, [sp, #168]
  401c78:	bl	405320 <__fxstatat@plt+0x3a50>
  401c7c:	str	x0, [sp, #96]
  401c80:	ldp	x3, x5, [sp, #128]
  401c84:	ldp	x2, x4, [sp, #144]
  401c88:	b	401c20 <__fxstatat@plt+0x350>
  401c8c:	cmp	w23, #0x2
  401c90:	b.ne	401ca8 <__fxstatat@plt+0x3d8>  // b.any
  401c94:	mov	x1, x0
  401c98:	mov	x0, x20
  401c9c:	bl	4054c8 <__fxstatat@plt+0x3bf8>
  401ca0:	tst	w0, #0xff
  401ca4:	b.ne	40221c <__fxstatat@plt+0x94c>  // b.any
  401ca8:	ldr	x0, [x21, #40]
  401cac:	add	x1, x27, #0x78
  401cb0:	cbz	x0, 401cc4 <__fxstatat@plt+0x3f4>
  401cb4:	ldr	x2, [x0]
  401cb8:	ldr	x3, [x1, #8]
  401cbc:	cmp	x3, x2
  401cc0:	b.eq	4020bc <__fxstatat@plt+0x7ec>  // b.none
  401cc4:	ldr	w28, [x1, #16]
  401cc8:	mov	x4, #0x0                   	// #0
  401ccc:	ldr	w2, [x21, #16]
  401cd0:	and	w23, w28, #0xf000
  401cd4:	mov	w0, w28
  401cd8:	ldr	x3, [x21, #8]
  401cdc:	cmp	w23, #0x4, lsl #12
  401ce0:	cset	w1, eq  // eq = none
  401ce4:	ldr	x25, [x27, #48]
  401ce8:	bl	402fc0 <__fxstatat@plt+0x16f0>
  401cec:	str	w0, [sp, #104]
  401cf0:	cmp	w23, #0xa, lsl #12
  401cf4:	mov	w2, w0
  401cf8:	b.eq	401f30 <__fxstatat@plt+0x660>  // b.none
  401cfc:	ldr	w0, [x20, #44]
  401d00:	mov	x1, x25
  401d04:	mov	w3, #0x0                   	// #0
  401d08:	bl	4018b0 <fchmodat@plt>
  401d0c:	cbz	w0, 401f88 <__fxstatat@plt+0x6b8>
  401d10:	ldrb	w0, [x21, #1]
  401d14:	cbz	w0, 402264 <__fxstatat@plt+0x994>
  401d18:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  401d1c:	add	x5, x1, #0x1f0
  401d20:	ldr	w0, [x1, #496]
  401d24:	cmp	w0, #0x2
  401d28:	b.eq	401e4c <__fxstatat@plt+0x57c>  // b.none
  401d2c:	ldr	w0, [x5]
  401d30:	cbnz	w0, 401e4c <__fxstatat@plt+0x57c>
  401d34:	ldr	w25, [sp, #104]
  401d38:	add	x1, sp, #0xb0
  401d3c:	mov	w0, w25
  401d40:	bl	402a58 <__fxstatat@plt+0x1188>
  401d44:	add	x1, sp, #0xc0
  401d48:	mov	w0, w28
  401d4c:	strb	wzr, [sp, #186]
  401d50:	bl	402a58 <__fxstatat@plt+0x1188>
  401d54:	mov	w2, #0x5                   	// #5
  401d58:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401d5c:	mov	x0, #0x0                   	// #0
  401d60:	add	x1, x1, #0x9d8
  401d64:	strb	wzr, [sp, #202]
  401d68:	bl	401820 <dcgettext@plt>
  401d6c:	mov	x1, x22
  401d70:	mov	x23, x0
  401d74:	mov	w0, #0x4                   	// #4
  401d78:	bl	4049d0 <__fxstatat@plt+0x3100>
  401d7c:	and	x5, x25, #0xfff
  401d80:	mov	x2, x0
  401d84:	mov	x6, x24
  401d88:	mov	x1, x23
  401d8c:	mov	x4, x26
  401d90:	and	x3, x28, #0xfff
  401d94:	mov	w0, #0x1                   	// #1
  401d98:	mov	w25, #0x0                   	// #0
  401d9c:	bl	401660 <__printf_chk@plt>
  401da0:	ldrb	w0, [x21, #2]
  401da4:	cbnz	w0, 401af0 <__fxstatat@plt+0x220>
  401da8:	mov	x1, x27
  401dac:	mov	x0, x20
  401db0:	mov	w2, #0x4                   	// #4
  401db4:	and	w19, w19, w25
  401db8:	bl	407610 <__fxstatat@plt+0x5d40>
  401dbc:	b	401af4 <__fxstatat@plt+0x224>
  401dc0:	ldr	x1, [sp, #96]
  401dc4:	adrp	x23, 41d000 <__fxstatat@plt+0x1b730>
  401dc8:	ldr	w0, [x23, #632]
  401dcc:	cbz	x1, 4021c0 <__fxstatat@plt+0x8f0>
  401dd0:	cmp	w22, w0
  401dd4:	b.le	4024e8 <__fxstatat@plt+0xc18>
  401dd8:	ldr	x0, [sp, #96]
  401ddc:	bl	402bc8 <__fxstatat@plt+0x12f8>
  401de0:	str	x0, [x21, #8]
  401de4:	cbz	x0, 4024b0 <__fxstatat@plt+0xbe0>
  401de8:	mov	w0, #0x0                   	// #0
  401dec:	bl	401860 <umask@plt>
  401df0:	str	w0, [x21, #16]
  401df4:	b	401a7c <__fxstatat@plt+0x1ac>
  401df8:	cmp	w23, #0xa
  401dfc:	b.eq	401ed8 <__fxstatat@plt+0x608>  // b.none
  401e00:	cmp	w23, #0xd
  401e04:	b.ne	401ca8 <__fxstatat@plt+0x3d8>  // b.any
  401e08:	ldrb	w0, [x21, #1]
  401e0c:	cbnz	w0, 401d18 <__fxstatat@plt+0x448>
  401e10:	mov	w2, #0x5                   	// #5
  401e14:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401e18:	mov	x0, #0x0                   	// #0
  401e1c:	add	x1, x1, #0x730
  401e20:	bl	401820 <dcgettext@plt>
  401e24:	mov	x23, x0
  401e28:	mov	x1, x22
  401e2c:	mov	w0, #0x4                   	// #4
  401e30:	bl	4049d0 <__fxstatat@plt+0x3100>
  401e34:	mov	x3, x0
  401e38:	mov	x2, x23
  401e3c:	mov	w1, #0x0                   	// #0
  401e40:	mov	w0, #0x0                   	// #0
  401e44:	bl	401580 <error@plt>
  401e48:	b	401d18 <__fxstatat@plt+0x448>
  401e4c:	mov	w25, #0x0                   	// #0
  401e50:	b	401da0 <__fxstatat@plt+0x4d0>
  401e54:	ldrb	w0, [x21, #1]
  401e58:	cbnz	w0, 401d18 <__fxstatat@plt+0x448>
  401e5c:	ldr	w23, [x27, #64]
  401e60:	mov	x2, x22
  401e64:	mov	w1, #0x3                   	// #3
  401e68:	bl	404aa0 <__fxstatat@plt+0x31d0>
  401e6c:	mov	w1, w23
  401e70:	mov	x3, x0
  401e74:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  401e78:	mov	w0, #0x0                   	// #0
  401e7c:	add	x2, x2, #0x8d8
  401e80:	bl	401580 <error@plt>
  401e84:	b	401d18 <__fxstatat@plt+0x448>
  401e88:	ldrb	w0, [x21, #1]
  401e8c:	cbnz	w0, 401d18 <__fxstatat@plt+0x448>
  401e90:	ldr	w4, [x27, #64]
  401e94:	mov	w2, #0x5                   	// #5
  401e98:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401e9c:	mov	x0, #0x0                   	// #0
  401ea0:	add	x1, x1, #0x710
  401ea4:	str	w4, [sp, #112]
  401ea8:	bl	401820 <dcgettext@plt>
  401eac:	mov	x25, x0
  401eb0:	mov	x1, x22
  401eb4:	mov	w0, w23
  401eb8:	bl	4049d0 <__fxstatat@plt+0x3100>
  401ebc:	mov	x3, x0
  401ec0:	ldr	w4, [sp, #112]
  401ec4:	mov	x2, x25
  401ec8:	mov	w0, #0x0                   	// #0
  401ecc:	mov	w1, w4
  401ed0:	bl	401580 <error@plt>
  401ed4:	b	401d18 <__fxstatat@plt+0x448>
  401ed8:	ldr	x0, [x0, #88]
  401edc:	cbnz	x0, 401ee8 <__fxstatat@plt+0x618>
  401ee0:	ldr	x0, [x27, #32]
  401ee4:	cbz	x0, 402368 <__fxstatat@plt+0xa98>
  401ee8:	ldrb	w0, [x21, #1]
  401eec:	cbnz	w0, 401d18 <__fxstatat@plt+0x448>
  401ef0:	ldr	w25, [x27, #64]
  401ef4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401ef8:	add	x1, x1, #0x6f8
  401efc:	mov	w2, #0x5                   	// #5
  401f00:	mov	x0, #0x0                   	// #0
  401f04:	bl	401820 <dcgettext@plt>
  401f08:	mov	x23, x0
  401f0c:	mov	x1, x22
  401f10:	mov	w0, #0x4                   	// #4
  401f14:	bl	4049d0 <__fxstatat@plt+0x3100>
  401f18:	mov	x3, x0
  401f1c:	mov	x2, x23
  401f20:	mov	w1, w25
  401f24:	mov	w0, #0x0                   	// #0
  401f28:	bl	401580 <error@plt>
  401f2c:	b	401d18 <__fxstatat@plt+0x448>
  401f30:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401f34:	ldr	w0, [x0, #496]
  401f38:	cmp	w0, #0x2
  401f3c:	b.eq	401f80 <__fxstatat@plt+0x6b0>  // b.none
  401f40:	cbnz	w0, 401f80 <__fxstatat@plt+0x6b0>
  401f44:	mov	w2, #0x5                   	// #5
  401f48:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401f4c:	mov	x0, #0x0                   	// #0
  401f50:	add	x1, x1, #0x9a0
  401f54:	bl	401820 <dcgettext@plt>
  401f58:	mov	x23, x0
  401f5c:	mov	x1, x22
  401f60:	mov	w0, #0x4                   	// #4
  401f64:	bl	4049d0 <__fxstatat@plt+0x3100>
  401f68:	mov	x2, x0
  401f6c:	mov	x1, x23
  401f70:	mov	w0, #0x1                   	// #1
  401f74:	mov	w25, w0
  401f78:	bl	401660 <__printf_chk@plt>
  401f7c:	b	401da0 <__fxstatat@plt+0x4d0>
  401f80:	mov	w25, #0x1                   	// #1
  401f84:	b	401da0 <__fxstatat@plt+0x4d0>
  401f88:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  401f8c:	add	x5, x1, #0x1f0
  401f90:	ldr	w1, [x1, #496]
  401f94:	cmp	w1, #0x2
  401f98:	b.eq	402020 <__fxstatat@plt+0x750>  // b.none
  401f9c:	ldr	w1, [sp, #104]
  401fa0:	tst	w1, #0xe00
  401fa4:	b.ne	402164 <__fxstatat@plt+0x894>  // b.any
  401fa8:	ldr	w0, [sp, #104]
  401fac:	eor	w0, w28, w0
  401fb0:	tst	x0, #0xfff
  401fb4:	b.eq	4022fc <__fxstatat@plt+0xa2c>  // b.none
  401fb8:	ldr	w0, [sp, #104]
  401fbc:	add	x1, sp, #0xb0
  401fc0:	bl	402a58 <__fxstatat@plt+0x1188>
  401fc4:	strb	wzr, [sp, #186]
  401fc8:	add	x1, sp, #0xc0
  401fcc:	mov	w0, w28
  401fd0:	bl	402a58 <__fxstatat@plt+0x1188>
  401fd4:	strb	wzr, [sp, #202]
  401fd8:	mov	w2, #0x5                   	// #5
  401fdc:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401fe0:	mov	x0, #0x0                   	// #0
  401fe4:	add	x1, x1, #0x968
  401fe8:	bl	401820 <dcgettext@plt>
  401fec:	mov	x25, x0
  401ff0:	mov	x1, x22
  401ff4:	mov	w0, #0x4                   	// #4
  401ff8:	bl	4049d0 <__fxstatat@plt+0x3100>
  401ffc:	mov	x2, x0
  402000:	ldr	x0, [sp, #104]
  402004:	mov	x6, x24
  402008:	mov	x1, x25
  40200c:	mov	x4, x26
  402010:	and	x5, x0, #0xfff
  402014:	and	x3, x28, #0xfff
  402018:	mov	w0, #0x1                   	// #1
  40201c:	bl	401660 <__printf_chk@plt>
  402020:	ldrb	w25, [x21]
  402024:	cbz	w25, 401f80 <__fxstatat@plt+0x6b0>
  402028:	ldr	x3, [x21, #8]
  40202c:	cmp	w23, #0x4, lsl #12
  402030:	cset	w1, eq  // eq = none
  402034:	mov	w0, w28
  402038:	mov	x4, #0x0                   	// #0
  40203c:	mov	w2, #0x0                   	// #0
  402040:	bl	402fc0 <__fxstatat@plt+0x16f0>
  402044:	mov	w23, w0
  402048:	ldr	w0, [sp, #104]
  40204c:	bics	wzr, w0, w23
  402050:	b.eq	401da0 <__fxstatat@plt+0x4d0>  // b.none
  402054:	add	x1, sp, #0xb0
  402058:	bl	402a58 <__fxstatat@plt+0x1188>
  40205c:	add	x1, sp, #0xc0
  402060:	mov	w0, w23
  402064:	bl	402a58 <__fxstatat@plt+0x1188>
  402068:	strb	wzr, [sp, #186]
  40206c:	mov	w2, #0x5                   	// #5
  402070:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402074:	mov	x0, #0x0                   	// #0
  402078:	add	x1, x1, #0x928
  40207c:	strb	wzr, [sp, #202]
  402080:	bl	401820 <dcgettext@plt>
  402084:	mov	x2, x22
  402088:	mov	w1, #0x3                   	// #3
  40208c:	mov	x22, x0
  402090:	mov	w0, #0x0                   	// #0
  402094:	bl	404aa0 <__fxstatat@plt+0x31d0>
  402098:	mov	w25, #0x0                   	// #0
  40209c:	mov	x3, x0
  4020a0:	mov	x5, x26
  4020a4:	mov	x4, x24
  4020a8:	mov	x2, x22
  4020ac:	mov	w1, #0x0                   	// #0
  4020b0:	mov	w0, #0x0                   	// #0
  4020b4:	bl	401580 <error@plt>
  4020b8:	b	401da0 <__fxstatat@plt+0x4d0>
  4020bc:	ldr	x0, [x0, #8]
  4020c0:	ldr	x2, [x27, #120]
  4020c4:	cmp	x2, x0
  4020c8:	b.ne	401cc4 <__fxstatat@plt+0x3f4>  // b.any
  4020cc:	adrp	x23, 409000 <__fxstatat@plt+0x7730>
  4020d0:	add	x23, x23, #0x6e0
  4020d4:	mov	x1, x23
  4020d8:	mov	x0, x22
  4020dc:	bl	401770 <strcmp@plt>
  4020e0:	cbnz	w0, 402388 <__fxstatat@plt+0xab8>
  4020e4:	mov	w2, #0x5                   	// #5
  4020e8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4020ec:	mov	x0, #0x0                   	// #0
  4020f0:	add	x1, x1, #0x818
  4020f4:	bl	401820 <dcgettext@plt>
  4020f8:	mov	x23, x0
  4020fc:	mov	x1, x22
  402100:	mov	w0, #0x4                   	// #4
  402104:	bl	4049d0 <__fxstatat@plt+0x3100>
  402108:	mov	x3, x0
  40210c:	mov	x2, x23
  402110:	mov	w1, #0x0                   	// #0
  402114:	mov	w0, #0x0                   	// #0
  402118:	bl	401580 <error@plt>
  40211c:	mov	w2, #0x5                   	// #5
  402120:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402124:	mov	x0, #0x0                   	// #0
  402128:	add	x1, x1, #0x888
  40212c:	bl	401820 <dcgettext@plt>
  402130:	mov	x2, x0
  402134:	mov	w1, #0x0                   	// #0
  402138:	mov	w0, #0x0                   	// #0
  40213c:	bl	401580 <error@plt>
  402140:	mov	w25, #0x0                   	// #0
  402144:	mov	x1, x27
  402148:	mov	w2, #0x4                   	// #4
  40214c:	mov	x0, x20
  402150:	bl	407610 <__fxstatat@plt+0x5d40>
  402154:	mov	x0, x20
  402158:	and	w19, w19, w25
  40215c:	bl	406f18 <__fxstatat@plt+0x5648>
  402160:	b	401af4 <__fxstatat@plt+0x224>
  402164:	ldr	w1, [x20, #44]
  402168:	mov	x2, x25
  40216c:	add	x3, sp, #0xc0
  402170:	mov	w4, #0x0                   	// #0
  402174:	str	x5, [sp, #112]
  402178:	bl	4018d0 <__fxstatat@plt>
  40217c:	ldr	x5, [sp, #112]
  402180:	cbnz	w0, 4022f4 <__fxstatat@plt+0xa24>
  402184:	ldr	w0, [sp, #208]
  402188:	b	401fac <__fxstatat@plt+0x6dc>
  40218c:	ldr	x0, [sp, #96]
  402190:	mov	w2, #0x5                   	// #5
  402194:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402198:	add	x1, x1, #0x950
  40219c:	mov	w19, #0x0                   	// #0
  4021a0:	ldr	w20, [x0]
  4021a4:	mov	x0, #0x0                   	// #0
  4021a8:	bl	401820 <dcgettext@plt>
  4021ac:	mov	x2, x0
  4021b0:	mov	w1, w20
  4021b4:	mov	w0, #0x0                   	// #0
  4021b8:	bl	401580 <error@plt>
  4021bc:	b	401b28 <__fxstatat@plt+0x258>
  4021c0:	add	w1, w0, #0x1
  4021c4:	str	w1, [x23, #632]
  4021c8:	ldr	x0, [x19, w0, sxtw #3]
  4021cc:	str	x0, [sp, #96]
  4021d0:	cmp	w1, w22
  4021d4:	b.lt	401dd8 <__fxstatat@plt+0x508>  // b.tstop
  4021d8:	cbz	x0, 4021f4 <__fxstatat@plt+0x924>
  4021dc:	mov	x20, #0xfffffffffffffff8    	// #-8
  4021e0:	add	x1, x20, w1, sxtw #3
  4021e4:	ldr	x0, [x19, x1]
  4021e8:	ldr	x1, [sp, #96]
  4021ec:	cmp	x0, x1
  4021f0:	b.eq	402434 <__fxstatat@plt+0xb64>  // b.none
  4021f4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4021f8:	add	x1, x1, #0x678
  4021fc:	mov	w2, #0x5                   	// #5
  402200:	mov	x0, #0x0                   	// #0
  402204:	bl	401820 <dcgettext@plt>
  402208:	mov	w1, #0x0                   	// #0
  40220c:	mov	x2, x0
  402210:	mov	w0, #0x0                   	// #0
  402214:	bl	401580 <error@plt>
  402218:	b	401a04 <__fxstatat@plt+0x134>
  40221c:	mov	w2, #0x5                   	// #5
  402220:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402224:	mov	x0, #0x0                   	// #0
  402228:	add	x1, x1, #0x758
  40222c:	bl	401820 <dcgettext@plt>
  402230:	mov	x23, x0
  402234:	mov	x2, x22
  402238:	mov	w1, #0x3                   	// #3
  40223c:	mov	w0, #0x0                   	// #0
  402240:	bl	404aa0 <__fxstatat@plt+0x31d0>
  402244:	mov	x2, x23
  402248:	mov	x3, x0
  40224c:	mov	w1, #0x0                   	// #0
  402250:	mov	w0, #0x0                   	// #0
  402254:	mov	w25, #0x0                   	// #0
  402258:	bl	401580 <error@plt>
  40225c:	and	w19, w19, w25
  402260:	b	401af4 <__fxstatat@plt+0x224>
  402264:	ldr	x0, [sp, #96]
  402268:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  40226c:	mov	w2, #0x5                   	// #5
  402270:	add	x1, x1, #0x8c0
  402274:	ldr	w25, [x0]
  402278:	mov	x0, #0x0                   	// #0
  40227c:	b	401f04 <__fxstatat@plt+0x634>
  402280:	add	x0, x21, #0x18
  402284:	bl	404c38 <__fxstatat@plt+0x3368>
  402288:	str	x0, [x21, #40]
  40228c:	cbnz	x0, 401a94 <__fxstatat@plt+0x1c4>
  402290:	ldr	x1, [sp, #96]
  402294:	mov	w2, #0x5                   	// #5
  402298:	ldr	w20, [x1]
  40229c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4022a0:	add	x1, x1, #0x6a8
  4022a4:	bl	401820 <dcgettext@plt>
  4022a8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4022ac:	add	x1, x1, #0x6e0
  4022b0:	mov	x19, x0
  4022b4:	mov	w0, #0x4                   	// #4
  4022b8:	bl	4049d0 <__fxstatat@plt+0x3100>
  4022bc:	mov	x3, x0
  4022c0:	mov	x2, x19
  4022c4:	mov	w1, w20
  4022c8:	mov	w0, #0x1                   	// #1
  4022cc:	bl	401580 <error@plt>
  4022d0:	mov	w2, #0x5                   	// #5
  4022d4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4022d8:	add	x1, x1, #0x6e8
  4022dc:	bl	401820 <dcgettext@plt>
  4022e0:	mov	w1, w22
  4022e4:	mov	x2, x0
  4022e8:	mov	w0, #0x0                   	// #0
  4022ec:	bl	401580 <error@plt>
  4022f0:	b	401b1c <__fxstatat@plt+0x24c>
  4022f4:	ldrb	w0, [x21, #1]
  4022f8:	cbz	w0, 4023e0 <__fxstatat@plt+0xb10>
  4022fc:	ldr	w0, [x5]
  402300:	cbnz	w0, 402020 <__fxstatat@plt+0x750>
  402304:	ldr	w0, [sp, #104]
  402308:	add	x1, sp, #0xb0
  40230c:	bl	402a58 <__fxstatat@plt+0x1188>
  402310:	strb	wzr, [sp, #186]
  402314:	add	x1, sp, #0xc0
  402318:	mov	w0, w28
  40231c:	bl	402a58 <__fxstatat@plt+0x1188>
  402320:	strb	wzr, [sp, #202]
  402324:	mov	w2, #0x5                   	// #5
  402328:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  40232c:	mov	x0, #0x0                   	// #0
  402330:	add	x1, x1, #0x900
  402334:	bl	401820 <dcgettext@plt>
  402338:	mov	x25, x0
  40233c:	mov	x1, x22
  402340:	mov	w0, #0x4                   	// #4
  402344:	bl	4049d0 <__fxstatat@plt+0x3100>
  402348:	mov	x2, x0
  40234c:	ldr	x0, [sp, #104]
  402350:	mov	x4, x24
  402354:	mov	x1, x25
  402358:	and	x3, x0, #0xfff
  40235c:	mov	w0, #0x1                   	// #1
  402360:	bl	401660 <__printf_chk@plt>
  402364:	b	402020 <__fxstatat@plt+0x750>
  402368:	mov	x25, #0x1                   	// #1
  40236c:	str	x25, [x27, #32]
  402370:	mov	x1, x27
  402374:	mov	w2, w25
  402378:	mov	x0, x20
  40237c:	and	w19, w19, w25
  402380:	bl	407610 <__fxstatat@plt+0x5d40>
  402384:	b	401af4 <__fxstatat@plt+0x224>
  402388:	mov	w2, #0x5                   	// #5
  40238c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402390:	mov	x0, #0x0                   	// #0
  402394:	add	x1, x1, #0x848
  402398:	bl	401820 <dcgettext@plt>
  40239c:	mov	x25, x0
  4023a0:	mov	x2, x22
  4023a4:	mov	w1, #0x4                   	// #4
  4023a8:	mov	w0, #0x0                   	// #0
  4023ac:	bl	404940 <__fxstatat@plt+0x3070>
  4023b0:	mov	x2, x23
  4023b4:	mov	x22, x0
  4023b8:	mov	w1, #0x4                   	// #4
  4023bc:	mov	w0, #0x1                   	// #1
  4023c0:	bl	404940 <__fxstatat@plt+0x3070>
  4023c4:	mov	x4, x0
  4023c8:	mov	x3, x22
  4023cc:	mov	x2, x25
  4023d0:	mov	w1, #0x0                   	// #0
  4023d4:	mov	w0, #0x0                   	// #0
  4023d8:	bl	401580 <error@plt>
  4023dc:	b	40211c <__fxstatat@plt+0x84c>
  4023e0:	ldr	x0, [sp, #96]
  4023e4:	mov	w2, #0x5                   	// #5
  4023e8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4023ec:	add	x1, x1, #0x8e0
  4023f0:	str	x5, [sp, #120]
  4023f4:	ldr	w4, [x0]
  4023f8:	mov	x0, #0x0                   	// #0
  4023fc:	str	w4, [sp, #112]
  402400:	bl	401820 <dcgettext@plt>
  402404:	mov	x25, x0
  402408:	mov	x1, x22
  40240c:	mov	w0, #0x4                   	// #4
  402410:	bl	4049d0 <__fxstatat@plt+0x3100>
  402414:	mov	x3, x0
  402418:	ldr	w4, [sp, #112]
  40241c:	mov	x2, x25
  402420:	mov	w0, #0x0                   	// #0
  402424:	mov	w1, w4
  402428:	bl	401580 <error@plt>
  40242c:	ldr	x5, [sp, #120]
  402430:	b	4022fc <__fxstatat@plt+0xa2c>
  402434:	add	x20, x20, w22, sxtw #3
  402438:	mov	w2, #0x5                   	// #5
  40243c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402440:	mov	x0, #0x0                   	// #0
  402444:	add	x1, x1, #0x688
  402448:	bl	401820 <dcgettext@plt>
  40244c:	mov	x21, x0
  402450:	ldr	x0, [x19, x20]
  402454:	bl	404c18 <__fxstatat@plt+0x3348>
  402458:	mov	x3, x0
  40245c:	mov	x2, x21
  402460:	mov	w1, #0x0                   	// #0
  402464:	mov	w0, #0x0                   	// #0
  402468:	bl	401580 <error@plt>
  40246c:	b	401a04 <__fxstatat@plt+0x134>
  402470:	bl	401890 <__errno_location@plt>
  402474:	mov	x3, x0
  402478:	mov	w2, #0x5                   	// #5
  40247c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402480:	mov	x0, #0x0                   	// #0
  402484:	add	x1, x1, #0x6a8
  402488:	ldr	w20, [x3]
  40248c:	bl	401820 <dcgettext@plt>
  402490:	mov	x19, x0
  402494:	mov	w0, #0x4                   	// #4
  402498:	ldr	x1, [sp, #112]
  40249c:	b	4022b8 <__fxstatat@plt+0x9e8>
  4024a0:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4024a4:	mov	w2, #0x5                   	// #5
  4024a8:	add	x1, x1, #0x648
  4024ac:	b	402200 <__fxstatat@plt+0x930>
  4024b0:	mov	w2, #0x5                   	// #5
  4024b4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4024b8:	add	x1, x1, #0x6c8
  4024bc:	bl	401820 <dcgettext@plt>
  4024c0:	mov	x19, x0
  4024c4:	ldr	x0, [sp, #96]
  4024c8:	bl	404c18 <__fxstatat@plt+0x3348>
  4024cc:	mov	x3, x0
  4024d0:	mov	x2, x19
  4024d4:	mov	w1, #0x0                   	// #0
  4024d8:	mov	w0, #0x0                   	// #0
  4024dc:	bl	401580 <error@plt>
  4024e0:	mov	w0, #0x1                   	// #1
  4024e4:	bl	402600 <__fxstatat@plt+0xd30>
  4024e8:	mov	w1, w0
  4024ec:	b	4021dc <__fxstatat@plt+0x90c>
  4024f0:	mov	x29, #0x0                   	// #0
  4024f4:	mov	x30, #0x0                   	// #0
  4024f8:	mov	x5, x0
  4024fc:	ldr	x1, [sp]
  402500:	add	x2, sp, #0x8
  402504:	mov	x6, sp
  402508:	movz	x0, #0x0, lsl #48
  40250c:	movk	x0, #0x0, lsl #32
  402510:	movk	x0, #0x40, lsl #16
  402514:	movk	x0, #0x18e0
  402518:	movz	x3, #0x0, lsl #48
  40251c:	movk	x3, #0x0, lsl #32
  402520:	movk	x3, #0x40, lsl #16
  402524:	movk	x3, #0x8fb0
  402528:	movz	x4, #0x0, lsl #48
  40252c:	movk	x4, #0x0, lsl #32
  402530:	movk	x4, #0x40, lsl #16
  402534:	movk	x4, #0x9030
  402538:	bl	401650 <__libc_start_main@plt>
  40253c:	bl	401710 <abort@plt>
  402540:	adrp	x0, 41c000 <__fxstatat@plt+0x1a730>
  402544:	ldr	x0, [x0, #4064]
  402548:	cbz	x0, 402550 <__fxstatat@plt+0xc80>
  40254c:	b	4016f0 <__gmon_start__@plt>
  402550:	ret
  402554:	nop
  402558:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  40255c:	add	x0, x0, #0x260
  402560:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  402564:	add	x1, x1, #0x260
  402568:	cmp	x1, x0
  40256c:	b.eq	402584 <__fxstatat@plt+0xcb4>  // b.none
  402570:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402574:	ldr	x1, [x1, #96]
  402578:	cbz	x1, 402584 <__fxstatat@plt+0xcb4>
  40257c:	mov	x16, x1
  402580:	br	x16
  402584:	ret
  402588:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  40258c:	add	x0, x0, #0x260
  402590:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  402594:	add	x1, x1, #0x260
  402598:	sub	x1, x1, x0
  40259c:	lsr	x2, x1, #63
  4025a0:	add	x1, x2, x1, asr #3
  4025a4:	cmp	xzr, x1, asr #1
  4025a8:	asr	x1, x1, #1
  4025ac:	b.eq	4025c4 <__fxstatat@plt+0xcf4>  // b.none
  4025b0:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  4025b4:	ldr	x2, [x2, #104]
  4025b8:	cbz	x2, 4025c4 <__fxstatat@plt+0xcf4>
  4025bc:	mov	x16, x2
  4025c0:	br	x16
  4025c4:	ret
  4025c8:	stp	x29, x30, [sp, #-32]!
  4025cc:	mov	x29, sp
  4025d0:	str	x19, [sp, #16]
  4025d4:	adrp	x19, 41d000 <__fxstatat@plt+0x1b730>
  4025d8:	ldrb	w0, [x19, #656]
  4025dc:	cbnz	w0, 4025ec <__fxstatat@plt+0xd1c>
  4025e0:	bl	402558 <__fxstatat@plt+0xc88>
  4025e4:	mov	w0, #0x1                   	// #1
  4025e8:	strb	w0, [x19, #656]
  4025ec:	ldr	x19, [sp, #16]
  4025f0:	ldp	x29, x30, [sp], #32
  4025f4:	ret
  4025f8:	b	402588 <__fxstatat@plt+0xcb8>
  4025fc:	nop
  402600:	stp	x29, x30, [sp, #-176]!
  402604:	mov	x29, sp
  402608:	stp	x19, x20, [sp, #16]
  40260c:	mov	w19, w0
  402610:	stp	x21, x22, [sp, #32]
  402614:	str	x23, [sp, #48]
  402618:	cbz	w0, 402658 <__fxstatat@plt+0xd88>
  40261c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402620:	mov	w2, #0x5                   	// #5
  402624:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402628:	add	x1, x1, #0x118
  40262c:	ldr	x20, [x0, #616]
  402630:	mov	x0, #0x0                   	// #0
  402634:	bl	401820 <dcgettext@plt>
  402638:	mov	x2, x0
  40263c:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  402640:	mov	x0, x20
  402644:	mov	w1, #0x1                   	// #1
  402648:	ldr	x3, [x3, #728]
  40264c:	bl	401760 <__fprintf_chk@plt>
  402650:	mov	w0, w19
  402654:	bl	401570 <exit@plt>
  402658:	mov	w2, #0x5                   	// #5
  40265c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402660:	mov	x0, #0x0                   	// #0
  402664:	add	x1, x1, #0x140
  402668:	bl	401820 <dcgettext@plt>
  40266c:	adrp	x20, 41d000 <__fxstatat@plt+0x1b730>
  402670:	adrp	x2, 41d000 <__fxstatat@plt+0x1b730>
  402674:	mov	x1, x0
  402678:	mov	w0, #0x1                   	// #1
  40267c:	adrp	x22, 409000 <__fxstatat@plt+0x7730>
  402680:	ldr	x4, [x2, #728]
  402684:	add	x21, sp, #0x40
  402688:	add	x22, x22, #0x100
  40268c:	mov	x3, x4
  402690:	mov	x2, x4
  402694:	bl	401660 <__printf_chk@plt>
  402698:	mov	w2, #0x5                   	// #5
  40269c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4026a0:	mov	x0, #0x0                   	// #0
  4026a4:	add	x1, x1, #0x1c8
  4026a8:	bl	401820 <dcgettext@plt>
  4026ac:	ldr	x1, [x20, #640]
  4026b0:	bl	401830 <fputs_unlocked@plt>
  4026b4:	mov	w2, #0x5                   	// #5
  4026b8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4026bc:	mov	x0, #0x0                   	// #0
  4026c0:	add	x1, x1, #0x238
  4026c4:	bl	401820 <dcgettext@plt>
  4026c8:	ldr	x1, [x20, #640]
  4026cc:	bl	401830 <fputs_unlocked@plt>
  4026d0:	mov	w2, #0x5                   	// #5
  4026d4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4026d8:	mov	x0, #0x0                   	// #0
  4026dc:	add	x1, x1, #0x308
  4026e0:	bl	401820 <dcgettext@plt>
  4026e4:	ldr	x1, [x20, #640]
  4026e8:	bl	401830 <fputs_unlocked@plt>
  4026ec:	mov	w2, #0x5                   	// #5
  4026f0:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4026f4:	mov	x0, #0x0                   	// #0
  4026f8:	add	x1, x1, #0x388
  4026fc:	bl	401820 <dcgettext@plt>
  402700:	ldr	x1, [x20, #640]
  402704:	bl	401830 <fputs_unlocked@plt>
  402708:	mov	w2, #0x5                   	// #5
  40270c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402710:	mov	x0, #0x0                   	// #0
  402714:	add	x1, x1, #0x3d0
  402718:	bl	401820 <dcgettext@plt>
  40271c:	ldr	x1, [x20, #640]
  402720:	bl	401830 <fputs_unlocked@plt>
  402724:	mov	w2, #0x5                   	// #5
  402728:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  40272c:	mov	x0, #0x0                   	// #0
  402730:	add	x1, x1, #0x418
  402734:	bl	401820 <dcgettext@plt>
  402738:	ldr	x1, [x20, #640]
  40273c:	bl	401830 <fputs_unlocked@plt>
  402740:	mov	w2, #0x5                   	// #5
  402744:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402748:	mov	x0, #0x0                   	// #0
  40274c:	add	x1, x1, #0x448
  402750:	bl	401820 <dcgettext@plt>
  402754:	ldr	x1, [x20, #640]
  402758:	bl	401830 <fputs_unlocked@plt>
  40275c:	mov	w2, #0x5                   	// #5
  402760:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402764:	mov	x0, #0x0                   	// #0
  402768:	add	x1, x1, #0x480
  40276c:	bl	401820 <dcgettext@plt>
  402770:	ldr	x1, [x20, #640]
  402774:	bl	401830 <fputs_unlocked@plt>
  402778:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  40277c:	add	x2, x2, #0xa90
  402780:	ldp	x4, x5, [x2, #16]
  402784:	stp	x4, x5, [sp, #80]
  402788:	ldp	x1, x0, [x2]
  40278c:	stp	x1, x0, [sp, #64]
  402790:	ldp	x4, x5, [x2, #32]
  402794:	stp	x4, x5, [sp, #96]
  402798:	ldp	x4, x5, [x2, #48]
  40279c:	stp	x4, x5, [sp, #112]
  4027a0:	ldp	x4, x5, [x2, #64]
  4027a4:	stp	x4, x5, [sp, #128]
  4027a8:	ldp	x4, x5, [x2, #80]
  4027ac:	stp	x4, x5, [sp, #144]
  4027b0:	ldp	x2, x3, [x2, #96]
  4027b4:	stp	x2, x3, [sp, #160]
  4027b8:	cbnz	x1, 40288c <__fxstatat@plt+0xfbc>
  4027bc:	ldr	x23, [x21, #8]
  4027c0:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4027c4:	mov	w2, #0x5                   	// #5
  4027c8:	add	x1, x1, #0x4d0
  4027cc:	mov	x0, #0x0                   	// #0
  4027d0:	cbz	x23, 40289c <__fxstatat@plt+0xfcc>
  4027d4:	bl	401820 <dcgettext@plt>
  4027d8:	adrp	x21, 409000 <__fxstatat@plt+0x7730>
  4027dc:	add	x21, x21, #0x4e8
  4027e0:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  4027e4:	mov	x3, x21
  4027e8:	add	x2, x2, #0x510
  4027ec:	mov	x1, x0
  4027f0:	mov	w0, #0x1                   	// #1
  4027f4:	bl	401660 <__printf_chk@plt>
  4027f8:	mov	x1, #0x0                   	// #0
  4027fc:	mov	w0, #0x5                   	// #5
  402800:	bl	4018c0 <setlocale@plt>
  402804:	cbz	x0, 40281c <__fxstatat@plt+0xf4c>
  402808:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  40280c:	mov	x2, #0x3                   	// #3
  402810:	add	x1, x1, #0x520
  402814:	bl	401630 <strncmp@plt>
  402818:	cbnz	w0, 402938 <__fxstatat@plt+0x1068>
  40281c:	mov	w2, #0x5                   	// #5
  402820:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402824:	mov	x0, #0x0                   	// #0
  402828:	add	x1, x1, #0x570
  40282c:	bl	401820 <dcgettext@plt>
  402830:	mov	x1, x0
  402834:	mov	x3, x22
  402838:	mov	x2, x21
  40283c:	mov	w0, #0x1                   	// #1
  402840:	bl	401660 <__printf_chk@plt>
  402844:	mov	w2, #0x5                   	// #5
  402848:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  40284c:	mov	x0, #0x0                   	// #0
  402850:	add	x1, x1, #0x590
  402854:	bl	401820 <dcgettext@plt>
  402858:	mov	x1, x0
  40285c:	cmp	x23, x22
  402860:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  402864:	adrp	x3, 409000 <__fxstatat@plt+0x7730>
  402868:	add	x2, x2, #0x230
  40286c:	add	x3, x3, #0x108
  402870:	csel	x3, x3, x2, eq  // eq = none
  402874:	mov	x2, x23
  402878:	mov	w0, #0x1                   	// #1
  40287c:	bl	401660 <__printf_chk@plt>
  402880:	b	402650 <__fxstatat@plt+0xd80>
  402884:	ldr	x1, [x21, #16]!
  402888:	cbz	x1, 4027bc <__fxstatat@plt+0xeec>
  40288c:	mov	x0, x22
  402890:	bl	401770 <strcmp@plt>
  402894:	cbnz	w0, 402884 <__fxstatat@plt+0xfb4>
  402898:	b	4027bc <__fxstatat@plt+0xeec>
  40289c:	bl	401820 <dcgettext@plt>
  4028a0:	adrp	x21, 409000 <__fxstatat@plt+0x7730>
  4028a4:	add	x21, x21, #0x4e8
  4028a8:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  4028ac:	mov	x3, x21
  4028b0:	add	x2, x2, #0x510
  4028b4:	mov	x1, x0
  4028b8:	mov	w0, #0x1                   	// #1
  4028bc:	bl	401660 <__printf_chk@plt>
  4028c0:	mov	x1, #0x0                   	// #0
  4028c4:	mov	w0, #0x5                   	// #5
  4028c8:	bl	4018c0 <setlocale@plt>
  4028cc:	cbz	x0, 4028e4 <__fxstatat@plt+0x1014>
  4028d0:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4028d4:	mov	x2, #0x3                   	// #3
  4028d8:	add	x1, x1, #0x520
  4028dc:	bl	401630 <strncmp@plt>
  4028e0:	cbnz	w0, 402934 <__fxstatat@plt+0x1064>
  4028e4:	mov	w2, #0x5                   	// #5
  4028e8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4028ec:	mov	x0, #0x0                   	// #0
  4028f0:	add	x1, x1, #0x570
  4028f4:	bl	401820 <dcgettext@plt>
  4028f8:	mov	x1, x0
  4028fc:	mov	x3, x22
  402900:	mov	x2, x21
  402904:	mov	w0, #0x1                   	// #1
  402908:	bl	401660 <__printf_chk@plt>
  40290c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402910:	mov	w2, #0x5                   	// #5
  402914:	add	x1, x1, #0x590
  402918:	mov	x0, #0x0                   	// #0
  40291c:	bl	401820 <dcgettext@plt>
  402920:	mov	x23, x22
  402924:	adrp	x3, 409000 <__fxstatat@plt+0x7730>
  402928:	mov	x1, x0
  40292c:	add	x3, x3, #0x108
  402930:	b	402874 <__fxstatat@plt+0xfa4>
  402934:	mov	x23, x22
  402938:	mov	w2, #0x5                   	// #5
  40293c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402940:	mov	x0, #0x0                   	// #0
  402944:	add	x1, x1, #0x528
  402948:	bl	401820 <dcgettext@plt>
  40294c:	ldr	x1, [x20, #640]
  402950:	bl	401830 <fputs_unlocked@plt>
  402954:	b	40281c <__fxstatat@plt+0xf4c>
  402958:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  40295c:	str	x0, [x1, #712]
  402960:	ret
  402964:	nop
  402968:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  40296c:	strb	w0, [x1, #720]
  402970:	ret
  402974:	nop
  402978:	stp	x29, x30, [sp, #-48]!
  40297c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402980:	mov	x29, sp
  402984:	ldr	x0, [x0, #640]
  402988:	bl	407850 <__fxstatat@plt+0x5f80>
  40298c:	cbz	w0, 4029c4 <__fxstatat@plt+0x10f4>
  402990:	stp	x19, x20, [sp, #16]
  402994:	adrp	x20, 41d000 <__fxstatat@plt+0x1b730>
  402998:	add	x0, x20, #0x2c8
  40299c:	str	x21, [sp, #32]
  4029a0:	ldrb	w21, [x0, #8]
  4029a4:	bl	401890 <__errno_location@plt>
  4029a8:	mov	x19, x0
  4029ac:	cbz	w21, 4029dc <__fxstatat@plt+0x110c>
  4029b0:	ldr	w0, [x0]
  4029b4:	cmp	w0, #0x20
  4029b8:	b.ne	4029dc <__fxstatat@plt+0x110c>  // b.any
  4029bc:	ldp	x19, x20, [sp, #16]
  4029c0:	ldr	x21, [sp, #32]
  4029c4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4029c8:	ldr	x0, [x0, #616]
  4029cc:	bl	407850 <__fxstatat@plt+0x5f80>
  4029d0:	cbnz	w0, 402a30 <__fxstatat@plt+0x1160>
  4029d4:	ldp	x29, x30, [sp], #48
  4029d8:	ret
  4029dc:	mov	w2, #0x5                   	// #5
  4029e0:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4029e4:	mov	x0, #0x0                   	// #0
  4029e8:	add	x1, x1, #0xc68
  4029ec:	bl	401820 <dcgettext@plt>
  4029f0:	ldr	x2, [x20, #712]
  4029f4:	mov	x20, x0
  4029f8:	cbz	x2, 402a3c <__fxstatat@plt+0x116c>
  4029fc:	ldr	w19, [x19]
  402a00:	mov	x0, x2
  402a04:	bl	404a88 <__fxstatat@plt+0x31b8>
  402a08:	mov	x3, x0
  402a0c:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  402a10:	mov	w1, w19
  402a14:	mov	x4, x20
  402a18:	add	x2, x2, #0xc78
  402a1c:	mov	w0, #0x0                   	// #0
  402a20:	bl	401580 <error@plt>
  402a24:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402a28:	ldr	w0, [x0, #512]
  402a2c:	bl	401550 <_exit@plt>
  402a30:	stp	x19, x20, [sp, #16]
  402a34:	str	x21, [sp, #32]
  402a38:	b	402a24 <__fxstatat@plt+0x1154>
  402a3c:	ldr	w1, [x19]
  402a40:	mov	x3, x0
  402a44:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  402a48:	mov	w0, #0x0                   	// #0
  402a4c:	add	x2, x2, #0x8d8
  402a50:	bl	401580 <error@plt>
  402a54:	b	402a24 <__fxstatat@plt+0x1154>
  402a58:	and	w3, w0, #0xf000
  402a5c:	mov	w2, #0x2d                  	// #45
  402a60:	cmp	w3, #0x8, lsl #12
  402a64:	b.eq	402ab4 <__fxstatat@plt+0x11e4>  // b.none
  402a68:	cmp	w3, #0x4, lsl #12
  402a6c:	mov	w2, #0x64                  	// #100
  402a70:	b.eq	402ab4 <__fxstatat@plt+0x11e4>  // b.none
  402a74:	cmp	w3, #0x6, lsl #12
  402a78:	mov	w2, #0x62                  	// #98
  402a7c:	b.eq	402ab4 <__fxstatat@plt+0x11e4>  // b.none
  402a80:	cmp	w3, #0x2, lsl #12
  402a84:	mov	w2, #0x63                  	// #99
  402a88:	b.eq	402ab4 <__fxstatat@plt+0x11e4>  // b.none
  402a8c:	cmp	w3, #0xa, lsl #12
  402a90:	mov	w2, #0x6c                  	// #108
  402a94:	b.eq	402ab4 <__fxstatat@plt+0x11e4>  // b.none
  402a98:	cmp	w3, #0x1, lsl #12
  402a9c:	mov	w2, #0x70                  	// #112
  402aa0:	b.eq	402ab4 <__fxstatat@plt+0x11e4>  // b.none
  402aa4:	cmp	w3, #0xc, lsl #12
  402aa8:	mov	w2, #0x73                  	// #115
  402aac:	mov	w3, #0x3f                  	// #63
  402ab0:	csel	w2, w2, w3, eq  // eq = none
  402ab4:	tst	x0, #0x100
  402ab8:	mov	w6, #0x2d                  	// #45
  402abc:	mov	w4, #0x72                  	// #114
  402ac0:	csel	w4, w4, w6, ne  // ne = any
  402ac4:	tst	x0, #0x80
  402ac8:	mov	w3, #0x77                  	// #119
  402acc:	csel	w3, w3, w6, ne  // ne = any
  402ad0:	strb	w2, [x1]
  402ad4:	strb	w4, [x1, #1]
  402ad8:	and	w2, w0, #0x40
  402adc:	strb	w3, [x1, #2]
  402ae0:	tbz	w0, #11, 402b84 <__fxstatat@plt+0x12b4>
  402ae4:	cmp	w2, #0x0
  402ae8:	mov	w5, #0x73                  	// #115
  402aec:	mov	w2, #0x53                  	// #83
  402af0:	csel	w5, w5, w2, ne  // ne = any
  402af4:	tst	x0, #0x20
  402af8:	mov	w6, #0x2d                  	// #45
  402afc:	mov	w3, #0x72                  	// #114
  402b00:	csel	w3, w3, w6, ne  // ne = any
  402b04:	tst	x0, #0x10
  402b08:	mov	w2, #0x77                  	// #119
  402b0c:	csel	w2, w2, w6, ne  // ne = any
  402b10:	strb	w5, [x1, #3]
  402b14:	strb	w3, [x1, #4]
  402b18:	and	w3, w0, #0x8
  402b1c:	strb	w2, [x1, #5]
  402b20:	tbz	w0, #10, 402b94 <__fxstatat@plt+0x12c4>
  402b24:	cmp	w3, #0x0
  402b28:	mov	w4, #0x73                  	// #115
  402b2c:	mov	w2, #0x53                  	// #83
  402b30:	csel	w4, w4, w2, ne  // ne = any
  402b34:	tst	x0, #0x4
  402b38:	mov	w5, #0x2d                  	// #45
  402b3c:	mov	w3, #0x72                  	// #114
  402b40:	csel	w3, w3, w5, ne  // ne = any
  402b44:	tst	x0, #0x2
  402b48:	mov	w2, #0x77                  	// #119
  402b4c:	csel	w2, w2, w5, ne  // ne = any
  402b50:	strb	w4, [x1, #6]
  402b54:	strb	w3, [x1, #7]
  402b58:	and	w3, w0, #0x1
  402b5c:	strb	w2, [x1, #8]
  402b60:	tbz	w0, #9, 402ba4 <__fxstatat@plt+0x12d4>
  402b64:	cmp	w3, #0x0
  402b68:	mov	w2, #0x54                  	// #84
  402b6c:	mov	w0, #0x74                  	// #116
  402b70:	csel	w0, w0, w2, ne  // ne = any
  402b74:	mov	w2, #0x20                  	// #32
  402b78:	strb	w0, [x1, #9]
  402b7c:	strh	w2, [x1, #10]
  402b80:	ret
  402b84:	cmp	w2, #0x0
  402b88:	mov	w5, #0x78                  	// #120
  402b8c:	csel	w5, w5, w6, ne  // ne = any
  402b90:	b	402af4 <__fxstatat@plt+0x1224>
  402b94:	cmp	w3, #0x0
  402b98:	mov	w4, #0x78                  	// #120
  402b9c:	csel	w4, w4, w6, ne  // ne = any
  402ba0:	b	402b34 <__fxstatat@plt+0x1264>
  402ba4:	cmp	w3, #0x0
  402ba8:	mov	w2, #0x20                  	// #32
  402bac:	mov	w0, #0x78                  	// #120
  402bb0:	csel	w0, w0, w5, ne  // ne = any
  402bb4:	strb	w0, [x1, #9]
  402bb8:	strh	w2, [x1, #10]
  402bbc:	ret
  402bc0:	ldr	w0, [x0, #16]
  402bc4:	b	402a58 <__fxstatat@plt+0x1188>
  402bc8:	stp	x29, x30, [sp, #-48]!
  402bcc:	mov	x29, sp
  402bd0:	stp	x19, x20, [sp, #16]
  402bd4:	mov	x20, x0
  402bd8:	ldrb	w1, [x0]
  402bdc:	sub	w0, w1, #0x30
  402be0:	and	w0, w0, #0xff
  402be4:	cmp	w0, #0x7
  402be8:	b.ls	402c8c <__fxstatat@plt+0x13bc>  // b.plast
  402bec:	mov	x3, x20
  402bf0:	mov	x2, #0x1                   	// #1
  402bf4:	mov	w4, #0x2b                  	// #43
  402bf8:	mov	x0, #0x10                  	// #16
  402bfc:	cbz	w1, 402c30 <__fxstatat@plt+0x1360>
  402c00:	and	w0, w1, #0xffffffef
  402c04:	and	w0, w0, #0xff
  402c08:	cmp	w0, #0x2d
  402c0c:	ccmp	w1, w4, #0x4, ne  // ne = any
  402c10:	ldrb	w1, [x3, #1]!
  402c14:	cinc	x2, x2, eq  // eq = none
  402c18:	cbnz	w1, 402c00 <__fxstatat@plt+0x1330>
  402c1c:	cmp	xzr, x2, lsr #60
  402c20:	lsl	x0, x2, #4
  402c24:	cset	x1, ne  // ne = any
  402c28:	tbnz	x2, #59, 402f58 <__fxstatat@plt+0x1688>
  402c2c:	cbnz	x1, 402f58 <__fxstatat@plt+0x1688>
  402c30:	bl	4051d8 <__fxstatat@plt+0x3908>
  402c34:	mov	x6, #0x0                   	// #0
  402c38:	mov	w17, #0x438                 	// #1080
  402c3c:	mov	w16, #0x207                 	// #519
  402c40:	mov	w15, #0x9c0                 	// #2496
  402c44:	mov	w11, #0x3                   	// #3
  402c48:	mov	w14, #0x92                  	// #146
  402c4c:	mov	w13, #0x49                  	// #73
  402c50:	mov	w12, #0x124                 	// #292
  402c54:	mov	w10, #0x1                   	// #1
  402c58:	ldrb	w4, [x20]
  402c5c:	mov	w7, #0x0                   	// #0
  402c60:	cmp	w4, #0x67
  402c64:	b.eq	402e34 <__fxstatat@plt+0x1564>  // b.none
  402c68:	b.hi	402e10 <__fxstatat@plt+0x1540>  // b.pmore
  402c6c:	cmp	w4, #0x61
  402c70:	b.eq	402eb4 <__fxstatat@plt+0x15e4>  // b.none
  402c74:	b.ls	402cd0 <__fxstatat@plt+0x1400>  // b.plast
  402c78:	bl	4017a0 <free@plt>
  402c7c:	mov	x0, #0x0                   	// #0
  402c80:	ldp	x19, x20, [sp, #16]
  402c84:	ldp	x29, x30, [sp], #48
  402c88:	ret
  402c8c:	mov	x2, x20
  402c90:	mov	w19, #0x0                   	// #0
  402c94:	b	402cac <__fxstatat@plt+0x13dc>
  402c98:	ldrb	w1, [x2]
  402c9c:	sub	w0, w1, #0x30
  402ca0:	and	w0, w0, #0xff
  402ca4:	cmp	w0, #0x7
  402ca8:	b.hi	402ee4 <__fxstatat@plt+0x1614>  // b.pmore
  402cac:	add	w19, w1, w19, lsl #3
  402cb0:	add	x2, x2, #0x1
  402cb4:	sub	w19, w19, #0x30
  402cb8:	cmp	w19, #0xfff
  402cbc:	b.ls	402c98 <__fxstatat@plt+0x13c8>  // b.plast
  402cc0:	mov	x0, #0x0                   	// #0
  402cc4:	ldp	x19, x20, [sp, #16]
  402cc8:	ldp	x29, x30, [sp], #48
  402ccc:	ret
  402cd0:	and	w1, w4, #0xffffffef
  402cd4:	cmp	w1, #0x2d
  402cd8:	b.eq	402ce4 <__fxstatat@plt+0x1414>  // b.none
  402cdc:	cmp	w4, #0x2b
  402ce0:	b.ne	402c78 <__fxstatat@plt+0x13a8>  // b.any
  402ce4:	ldrb	w1, [x20, #1]
  402ce8:	add	x8, x6, #0x1
  402cec:	add	x3, x20, #0x1
  402cf0:	add	x6, x0, x6, lsl #4
  402cf4:	cmp	w1, #0x6f
  402cf8:	mov	w18, #0xfff                 	// #4095
  402cfc:	mov	w9, #0x2b                  	// #43
  402d00:	b.eq	402df0 <__fxstatat@plt+0x1520>  // b.none
  402d04:	nop
  402d08:	b.hi	402dfc <__fxstatat@plt+0x152c>  // b.pmore
  402d0c:	cmp	w1, #0x37
  402d10:	b.hi	402d8c <__fxstatat@plt+0x14bc>  // b.pmore
  402d14:	cmp	w1, #0x2f
  402d18:	b.hi	402e40 <__fxstatat@plt+0x1570>  // b.pmore
  402d1c:	cmp	w1, #0x74
  402d20:	mov	w2, #0x1                   	// #1
  402d24:	mov	w5, #0x0                   	// #0
  402d28:	b.eq	402d50 <__fxstatat@plt+0x1480>  // b.none
  402d2c:	b.hi	402d70 <__fxstatat@plt+0x14a0>  // b.pmore
  402d30:	cmp	w1, #0x72
  402d34:	b.eq	402ecc <__fxstatat@plt+0x15fc>  // b.none
  402d38:	cmp	w1, #0x73
  402d3c:	b.ne	402d5c <__fxstatat@plt+0x148c>  // b.any
  402d40:	ldrb	w1, [x3, #1]!
  402d44:	orr	w5, w5, #0xc00
  402d48:	cmp	w1, #0x74
  402d4c:	b.ne	402d2c <__fxstatat@plt+0x145c>  // b.any
  402d50:	ldrb	w1, [x3, #1]!
  402d54:	orr	w5, w5, #0x200
  402d58:	b	402d48 <__fxstatat@plt+0x1478>
  402d5c:	cmp	w1, #0x58
  402d60:	b.ne	402e9c <__fxstatat@plt+0x15cc>  // b.any
  402d64:	ldrb	w1, [x3, #1]!
  402d68:	mov	w2, #0x2                   	// #2
  402d6c:	b	402d48 <__fxstatat@plt+0x1478>
  402d70:	cmp	w1, #0x77
  402d74:	b.eq	402ec0 <__fxstatat@plt+0x15f0>  // b.none
  402d78:	cmp	w1, #0x78
  402d7c:	b.ne	402e9c <__fxstatat@plt+0x15cc>  // b.any
  402d80:	ldrb	w1, [x3, #1]!
  402d84:	orr	w5, w5, w13
  402d88:	b	402d48 <__fxstatat@plt+0x1478>
  402d8c:	cmp	w1, #0x67
  402d90:	add	x2, x20, #0x2
  402d94:	mov	w5, #0x38                  	// #56
  402d98:	b.ne	402d1c <__fxstatat@plt+0x144c>  // b.any
  402d9c:	strb	w4, [x6]
  402da0:	ldrb	w4, [x20, #2]
  402da4:	mov	x20, x2
  402da8:	strb	w11, [x6, #1]
  402dac:	stp	w7, w5, [x6, #4]
  402db0:	cmp	w7, #0x0
  402db4:	and	w1, w5, w7
  402db8:	csel	w5, w1, w5, ne  // ne = any
  402dbc:	and	w1, w4, #0xffffffef
  402dc0:	str	w5, [x6, #12]
  402dc4:	and	w1, w1, #0xff
  402dc8:	add	x6, x6, #0x10
  402dcc:	cmp	w1, #0x2d
  402dd0:	add	x1, x8, #0x1
  402dd4:	ccmp	w4, w9, #0x4, ne  // ne = any
  402dd8:	b.ne	402f34 <__fxstatat@plt+0x1664>  // b.any
  402ddc:	mov	x8, x1
  402de0:	ldrb	w1, [x20, #1]
  402de4:	add	x3, x20, #0x1
  402de8:	cmp	w1, #0x6f
  402dec:	b.ne	402d08 <__fxstatat@plt+0x1438>  // b.any
  402df0:	add	x2, x20, #0x2
  402df4:	mov	w5, #0x7                   	// #7
  402df8:	b	402d9c <__fxstatat@plt+0x14cc>
  402dfc:	cmp	w1, #0x75
  402e00:	add	x2, x20, #0x2
  402e04:	mov	w5, #0x1c0                 	// #448
  402e08:	b.eq	402d9c <__fxstatat@plt+0x14cc>  // b.none
  402e0c:	b	402d1c <__fxstatat@plt+0x144c>
  402e10:	cmp	w4, #0x6f
  402e14:	b.eq	402ed8 <__fxstatat@plt+0x1608>  // b.none
  402e18:	cmp	w4, #0x75
  402e1c:	b.ne	402c78 <__fxstatat@plt+0x13a8>  // b.any
  402e20:	orr	w7, w7, w15
  402e24:	add	x20, x20, #0x1
  402e28:	ldrb	w4, [x20]
  402e2c:	cmp	w4, #0x67
  402e30:	b.ne	402c68 <__fxstatat@plt+0x1398>  // b.any
  402e34:	orr	w7, w7, w17
  402e38:	add	x20, x20, #0x1
  402e3c:	b	402e28 <__fxstatat@plt+0x1558>
  402e40:	mov	w2, #0x0                   	// #0
  402e44:	add	w2, w1, w2, lsl #3
  402e48:	add	x3, x3, #0x1
  402e4c:	sub	w2, w2, #0x30
  402e50:	cmp	w2, #0xfff
  402e54:	b.hi	402c78 <__fxstatat@plt+0x13a8>  // b.pmore
  402e58:	ldrb	w1, [x3]
  402e5c:	sub	w5, w1, #0x30
  402e60:	and	w5, w5, #0xff
  402e64:	cmp	w5, #0x7
  402e68:	b.ls	402e44 <__fxstatat@plt+0x1574>  // b.plast
  402e6c:	cbnz	w7, 402c78 <__fxstatat@plt+0x13a8>
  402e70:	cmp	w1, #0x2c
  402e74:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402e78:	b.ne	402c78 <__fxstatat@plt+0x13a8>  // b.any
  402e7c:	mov	w7, #0xfff                 	// #4095
  402e80:	mov	x20, x3
  402e84:	mov	w5, w7
  402e88:	strb	w4, [x6]
  402e8c:	mov	w4, w1
  402e90:	strb	w10, [x6, #1]
  402e94:	stp	w18, w2, [x6, #4]
  402e98:	b	402dbc <__fxstatat@plt+0x14ec>
  402e9c:	mov	x20, x3
  402ea0:	strb	w4, [x6]
  402ea4:	mov	w4, w1
  402ea8:	strb	w2, [x6, #1]
  402eac:	stp	w7, w5, [x6, #4]
  402eb0:	b	402db0 <__fxstatat@plt+0x14e0>
  402eb4:	add	x20, x20, #0x1
  402eb8:	mov	w7, #0xfff                 	// #4095
  402ebc:	b	402e28 <__fxstatat@plt+0x1558>
  402ec0:	ldrb	w1, [x3, #1]!
  402ec4:	orr	w5, w5, w14
  402ec8:	b	402d48 <__fxstatat@plt+0x1478>
  402ecc:	ldrb	w1, [x3, #1]!
  402ed0:	orr	w5, w5, w12
  402ed4:	b	402d48 <__fxstatat@plt+0x1478>
  402ed8:	orr	w7, w7, w16
  402edc:	add	x20, x20, #0x1
  402ee0:	b	402e28 <__fxstatat@plt+0x1558>
  402ee4:	mov	x0, #0x0                   	// #0
  402ee8:	cbnz	w1, 402c80 <__fxstatat@plt+0x13b0>
  402eec:	sub	x20, x2, x20
  402ef0:	and	w0, w19, #0xc00
  402ef4:	cmp	x20, #0x5
  402ef8:	orr	w20, w0, #0x3ff
  402efc:	mov	x0, #0x20                  	// #32
  402f00:	str	x21, [sp, #32]
  402f04:	mov	w21, #0xfff                 	// #4095
  402f08:	csel	w20, w20, w21, lt  // lt = tstop
  402f0c:	bl	4051d8 <__fxstatat@plt+0x3908>
  402f10:	stp	w21, w19, [x0, #4]
  402f14:	mov	w1, #0x13d                 	// #317
  402f18:	strh	w1, [x0]
  402f1c:	str	w20, [x0, #12]
  402f20:	strb	wzr, [x0, #17]
  402f24:	ldp	x19, x20, [sp, #16]
  402f28:	ldr	x21, [sp, #32]
  402f2c:	ldp	x29, x30, [sp], #48
  402f30:	ret
  402f34:	cmp	w4, #0x2c
  402f38:	b.ne	402f48 <__fxstatat@plt+0x1678>  // b.any
  402f3c:	add	x20, x20, #0x1
  402f40:	mov	x6, x8
  402f44:	b	402c58 <__fxstatat@plt+0x1388>
  402f48:	cbnz	w4, 402c78 <__fxstatat@plt+0x13a8>
  402f4c:	add	x8, x0, x8, lsl #4
  402f50:	strb	wzr, [x8, #1]
  402f54:	b	402c80 <__fxstatat@plt+0x13b0>
  402f58:	str	x21, [sp, #32]
  402f5c:	bl	405430 <__fxstatat@plt+0x3b60>
  402f60:	stp	x29, x30, [sp, #-160]!
  402f64:	mov	x1, x0
  402f68:	mov	w0, #0x0                   	// #0
  402f6c:	mov	x29, sp
  402f70:	add	x2, sp, #0x20
  402f74:	bl	4018a0 <__xstat@plt>
  402f78:	cbnz	w0, 402fb0 <__fxstatat@plt+0x16e0>
  402f7c:	mov	x0, #0x20                  	// #32
  402f80:	str	x19, [sp, #16]
  402f84:	ldr	w19, [sp, #48]
  402f88:	bl	4051d8 <__fxstatat@plt+0x3908>
  402f8c:	mov	w1, #0xfff                 	// #4095
  402f90:	mov	w2, #0x13d                 	// #317
  402f94:	strh	w2, [x0]
  402f98:	stp	w1, w19, [x0, #4]
  402f9c:	str	w1, [x0, #12]
  402fa0:	strb	wzr, [x0, #17]
  402fa4:	ldr	x19, [sp, #16]
  402fa8:	ldp	x29, x30, [sp], #160
  402fac:	ret
  402fb0:	mov	x0, #0x0                   	// #0
  402fb4:	ldp	x29, x30, [sp], #160
  402fb8:	ret
  402fbc:	nop
  402fc0:	ldrb	w6, [x3, #1]
  402fc4:	and	w0, w0, #0xfff
  402fc8:	and	w1, w1, #0xff
  402fcc:	cbz	w6, 4030fc <__fxstatat@plt+0x182c>
  402fd0:	mvn	w11, w2
  402fd4:	mov	w9, #0x0                   	// #0
  402fd8:	mov	w10, #0x49                  	// #73
  402fdc:	mov	w13, #0x124                 	// #292
  402fe0:	mov	w12, #0x92                  	// #146
  402fe4:	b	40305c <__fxstatat@plt+0x178c>
  402fe8:	cmp	w6, #0x2
  402fec:	mov	w5, #0xffffffff            	// #-1
  402ff0:	b.eq	4030e8 <__fxstatat@plt+0x1818>  // b.none
  402ff4:	mov	w7, #0x0                   	// #0
  402ff8:	cmp	w6, #0x3
  402ffc:	b.ne	403028 <__fxstatat@plt+0x1758>  // b.any
  403000:	and	w2, w0, w2
  403004:	tst	w2, w13
  403008:	csel	w6, w13, wzr, ne  // ne = any
  40300c:	tst	w2, w12
  403010:	orr	w14, w6, w12
  403014:	csel	w6, w14, w6, ne  // ne = any
  403018:	tst	w2, w10
  40301c:	orr	w14, w6, w10
  403020:	csel	w6, w14, w6, ne  // ne = any
  403024:	orr	w2, w6, w2
  403028:	ldrb	w6, [x3]
  40302c:	and	w2, w2, w5
  403030:	cmp	w6, #0x2d
  403034:	cbnz	w8, 403090 <__fxstatat@plt+0x17c0>
  403038:	and	w2, w11, w2
  40303c:	b.eq	4030d0 <__fxstatat@plt+0x1800>  // b.none
  403040:	cmp	w6, #0x3d
  403044:	b.eq	4030a8 <__fxstatat@plt+0x17d8>  // b.none
  403048:	cmp	w6, #0x2b
  40304c:	b.eq	4030dc <__fxstatat@plt+0x180c>  // b.none
  403050:	ldrb	w6, [x3, #17]
  403054:	add	x3, x3, #0x10
  403058:	cbz	w6, 4030c4 <__fxstatat@plt+0x17f4>
  40305c:	ldp	w8, w2, [x3, #4]
  403060:	cbz	w1, 402fe8 <__fxstatat@plt+0x1718>
  403064:	ldr	w5, [x3, #12]
  403068:	cmp	w6, #0x2
  40306c:	mvn	w7, w5
  403070:	orr	w5, w5, #0xfffff3ff
  403074:	and	w7, w7, #0xc00
  403078:	b.ne	402ff8 <__fxstatat@plt+0x1728>  // b.any
  40307c:	orr	w2, w2, w10
  403080:	ldrb	w6, [x3]
  403084:	and	w2, w2, w5
  403088:	cmp	w6, #0x2d
  40308c:	cbz	w8, 403038 <__fxstatat@plt+0x1768>
  403090:	and	w2, w2, w8
  403094:	b.eq	4030d0 <__fxstatat@plt+0x1800>  // b.none
  403098:	cmp	w6, #0x3d
  40309c:	b.ne	403048 <__fxstatat@plt+0x1778>  // b.any
  4030a0:	orn	w7, w7, w8
  4030a4:	mvn	w5, w7
  4030a8:	ldrb	w6, [x3, #17]
  4030ac:	and	w5, w5, #0xfff
  4030b0:	and	w0, w0, w7
  4030b4:	add	x3, x3, #0x10
  4030b8:	orr	w9, w9, w5
  4030bc:	orr	w0, w0, w2
  4030c0:	cbnz	w6, 40305c <__fxstatat@plt+0x178c>
  4030c4:	cbz	x4, 4030cc <__fxstatat@plt+0x17fc>
  4030c8:	str	w9, [x4]
  4030cc:	ret
  4030d0:	orr	w9, w9, w2
  4030d4:	bic	w0, w0, w2
  4030d8:	b	403050 <__fxstatat@plt+0x1780>
  4030dc:	orr	w9, w9, w2
  4030e0:	orr	w0, w0, w2
  4030e4:	b	403050 <__fxstatat@plt+0x1780>
  4030e8:	ands	w7, w0, w10
  4030ec:	b.eq	403028 <__fxstatat@plt+0x1758>  // b.none
  4030f0:	orr	w2, w2, w10
  4030f4:	mov	w7, #0x0                   	// #0
  4030f8:	b	403080 <__fxstatat@plt+0x17b0>
  4030fc:	mov	w9, #0x0                   	// #0
  403100:	b	4030c4 <__fxstatat@plt+0x17f4>
  403104:	nop
  403108:	stp	x29, x30, [sp, #-48]!
  40310c:	mov	x29, sp
  403110:	stp	x19, x20, [sp, #16]
  403114:	cbz	x0, 4031ec <__fxstatat@plt+0x191c>
  403118:	mov	x19, x0
  40311c:	mov	w1, #0x2f                  	// #47
  403120:	bl	4016e0 <strrchr@plt>
  403124:	mov	x20, x0
  403128:	cbz	x0, 40318c <__fxstatat@plt+0x18bc>
  40312c:	str	x21, [sp, #32]
  403130:	add	x21, x0, #0x1
  403134:	sub	x0, x21, x19
  403138:	cmp	x0, #0x6
  40313c:	b.le	4031a8 <__fxstatat@plt+0x18d8>
  403140:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  403144:	sub	x0, x20, #0x6
  403148:	add	x1, x1, #0xcb8
  40314c:	mov	x2, #0x7                   	// #7
  403150:	bl	401630 <strncmp@plt>
  403154:	cbnz	w0, 4031a8 <__fxstatat@plt+0x18d8>
  403158:	ldrb	w0, [x20, #1]
  40315c:	cmp	w0, #0x6c
  403160:	b.ne	4031c8 <__fxstatat@plt+0x18f8>  // b.any
  403164:	ldrb	w0, [x21, #1]
  403168:	cmp	w0, #0x74
  40316c:	b.ne	4031c8 <__fxstatat@plt+0x18f8>  // b.any
  403170:	ldrb	w0, [x21, #2]
  403174:	cmp	w0, #0x2d
  403178:	b.ne	4031c8 <__fxstatat@plt+0x18f8>  // b.any
  40317c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  403180:	add	x19, x20, #0x4
  403184:	ldr	x21, [sp, #32]
  403188:	str	x19, [x0, #648]
  40318c:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  403190:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  403194:	str	x19, [x1, #728]
  403198:	str	x19, [x0, #608]
  40319c:	ldp	x19, x20, [sp, #16]
  4031a0:	ldp	x29, x30, [sp], #48
  4031a4:	ret
  4031a8:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  4031ac:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4031b0:	ldr	x21, [sp, #32]
  4031b4:	str	x19, [x1, #728]
  4031b8:	str	x19, [x0, #608]
  4031bc:	ldp	x19, x20, [sp, #16]
  4031c0:	ldp	x29, x30, [sp], #48
  4031c4:	ret
  4031c8:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  4031cc:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4031d0:	mov	x19, x21
  4031d4:	str	x19, [x1, #728]
  4031d8:	str	x19, [x0, #608]
  4031dc:	ldp	x19, x20, [sp, #16]
  4031e0:	ldr	x21, [sp, #32]
  4031e4:	ldp	x29, x30, [sp], #48
  4031e8:	ret
  4031ec:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  4031f0:	mov	x2, #0x37                  	// #55
  4031f4:	mov	x1, #0x1                   	// #1
  4031f8:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  4031fc:	ldr	x3, [x3, #616]
  403200:	add	x0, x0, #0xc80
  403204:	str	x21, [sp, #32]
  403208:	bl	4017c0 <fwrite@plt>
  40320c:	bl	401710 <abort@plt>
  403210:	stp	xzr, xzr, [x8]
  403214:	cmp	w0, #0xa
  403218:	stp	xzr, xzr, [x8, #16]
  40321c:	stp	xzr, xzr, [x8, #32]
  403220:	str	xzr, [x8, #48]
  403224:	b.eq	403230 <__fxstatat@plt+0x1960>  // b.none
  403228:	str	w0, [x8]
  40322c:	ret
  403230:	stp	x29, x30, [sp, #-16]!
  403234:	mov	x29, sp
  403238:	bl	401710 <abort@plt>
  40323c:	nop
  403240:	stp	x29, x30, [sp, #-48]!
  403244:	mov	w2, #0x5                   	// #5
  403248:	mov	x29, sp
  40324c:	stp	x19, x20, [sp, #16]
  403250:	mov	x20, x0
  403254:	str	x21, [sp, #32]
  403258:	mov	w21, w1
  40325c:	mov	x1, x0
  403260:	mov	x0, #0x0                   	// #0
  403264:	bl	401820 <dcgettext@plt>
  403268:	mov	x19, x0
  40326c:	cmp	x20, x0
  403270:	b.eq	403288 <__fxstatat@plt+0x19b8>  // b.none
  403274:	mov	x0, x19
  403278:	ldp	x19, x20, [sp, #16]
  40327c:	ldr	x21, [sp, #32]
  403280:	ldp	x29, x30, [sp], #48
  403284:	ret
  403288:	bl	408a70 <__fxstatat@plt+0x71a0>
  40328c:	ldrb	w1, [x0]
  403290:	and	w1, w1, #0xffffffdf
  403294:	cmp	w1, #0x55
  403298:	b.ne	4032fc <__fxstatat@plt+0x1a2c>  // b.any
  40329c:	ldrb	w1, [x0, #1]
  4032a0:	and	w1, w1, #0xffffffdf
  4032a4:	cmp	w1, #0x54
  4032a8:	b.ne	403378 <__fxstatat@plt+0x1aa8>  // b.any
  4032ac:	ldrb	w1, [x0, #2]
  4032b0:	and	w1, w1, #0xffffffdf
  4032b4:	cmp	w1, #0x46
  4032b8:	b.ne	403378 <__fxstatat@plt+0x1aa8>  // b.any
  4032bc:	ldrb	w1, [x0, #3]
  4032c0:	cmp	w1, #0x2d
  4032c4:	b.ne	403378 <__fxstatat@plt+0x1aa8>  // b.any
  4032c8:	ldrb	w1, [x0, #4]
  4032cc:	cmp	w1, #0x38
  4032d0:	b.ne	403378 <__fxstatat@plt+0x1aa8>  // b.any
  4032d4:	ldrb	w0, [x0, #5]
  4032d8:	cbnz	w0, 403378 <__fxstatat@plt+0x1aa8>
  4032dc:	ldrb	w1, [x19]
  4032e0:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  4032e4:	adrp	x19, 409000 <__fxstatat@plt+0x7730>
  4032e8:	add	x0, x0, #0xcc8
  4032ec:	cmp	w1, #0x60
  4032f0:	add	x19, x19, #0xce0
  4032f4:	csel	x19, x19, x0, eq  // eq = none
  4032f8:	b	403274 <__fxstatat@plt+0x19a4>
  4032fc:	cmp	w1, #0x47
  403300:	b.ne	403378 <__fxstatat@plt+0x1aa8>  // b.any
  403304:	ldrb	w1, [x0, #1]
  403308:	and	w1, w1, #0xffffffdf
  40330c:	cmp	w1, #0x42
  403310:	b.ne	403378 <__fxstatat@plt+0x1aa8>  // b.any
  403314:	ldrb	w1, [x0, #2]
  403318:	cmp	w1, #0x31
  40331c:	b.ne	403378 <__fxstatat@plt+0x1aa8>  // b.any
  403320:	ldrb	w1, [x0, #3]
  403324:	cmp	w1, #0x38
  403328:	b.ne	403378 <__fxstatat@plt+0x1aa8>  // b.any
  40332c:	ldrb	w1, [x0, #4]
  403330:	cmp	w1, #0x30
  403334:	b.ne	403378 <__fxstatat@plt+0x1aa8>  // b.any
  403338:	ldrb	w1, [x0, #5]
  40333c:	cmp	w1, #0x33
  403340:	b.ne	403378 <__fxstatat@plt+0x1aa8>  // b.any
  403344:	ldrb	w1, [x0, #6]
  403348:	cmp	w1, #0x30
  40334c:	b.ne	403378 <__fxstatat@plt+0x1aa8>  // b.any
  403350:	ldrb	w0, [x0, #7]
  403354:	cbnz	w0, 403378 <__fxstatat@plt+0x1aa8>
  403358:	ldrb	w1, [x19]
  40335c:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  403360:	adrp	x19, 409000 <__fxstatat@plt+0x7730>
  403364:	add	x0, x0, #0xcd0
  403368:	cmp	w1, #0x60
  40336c:	add	x19, x19, #0xcd8
  403370:	csel	x19, x19, x0, eq  // eq = none
  403374:	b	403274 <__fxstatat@plt+0x19a4>
  403378:	cmp	w21, #0x9
  40337c:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  403380:	adrp	x19, 409000 <__fxstatat@plt+0x7730>
  403384:	add	x0, x0, #0xce8
  403388:	add	x19, x19, #0xcc0
  40338c:	csel	x19, x19, x0, eq  // eq = none
  403390:	mov	x0, x19
  403394:	ldp	x19, x20, [sp, #16]
  403398:	ldr	x21, [sp, #32]
  40339c:	ldp	x29, x30, [sp], #48
  4033a0:	ret
  4033a4:	nop
  4033a8:	sub	sp, sp, #0xf0
  4033ac:	stp	x29, x30, [sp, #16]
  4033b0:	add	x29, sp, #0x10
  4033b4:	stp	x19, x20, [sp, #32]
  4033b8:	mov	w19, w5
  4033bc:	and	w20, w5, #0x2
  4033c0:	stp	x21, x22, [sp, #48]
  4033c4:	stp	x23, x24, [sp, #64]
  4033c8:	mov	x23, x1
  4033cc:	stp	x25, x26, [sp, #80]
  4033d0:	mov	w26, w4
  4033d4:	mov	x25, x3
  4033d8:	stp	x27, x28, [sp, #96]
  4033dc:	mov	x28, x0
  4033e0:	mov	x27, x2
  4033e4:	str	x6, [sp, #112]
  4033e8:	str	w5, [sp, #200]
  4033ec:	str	x7, [sp, #208]
  4033f0:	bl	4017b0 <__ctype_get_mb_cur_max@plt>
  4033f4:	mov	x1, x19
  4033f8:	str	x0, [sp, #192]
  4033fc:	cmp	w26, #0x4
  403400:	ubfx	x11, x1, #1, #1
  403404:	ldr	x6, [sp, #112]
  403408:	b.eq	4040a0 <__fxstatat@plt+0x27d0>  // b.none
  40340c:	b.ls	403474 <__fxstatat@plt+0x1ba4>  // b.plast
  403410:	cmp	w26, #0x7
  403414:	b.eq	403f30 <__fxstatat@plt+0x2660>  // b.none
  403418:	b.ls	403b9c <__fxstatat@plt+0x22cc>  // b.plast
  40341c:	sub	w0, w26, #0x8
  403420:	cmp	w0, #0x2
  403424:	b.hi	4043bc <__fxstatat@plt+0x2aec>  // b.pmore
  403428:	cmp	w26, #0xa
  40342c:	b.ne	403fa4 <__fxstatat@plt+0x26d4>  // b.any
  403430:	mov	x19, #0x0                   	// #0
  403434:	cbz	w20, 40421c <__fxstatat@plt+0x294c>
  403438:	ldr	x0, [sp, #240]
  40343c:	str	w11, [sp, #136]
  403440:	str	x6, [sp, #144]
  403444:	bl	401560 <strlen@plt>
  403448:	mov	x12, x0
  40344c:	ldr	x0, [sp, #240]
  403450:	mov	w10, #0x1                   	// #1
  403454:	ldr	w11, [sp, #136]
  403458:	mov	w5, w10
  40345c:	mov	w7, #0x0                   	// #0
  403460:	str	x0, [sp, #112]
  403464:	str	wzr, [sp, #120]
  403468:	str	xzr, [sp, #128]
  40346c:	ldr	x6, [sp, #144]
  403470:	b	4034b8 <__fxstatat@plt+0x1be8>
  403474:	cmp	w26, #0x1
  403478:	b.eq	403efc <__fxstatat@plt+0x262c>  // b.none
  40347c:	b.ls	403b70 <__fxstatat@plt+0x22a0>  // b.plast
  403480:	cmp	w26, #0x2
  403484:	b.eq	4040c4 <__fxstatat@plt+0x27f4>  // b.none
  403488:	mov	w10, #0x1                   	// #1
  40348c:	adrp	x26, 409000 <__fxstatat@plt+0x7730>
  403490:	mov	w11, w10
  403494:	mov	w5, w10
  403498:	add	x0, x26, #0xce8
  40349c:	mov	w7, #0x0                   	// #0
  4034a0:	mov	x12, #0x1                   	// #1
  4034a4:	mov	x19, #0x0                   	// #0
  4034a8:	mov	w26, #0x2                   	// #2
  4034ac:	str	x0, [sp, #112]
  4034b0:	str	wzr, [sp, #120]
  4034b4:	str	xzr, [sp, #128]
  4034b8:	mov	w22, w5
  4034bc:	mov	w24, w7
  4034c0:	mov	x20, #0x0                   	// #0
  4034c4:	nop
  4034c8:	cmp	x25, x20
  4034cc:	cset	w21, ne  // ne = any
  4034d0:	cmn	x25, #0x1
  4034d4:	b.eq	4035a4 <__fxstatat@plt+0x1cd4>  // b.none
  4034d8:	cbz	w21, 4035b4 <__fxstatat@plt+0x1ce4>
  4034dc:	cmp	w26, #0x2
  4034e0:	add	x3, x27, x20
  4034e4:	cset	w5, ne  // ne = any
  4034e8:	ands	w5, w22, w5
  4034ec:	b.eq	403abc <__fxstatat@plt+0x21ec>  // b.none
  4034f0:	cbz	x12, 4037b0 <__fxstatat@plt+0x1ee0>
  4034f4:	cmp	x12, #0x1
  4034f8:	add	x1, x20, x12
  4034fc:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  403500:	b.ne	403538 <__fxstatat@plt+0x1c68>  // b.any
  403504:	mov	x0, x27
  403508:	str	x1, [sp, #136]
  40350c:	str	w5, [sp, #144]
  403510:	stp	x3, x12, [sp, #152]
  403514:	stp	w11, w10, [sp, #172]
  403518:	str	x6, [sp, #184]
  40351c:	bl	401560 <strlen@plt>
  403520:	ldp	x3, x12, [sp, #152]
  403524:	mov	x25, x0
  403528:	ldr	w5, [sp, #144]
  40352c:	ldp	w11, w10, [sp, #172]
  403530:	ldr	x1, [sp, #136]
  403534:	ldr	x6, [sp, #184]
  403538:	cmp	x1, x25
  40353c:	b.hi	4037b0 <__fxstatat@plt+0x1ee0>  // b.pmore
  403540:	ldr	x1, [sp, #112]
  403544:	mov	x2, x12
  403548:	mov	x0, x3
  40354c:	stp	x3, x12, [sp, #136]
  403550:	str	w5, [sp, #152]
  403554:	str	w11, [sp, #160]
  403558:	str	w10, [sp, #172]
  40355c:	str	x6, [sp, #176]
  403560:	bl	401730 <memcmp@plt>
  403564:	ldr	w5, [sp, #152]
  403568:	ldr	w11, [sp, #160]
  40356c:	ldr	w10, [sp, #172]
  403570:	ldp	x3, x12, [sp, #136]
  403574:	ldr	x6, [sp, #176]
  403578:	cbnz	w0, 4037b0 <__fxstatat@plt+0x1ee0>
  40357c:	cbnz	w11, 4038a8 <__fxstatat@plt+0x1fd8>
  403580:	ldrb	w4, [x3]
  403584:	cmp	w4, #0x7e
  403588:	b.hi	4037c0 <__fxstatat@plt+0x1ef0>  // b.pmore
  40358c:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  403590:	add	x0, x0, #0xd60
  403594:	ldrh	w0, [x0, w4, uxtw #1]
  403598:	adr	x1, 4035a4 <__fxstatat@plt+0x1cd4>
  40359c:	add	x0, x1, w0, sxth #2
  4035a0:	br	x0
  4035a4:	ldrb	w0, [x27, x20]
  4035a8:	cmp	w0, #0x0
  4035ac:	cset	w21, ne  // ne = any
  4035b0:	cbnz	w21, 4034dc <__fxstatat@plt+0x1c0c>
  4035b4:	cmp	w26, #0x2
  4035b8:	mov	w5, w22
  4035bc:	cset	w0, eq  // eq = none
  4035c0:	mov	w7, w24
  4035c4:	cmp	w0, #0x0
  4035c8:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  4035cc:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  4035d0:	b.eq	404364 <__fxstatat@plt+0x2a94>  // b.none
  4035d4:	eor	w11, w11, #0x1
  4035d8:	ands	w0, w0, w11
  4035dc:	b.eq	4042c4 <__fxstatat@plt+0x29f4>  // b.none
  4035e0:	ldr	w1, [sp, #120]
  4035e4:	cbz	w1, 4042c8 <__fxstatat@plt+0x29f8>
  4035e8:	cbnz	w10, 404320 <__fxstatat@plt+0x2a50>
  4035ec:	ldr	x2, [sp, #128]
  4035f0:	cmp	x23, #0x0
  4035f4:	cset	w0, eq  // eq = none
  4035f8:	cmp	x2, #0x0
  4035fc:	mov	x1, x2
  403600:	csel	w0, w0, wzr, ne  // ne = any
  403604:	cbz	w0, 404350 <__fxstatat@plt+0x2a80>
  403608:	adrp	x26, 409000 <__fxstatat@plt+0x7730>
  40360c:	mov	x12, #0x1                   	// #1
  403610:	mov	w11, #0x0                   	// #0
  403614:	mov	x19, x12
  403618:	str	w0, [sp, #120]
  40361c:	mov	w0, #0x27                  	// #39
  403620:	strb	w0, [x28]
  403624:	ldr	x23, [sp, #128]
  403628:	str	x1, [sp, #128]
  40362c:	add	x1, x26, #0xce8
  403630:	mov	w26, #0x2                   	// #2
  403634:	str	x1, [sp, #112]
  403638:	b	4034b8 <__fxstatat@plt+0x1be8>
  40363c:	mov	w0, w5
  403640:	mov	w21, w5
  403644:	mov	w5, w0
  403648:	mov	w1, #0x0                   	// #0
  40364c:	nop
  403650:	cbz	x6, 403768 <__fxstatat@plt+0x1e98>
  403654:	ubfx	x0, x4, #5, #8
  403658:	ldr	w0, [x6, x0, lsl #2]
  40365c:	lsr	w0, w0, w4
  403660:	tbz	w0, #0, 403768 <__fxstatat@plt+0x1e98>
  403664:	cmp	w26, #0x2
  403668:	cset	w0, eq  // eq = none
  40366c:	cbnz	w11, 4039e8 <__fxstatat@plt+0x2118>
  403670:	eor	w1, w24, #0x1
  403674:	ands	w0, w0, w1
  403678:	b.eq	4036bc <__fxstatat@plt+0x1dec>  // b.none
  40367c:	cmp	x23, x19
  403680:	b.ls	40368c <__fxstatat@plt+0x1dbc>  // b.plast
  403684:	mov	w1, #0x27                  	// #39
  403688:	strb	w1, [x28, x19]
  40368c:	add	x1, x19, #0x1
  403690:	cmp	x23, x1
  403694:	b.ls	4036a0 <__fxstatat@plt+0x1dd0>  // b.plast
  403698:	mov	w2, #0x24                  	// #36
  40369c:	strb	w2, [x28, x1]
  4036a0:	add	x1, x19, #0x2
  4036a4:	cmp	x23, x1
  4036a8:	b.ls	4036b4 <__fxstatat@plt+0x1de4>  // b.plast
  4036ac:	mov	w2, #0x27                  	// #39
  4036b0:	strb	w2, [x28, x1]
  4036b4:	add	x19, x19, #0x3
  4036b8:	mov	w24, w0
  4036bc:	cmp	x19, x23
  4036c0:	b.cs	4036cc <__fxstatat@plt+0x1dfc>  // b.hs, b.nlast
  4036c4:	mov	w0, #0x5c                  	// #92
  4036c8:	strb	w0, [x28, x19]
  4036cc:	add	x19, x19, #0x1
  4036d0:	add	x20, x20, #0x1
  4036d4:	cmp	x19, x23
  4036d8:	b.cs	4036e0 <__fxstatat@plt+0x1e10>  // b.hs, b.nlast
  4036dc:	strb	w4, [x28, x19]
  4036e0:	cmp	w21, #0x0
  4036e4:	add	x19, x19, #0x1
  4036e8:	csel	w10, w10, wzr, ne  // ne = any
  4036ec:	b	4034c8 <__fxstatat@plt+0x1bf8>
  4036f0:	cbnz	w11, 40430c <__fxstatat@plt+0x2a3c>
  4036f4:	ldr	x1, [sp, #128]
  4036f8:	cmp	x23, #0x0
  4036fc:	mov	x0, #0x0                   	// #0
  403700:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403704:	b.eq	403748 <__fxstatat@plt+0x1e78>  // b.none
  403708:	cmp	x23, x19
  40370c:	b.ls	403718 <__fxstatat@plt+0x1e48>  // b.plast
  403710:	mov	w0, #0x27                  	// #39
  403714:	strb	w0, [x28, x19]
  403718:	add	x0, x19, #0x1
  40371c:	cmp	x23, x0
  403720:	b.ls	40372c <__fxstatat@plt+0x1e5c>  // b.plast
  403724:	mov	w1, #0x5c                  	// #92
  403728:	strb	w1, [x28, x0]
  40372c:	add	x1, x19, #0x2
  403730:	mov	x0, x23
  403734:	cmp	x23, x1
  403738:	b.ls	40439c <__fxstatat@plt+0x2acc>  // b.plast
  40373c:	ldr	x23, [sp, #128]
  403740:	mov	w2, #0x27                  	// #39
  403744:	strb	w2, [x28, x1]
  403748:	add	x19, x19, #0x3
  40374c:	str	x23, [sp, #128]
  403750:	mov	x23, x0
  403754:	mov	w1, #0x0                   	// #0
  403758:	mov	w24, #0x0                   	// #0
  40375c:	mov	w4, #0x27                  	// #39
  403760:	str	w21, [sp, #120]
  403764:	nop
  403768:	cbnz	w5, 403664 <__fxstatat@plt+0x1d94>
  40376c:	eor	w1, w1, #0x1
  403770:	add	x20, x20, #0x1
  403774:	and	w1, w24, w1
  403778:	and	w1, w1, #0xff
  40377c:	cbz	w1, 4036d4 <__fxstatat@plt+0x1e04>
  403780:	cmp	x23, x19
  403784:	b.ls	403790 <__fxstatat@plt+0x1ec0>  // b.plast
  403788:	mov	w0, #0x27                  	// #39
  40378c:	strb	w0, [x28, x19]
  403790:	add	x0, x19, #0x1
  403794:	cmp	x23, x0
  403798:	b.ls	4037a4 <__fxstatat@plt+0x1ed4>  // b.plast
  40379c:	mov	w1, #0x27                  	// #39
  4037a0:	strb	w1, [x28, x0]
  4037a4:	add	x19, x19, #0x2
  4037a8:	mov	w24, #0x0                   	// #0
  4037ac:	b	4036d4 <__fxstatat@plt+0x1e04>
  4037b0:	ldrb	w4, [x3]
  4037b4:	cmp	w4, #0x7e
  4037b8:	b.ls	403b44 <__fxstatat@plt+0x2274>  // b.plast
  4037bc:	mov	w5, #0x0                   	// #0
  4037c0:	ldr	x0, [sp, #192]
  4037c4:	cmp	x0, #0x1
  4037c8:	b.ne	403c70 <__fxstatat@plt+0x23a0>  // b.any
  4037cc:	str	w4, [sp, #136]
  4037d0:	str	w5, [sp, #144]
  4037d4:	str	x12, [sp, #152]
  4037d8:	str	w11, [sp, #160]
  4037dc:	str	w10, [sp, #172]
  4037e0:	str	x6, [sp, #176]
  4037e4:	bl	401780 <__ctype_b_loc@plt>
  4037e8:	ldr	w4, [sp, #136]
  4037ec:	ldr	x0, [x0]
  4037f0:	ldr	w5, [sp, #144]
  4037f4:	ldr	w11, [sp, #160]
  4037f8:	ldrh	w21, [x0, w4, uxtw #1]
  4037fc:	ldr	w10, [sp, #172]
  403800:	ands	w0, w21, #0x4000
  403804:	cset	w2, eq  // eq = none
  403808:	ubfx	x21, x21, #14, #1
  40380c:	ldr	x12, [sp, #152]
  403810:	and	w2, w22, w2
  403814:	ldr	x6, [sp, #176]
  403818:	ldr	x8, [sp, #192]
  40381c:	cbnz	w2, 404084 <__fxstatat@plt+0x27b4>
  403820:	cmp	w26, #0x2
  403824:	cset	w1, eq  // eq = none
  403828:	eor	w0, w22, #0x1
  40382c:	orr	w1, w1, w0
  403830:	cbz	w1, 403650 <__fxstatat@plt+0x1d80>
  403834:	mov	w1, #0x0                   	// #0
  403838:	cbnz	w11, 403650 <__fxstatat@plt+0x1d80>
  40383c:	nop
  403840:	cbnz	w5, 403664 <__fxstatat@plt+0x1d94>
  403844:	b	40376c <__fxstatat@plt+0x1e9c>
  403848:	mov	w5, #0x0                   	// #0
  40384c:	cmp	x25, #0x1
  403850:	cset	w0, ne  // ne = any
  403854:	cmn	x25, #0x1
  403858:	b.ne	403868 <__fxstatat@plt+0x1f98>  // b.any
  40385c:	ldrb	w0, [x27, #1]
  403860:	cmp	w0, #0x0
  403864:	cset	w0, ne  // ne = any
  403868:	cmp	w26, #0x2
  40386c:	cset	w1, eq  // eq = none
  403870:	cbz	w0, 403884 <__fxstatat@plt+0x1fb4>
  403874:	mov	w21, #0x0                   	// #0
  403878:	b	403828 <__fxstatat@plt+0x1f58>
  40387c:	cmp	w26, #0x2
  403880:	cset	w1, eq  // eq = none
  403884:	cbnz	x20, 403874 <__fxstatat@plt+0x1fa4>
  403888:	cmp	w11, #0x0
  40388c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403890:	b.eq	403828 <__fxstatat@plt+0x1f58>  // b.none
  403894:	mov	w5, w22
  403898:	mov	w26, #0x2                   	// #2
  40389c:	cmp	w5, #0x0
  4038a0:	mov	w0, #0x4                   	// #4
  4038a4:	csel	w26, w26, w0, eq  // eq = none
  4038a8:	ldr	x7, [sp, #208]
  4038ac:	mov	w4, w26
  4038b0:	ldr	x0, [sp, #240]
  4038b4:	str	x0, [sp]
  4038b8:	ldr	w0, [sp, #200]
  4038bc:	mov	x3, x25
  4038c0:	mov	x2, x27
  4038c4:	mov	x1, x23
  4038c8:	and	w5, w0, #0xfffffffd
  4038cc:	mov	x6, #0x0                   	// #0
  4038d0:	mov	x0, x28
  4038d4:	bl	4033a8 <__fxstatat@plt+0x1ad8>
  4038d8:	mov	x19, x0
  4038dc:	mov	x0, x19
  4038e0:	ldp	x29, x30, [sp, #16]
  4038e4:	ldp	x19, x20, [sp, #32]
  4038e8:	ldp	x21, x22, [sp, #48]
  4038ec:	ldp	x23, x24, [sp, #64]
  4038f0:	ldp	x25, x26, [sp, #80]
  4038f4:	ldp	x27, x28, [sp, #96]
  4038f8:	add	sp, sp, #0xf0
  4038fc:	ret
  403900:	mov	w5, #0x0                   	// #0
  403904:	cmp	w26, #0x2
  403908:	b.eq	403c40 <__fxstatat@plt+0x2370>  // b.none
  40390c:	cmp	w22, #0x0
  403910:	mov	w4, #0x5c                  	// #92
  403914:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  403918:	mov	w0, w4
  40391c:	ccmp	x12, #0x0, #0x4, ne  // ne = any
  403920:	b.ne	403f70 <__fxstatat@plt+0x26a0>  // b.any
  403924:	cbnz	w22, 403fe0 <__fxstatat@plt+0x2710>
  403928:	mov	w21, #0x0                   	// #0
  40392c:	mov	w1, #0x0                   	// #0
  403930:	cbnz	w11, 403650 <__fxstatat@plt+0x1d80>
  403934:	b	403840 <__fxstatat@plt+0x1f70>
  403938:	mov	w5, #0x0                   	// #0
  40393c:	cmp	w26, #0x2
  403940:	b.eq	403c58 <__fxstatat@plt+0x2388>  // b.none
  403944:	cmp	w26, #0x5
  403948:	b.ne	403970 <__fxstatat@plt+0x20a0>  // b.any
  40394c:	ldr	x0, [sp, #200]
  403950:	tbz	w0, #2, 403970 <__fxstatat@plt+0x20a0>
  403954:	add	x7, x20, #0x2
  403958:	cmp	x7, x25
  40395c:	b.cs	403970 <__fxstatat@plt+0x20a0>  // b.hs, b.nlast
  403960:	ldrb	w4, [x3, #1]
  403964:	cmp	w4, #0x3f
  403968:	b.eq	40414c <__fxstatat@plt+0x287c>  // b.none
  40396c:	nop
  403970:	mov	w1, #0x0                   	// #0
  403974:	mov	w21, #0x0                   	// #0
  403978:	mov	w4, #0x3f                  	// #63
  40397c:	b	403828 <__fxstatat@plt+0x1f58>
  403980:	mov	w5, #0x0                   	// #0
  403984:	cmp	w26, #0x2
  403988:	b.eq	4036f0 <__fxstatat@plt+0x1e20>  // b.none
  40398c:	mov	w1, #0x0                   	// #0
  403990:	mov	w4, #0x27                  	// #39
  403994:	str	w21, [sp, #120]
  403998:	b	403828 <__fxstatat@plt+0x1f58>
  40399c:	mov	w0, #0x74                  	// #116
  4039a0:	cmp	w11, #0x0
  4039a4:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  4039a8:	b.eq	403894 <__fxstatat@plt+0x1fc4>  // b.none
  4039ac:	cbz	w22, 403928 <__fxstatat@plt+0x2058>
  4039b0:	b	403fe0 <__fxstatat@plt+0x2710>
  4039b4:	mov	w4, #0x62                  	// #98
  4039b8:	cmp	w26, #0x2
  4039bc:	cset	w0, eq  // eq = none
  4039c0:	cbnz	w11, 4039e8 <__fxstatat@plt+0x2118>
  4039c4:	mov	w21, #0x0                   	// #0
  4039c8:	b	4036bc <__fxstatat@plt+0x1dec>
  4039cc:	mov	w4, #0x66                  	// #102
  4039d0:	b	4039b8 <__fxstatat@plt+0x20e8>
  4039d4:	mov	w4, #0x6e                  	// #110
  4039d8:	mov	w21, #0x0                   	// #0
  4039dc:	cmp	w26, #0x2
  4039e0:	cset	w0, eq  // eq = none
  4039e4:	cbz	w11, 403670 <__fxstatat@plt+0x1da0>
  4039e8:	and	w5, w22, w0
  4039ec:	b	40389c <__fxstatat@plt+0x1fcc>
  4039f0:	mov	w4, #0x72                  	// #114
  4039f4:	mov	w21, #0x0                   	// #0
  4039f8:	b	4039dc <__fxstatat@plt+0x210c>
  4039fc:	mov	w4, #0x61                  	// #97
  403a00:	b	4039b8 <__fxstatat@plt+0x20e8>
  403a04:	cbnz	w11, 404314 <__fxstatat@plt+0x2a44>
  403a08:	mov	w5, #0x0                   	// #0
  403a0c:	cmp	w26, #0x2
  403a10:	eor	w1, w24, #0x1
  403a14:	cset	w0, eq  // eq = none
  403a18:	ands	w1, w0, w1
  403a1c:	b.eq	403c20 <__fxstatat@plt+0x2350>  // b.none
  403a20:	cmp	x23, x19
  403a24:	b.ls	403a30 <__fxstatat@plt+0x2160>  // b.plast
  403a28:	mov	w2, #0x27                  	// #39
  403a2c:	strb	w2, [x28, x19]
  403a30:	add	x2, x19, #0x1
  403a34:	cmp	x23, x2
  403a38:	b.ls	403a44 <__fxstatat@plt+0x2174>  // b.plast
  403a3c:	mov	w3, #0x24                  	// #36
  403a40:	strb	w3, [x28, x2]
  403a44:	add	x2, x19, #0x2
  403a48:	cmp	x23, x2
  403a4c:	b.ls	403a58 <__fxstatat@plt+0x2188>  // b.plast
  403a50:	mov	w3, #0x27                  	// #39
  403a54:	strb	w3, [x28, x2]
  403a58:	add	x2, x19, #0x3
  403a5c:	cmp	x23, x2
  403a60:	b.ls	403f58 <__fxstatat@plt+0x2688>  // b.plast
  403a64:	mov	w24, w1
  403a68:	mov	w1, #0x5c                  	// #92
  403a6c:	strb	w1, [x28, x2]
  403a70:	cmp	w26, #0x2
  403a74:	add	x19, x2, #0x1
  403a78:	b.eq	404138 <__fxstatat@plt+0x2868>  // b.none
  403a7c:	add	x1, x20, #0x1
  403a80:	mov	w4, #0x30                  	// #48
  403a84:	cmp	x1, x25
  403a88:	b.cs	403aa0 <__fxstatat@plt+0x21d0>  // b.hs, b.nlast
  403a8c:	ldrb	w1, [x27, x1]
  403a90:	sub	w1, w1, #0x30
  403a94:	and	w1, w1, #0xff
  403a98:	cmp	w1, #0x9
  403a9c:	b.ls	403fec <__fxstatat@plt+0x271c>  // b.plast
  403aa0:	eor	w1, w22, #0x1
  403aa4:	orr	w0, w0, w1
  403aa8:	mov	w1, w21
  403aac:	mov	w21, #0x0                   	// #0
  403ab0:	cbz	w0, 403650 <__fxstatat@plt+0x1d80>
  403ab4:	cbnz	w5, 403664 <__fxstatat@plt+0x1d94>
  403ab8:	b	40376c <__fxstatat@plt+0x1e9c>
  403abc:	ldrb	w4, [x27, x20]
  403ac0:	cmp	w4, #0x7e
  403ac4:	b.hi	4037c0 <__fxstatat@plt+0x1ef0>  // b.pmore
  403ac8:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  403acc:	add	x0, x0, #0xe60
  403ad0:	ldrh	w0, [x0, w4, uxtw #1]
  403ad4:	adr	x1, 403ae0 <__fxstatat@plt+0x2210>
  403ad8:	add	x0, x1, w0, sxth #2
  403adc:	br	x0
  403ae0:	cmp	w26, #0x2
  403ae4:	mov	w21, #0x0                   	// #0
  403ae8:	cset	w1, eq  // eq = none
  403aec:	cmp	w11, #0x0
  403af0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403af4:	b.eq	403828 <__fxstatat@plt+0x1f58>  // b.none
  403af8:	b	403894 <__fxstatat@plt+0x1fc4>
  403afc:	cmp	w26, #0x2
  403b00:	cset	w1, eq  // eq = none
  403b04:	cmp	w11, #0x0
  403b08:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403b0c:	b.eq	403828 <__fxstatat@plt+0x1f58>  // b.none
  403b10:	b	403894 <__fxstatat@plt+0x1fc4>
  403b14:	cbnz	w22, 403a04 <__fxstatat@plt+0x2134>
  403b18:	ldr	x0, [sp, #200]
  403b1c:	mov	w5, #0x0                   	// #0
  403b20:	tbz	w0, #0, 403928 <__fxstatat@plt+0x2058>
  403b24:	add	x20, x20, #0x1
  403b28:	b	4034c8 <__fxstatat@plt+0x1bf8>
  403b2c:	mov	w0, #0x66                  	// #102
  403b30:	cbz	w22, 403928 <__fxstatat@plt+0x2058>
  403b34:	b	403fe0 <__fxstatat@plt+0x2710>
  403b38:	mov	w0, #0x62                  	// #98
  403b3c:	cbz	w22, 403928 <__fxstatat@plt+0x2058>
  403b40:	b	403fe0 <__fxstatat@plt+0x2710>
  403b44:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  403b48:	add	x0, x0, #0xf60
  403b4c:	ldrh	w0, [x0, w4, uxtw #1]
  403b50:	adr	x1, 403b5c <__fxstatat@plt+0x228c>
  403b54:	add	x0, x1, w0, sxth #2
  403b58:	br	x0
  403b5c:	mov	w0, #0x0                   	// #0
  403b60:	b	403640 <__fxstatat@plt+0x1d70>
  403b64:	mov	w0, #0x0                   	// #0
  403b68:	mov	w5, #0x0                   	// #0
  403b6c:	b	403640 <__fxstatat@plt+0x1d70>
  403b70:	cbnz	w26, 4043bc <__fxstatat@plt+0x2aec>
  403b74:	mov	w10, #0x1                   	// #1
  403b78:	mov	w7, #0x0                   	// #0
  403b7c:	mov	w11, #0x0                   	// #0
  403b80:	mov	w5, #0x0                   	// #0
  403b84:	mov	x12, #0x0                   	// #0
  403b88:	mov	x19, #0x0                   	// #0
  403b8c:	str	xzr, [sp, #112]
  403b90:	str	wzr, [sp, #120]
  403b94:	str	xzr, [sp, #128]
  403b98:	b	4034b8 <__fxstatat@plt+0x1be8>
  403b9c:	cmp	w26, #0x5
  403ba0:	b.ne	403be4 <__fxstatat@plt+0x2314>  // b.any
  403ba4:	cbnz	w20, 4041dc <__fxstatat@plt+0x290c>
  403ba8:	cbz	x23, 404108 <__fxstatat@plt+0x2838>
  403bac:	mov	w0, #0x22                  	// #34
  403bb0:	mov	w10, #0x1                   	// #1
  403bb4:	mov	x12, #0x1                   	// #1
  403bb8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  403bbc:	mov	w5, w10
  403bc0:	add	x1, x1, #0xcc0
  403bc4:	mov	x19, x12
  403bc8:	mov	w7, #0x0                   	// #0
  403bcc:	mov	w11, #0x0                   	// #0
  403bd0:	strb	w0, [x28]
  403bd4:	str	x1, [sp, #112]
  403bd8:	str	wzr, [sp, #120]
  403bdc:	str	xzr, [sp, #128]
  403be0:	b	4034b8 <__fxstatat@plt+0x1be8>
  403be4:	cmp	w26, #0x6
  403be8:	b.ne	4043bc <__fxstatat@plt+0x2aec>  // b.any
  403bec:	adrp	x26, 409000 <__fxstatat@plt+0x7730>
  403bf0:	mov	w10, #0x1                   	// #1
  403bf4:	add	x0, x26, #0xcc0
  403bf8:	mov	w11, w10
  403bfc:	mov	w5, w10
  403c00:	mov	w7, #0x0                   	// #0
  403c04:	mov	x12, #0x1                   	// #1
  403c08:	mov	x19, #0x0                   	// #0
  403c0c:	mov	w26, #0x5                   	// #5
  403c10:	str	x0, [sp, #112]
  403c14:	str	wzr, [sp, #120]
  403c18:	str	xzr, [sp, #128]
  403c1c:	b	4034b8 <__fxstatat@plt+0x1be8>
  403c20:	mov	x2, x19
  403c24:	cmp	x23, x19
  403c28:	b.ls	403a70 <__fxstatat@plt+0x21a0>  // b.plast
  403c2c:	mov	w1, w24
  403c30:	mov	w24, w1
  403c34:	mov	w1, #0x5c                  	// #92
  403c38:	strb	w1, [x28, x2]
  403c3c:	b	403a70 <__fxstatat@plt+0x21a0>
  403c40:	cbnz	w11, 40430c <__fxstatat@plt+0x2a3c>
  403c44:	add	x20, x20, #0x1
  403c48:	mov	w1, w24
  403c4c:	mov	w21, #0x0                   	// #0
  403c50:	mov	w4, #0x5c                  	// #92
  403c54:	b	40377c <__fxstatat@plt+0x1eac>
  403c58:	cbnz	w11, 40430c <__fxstatat@plt+0x2a3c>
  403c5c:	mov	w21, #0x0                   	// #0
  403c60:	mov	w1, #0x0                   	// #0
  403c64:	mov	w4, #0x3f                  	// #63
  403c68:	cbnz	w5, 403664 <__fxstatat@plt+0x1d94>
  403c6c:	b	40376c <__fxstatat@plt+0x1e9c>
  403c70:	str	xzr, [sp, #232]
  403c74:	cmn	x25, #0x1
  403c78:	b.ne	403cb8 <__fxstatat@plt+0x23e8>  // b.any
  403c7c:	mov	x0, x27
  403c80:	str	w4, [sp, #136]
  403c84:	str	w5, [sp, #144]
  403c88:	str	x12, [sp, #152]
  403c8c:	str	w11, [sp, #160]
  403c90:	str	w10, [sp, #172]
  403c94:	str	x6, [sp, #176]
  403c98:	bl	401560 <strlen@plt>
  403c9c:	ldr	w4, [sp, #136]
  403ca0:	mov	x25, x0
  403ca4:	ldr	w5, [sp, #144]
  403ca8:	ldr	w11, [sp, #160]
  403cac:	ldr	w10, [sp, #172]
  403cb0:	ldr	x12, [sp, #152]
  403cb4:	ldr	x6, [sp, #176]
  403cb8:	mov	x8, #0x0                   	// #0
  403cbc:	str	x19, [sp, #184]
  403cc0:	mov	w19, w21
  403cc4:	mov	x21, x8
  403cc8:	str	w11, [sp, #136]
  403ccc:	str	x12, [sp, #144]
  403cd0:	str	w24, [sp, #152]
  403cd4:	str	w10, [sp, #160]
  403cd8:	stp	w4, w5, [sp, #172]
  403cdc:	str	x6, [sp, #216]
  403ce0:	add	x24, x20, x21
  403ce4:	add	x3, sp, #0xe8
  403ce8:	sub	x2, x25, x24
  403cec:	add	x1, x27, x24
  403cf0:	add	x0, sp, #0xe4
  403cf4:	bl	4077d0 <__fxstatat@plt+0x5f00>
  403cf8:	mov	x13, #0x2b                  	// #43
  403cfc:	mov	x3, x0
  403d00:	movk	x13, #0x2, lsl #32
  403d04:	cbz	x0, 403d4c <__fxstatat@plt+0x247c>
  403d08:	cmn	x0, #0x1
  403d0c:	b.eq	404244 <__fxstatat@plt+0x2974>  // b.none
  403d10:	cmn	x0, #0x2
  403d14:	mov	x7, #0x1                   	// #1
  403d18:	b.eq	404270 <__fxstatat@plt+0x29a0>  // b.none
  403d1c:	ldr	w0, [sp, #136]
  403d20:	cmp	w0, #0x0
  403d24:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  403d28:	b.eq	403eb0 <__fxstatat@plt+0x25e0>  // b.none
  403d2c:	ldr	w0, [sp, #228]
  403d30:	add	x21, x21, x3
  403d34:	bl	401850 <iswprint@plt>
  403d38:	cmp	w0, #0x0
  403d3c:	csel	w19, w19, wzr, ne  // ne = any
  403d40:	add	x0, sp, #0xe8
  403d44:	bl	401720 <mbsinit@plt>
  403d48:	cbz	w0, 403ce0 <__fxstatat@plt+0x2410>
  403d4c:	eor	w2, w19, #0x1
  403d50:	mov	x8, x21
  403d54:	ldr	w11, [sp, #136]
  403d58:	mov	w21, w19
  403d5c:	ldr	w24, [sp, #152]
  403d60:	and	w2, w22, w2
  403d64:	ldr	w10, [sp, #160]
  403d68:	ldp	w4, w5, [sp, #172]
  403d6c:	ldr	x12, [sp, #144]
  403d70:	ldr	x19, [sp, #184]
  403d74:	ldr	x6, [sp, #216]
  403d78:	cmp	x8, #0x1
  403d7c:	b.ls	40381c <__fxstatat@plt+0x1f4c>  // b.plast
  403d80:	add	x8, x8, x20
  403d84:	mov	w14, #0x0                   	// #0
  403d88:	mov	w3, #0x27                  	// #39
  403d8c:	mov	w7, #0x5c                  	// #92
  403d90:	mov	w9, #0x24                  	// #36
  403d94:	cbz	w2, 403e54 <__fxstatat@plt+0x2584>
  403d98:	cmp	w26, #0x2
  403d9c:	cset	w0, eq  // eq = none
  403da0:	cbnz	w11, 404098 <__fxstatat@plt+0x27c8>
  403da4:	eor	w1, w24, #0x1
  403da8:	ands	w0, w0, w1
  403dac:	b.eq	403de4 <__fxstatat@plt+0x2514>  // b.none
  403db0:	cmp	x23, x19
  403db4:	b.ls	403dbc <__fxstatat@plt+0x24ec>  // b.plast
  403db8:	strb	w3, [x28, x19]
  403dbc:	add	x1, x19, #0x1
  403dc0:	cmp	x23, x1
  403dc4:	b.ls	403dcc <__fxstatat@plt+0x24fc>  // b.plast
  403dc8:	strb	w9, [x28, x1]
  403dcc:	add	x1, x19, #0x2
  403dd0:	cmp	x23, x1
  403dd4:	b.ls	403ddc <__fxstatat@plt+0x250c>  // b.plast
  403dd8:	strb	w3, [x28, x1]
  403ddc:	add	x19, x19, #0x3
  403de0:	mov	w24, w0
  403de4:	cmp	x23, x19
  403de8:	b.ls	403df0 <__fxstatat@plt+0x2520>  // b.plast
  403dec:	strb	w7, [x28, x19]
  403df0:	add	x0, x19, #0x1
  403df4:	cmp	x23, x0
  403df8:	b.ls	403e08 <__fxstatat@plt+0x2538>  // b.plast
  403dfc:	lsr	w1, w4, #6
  403e00:	add	w1, w1, #0x30
  403e04:	strb	w1, [x28, x0]
  403e08:	add	x0, x19, #0x2
  403e0c:	cmp	x23, x0
  403e10:	b.ls	403e20 <__fxstatat@plt+0x2550>  // b.plast
  403e14:	ubfx	x1, x4, #3, #3
  403e18:	add	w1, w1, #0x30
  403e1c:	strb	w1, [x28, x0]
  403e20:	and	w4, w4, #0x7
  403e24:	add	x20, x20, #0x1
  403e28:	add	w4, w4, #0x30
  403e2c:	cmp	x20, x8
  403e30:	add	x19, x19, #0x3
  403e34:	b.cs	4036d4 <__fxstatat@plt+0x1e04>  // b.hs, b.nlast
  403e38:	mov	w14, w2
  403e3c:	cmp	x23, x19
  403e40:	b.ls	403e48 <__fxstatat@plt+0x2578>  // b.plast
  403e44:	strb	w4, [x28, x19]
  403e48:	ldrb	w4, [x27, x20]
  403e4c:	add	x19, x19, #0x1
  403e50:	cbnz	w2, 403d98 <__fxstatat@plt+0x24c8>
  403e54:	eor	w0, w14, #0x1
  403e58:	and	w0, w24, w0
  403e5c:	and	w0, w0, #0xff
  403e60:	cbz	w5, 403e74 <__fxstatat@plt+0x25a4>
  403e64:	cmp	x23, x19
  403e68:	b.ls	403e70 <__fxstatat@plt+0x25a0>  // b.plast
  403e6c:	strb	w7, [x28, x19]
  403e70:	add	x19, x19, #0x1
  403e74:	add	x20, x20, #0x1
  403e78:	cmp	x20, x8
  403e7c:	b.cs	404090 <__fxstatat@plt+0x27c0>  // b.hs, b.nlast
  403e80:	cbz	w0, 404100 <__fxstatat@plt+0x2830>
  403e84:	cmp	x23, x19
  403e88:	b.ls	403e90 <__fxstatat@plt+0x25c0>  // b.plast
  403e8c:	strb	w3, [x28, x19]
  403e90:	add	x0, x19, #0x1
  403e94:	cmp	x23, x0
  403e98:	b.ls	403ea0 <__fxstatat@plt+0x25d0>  // b.plast
  403e9c:	strb	w3, [x28, x0]
  403ea0:	add	x19, x19, #0x2
  403ea4:	mov	w5, #0x0                   	// #0
  403ea8:	mov	w24, #0x0                   	// #0
  403eac:	b	403e3c <__fxstatat@plt+0x256c>
  403eb0:	cmp	x3, #0x1
  403eb4:	b.eq	403d2c <__fxstatat@plt+0x245c>  // b.none
  403eb8:	add	x2, x24, #0x1
  403ebc:	add	x0, x27, x3
  403ec0:	add	x2, x27, x2
  403ec4:	add	x9, x0, x24
  403ec8:	b	403ed8 <__fxstatat@plt+0x2608>
  403ecc:	add	x2, x2, #0x1
  403ed0:	cmp	x9, x2
  403ed4:	b.eq	403d2c <__fxstatat@plt+0x245c>  // b.none
  403ed8:	ldrb	w0, [x2]
  403edc:	sub	w0, w0, #0x5b
  403ee0:	and	w0, w0, #0xff
  403ee4:	cmp	w0, #0x21
  403ee8:	b.hi	403ecc <__fxstatat@plt+0x25fc>  // b.pmore
  403eec:	lsl	x0, x7, x0
  403ef0:	tst	x0, x13
  403ef4:	b.eq	403ecc <__fxstatat@plt+0x25fc>  // b.none
  403ef8:	b	403894 <__fxstatat@plt+0x1fc4>
  403efc:	mov	w10, w26
  403f00:	mov	w11, w26
  403f04:	adrp	x26, 409000 <__fxstatat@plt+0x7730>
  403f08:	add	x0, x26, #0xce8
  403f0c:	str	x0, [sp, #112]
  403f10:	str	wzr, [sp, #120]
  403f14:	mov	w7, #0x0                   	// #0
  403f18:	mov	w5, #0x0                   	// #0
  403f1c:	mov	x12, #0x1                   	// #1
  403f20:	mov	x19, #0x0                   	// #0
  403f24:	mov	w26, #0x2                   	// #2
  403f28:	str	xzr, [sp, #128]
  403f2c:	b	4034b8 <__fxstatat@plt+0x1be8>
  403f30:	mov	w10, #0x1                   	// #1
  403f34:	mov	w7, #0x0                   	// #0
  403f38:	mov	w5, w10
  403f3c:	mov	w11, #0x0                   	// #0
  403f40:	mov	x12, #0x0                   	// #0
  403f44:	mov	x19, #0x0                   	// #0
  403f48:	str	xzr, [sp, #112]
  403f4c:	str	wzr, [sp, #120]
  403f50:	str	xzr, [sp, #128]
  403f54:	b	4034b8 <__fxstatat@plt+0x1be8>
  403f58:	add	x19, x19, #0x4
  403f5c:	mov	w24, w1
  403f60:	mov	w21, #0x0                   	// #0
  403f64:	mov	w4, #0x30                  	// #48
  403f68:	cbnz	w5, 403664 <__fxstatat@plt+0x1d94>
  403f6c:	b	40376c <__fxstatat@plt+0x1e9c>
  403f70:	add	x20, x20, #0x1
  403f74:	mov	w1, w24
  403f78:	mov	w21, #0x0                   	// #0
  403f7c:	b	40377c <__fxstatat@plt+0x1eac>
  403f80:	mov	w0, w5
  403f84:	mov	w5, #0x0                   	// #0
  403f88:	b	403640 <__fxstatat@plt+0x1d70>
  403f8c:	mov	w0, #0x0                   	// #0
  403f90:	cbnz	x20, 404074 <__fxstatat@plt+0x27a4>
  403f94:	mov	w21, w5
  403f98:	mov	w1, #0x0                   	// #0
  403f9c:	mov	w5, w0
  403fa0:	b	403828 <__fxstatat@plt+0x1f58>
  403fa4:	mov	w1, w26
  403fa8:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  403fac:	add	x0, x0, #0xcf0
  403fb0:	str	w11, [sp, #112]
  403fb4:	str	x6, [sp, #120]
  403fb8:	bl	403240 <__fxstatat@plt+0x1970>
  403fbc:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  403fc0:	str	x0, [sp, #208]
  403fc4:	add	x0, x1, #0xce8
  403fc8:	mov	w1, w26
  403fcc:	bl	403240 <__fxstatat@plt+0x1970>
  403fd0:	str	x0, [sp, #240]
  403fd4:	ldr	w11, [sp, #112]
  403fd8:	ldr	x6, [sp, #120]
  403fdc:	b	403430 <__fxstatat@plt+0x1b60>
  403fe0:	mov	w4, w0
  403fe4:	mov	w21, #0x0                   	// #0
  403fe8:	b	4039dc <__fxstatat@plt+0x210c>
  403fec:	cmp	x23, x19
  403ff0:	b.ls	403ff8 <__fxstatat@plt+0x2728>  // b.plast
  403ff4:	strb	w4, [x28, x19]
  403ff8:	add	x1, x2, #0x2
  403ffc:	cmp	x23, x1
  404000:	b.ls	40400c <__fxstatat@plt+0x273c>  // b.plast
  404004:	mov	w3, #0x30                  	// #48
  404008:	strb	w3, [x28, x1]
  40400c:	add	x19, x2, #0x3
  404010:	mov	w4, #0x30                  	// #48
  404014:	b	403aa0 <__fxstatat@plt+0x21d0>
  404018:	mov	w0, #0x76                  	// #118
  40401c:	cbz	w22, 403928 <__fxstatat@plt+0x2058>
  404020:	b	403fe0 <__fxstatat@plt+0x2710>
  404024:	mov	w0, #0x72                  	// #114
  404028:	b	4039a0 <__fxstatat@plt+0x20d0>
  40402c:	mov	w0, #0x61                  	// #97
  404030:	cbz	w22, 403928 <__fxstatat@plt+0x2058>
  404034:	b	403fe0 <__fxstatat@plt+0x2710>
  404038:	mov	w0, #0x6e                  	// #110
  40403c:	b	4039a0 <__fxstatat@plt+0x20d0>
  404040:	mov	w0, #0x0                   	// #0
  404044:	mov	w21, w5
  404048:	mov	w1, #0x0                   	// #0
  40404c:	mov	w5, w0
  404050:	mov	w4, #0x20                  	// #32
  404054:	b	403828 <__fxstatat@plt+0x1f58>
  404058:	mov	w5, #0x0                   	// #0
  40405c:	mov	w0, #0x74                  	// #116
  404060:	b	4039a0 <__fxstatat@plt+0x20d0>
  404064:	mov	w5, #0x0                   	// #0
  404068:	mov	w0, #0x76                  	// #118
  40406c:	cbz	w22, 403928 <__fxstatat@plt+0x2058>
  404070:	b	403fe0 <__fxstatat@plt+0x2710>
  404074:	mov	w5, w0
  404078:	mov	w21, #0x0                   	// #0
  40407c:	mov	w1, #0x0                   	// #0
  404080:	b	403650 <__fxstatat@plt+0x1d80>
  404084:	mov	w2, w22
  404088:	mov	w21, #0x0                   	// #0
  40408c:	b	403d80 <__fxstatat@plt+0x24b0>
  404090:	mov	w1, w0
  404094:	b	40377c <__fxstatat@plt+0x1eac>
  404098:	mov	w5, w0
  40409c:	b	40389c <__fxstatat@plt+0x1fcc>
  4040a0:	mov	w5, #0x1                   	// #1
  4040a4:	cbz	w20, 4040cc <__fxstatat@plt+0x27fc>
  4040a8:	mov	w10, #0x1                   	// #1
  4040ac:	adrp	x26, 409000 <__fxstatat@plt+0x7730>
  4040b0:	mov	w11, w10
  4040b4:	add	x0, x26, #0xce8
  4040b8:	str	x0, [sp, #112]
  4040bc:	str	wzr, [sp, #120]
  4040c0:	b	403f14 <__fxstatat@plt+0x2644>
  4040c4:	cbnz	w20, 40436c <__fxstatat@plt+0x2a9c>
  4040c8:	mov	w5, #0x0                   	// #0
  4040cc:	cbnz	x23, 4043a4 <__fxstatat@plt+0x2ad4>
  4040d0:	adrp	x26, 409000 <__fxstatat@plt+0x7730>
  4040d4:	mov	x12, #0x1                   	// #1
  4040d8:	add	x0, x26, #0xce8
  4040dc:	mov	x19, x12
  4040e0:	mov	w10, #0x1                   	// #1
  4040e4:	mov	w7, #0x0                   	// #0
  4040e8:	mov	w11, #0x0                   	// #0
  4040ec:	mov	w26, #0x2                   	// #2
  4040f0:	str	x0, [sp, #112]
  4040f4:	str	wzr, [sp, #120]
  4040f8:	str	xzr, [sp, #128]
  4040fc:	b	4034b8 <__fxstatat@plt+0x1be8>
  404100:	mov	w5, #0x0                   	// #0
  404104:	b	403e3c <__fxstatat@plt+0x256c>
  404108:	mov	w10, #0x1                   	// #1
  40410c:	mov	x12, #0x1                   	// #1
  404110:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  404114:	mov	w5, w10
  404118:	add	x0, x0, #0xcc0
  40411c:	mov	x19, x12
  404120:	mov	w7, #0x0                   	// #0
  404124:	mov	w11, #0x0                   	// #0
  404128:	str	x0, [sp, #112]
  40412c:	str	wzr, [sp, #120]
  404130:	str	xzr, [sp, #128]
  404134:	b	4034b8 <__fxstatat@plt+0x1be8>
  404138:	mov	w1, w21
  40413c:	mov	w4, #0x30                  	// #48
  404140:	mov	w21, #0x0                   	// #0
  404144:	cbnz	w5, 403664 <__fxstatat@plt+0x1d94>
  404148:	b	40376c <__fxstatat@plt+0x1e9c>
  40414c:	ldrb	w3, [x27, x7]
  404150:	cmp	w3, #0x3e
  404154:	b.hi	404358 <__fxstatat@plt+0x2a88>  // b.pmore
  404158:	mov	x0, #0x1                   	// #1
  40415c:	mov	x2, #0xa38200000000        	// #179778741075968
  404160:	movk	x2, #0x7000, lsl #48
  404164:	lsl	x0, x0, x3
  404168:	mov	w1, #0x0                   	// #0
  40416c:	tst	x0, x2
  404170:	mov	w21, #0x0                   	// #0
  404174:	b.eq	403828 <__fxstatat@plt+0x1f58>  // b.none
  404178:	cbnz	w11, 4038a8 <__fxstatat@plt+0x1fd8>
  40417c:	cmp	x23, x19
  404180:	b.ls	404188 <__fxstatat@plt+0x28b8>  // b.plast
  404184:	strb	w4, [x28, x19]
  404188:	add	x0, x19, #0x1
  40418c:	cmp	x23, x0
  404190:	b.ls	40419c <__fxstatat@plt+0x28cc>  // b.plast
  404194:	mov	w1, #0x22                  	// #34
  404198:	strb	w1, [x28, x0]
  40419c:	add	x0, x19, #0x2
  4041a0:	cmp	x23, x0
  4041a4:	b.ls	4041b0 <__fxstatat@plt+0x28e0>  // b.plast
  4041a8:	mov	w1, #0x22                  	// #34
  4041ac:	strb	w1, [x28, x0]
  4041b0:	add	x0, x19, #0x3
  4041b4:	cmp	x23, x0
  4041b8:	b.ls	4041c4 <__fxstatat@plt+0x28f4>  // b.plast
  4041bc:	mov	w1, #0x3f                  	// #63
  4041c0:	strb	w1, [x28, x0]
  4041c4:	add	x19, x19, #0x4
  4041c8:	mov	w4, w3
  4041cc:	mov	x20, x7
  4041d0:	mov	w0, #0x0                   	// #0
  4041d4:	mov	w21, #0x0                   	// #0
  4041d8:	b	403aa0 <__fxstatat@plt+0x21d0>
  4041dc:	mov	w10, #0x1                   	// #1
  4041e0:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  4041e4:	mov	w11, w10
  4041e8:	add	x0, x0, #0xcc0
  4041ec:	mov	w5, w10
  4041f0:	mov	w7, #0x0                   	// #0
  4041f4:	mov	x12, #0x1                   	// #1
  4041f8:	mov	x19, #0x0                   	// #0
  4041fc:	str	x0, [sp, #112]
  404200:	str	wzr, [sp, #120]
  404204:	str	xzr, [sp, #128]
  404208:	b	4034b8 <__fxstatat@plt+0x1be8>
  40420c:	mov	w0, w5
  404210:	b	403f90 <__fxstatat@plt+0x26c0>
  404214:	mov	w0, w5
  404218:	b	404044 <__fxstatat@plt+0x2774>
  40421c:	ldr	x1, [sp, #208]
  404220:	ldrb	w0, [x1]
  404224:	cbz	w0, 403438 <__fxstatat@plt+0x1b68>
  404228:	cmp	x23, x19
  40422c:	b.ls	404234 <__fxstatat@plt+0x2964>  // b.plast
  404230:	strb	w0, [x28, x19]
  404234:	add	x19, x19, #0x1
  404238:	ldrb	w0, [x1, x19]
  40423c:	cbnz	w0, 404228 <__fxstatat@plt+0x2958>
  404240:	b	403438 <__fxstatat@plt+0x1b68>
  404244:	mov	x8, x21
  404248:	ldr	w11, [sp, #136]
  40424c:	ldr	w24, [sp, #152]
  404250:	mov	w2, w22
  404254:	ldr	w10, [sp, #160]
  404258:	mov	w21, #0x0                   	// #0
  40425c:	ldp	w4, w5, [sp, #172]
  404260:	ldr	x12, [sp, #144]
  404264:	ldr	x19, [sp, #184]
  404268:	ldr	x6, [sp, #216]
  40426c:	b	403d78 <__fxstatat@plt+0x24a8>
  404270:	mov	x9, x24
  404274:	cmp	x24, x25
  404278:	ldr	w11, [sp, #136]
  40427c:	mov	x8, x21
  404280:	ldr	w24, [sp, #152]
  404284:	ldr	w10, [sp, #160]
  404288:	ldp	w4, w5, [sp, #172]
  40428c:	ldr	x12, [sp, #144]
  404290:	ldr	x19, [sp, #184]
  404294:	ldr	x6, [sp, #216]
  404298:	b.cc	4042b0 <__fxstatat@plt+0x29e0>  // b.lo, b.ul, b.last
  40429c:	b	4042b8 <__fxstatat@plt+0x29e8>
  4042a0:	add	x8, x8, #0x1
  4042a4:	add	x9, x20, x8
  4042a8:	cmp	x25, x9
  4042ac:	b.ls	4042b8 <__fxstatat@plt+0x29e8>  // b.plast
  4042b0:	ldrb	w0, [x27, x9]
  4042b4:	cbnz	w0, 4042a0 <__fxstatat@plt+0x29d0>
  4042b8:	mov	w2, w22
  4042bc:	mov	w21, #0x0                   	// #0
  4042c0:	b	403d78 <__fxstatat@plt+0x24a8>
  4042c4:	mov	w0, w11
  4042c8:	ldr	x1, [sp, #112]
  4042cc:	cmp	x1, #0x0
  4042d0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4042d4:	b.eq	4042fc <__fxstatat@plt+0x2a2c>  // b.none
  4042d8:	ldrb	w0, [x1]
  4042dc:	cbz	w0, 4042fc <__fxstatat@plt+0x2a2c>
  4042e0:	sub	x26, x1, x19
  4042e4:	cmp	x23, x19
  4042e8:	b.ls	4042f0 <__fxstatat@plt+0x2a20>  // b.plast
  4042ec:	strb	w0, [x28, x19]
  4042f0:	add	x19, x19, #0x1
  4042f4:	ldrb	w0, [x26, x19]
  4042f8:	cbnz	w0, 4042e4 <__fxstatat@plt+0x2a14>
  4042fc:	cmp	x23, x19
  404300:	b.ls	4038dc <__fxstatat@plt+0x200c>  // b.plast
  404304:	strb	wzr, [x28, x19]
  404308:	b	4038dc <__fxstatat@plt+0x200c>
  40430c:	mov	w5, w22
  404310:	b	40389c <__fxstatat@plt+0x1fcc>
  404314:	cmp	w26, #0x2
  404318:	cset	w5, eq  // eq = none
  40431c:	b	40389c <__fxstatat@plt+0x1fcc>
  404320:	ldr	w5, [sp, #200]
  404324:	mov	x3, x25
  404328:	ldr	x1, [sp, #128]
  40432c:	mov	x2, x27
  404330:	ldr	x7, [sp, #208]
  404334:	mov	w4, #0x5                   	// #5
  404338:	ldr	x0, [sp, #240]
  40433c:	str	x0, [sp]
  404340:	mov	x0, x28
  404344:	bl	4033a8 <__fxstatat@plt+0x1ad8>
  404348:	mov	x19, x0
  40434c:	b	4038dc <__fxstatat@plt+0x200c>
  404350:	ldr	w0, [sp, #120]
  404354:	b	4042c8 <__fxstatat@plt+0x29f8>
  404358:	mov	w1, #0x0                   	// #0
  40435c:	mov	w21, #0x0                   	// #0
  404360:	b	403828 <__fxstatat@plt+0x1f58>
  404364:	mov	w26, #0x2                   	// #2
  404368:	b	40389c <__fxstatat@plt+0x1fcc>
  40436c:	mov	w10, #0x1                   	// #1
  404370:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  404374:	mov	w11, w10
  404378:	add	x0, x0, #0xce8
  40437c:	mov	w7, #0x0                   	// #0
  404380:	mov	w5, #0x0                   	// #0
  404384:	mov	x12, #0x1                   	// #1
  404388:	mov	x19, #0x0                   	// #0
  40438c:	str	x0, [sp, #112]
  404390:	str	wzr, [sp, #120]
  404394:	str	xzr, [sp, #128]
  404398:	b	4034b8 <__fxstatat@plt+0x1be8>
  40439c:	ldr	x23, [sp, #128]
  4043a0:	b	403748 <__fxstatat@plt+0x1e78>
  4043a4:	mov	w7, #0x0                   	// #0
  4043a8:	mov	w0, #0x0                   	// #0
  4043ac:	mov	w10, #0x1                   	// #1
  4043b0:	mov	x1, #0x0                   	// #0
  4043b4:	str	x23, [sp, #128]
  4043b8:	b	403608 <__fxstatat@plt+0x1d38>
  4043bc:	bl	401710 <abort@plt>
  4043c0:	sub	sp, sp, #0x80
  4043c4:	stp	x29, x30, [sp, #16]
  4043c8:	add	x29, sp, #0x10
  4043cc:	stp	x19, x20, [sp, #32]
  4043d0:	mov	w19, w0
  4043d4:	mov	x20, x3
  4043d8:	stp	x21, x22, [sp, #48]
  4043dc:	stp	x23, x24, [sp, #64]
  4043e0:	mov	x23, x1
  4043e4:	mov	x24, x2
  4043e8:	stp	x25, x26, [sp, #80]
  4043ec:	stp	x27, x28, [sp, #96]
  4043f0:	bl	401890 <__errno_location@plt>
  4043f4:	mov	x22, x0
  4043f8:	ldr	w0, [x0]
  4043fc:	adrp	x27, 41d000 <__fxstatat@plt+0x1b730>
  404400:	str	w0, [sp, #116]
  404404:	ldr	x21, [x27, #520]
  404408:	tbnz	w19, #31, 404560 <__fxstatat@plt+0x2c90>
  40440c:	add	x26, x27, #0x208
  404410:	ldr	w0, [x26, #8]
  404414:	cmp	w0, w19
  404418:	b.gt	404468 <__fxstatat@plt+0x2b98>
  40441c:	mov	w0, #0x7fffffff            	// #2147483647
  404420:	cmp	w19, w0
  404424:	b.eq	40455c <__fxstatat@plt+0x2c8c>  // b.none
  404428:	add	w28, w19, #0x1
  40442c:	add	x0, x26, #0x10
  404430:	cmp	x21, x0
  404434:	sbfiz	x1, x28, #4, #32
  404438:	b.eq	404540 <__fxstatat@plt+0x2c70>  // b.none
  40443c:	mov	x0, x21
  404440:	bl	405238 <__fxstatat@plt+0x3968>
  404444:	mov	x21, x0
  404448:	str	x0, [x27, #520]
  40444c:	ldr	w0, [x26, #8]
  404450:	mov	w1, #0x0                   	// #0
  404454:	sub	w2, w28, w0
  404458:	add	x0, x21, w0, sxtw #4
  40445c:	sbfiz	x2, x2, #4, #32
  404460:	bl	401680 <memset@plt>
  404464:	str	w28, [x26, #8]
  404468:	sbfiz	x19, x19, #4, #32
  40446c:	add	x26, x20, #0x8
  404470:	add	x0, x21, x19
  404474:	str	x0, [sp, #120]
  404478:	ldp	w4, w5, [x20]
  40447c:	mov	x6, x26
  404480:	ldr	x7, [x20, #40]
  404484:	orr	w25, w5, #0x1
  404488:	ldr	x27, [x21, x19]
  40448c:	mov	x3, x24
  404490:	ldr	x28, [x0, #8]
  404494:	mov	x1, x27
  404498:	ldr	x0, [x20, #48]
  40449c:	str	x0, [sp]
  4044a0:	mov	x2, x23
  4044a4:	mov	w5, w25
  4044a8:	mov	x0, x28
  4044ac:	bl	4033a8 <__fxstatat@plt+0x1ad8>
  4044b0:	cmp	x27, x0
  4044b4:	b.hi	404514 <__fxstatat@plt+0x2c44>  // b.pmore
  4044b8:	add	x27, x0, #0x1
  4044bc:	str	x27, [x21, x19]
  4044c0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4044c4:	add	x0, x0, #0x2e0
  4044c8:	cmp	x28, x0
  4044cc:	b.eq	4044d8 <__fxstatat@plt+0x2c08>  // b.none
  4044d0:	mov	x0, x28
  4044d4:	bl	4017a0 <free@plt>
  4044d8:	mov	x0, x27
  4044dc:	bl	4051d8 <__fxstatat@plt+0x3908>
  4044e0:	ldr	x1, [sp, #120]
  4044e4:	mov	x28, x0
  4044e8:	ldr	w4, [x20]
  4044ec:	mov	x6, x26
  4044f0:	ldr	x7, [x20, #40]
  4044f4:	str	x0, [x1, #8]
  4044f8:	ldr	x1, [x20, #48]
  4044fc:	str	x1, [sp]
  404500:	mov	w5, w25
  404504:	mov	x3, x24
  404508:	mov	x2, x23
  40450c:	mov	x1, x27
  404510:	bl	4033a8 <__fxstatat@plt+0x1ad8>
  404514:	ldr	w0, [sp, #116]
  404518:	ldp	x29, x30, [sp, #16]
  40451c:	ldp	x19, x20, [sp, #32]
  404520:	ldp	x23, x24, [sp, #64]
  404524:	ldp	x25, x26, [sp, #80]
  404528:	str	w0, [x22]
  40452c:	mov	x0, x28
  404530:	ldp	x21, x22, [sp, #48]
  404534:	ldp	x27, x28, [sp, #96]
  404538:	add	sp, sp, #0x80
  40453c:	ret
  404540:	mov	x0, #0x0                   	// #0
  404544:	bl	405238 <__fxstatat@plt+0x3968>
  404548:	mov	x21, x0
  40454c:	str	x0, [x27, #520]
  404550:	ldp	x0, x1, [x26, #16]
  404554:	stp	x0, x1, [x21]
  404558:	b	40444c <__fxstatat@plt+0x2b7c>
  40455c:	bl	405430 <__fxstatat@plt+0x3b60>
  404560:	bl	401710 <abort@plt>
  404564:	nop
  404568:	stp	x29, x30, [sp, #-48]!
  40456c:	mov	x29, sp
  404570:	stp	x19, x20, [sp, #16]
  404574:	mov	x20, x0
  404578:	str	x21, [sp, #32]
  40457c:	bl	401890 <__errno_location@plt>
  404580:	adrp	x2, 41d000 <__fxstatat@plt+0x1b730>
  404584:	mov	x19, x0
  404588:	add	x2, x2, #0x2e0
  40458c:	cmp	x20, #0x0
  404590:	add	x2, x2, #0x100
  404594:	mov	x1, #0x38                  	// #56
  404598:	ldr	w21, [x19]
  40459c:	csel	x0, x2, x20, eq  // eq = none
  4045a0:	bl	4053d0 <__fxstatat@plt+0x3b00>
  4045a4:	str	w21, [x19]
  4045a8:	ldp	x19, x20, [sp, #16]
  4045ac:	ldr	x21, [sp, #32]
  4045b0:	ldp	x29, x30, [sp], #48
  4045b4:	ret
  4045b8:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  4045bc:	add	x1, x1, #0x2e0
  4045c0:	cmp	x0, #0x0
  4045c4:	add	x1, x1, #0x100
  4045c8:	csel	x0, x1, x0, eq  // eq = none
  4045cc:	ldr	w0, [x0]
  4045d0:	ret
  4045d4:	nop
  4045d8:	adrp	x2, 41d000 <__fxstatat@plt+0x1b730>
  4045dc:	add	x2, x2, #0x2e0
  4045e0:	cmp	x0, #0x0
  4045e4:	add	x2, x2, #0x100
  4045e8:	csel	x0, x2, x0, eq  // eq = none
  4045ec:	str	w1, [x0]
  4045f0:	ret
  4045f4:	nop
  4045f8:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  4045fc:	add	x3, x3, #0x2e0
  404600:	cmp	x0, #0x0
  404604:	add	x3, x3, #0x100
  404608:	csel	x0, x3, x0, eq  // eq = none
  40460c:	ubfx	x4, x1, #5, #3
  404610:	add	x3, x0, #0x8
  404614:	and	w1, w1, #0x1f
  404618:	ldr	w5, [x3, x4, lsl #2]
  40461c:	lsr	w0, w5, w1
  404620:	eor	w2, w0, w2
  404624:	and	w2, w2, #0x1
  404628:	and	w0, w0, #0x1
  40462c:	lsl	w2, w2, w1
  404630:	eor	w2, w2, w5
  404634:	str	w2, [x3, x4, lsl #2]
  404638:	ret
  40463c:	nop
  404640:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  404644:	add	x3, x3, #0x2e0
  404648:	cmp	x0, #0x0
  40464c:	add	x3, x3, #0x100
  404650:	csel	x2, x3, x0, eq  // eq = none
  404654:	ldr	w0, [x2, #4]
  404658:	str	w1, [x2, #4]
  40465c:	ret
  404660:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  404664:	add	x3, x3, #0x2e0
  404668:	cmp	x0, #0x0
  40466c:	add	x3, x3, #0x100
  404670:	csel	x0, x3, x0, eq  // eq = none
  404674:	mov	w3, #0xa                   	// #10
  404678:	cmp	x1, #0x0
  40467c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404680:	str	w3, [x0]
  404684:	b.eq	404690 <__fxstatat@plt+0x2dc0>  // b.none
  404688:	stp	x1, x2, [x0, #40]
  40468c:	ret
  404690:	stp	x29, x30, [sp, #-16]!
  404694:	mov	x29, sp
  404698:	bl	401710 <abort@plt>
  40469c:	nop
  4046a0:	sub	sp, sp, #0x50
  4046a4:	adrp	x5, 41d000 <__fxstatat@plt+0x1b730>
  4046a8:	stp	x29, x30, [sp, #16]
  4046ac:	add	x29, sp, #0x10
  4046b0:	stp	x19, x20, [sp, #32]
  4046b4:	mov	x19, x4
  4046b8:	add	x4, x5, #0x2e0
  4046bc:	cmp	x19, #0x0
  4046c0:	add	x4, x4, #0x100
  4046c4:	csel	x19, x4, x19, eq  // eq = none
  4046c8:	mov	x20, x3
  4046cc:	stp	x21, x22, [sp, #48]
  4046d0:	mov	x21, x0
  4046d4:	mov	x22, x1
  4046d8:	str	x23, [sp, #64]
  4046dc:	mov	x23, x2
  4046e0:	bl	401890 <__errno_location@plt>
  4046e4:	ldp	x7, x8, [x19, #40]
  4046e8:	mov	x3, x20
  4046ec:	mov	x20, x0
  4046f0:	mov	x0, x21
  4046f4:	ldp	w4, w5, [x19]
  4046f8:	mov	x2, x23
  4046fc:	ldr	w21, [x20]
  404700:	mov	x1, x22
  404704:	str	x8, [sp]
  404708:	add	x6, x19, #0x8
  40470c:	bl	4033a8 <__fxstatat@plt+0x1ad8>
  404710:	ldp	x29, x30, [sp, #16]
  404714:	ldr	x23, [sp, #64]
  404718:	str	w21, [x20]
  40471c:	ldp	x19, x20, [sp, #32]
  404720:	ldp	x21, x22, [sp, #48]
  404724:	add	sp, sp, #0x50
  404728:	ret
  40472c:	nop
  404730:	sub	sp, sp, #0x70
  404734:	adrp	x4, 41d000 <__fxstatat@plt+0x1b730>
  404738:	add	x4, x4, #0x2e0
  40473c:	cmp	x3, #0x0
  404740:	add	x4, x4, #0x100
  404744:	stp	x29, x30, [sp, #16]
  404748:	add	x29, sp, #0x10
  40474c:	stp	x19, x20, [sp, #32]
  404750:	csel	x19, x4, x3, eq  // eq = none
  404754:	mov	x20, x2
  404758:	stp	x21, x22, [sp, #48]
  40475c:	mov	x22, x0
  404760:	stp	x23, x24, [sp, #64]
  404764:	mov	x23, x1
  404768:	stp	x25, x26, [sp, #80]
  40476c:	stp	x27, x28, [sp, #96]
  404770:	bl	401890 <__errno_location@plt>
  404774:	ldr	w28, [x0]
  404778:	ldp	w4, w5, [x19]
  40477c:	mov	x21, x0
  404780:	ldp	x7, x0, [x19, #40]
  404784:	cmp	x20, #0x0
  404788:	cset	w24, eq  // eq = none
  40478c:	add	x27, x19, #0x8
  404790:	orr	w24, w24, w5
  404794:	mov	x6, x27
  404798:	mov	x3, x23
  40479c:	mov	x2, x22
  4047a0:	mov	w5, w24
  4047a4:	str	x0, [sp]
  4047a8:	mov	x1, #0x0                   	// #0
  4047ac:	mov	x0, #0x0                   	// #0
  4047b0:	bl	4033a8 <__fxstatat@plt+0x1ad8>
  4047b4:	add	x26, x0, #0x1
  4047b8:	mov	x25, x0
  4047bc:	mov	x0, x26
  4047c0:	bl	4051d8 <__fxstatat@plt+0x3908>
  4047c4:	ldp	x7, x1, [x19, #40]
  4047c8:	mov	w5, w24
  4047cc:	ldr	w4, [x19]
  4047d0:	mov	x6, x27
  4047d4:	str	x1, [sp]
  4047d8:	mov	x3, x23
  4047dc:	mov	x2, x22
  4047e0:	mov	x19, x0
  4047e4:	mov	x1, x26
  4047e8:	bl	4033a8 <__fxstatat@plt+0x1ad8>
  4047ec:	str	w28, [x21]
  4047f0:	cbz	x20, 4047f8 <__fxstatat@plt+0x2f28>
  4047f4:	str	x25, [x20]
  4047f8:	mov	x0, x19
  4047fc:	ldp	x29, x30, [sp, #16]
  404800:	ldp	x19, x20, [sp, #32]
  404804:	ldp	x21, x22, [sp, #48]
  404808:	ldp	x23, x24, [sp, #64]
  40480c:	ldp	x25, x26, [sp, #80]
  404810:	ldp	x27, x28, [sp, #96]
  404814:	add	sp, sp, #0x70
  404818:	ret
  40481c:	nop
  404820:	mov	x3, x2
  404824:	mov	x2, #0x0                   	// #0
  404828:	b	404730 <__fxstatat@plt+0x2e60>
  40482c:	nop
  404830:	stp	x29, x30, [sp, #-64]!
  404834:	mov	x29, sp
  404838:	stp	x21, x22, [sp, #32]
  40483c:	str	x23, [sp, #48]
  404840:	adrp	x23, 41d000 <__fxstatat@plt+0x1b730>
  404844:	add	x22, x23, #0x208
  404848:	stp	x19, x20, [sp, #16]
  40484c:	ldr	x21, [x23, #520]
  404850:	ldr	w20, [x22, #8]
  404854:	cmp	w20, #0x1
  404858:	b.le	404880 <__fxstatat@plt+0x2fb0>
  40485c:	sub	w0, w20, #0x2
  404860:	add	x20, x21, #0x28
  404864:	add	x19, x21, #0x18
  404868:	add	x20, x20, w0, uxtw #4
  40486c:	nop
  404870:	ldr	x0, [x19], #16
  404874:	bl	4017a0 <free@plt>
  404878:	cmp	x19, x20
  40487c:	b.ne	404870 <__fxstatat@plt+0x2fa0>  // b.any
  404880:	ldr	x0, [x21, #8]
  404884:	adrp	x19, 41d000 <__fxstatat@plt+0x1b730>
  404888:	add	x19, x19, #0x2e0
  40488c:	cmp	x0, x19
  404890:	b.eq	4048a0 <__fxstatat@plt+0x2fd0>  // b.none
  404894:	bl	4017a0 <free@plt>
  404898:	mov	x0, #0x100                 	// #256
  40489c:	stp	x0, x19, [x22, #16]
  4048a0:	add	x19, x22, #0x10
  4048a4:	cmp	x21, x19
  4048a8:	b.eq	4048b8 <__fxstatat@plt+0x2fe8>  // b.none
  4048ac:	mov	x0, x21
  4048b0:	bl	4017a0 <free@plt>
  4048b4:	str	x19, [x23, #520]
  4048b8:	mov	w0, #0x1                   	// #1
  4048bc:	str	w0, [x22, #8]
  4048c0:	ldp	x19, x20, [sp, #16]
  4048c4:	ldp	x21, x22, [sp, #32]
  4048c8:	ldr	x23, [sp, #48]
  4048cc:	ldp	x29, x30, [sp], #64
  4048d0:	ret
  4048d4:	nop
  4048d8:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  4048dc:	add	x3, x3, #0x2e0
  4048e0:	add	x3, x3, #0x100
  4048e4:	mov	x2, #0xffffffffffffffff    	// #-1
  4048e8:	b	4043c0 <__fxstatat@plt+0x2af0>
  4048ec:	nop
  4048f0:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  4048f4:	add	x3, x3, #0x2e0
  4048f8:	add	x3, x3, #0x100
  4048fc:	b	4043c0 <__fxstatat@plt+0x2af0>
  404900:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  404904:	add	x3, x3, #0x2e0
  404908:	mov	x1, x0
  40490c:	add	x3, x3, #0x100
  404910:	mov	x2, #0xffffffffffffffff    	// #-1
  404914:	mov	w0, #0x0                   	// #0
  404918:	b	4043c0 <__fxstatat@plt+0x2af0>
  40491c:	nop
  404920:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  404924:	add	x3, x3, #0x2e0
  404928:	mov	x2, x1
  40492c:	add	x3, x3, #0x100
  404930:	mov	x1, x0
  404934:	mov	w0, #0x0                   	// #0
  404938:	b	4043c0 <__fxstatat@plt+0x2af0>
  40493c:	nop
  404940:	stp	x29, x30, [sp, #-96]!
  404944:	add	x8, sp, #0x28
  404948:	mov	x29, sp
  40494c:	stp	x19, x20, [sp, #16]
  404950:	mov	x20, x2
  404954:	mov	w19, w0
  404958:	mov	w0, w1
  40495c:	bl	403210 <__fxstatat@plt+0x1940>
  404960:	add	x3, sp, #0x28
  404964:	mov	x1, x20
  404968:	mov	w0, w19
  40496c:	mov	x2, #0xffffffffffffffff    	// #-1
  404970:	bl	4043c0 <__fxstatat@plt+0x2af0>
  404974:	ldp	x19, x20, [sp, #16]
  404978:	ldp	x29, x30, [sp], #96
  40497c:	ret
  404980:	stp	x29, x30, [sp, #-112]!
  404984:	add	x8, sp, #0x38
  404988:	mov	x29, sp
  40498c:	stp	x19, x20, [sp, #16]
  404990:	mov	x20, x2
  404994:	mov	w19, w0
  404998:	mov	w0, w1
  40499c:	str	x21, [sp, #32]
  4049a0:	mov	x21, x3
  4049a4:	bl	403210 <__fxstatat@plt+0x1940>
  4049a8:	add	x3, sp, #0x38
  4049ac:	mov	x2, x21
  4049b0:	mov	x1, x20
  4049b4:	mov	w0, w19
  4049b8:	bl	4043c0 <__fxstatat@plt+0x2af0>
  4049bc:	ldp	x19, x20, [sp, #16]
  4049c0:	ldr	x21, [sp, #32]
  4049c4:	ldp	x29, x30, [sp], #112
  4049c8:	ret
  4049cc:	nop
  4049d0:	mov	x2, x1
  4049d4:	mov	w1, w0
  4049d8:	mov	w0, #0x0                   	// #0
  4049dc:	b	404940 <__fxstatat@plt+0x3070>
  4049e0:	mov	x4, x1
  4049e4:	mov	x3, x2
  4049e8:	mov	w1, w0
  4049ec:	mov	x2, x4
  4049f0:	mov	w0, #0x0                   	// #0
  4049f4:	b	404980 <__fxstatat@plt+0x30b0>
  4049f8:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  4049fc:	add	x3, x3, #0x2e0
  404a00:	stp	x29, x30, [sp, #-80]!
  404a04:	add	x5, x3, #0x100
  404a08:	ubfx	x7, x2, #5, #3
  404a0c:	mov	x29, sp
  404a10:	ldp	x8, x9, [x3, #256]
  404a14:	stp	x8, x9, [sp, #24]
  404a18:	add	x6, sp, #0x20
  404a1c:	and	w8, w2, #0x1f
  404a20:	add	x4, sp, #0x18
  404a24:	ldp	x2, x3, [x3, #272]
  404a28:	stp	x2, x3, [sp, #40]
  404a2c:	ldp	x2, x3, [x5, #32]
  404a30:	stp	x2, x3, [sp, #56]
  404a34:	mov	x2, x1
  404a38:	mov	x3, x4
  404a3c:	ldr	x1, [x5, #48]
  404a40:	str	x1, [sp, #72]
  404a44:	mov	x1, x0
  404a48:	mov	w0, #0x0                   	// #0
  404a4c:	ldr	w5, [x6, x7, lsl #2]
  404a50:	lsr	w4, w5, w8
  404a54:	mvn	w4, w4
  404a58:	and	w4, w4, #0x1
  404a5c:	lsl	w4, w4, w8
  404a60:	eor	w4, w4, w5
  404a64:	str	w4, [x6, x7, lsl #2]
  404a68:	bl	4043c0 <__fxstatat@plt+0x2af0>
  404a6c:	ldp	x29, x30, [sp], #80
  404a70:	ret
  404a74:	nop
  404a78:	mov	w2, w1
  404a7c:	mov	x1, #0xffffffffffffffff    	// #-1
  404a80:	b	4049f8 <__fxstatat@plt+0x3128>
  404a84:	nop
  404a88:	mov	w2, #0x3a                  	// #58
  404a8c:	mov	x1, #0xffffffffffffffff    	// #-1
  404a90:	b	4049f8 <__fxstatat@plt+0x3128>
  404a94:	nop
  404a98:	mov	w2, #0x3a                  	// #58
  404a9c:	b	4049f8 <__fxstatat@plt+0x3128>
  404aa0:	stp	x29, x30, [sp, #-160]!
  404aa4:	mov	x29, sp
  404aa8:	add	x8, sp, #0x20
  404aac:	stp	x19, x20, [sp, #16]
  404ab0:	mov	x20, x2
  404ab4:	mov	w19, w0
  404ab8:	mov	w0, w1
  404abc:	bl	403210 <__fxstatat@plt+0x1940>
  404ac0:	ldp	x0, x1, [sp, #32]
  404ac4:	stp	x0, x1, [sp, #104]
  404ac8:	add	x3, sp, #0x68
  404acc:	ldr	w2, [sp, #116]
  404ad0:	mov	x1, x20
  404ad4:	ldp	x6, x7, [sp, #48]
  404ad8:	mvn	w4, w2
  404adc:	ldp	x8, x9, [sp, #64]
  404ae0:	and	w4, w4, #0x4000000
  404ae4:	ldr	x5, [sp, #80]
  404ae8:	eor	w4, w4, w2
  404aec:	mov	w0, w19
  404af0:	mov	x2, #0xffffffffffffffff    	// #-1
  404af4:	str	w4, [sp, #116]
  404af8:	stp	x6, x7, [sp, #120]
  404afc:	stp	x8, x9, [sp, #136]
  404b00:	str	x5, [sp, #152]
  404b04:	bl	4043c0 <__fxstatat@plt+0x2af0>
  404b08:	ldp	x19, x20, [sp, #16]
  404b0c:	ldp	x29, x30, [sp], #160
  404b10:	ret
  404b14:	nop
  404b18:	adrp	x5, 41d000 <__fxstatat@plt+0x1b730>
  404b1c:	add	x5, x5, #0x2e0
  404b20:	stp	x29, x30, [sp, #-80]!
  404b24:	mov	x6, x1
  404b28:	mov	w1, #0xa                   	// #10
  404b2c:	mov	x29, sp
  404b30:	ldp	x8, x9, [x5, #256]
  404b34:	stp	x8, x9, [sp, #24]
  404b38:	cmp	x6, #0x0
  404b3c:	str	w1, [sp, #24]
  404b40:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404b44:	ldp	x10, x11, [x5, #272]
  404b48:	stp	x10, x11, [sp, #40]
  404b4c:	ldp	x8, x9, [x5, #288]
  404b50:	stp	x8, x9, [sp, #56]
  404b54:	ldr	x1, [x5, #304]
  404b58:	str	x1, [sp, #72]
  404b5c:	b.eq	404b80 <__fxstatat@plt+0x32b0>  // b.none
  404b60:	mov	x5, x2
  404b64:	mov	x1, x3
  404b68:	mov	x2, x4
  404b6c:	add	x3, sp, #0x18
  404b70:	stp	x6, x5, [sp, #64]
  404b74:	bl	4043c0 <__fxstatat@plt+0x2af0>
  404b78:	ldp	x29, x30, [sp], #80
  404b7c:	ret
  404b80:	bl	401710 <abort@plt>
  404b84:	nop
  404b88:	mov	x4, #0xffffffffffffffff    	// #-1
  404b8c:	b	404b18 <__fxstatat@plt+0x3248>
  404b90:	mov	x4, x1
  404b94:	mov	x3, x2
  404b98:	mov	x1, x0
  404b9c:	mov	x2, x4
  404ba0:	mov	w0, #0x0                   	// #0
  404ba4:	mov	x4, #0xffffffffffffffff    	// #-1
  404ba8:	b	404b18 <__fxstatat@plt+0x3248>
  404bac:	nop
  404bb0:	mov	x4, x1
  404bb4:	mov	x5, x2
  404bb8:	mov	x1, x0
  404bbc:	mov	x2, x4
  404bc0:	mov	w0, #0x0                   	// #0
  404bc4:	mov	x4, x3
  404bc8:	mov	x3, x5
  404bcc:	b	404b18 <__fxstatat@plt+0x3248>
  404bd0:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  404bd4:	add	x3, x3, #0x208
  404bd8:	add	x3, x3, #0x20
  404bdc:	b	4043c0 <__fxstatat@plt+0x2af0>
  404be0:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  404be4:	add	x3, x3, #0x208
  404be8:	mov	x2, x1
  404bec:	add	x3, x3, #0x20
  404bf0:	mov	x1, x0
  404bf4:	mov	w0, #0x0                   	// #0
  404bf8:	b	4043c0 <__fxstatat@plt+0x2af0>
  404bfc:	nop
  404c00:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  404c04:	add	x3, x3, #0x208
  404c08:	add	x3, x3, #0x20
  404c0c:	mov	x2, #0xffffffffffffffff    	// #-1
  404c10:	b	4043c0 <__fxstatat@plt+0x2af0>
  404c14:	nop
  404c18:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  404c1c:	add	x3, x3, #0x208
  404c20:	mov	x1, x0
  404c24:	add	x3, x3, #0x20
  404c28:	mov	x2, #0xffffffffffffffff    	// #-1
  404c2c:	mov	w0, #0x0                   	// #0
  404c30:	b	4043c0 <__fxstatat@plt+0x2af0>
  404c34:	nop
  404c38:	stp	x29, x30, [sp, #-160]!
  404c3c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  404c40:	add	x1, x1, #0x6e0
  404c44:	mov	x29, sp
  404c48:	add	x2, sp, #0x20
  404c4c:	str	x19, [sp, #16]
  404c50:	mov	x19, x0
  404c54:	mov	w0, #0x0                   	// #0
  404c58:	bl	401800 <__lxstat@plt>
  404c5c:	cbnz	w0, 404c78 <__fxstatat@plt+0x33a8>
  404c60:	ldp	x1, x2, [sp, #32]
  404c64:	stp	x2, x1, [x19]
  404c68:	mov	x0, x19
  404c6c:	ldr	x19, [sp, #16]
  404c70:	ldp	x29, x30, [sp], #160
  404c74:	ret
  404c78:	mov	x0, #0x0                   	// #0
  404c7c:	ldr	x19, [sp, #16]
  404c80:	ldp	x29, x30, [sp], #160
  404c84:	ret
  404c88:	sub	sp, sp, #0x50
  404c8c:	stp	x29, x30, [sp, #32]
  404c90:	add	x29, sp, #0x20
  404c94:	stp	x19, x20, [sp, #48]
  404c98:	mov	x19, x5
  404c9c:	mov	x20, x4
  404ca0:	str	x21, [sp, #64]
  404ca4:	mov	x5, x3
  404ca8:	mov	x21, x0
  404cac:	cbz	x1, 404e88 <__fxstatat@plt+0x35b8>
  404cb0:	mov	x4, x2
  404cb4:	mov	x3, x1
  404cb8:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  404cbc:	mov	w1, #0x1                   	// #1
  404cc0:	add	x2, x2, #0xe0
  404cc4:	bl	401760 <__fprintf_chk@plt>
  404cc8:	mov	w2, #0x5                   	// #5
  404ccc:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404cd0:	mov	x0, #0x0                   	// #0
  404cd4:	add	x1, x1, #0xf8
  404cd8:	bl	401820 <dcgettext@plt>
  404cdc:	mov	x3, x0
  404ce0:	mov	w4, #0x7e3                 	// #2019
  404ce4:	mov	w1, #0x1                   	// #1
  404ce8:	mov	x0, x21
  404cec:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  404cf0:	add	x2, x2, #0x3f0
  404cf4:	bl	401760 <__fprintf_chk@plt>
  404cf8:	mov	w2, #0x5                   	// #5
  404cfc:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404d00:	mov	x0, #0x0                   	// #0
  404d04:	add	x1, x1, #0x100
  404d08:	bl	401820 <dcgettext@plt>
  404d0c:	mov	x1, x21
  404d10:	bl	401830 <fputs_unlocked@plt>
  404d14:	cmp	x19, #0x5
  404d18:	b.eq	404ea4 <__fxstatat@plt+0x35d4>  // b.none
  404d1c:	b.hi	404d70 <__fxstatat@plt+0x34a0>  // b.pmore
  404d20:	cmp	x19, #0x2
  404d24:	b.eq	404ee4 <__fxstatat@plt+0x3614>  // b.none
  404d28:	b.ls	404de4 <__fxstatat@plt+0x3514>  // b.plast
  404d2c:	cmp	x19, #0x3
  404d30:	b.eq	404f64 <__fxstatat@plt+0x3694>  // b.none
  404d34:	mov	w2, #0x5                   	// #5
  404d38:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404d3c:	mov	x0, #0x0                   	// #0
  404d40:	add	x1, x1, #0x218
  404d44:	bl	401820 <dcgettext@plt>
  404d48:	mov	x2, x0
  404d4c:	ldp	x3, x4, [x20]
  404d50:	mov	x0, x21
  404d54:	ldp	x5, x6, [x20, #16]
  404d58:	mov	w1, #0x1                   	// #1
  404d5c:	ldp	x29, x30, [sp, #32]
  404d60:	ldp	x19, x20, [sp, #48]
  404d64:	ldr	x21, [sp, #64]
  404d68:	add	sp, sp, #0x50
  404d6c:	b	401760 <__fprintf_chk@plt>
  404d70:	cmp	x19, #0x8
  404d74:	b.eq	404fa0 <__fxstatat@plt+0x36d0>  // b.none
  404d78:	b.ls	404e28 <__fxstatat@plt+0x3558>  // b.plast
  404d7c:	cmp	x19, #0x9
  404d80:	b.ne	404f54 <__fxstatat@plt+0x3684>  // b.any
  404d84:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404d88:	add	x1, x1, #0x2e8
  404d8c:	mov	w2, #0x5                   	// #5
  404d90:	mov	x0, #0x0                   	// #0
  404d94:	bl	401820 <dcgettext@plt>
  404d98:	ldp	x7, x8, [x20, #32]
  404d9c:	mov	x2, x0
  404da0:	ldp	x3, x4, [x20]
  404da4:	mov	x0, x21
  404da8:	ldp	x5, x6, [x20, #16]
  404dac:	str	x8, [sp]
  404db0:	mov	w1, #0x1                   	// #1
  404db4:	ldr	x8, [x20, #48]
  404db8:	str	x8, [sp, #8]
  404dbc:	ldr	x8, [x20, #56]
  404dc0:	str	x8, [sp, #16]
  404dc4:	ldr	x8, [x20, #64]
  404dc8:	str	x8, [sp, #24]
  404dcc:	bl	401760 <__fprintf_chk@plt>
  404dd0:	ldp	x29, x30, [sp, #32]
  404dd4:	ldp	x19, x20, [sp, #48]
  404dd8:	ldr	x21, [sp, #64]
  404ddc:	add	sp, sp, #0x50
  404de0:	ret
  404de4:	cbz	x19, 404e74 <__fxstatat@plt+0x35a4>
  404de8:	cmp	x19, #0x1
  404dec:	b.ne	404f54 <__fxstatat@plt+0x3684>  // b.any
  404df0:	mov	w2, #0x5                   	// #5
  404df4:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404df8:	mov	x0, #0x0                   	// #0
  404dfc:	add	x1, x1, #0x1d0
  404e00:	bl	401820 <dcgettext@plt>
  404e04:	mov	x2, x0
  404e08:	mov	w1, w19
  404e0c:	mov	x0, x21
  404e10:	ldr	x3, [x20]
  404e14:	ldp	x29, x30, [sp, #32]
  404e18:	ldp	x19, x20, [sp, #48]
  404e1c:	ldr	x21, [sp, #64]
  404e20:	add	sp, sp, #0x50
  404e24:	b	401760 <__fprintf_chk@plt>
  404e28:	cmp	x19, #0x6
  404e2c:	b.eq	404f1c <__fxstatat@plt+0x364c>  // b.none
  404e30:	cmp	x19, #0x7
  404e34:	b.ne	404f54 <__fxstatat@plt+0x3684>  // b.any
  404e38:	mov	w2, #0x5                   	// #5
  404e3c:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404e40:	mov	x0, #0x0                   	// #0
  404e44:	add	x1, x1, #0x288
  404e48:	bl	401820 <dcgettext@plt>
  404e4c:	mov	x2, x0
  404e50:	ldp	x7, x8, [x20, #32]
  404e54:	mov	x0, x21
  404e58:	ldp	x3, x4, [x20]
  404e5c:	mov	w1, #0x1                   	// #1
  404e60:	ldp	x5, x6, [x20, #16]
  404e64:	str	x8, [sp]
  404e68:	ldr	x8, [x20, #48]
  404e6c:	str	x8, [sp, #8]
  404e70:	bl	401760 <__fprintf_chk@plt>
  404e74:	ldp	x29, x30, [sp, #32]
  404e78:	ldp	x19, x20, [sp, #48]
  404e7c:	ldr	x21, [sp, #64]
  404e80:	add	sp, sp, #0x50
  404e84:	ret
  404e88:	mov	x4, x3
  404e8c:	mov	w1, #0x1                   	// #1
  404e90:	mov	x3, x2
  404e94:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  404e98:	add	x2, x2, #0xf0
  404e9c:	bl	401760 <__fprintf_chk@plt>
  404ea0:	b	404cc8 <__fxstatat@plt+0x33f8>
  404ea4:	mov	w2, w19
  404ea8:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404eac:	mov	x0, #0x0                   	// #0
  404eb0:	add	x1, x1, #0x238
  404eb4:	bl	401820 <dcgettext@plt>
  404eb8:	mov	x2, x0
  404ebc:	ldp	x3, x4, [x20]
  404ec0:	mov	x0, x21
  404ec4:	ldp	x5, x6, [x20, #16]
  404ec8:	mov	w1, #0x1                   	// #1
  404ecc:	ldp	x29, x30, [sp, #32]
  404ed0:	ldr	x7, [x20, #32]
  404ed4:	ldp	x19, x20, [sp, #48]
  404ed8:	ldr	x21, [sp, #64]
  404edc:	add	sp, sp, #0x50
  404ee0:	b	401760 <__fprintf_chk@plt>
  404ee4:	mov	w2, #0x5                   	// #5
  404ee8:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404eec:	mov	x0, #0x0                   	// #0
  404ef0:	add	x1, x1, #0x1e0
  404ef4:	bl	401820 <dcgettext@plt>
  404ef8:	mov	x2, x0
  404efc:	ldp	x3, x4, [x20]
  404f00:	mov	x0, x21
  404f04:	ldp	x29, x30, [sp, #32]
  404f08:	mov	w1, #0x1                   	// #1
  404f0c:	ldp	x19, x20, [sp, #48]
  404f10:	ldr	x21, [sp, #64]
  404f14:	add	sp, sp, #0x50
  404f18:	b	401760 <__fprintf_chk@plt>
  404f1c:	mov	w2, #0x5                   	// #5
  404f20:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404f24:	mov	x0, #0x0                   	// #0
  404f28:	add	x1, x1, #0x260
  404f2c:	bl	401820 <dcgettext@plt>
  404f30:	mov	x2, x0
  404f34:	ldp	x3, x4, [x20]
  404f38:	mov	x0, x21
  404f3c:	ldp	x5, x6, [x20, #16]
  404f40:	mov	w1, #0x1                   	// #1
  404f44:	ldp	x7, x8, [x20, #32]
  404f48:	str	x8, [sp]
  404f4c:	bl	401760 <__fprintf_chk@plt>
  404f50:	b	404e74 <__fxstatat@plt+0x35a4>
  404f54:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404f58:	mov	w2, #0x5                   	// #5
  404f5c:	add	x1, x1, #0x320
  404f60:	b	404d90 <__fxstatat@plt+0x34c0>
  404f64:	mov	w2, #0x5                   	// #5
  404f68:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404f6c:	mov	x0, #0x0                   	// #0
  404f70:	add	x1, x1, #0x1f8
  404f74:	bl	401820 <dcgettext@plt>
  404f78:	mov	x2, x0
  404f7c:	ldp	x3, x4, [x20]
  404f80:	mov	x0, x21
  404f84:	ldr	x5, [x20, #16]
  404f88:	mov	w1, #0x1                   	// #1
  404f8c:	ldp	x29, x30, [sp, #32]
  404f90:	ldp	x19, x20, [sp, #48]
  404f94:	ldr	x21, [sp, #64]
  404f98:	add	sp, sp, #0x50
  404f9c:	b	401760 <__fprintf_chk@plt>
  404fa0:	mov	w2, #0x5                   	// #5
  404fa4:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404fa8:	mov	x0, #0x0                   	// #0
  404fac:	add	x1, x1, #0x2b8
  404fb0:	bl	401820 <dcgettext@plt>
  404fb4:	mov	x2, x0
  404fb8:	ldp	x7, x8, [x20, #32]
  404fbc:	mov	x0, x21
  404fc0:	ldp	x3, x4, [x20]
  404fc4:	mov	w1, #0x1                   	// #1
  404fc8:	ldp	x5, x6, [x20, #16]
  404fcc:	str	x8, [sp]
  404fd0:	ldr	x8, [x20, #48]
  404fd4:	str	x8, [sp, #8]
  404fd8:	ldr	x8, [x20, #56]
  404fdc:	str	x8, [sp, #16]
  404fe0:	bl	401760 <__fprintf_chk@plt>
  404fe4:	b	404e74 <__fxstatat@plt+0x35a4>
  404fe8:	ldr	x5, [x4]
  404fec:	cbz	x5, 405008 <__fxstatat@plt+0x3738>
  404ff0:	mov	x5, #0x0                   	// #0
  404ff4:	nop
  404ff8:	add	x5, x5, #0x1
  404ffc:	ldr	x6, [x4, x5, lsl #3]
  405000:	cbnz	x6, 404ff8 <__fxstatat@plt+0x3728>
  405004:	b	404c88 <__fxstatat@plt+0x33b8>
  405008:	mov	x5, #0x0                   	// #0
  40500c:	b	404c88 <__fxstatat@plt+0x33b8>
  405010:	stp	x29, x30, [sp, #-96]!
  405014:	mov	x5, #0x0                   	// #0
  405018:	mov	x29, sp
  40501c:	add	x8, sp, #0x10
  405020:	ldr	w7, [x4, #24]
  405024:	ldp	x6, x11, [x4]
  405028:	b	405050 <__fxstatat@plt+0x3780>
  40502c:	mov	x4, x6
  405030:	add	x8, x8, #0x8
  405034:	and	x6, x10, #0xfffffffffffffff8
  405038:	ldr	x4, [x4]
  40503c:	stur	x4, [x8, #-8]
  405040:	cbz	x4, 405080 <__fxstatat@plt+0x37b0>
  405044:	add	x5, x5, #0x1
  405048:	cmp	x5, #0xa
  40504c:	b.eq	405080 <__fxstatat@plt+0x37b0>  // b.none
  405050:	add	x10, x6, #0xf
  405054:	add	w9, w7, #0x8
  405058:	tbz	w7, #31, 40502c <__fxstatat@plt+0x375c>
  40505c:	add	x4, x11, w7, sxtw
  405060:	add	x10, x6, #0xf
  405064:	mov	w7, w9
  405068:	cmp	w9, #0x0
  40506c:	b.gt	40502c <__fxstatat@plt+0x375c>
  405070:	ldr	x4, [x4]
  405074:	str	x4, [x8]
  405078:	add	x8, x8, #0x8
  40507c:	cbnz	x4, 405044 <__fxstatat@plt+0x3774>
  405080:	add	x4, sp, #0x10
  405084:	bl	404c88 <__fxstatat@plt+0x33b8>
  405088:	ldp	x29, x30, [sp], #96
  40508c:	ret
  405090:	stp	x29, x30, [sp, #-288]!
  405094:	mov	w12, #0xffffffe0            	// #-32
  405098:	mov	w13, #0xffffff80            	// #-128
  40509c:	mov	x29, sp
  4050a0:	add	x14, sp, #0x100
  4050a4:	add	x11, sp, #0x120
  4050a8:	add	x9, sp, #0x30
  4050ac:	mov	w8, w12
  4050b0:	mov	x10, #0x0                   	// #0
  4050b4:	stp	x11, x11, [sp, #16]
  4050b8:	str	x14, [sp, #32]
  4050bc:	stp	w12, w13, [sp, #40]
  4050c0:	str	q0, [sp, #128]
  4050c4:	str	q1, [sp, #144]
  4050c8:	str	q2, [sp, #160]
  4050cc:	str	q3, [sp, #176]
  4050d0:	str	q4, [sp, #192]
  4050d4:	str	q5, [sp, #208]
  4050d8:	str	q6, [sp, #224]
  4050dc:	str	q7, [sp, #240]
  4050e0:	stp	x4, x5, [sp, #256]
  4050e4:	stp	x6, x7, [sp, #272]
  4050e8:	b	405110 <__fxstatat@plt+0x3840>
  4050ec:	mov	x4, x11
  4050f0:	add	x9, x9, #0x8
  4050f4:	add	x11, x11, #0x8
  4050f8:	ldr	x4, [x4]
  4050fc:	stur	x4, [x9, #-8]
  405100:	cbz	x4, 40513c <__fxstatat@plt+0x386c>
  405104:	add	x10, x10, #0x1
  405108:	cmp	x10, #0xa
  40510c:	b.eq	40513c <__fxstatat@plt+0x386c>  // b.none
  405110:	add	w5, w8, #0x8
  405114:	tbz	w8, #31, 4050ec <__fxstatat@plt+0x381c>
  405118:	add	x4, sp, #0x120
  40511c:	cmp	w5, #0x0
  405120:	add	x4, x4, w8, sxtw
  405124:	mov	w8, w5
  405128:	b.gt	4050ec <__fxstatat@plt+0x381c>
  40512c:	ldr	x4, [x4]
  405130:	str	x4, [x9]
  405134:	add	x9, x9, #0x8
  405138:	cbnz	x4, 405104 <__fxstatat@plt+0x3834>
  40513c:	add	x4, sp, #0x30
  405140:	mov	x5, x10
  405144:	bl	404c88 <__fxstatat@plt+0x33b8>
  405148:	ldp	x29, x30, [sp], #288
  40514c:	ret
  405150:	stp	x29, x30, [sp, #-16]!
  405154:	mov	w2, #0x5                   	// #5
  405158:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  40515c:	mov	x29, sp
  405160:	add	x1, x1, #0x360
  405164:	mov	x0, #0x0                   	// #0
  405168:	bl	401820 <dcgettext@plt>
  40516c:	mov	x1, x0
  405170:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  405174:	mov	w0, #0x1                   	// #1
  405178:	add	x2, x2, #0x378
  40517c:	bl	401660 <__printf_chk@plt>
  405180:	mov	w2, #0x5                   	// #5
  405184:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  405188:	mov	x0, #0x0                   	// #0
  40518c:	add	x1, x1, #0x390
  405190:	bl	401820 <dcgettext@plt>
  405194:	mov	x1, x0
  405198:	adrp	x3, 409000 <__fxstatat@plt+0x7730>
  40519c:	add	x3, x3, #0x4e8
  4051a0:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  4051a4:	mov	w0, #0x1                   	// #1
  4051a8:	add	x2, x2, #0x510
  4051ac:	bl	401660 <__printf_chk@plt>
  4051b0:	mov	w2, #0x5                   	// #5
  4051b4:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  4051b8:	mov	x0, #0x0                   	// #0
  4051bc:	add	x1, x1, #0x3a8
  4051c0:	bl	401820 <dcgettext@plt>
  4051c4:	ldp	x29, x30, [sp], #16
  4051c8:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  4051cc:	ldr	x1, [x1, #640]
  4051d0:	b	401830 <fputs_unlocked@plt>
  4051d4:	nop
  4051d8:	stp	x29, x30, [sp, #-32]!
  4051dc:	mov	x29, sp
  4051e0:	str	x19, [sp, #16]
  4051e4:	mov	x19, x0
  4051e8:	bl	401610 <malloc@plt>
  4051ec:	cmp	x0, #0x0
  4051f0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4051f4:	b.ne	405204 <__fxstatat@plt+0x3934>  // b.any
  4051f8:	ldr	x19, [sp, #16]
  4051fc:	ldp	x29, x30, [sp], #32
  405200:	ret
  405204:	bl	405430 <__fxstatat@plt+0x3b60>
  405208:	umulh	x2, x0, x1
  40520c:	mul	x0, x0, x1
  405210:	cmp	x2, #0x0
  405214:	cset	x1, ne  // ne = any
  405218:	tbnz	x0, #63, 405224 <__fxstatat@plt+0x3954>
  40521c:	cbnz	x1, 405224 <__fxstatat@plt+0x3954>
  405220:	b	4051d8 <__fxstatat@plt+0x3908>
  405224:	stp	x29, x30, [sp, #-16]!
  405228:	mov	x29, sp
  40522c:	bl	405430 <__fxstatat@plt+0x3b60>
  405230:	b	4051d8 <__fxstatat@plt+0x3908>
  405234:	nop
  405238:	stp	x29, x30, [sp, #-32]!
  40523c:	cmp	x1, #0x0
  405240:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  405244:	mov	x29, sp
  405248:	b.ne	405270 <__fxstatat@plt+0x39a0>  // b.any
  40524c:	str	x19, [sp, #16]
  405250:	mov	x19, x1
  405254:	bl	4016b0 <realloc@plt>
  405258:	cmp	x0, #0x0
  40525c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405260:	b.ne	405280 <__fxstatat@plt+0x39b0>  // b.any
  405264:	ldr	x19, [sp, #16]
  405268:	ldp	x29, x30, [sp], #32
  40526c:	ret
  405270:	bl	4017a0 <free@plt>
  405274:	mov	x0, #0x0                   	// #0
  405278:	ldp	x29, x30, [sp], #32
  40527c:	ret
  405280:	bl	405430 <__fxstatat@plt+0x3b60>
  405284:	nop
  405288:	umulh	x3, x1, x2
  40528c:	mul	x1, x1, x2
  405290:	cmp	x3, #0x0
  405294:	cset	x2, ne  // ne = any
  405298:	tbnz	x1, #63, 4052a4 <__fxstatat@plt+0x39d4>
  40529c:	cbnz	x2, 4052a4 <__fxstatat@plt+0x39d4>
  4052a0:	b	405238 <__fxstatat@plt+0x3968>
  4052a4:	stp	x29, x30, [sp, #-16]!
  4052a8:	mov	x29, sp
  4052ac:	bl	405430 <__fxstatat@plt+0x3b60>
  4052b0:	mov	x4, x1
  4052b4:	ldr	x3, [x1]
  4052b8:	cbz	x0, 4052e4 <__fxstatat@plt+0x3a14>
  4052bc:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  4052c0:	movk	x1, #0x5554
  4052c4:	udiv	x1, x1, x2
  4052c8:	cmp	x1, x3
  4052cc:	b.ls	405300 <__fxstatat@plt+0x3a30>  // b.plast
  4052d0:	add	x1, x3, #0x1
  4052d4:	add	x3, x1, x3, lsr #1
  4052d8:	mul	x1, x3, x2
  4052dc:	str	x3, [x4]
  4052e0:	b	405238 <__fxstatat@plt+0x3968>
  4052e4:	cbz	x3, 40530c <__fxstatat@plt+0x3a3c>
  4052e8:	umulh	x5, x3, x2
  4052ec:	mul	x1, x3, x2
  4052f0:	cmp	x5, #0x0
  4052f4:	cset	x2, ne  // ne = any
  4052f8:	tbnz	x1, #63, 405300 <__fxstatat@plt+0x3a30>
  4052fc:	cbz	x2, 4052dc <__fxstatat@plt+0x3a0c>
  405300:	stp	x29, x30, [sp, #-16]!
  405304:	mov	x29, sp
  405308:	bl	405430 <__fxstatat@plt+0x3b60>
  40530c:	mov	x3, #0x80                  	// #128
  405310:	cmp	x2, x3
  405314:	udiv	x3, x3, x2
  405318:	cinc	x3, x3, hi  // hi = pmore
  40531c:	b	4052e8 <__fxstatat@plt+0x3a18>
  405320:	mov	x2, x1
  405324:	ldr	x1, [x1]
  405328:	cbz	x0, 40534c <__fxstatat@plt+0x3a7c>
  40532c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  405330:	movk	x3, #0x5553
  405334:	cmp	x1, x3
  405338:	b.hi	405364 <__fxstatat@plt+0x3a94>  // b.pmore
  40533c:	add	x3, x1, #0x1
  405340:	add	x1, x3, x1, lsr #1
  405344:	str	x1, [x2]
  405348:	b	405238 <__fxstatat@plt+0x3968>
  40534c:	cmp	x1, #0x0
  405350:	cbnz	x1, 405360 <__fxstatat@plt+0x3a90>
  405354:	mov	x1, #0x80                  	// #128
  405358:	str	x1, [x2]
  40535c:	b	405238 <__fxstatat@plt+0x3968>
  405360:	b.ge	405344 <__fxstatat@plt+0x3a74>  // b.tcont
  405364:	stp	x29, x30, [sp, #-16]!
  405368:	mov	x29, sp
  40536c:	bl	405430 <__fxstatat@plt+0x3b60>
  405370:	stp	x29, x30, [sp, #-32]!
  405374:	mov	x29, sp
  405378:	str	x19, [sp, #16]
  40537c:	mov	x19, x0
  405380:	bl	4051d8 <__fxstatat@plt+0x3908>
  405384:	mov	x2, x19
  405388:	mov	w1, #0x0                   	// #0
  40538c:	ldr	x19, [sp, #16]
  405390:	ldp	x29, x30, [sp], #32
  405394:	b	401680 <memset@plt>
  405398:	umulh	x4, x0, x1
  40539c:	stp	x29, x30, [sp, #-16]!
  4053a0:	mul	x2, x0, x1
  4053a4:	cmp	x4, #0x0
  4053a8:	mov	x29, sp
  4053ac:	cset	x3, ne  // ne = any
  4053b0:	tbnz	x2, #63, 4053c8 <__fxstatat@plt+0x3af8>
  4053b4:	cbnz	x3, 4053c8 <__fxstatat@plt+0x3af8>
  4053b8:	bl	401690 <calloc@plt>
  4053bc:	cbz	x0, 4053c8 <__fxstatat@plt+0x3af8>
  4053c0:	ldp	x29, x30, [sp], #16
  4053c4:	ret
  4053c8:	bl	405430 <__fxstatat@plt+0x3b60>
  4053cc:	nop
  4053d0:	stp	x29, x30, [sp, #-32]!
  4053d4:	mov	x29, sp
  4053d8:	stp	x19, x20, [sp, #16]
  4053dc:	mov	x19, x1
  4053e0:	mov	x20, x0
  4053e4:	mov	x0, x1
  4053e8:	bl	4051d8 <__fxstatat@plt+0x3908>
  4053ec:	mov	x2, x19
  4053f0:	mov	x1, x20
  4053f4:	ldp	x19, x20, [sp, #16]
  4053f8:	ldp	x29, x30, [sp], #32
  4053fc:	b	401530 <memcpy@plt>
  405400:	stp	x29, x30, [sp, #-32]!
  405404:	mov	x29, sp
  405408:	str	x19, [sp, #16]
  40540c:	mov	x19, x0
  405410:	bl	401560 <strlen@plt>
  405414:	mov	x1, x0
  405418:	mov	x0, x19
  40541c:	add	x1, x1, #0x1
  405420:	ldr	x19, [sp, #16]
  405424:	ldp	x29, x30, [sp], #32
  405428:	b	4053d0 <__fxstatat@plt+0x3b00>
  40542c:	nop
  405430:	stp	x29, x30, [sp, #-32]!
  405434:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  405438:	mov	w2, #0x5                   	// #5
  40543c:	mov	x29, sp
  405440:	str	x19, [sp, #16]
  405444:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  405448:	ldr	w19, [x0, #512]
  40544c:	add	x1, x1, #0x420
  405450:	mov	x0, #0x0                   	// #0
  405454:	bl	401820 <dcgettext@plt>
  405458:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  40545c:	mov	x3, x0
  405460:	add	x2, x2, #0x8d8
  405464:	mov	w0, w19
  405468:	mov	w1, #0x0                   	// #0
  40546c:	bl	401580 <error@plt>
  405470:	bl	401710 <abort@plt>
  405474:	nop
  405478:	stp	x29, x30, [sp, #-16]!
  40547c:	orr	w1, w1, #0x200
  405480:	mov	x29, sp
  405484:	bl	406a08 <__fxstatat@plt+0x5138>
  405488:	cbz	x0, 405494 <__fxstatat@plt+0x3bc4>
  40548c:	ldp	x29, x30, [sp], #16
  405490:	ret
  405494:	bl	401890 <__errno_location@plt>
  405498:	ldr	w0, [x0]
  40549c:	cmp	w0, #0x16
  4054a0:	b.eq	4054a8 <__fxstatat@plt+0x3bd8>  // b.none
  4054a4:	bl	405430 <__fxstatat@plt+0x3b60>
  4054a8:	adrp	x3, 40a000 <__fxstatat@plt+0x8730>
  4054ac:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  4054b0:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  4054b4:	add	x3, x3, #0x458
  4054b8:	add	x1, x1, #0x438
  4054bc:	add	x0, x0, #0x448
  4054c0:	mov	w2, #0x29                  	// #41
  4054c4:	bl	401880 <__assert_fail@plt>
  4054c8:	ldr	w0, [x0, #72]
  4054cc:	mov	w2, #0x11                  	// #17
  4054d0:	and	w0, w0, w2
  4054d4:	cmp	w0, #0x10
  4054d8:	b.eq	4054fc <__fxstatat@plt+0x3c2c>  // b.none
  4054dc:	cmp	w0, w2
  4054e0:	mov	w0, #0x0                   	// #0
  4054e4:	b.eq	4054ec <__fxstatat@plt+0x3c1c>  // b.none
  4054e8:	ret
  4054ec:	ldr	x0, [x1, #88]
  4054f0:	cmp	x0, #0x0
  4054f4:	cset	w0, ne  // ne = any
  4054f8:	ret
  4054fc:	mov	w0, #0x1                   	// #1
  405500:	ret
  405504:	nop
  405508:	ldr	x3, [x0, #8]
  40550c:	ldr	x2, [x1, #8]
  405510:	cmp	x3, x2
  405514:	b.eq	405520 <__fxstatat@plt+0x3c50>  // b.none
  405518:	mov	w0, #0x0                   	// #0
  40551c:	ret
  405520:	ldr	x2, [x0]
  405524:	ldr	x0, [x1]
  405528:	cmp	x2, x0
  40552c:	cset	w0, eq  // eq = none
  405530:	ret
  405534:	nop
  405538:	ldr	x0, [x0, #8]
  40553c:	udiv	x2, x0, x1
  405540:	msub	x0, x2, x1, x0
  405544:	ret
  405548:	ldr	x0, [x0]
  40554c:	udiv	x2, x0, x1
  405550:	msub	x0, x2, x1, x0
  405554:	ret
  405558:	ldr	x2, [x0]
  40555c:	ldr	x0, [x1]
  405560:	cmp	x2, x0
  405564:	cset	w0, eq  // eq = none
  405568:	ret
  40556c:	nop
  405570:	ldr	x2, [x0]
  405574:	mov	w3, #0xffffffff            	// #-1
  405578:	ldr	x0, [x1]
  40557c:	ldr	x2, [x2, #128]
  405580:	ldr	x1, [x0, #128]
  405584:	cmp	x2, x1
  405588:	cset	w0, hi  // hi = pmore
  40558c:	csel	w0, w0, w3, cs  // cs = hs, nlast
  405590:	ret
  405594:	nop
  405598:	stp	x29, x30, [sp, #-48]!
  40559c:	mov	x29, sp
  4055a0:	stp	x19, x20, [sp, #16]
  4055a4:	mov	x19, x1
  4055a8:	mov	x20, x2
  4055ac:	stp	x21, x22, [sp, #32]
  4055b0:	mov	x21, x0
  4055b4:	ldr	x1, [x0, #56]
  4055b8:	ldr	x0, [x0, #16]
  4055bc:	cmp	x1, x2
  4055c0:	ldr	x22, [x21, #64]
  4055c4:	b.cs	4055ec <__fxstatat@plt+0x3d1c>  // b.hs, b.nlast
  4055c8:	add	x1, x2, #0x28
  4055cc:	str	x1, [x21, #56]
  4055d0:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  4055d4:	cmp	x1, x2
  4055d8:	b.hi	40566c <__fxstatat@plt+0x3d9c>  // b.pmore
  4055dc:	lsl	x1, x1, #3
  4055e0:	bl	4016b0 <realloc@plt>
  4055e4:	cbz	x0, 405668 <__fxstatat@plt+0x3d98>
  4055e8:	str	x0, [x21, #16]
  4055ec:	mov	x1, x0
  4055f0:	cbz	x19, 405604 <__fxstatat@plt+0x3d34>
  4055f4:	nop
  4055f8:	str	x19, [x1], #8
  4055fc:	ldr	x19, [x19, #16]
  405600:	cbnz	x19, 4055f8 <__fxstatat@plt+0x3d28>
  405604:	mov	x3, x22
  405608:	mov	x1, x20
  40560c:	mov	x2, #0x8                   	// #8
  405610:	bl	4015b0 <qsort@plt>
  405614:	ldr	x2, [x21, #16]
  405618:	subs	x6, x20, #0x1
  40561c:	mov	x1, #0x0                   	// #0
  405620:	mov	x5, x2
  405624:	ldr	x0, [x5], #8
  405628:	mov	x3, x0
  40562c:	b.ne	405638 <__fxstatat@plt+0x3d68>  // b.any
  405630:	b	40568c <__fxstatat@plt+0x3dbc>
  405634:	ldr	x3, [x2, x1, lsl #3]
  405638:	ldr	x4, [x5, x1, lsl #3]
  40563c:	str	x4, [x3, #16]
  405640:	add	x1, x1, #0x1
  405644:	cmp	x1, x6
  405648:	b.ne	405634 <__fxstatat@plt+0x3d64>  // b.any
  40564c:	add	x20, x2, x20, lsl #3
  405650:	ldur	x1, [x20, #-8]
  405654:	str	xzr, [x1, #16]
  405658:	ldp	x19, x20, [sp, #16]
  40565c:	ldp	x21, x22, [sp, #32]
  405660:	ldp	x29, x30, [sp], #48
  405664:	ret
  405668:	ldr	x0, [x21, #16]
  40566c:	bl	4017a0 <free@plt>
  405670:	str	xzr, [x21, #16]
  405674:	mov	x0, x19
  405678:	str	xzr, [x21, #56]
  40567c:	ldp	x19, x20, [sp, #16]
  405680:	ldp	x21, x22, [sp, #32]
  405684:	ldp	x29, x30, [sp], #48
  405688:	ret
  40568c:	mov	x1, x0
  405690:	b	405654 <__fxstatat@plt+0x3d84>
  405694:	nop
  405698:	stp	x29, x30, [sp, #-48]!
  40569c:	mov	x29, sp
  4056a0:	stp	x19, x20, [sp, #16]
  4056a4:	mov	x20, x2
  4056a8:	add	x2, x2, #0x100
  4056ac:	stp	x21, x22, [sp, #32]
  4056b0:	mov	x21, x0
  4056b4:	mov	x22, x1
  4056b8:	and	x0, x2, #0xfffffffffffffff8
  4056bc:	bl	401610 <malloc@plt>
  4056c0:	mov	x19, x0
  4056c4:	cbz	x0, 405704 <__fxstatat@plt+0x3e34>
  4056c8:	mov	x1, x22
  4056cc:	mov	x2, x20
  4056d0:	add	x0, x0, #0xf8
  4056d4:	bl	401530 <memcpy@plt>
  4056d8:	add	x2, x19, x20
  4056dc:	mov	w0, #0x30000               	// #196608
  4056e0:	ldr	x1, [x21, #32]
  4056e4:	strb	wzr, [x2, #248]
  4056e8:	stp	xzr, xzr, [x19, #24]
  4056ec:	str	xzr, [x19, #40]
  4056f0:	str	x1, [x19, #56]
  4056f4:	str	wzr, [x19, #64]
  4056f8:	str	x21, [x19, #80]
  4056fc:	str	x20, [x19, #96]
  405700:	stur	w0, [x19, #110]
  405704:	mov	x0, x19
  405708:	ldp	x19, x20, [sp, #16]
  40570c:	ldp	x21, x22, [sp, #32]
  405710:	ldp	x29, x30, [sp], #48
  405714:	ret
  405718:	cbz	x0, 40575c <__fxstatat@plt+0x3e8c>
  40571c:	stp	x29, x30, [sp, #-32]!
  405720:	mov	x29, sp
  405724:	stp	x19, x20, [sp, #16]
  405728:	mov	x19, x0
  40572c:	nop
  405730:	mov	x20, x19
  405734:	ldr	x19, [x19, #16]
  405738:	ldr	x0, [x20, #24]
  40573c:	cbz	x0, 405744 <__fxstatat@plt+0x3e74>
  405740:	bl	4016c0 <closedir@plt>
  405744:	mov	x0, x20
  405748:	bl	4017a0 <free@plt>
  40574c:	cbnz	x19, 405730 <__fxstatat@plt+0x3e60>
  405750:	ldp	x19, x20, [sp, #16]
  405754:	ldp	x29, x30, [sp], #32
  405758:	ret
  40575c:	ret
  405760:	stp	x29, x30, [sp, #-32]!
  405764:	mov	x29, sp
  405768:	str	x19, [sp, #16]
  40576c:	mov	x19, x0
  405770:	b	40577c <__fxstatat@plt+0x3eac>
  405774:	bl	408a20 <__fxstatat@plt+0x7150>
  405778:	tbz	w0, #31, 4057a0 <__fxstatat@plt+0x3ed0>
  40577c:	mov	x0, x19
  405780:	bl	4089d0 <__fxstatat@plt+0x7100>
  405784:	mov	w1, w0
  405788:	mov	x0, x19
  40578c:	tst	w1, #0xff
  405790:	b.eq	405774 <__fxstatat@plt+0x3ea4>  // b.none
  405794:	ldr	x19, [sp, #16]
  405798:	ldp	x29, x30, [sp], #32
  40579c:	ret
  4057a0:	bl	4016d0 <close@plt>
  4057a4:	b	40577c <__fxstatat@plt+0x3eac>
  4057a8:	stp	x29, x30, [sp, #-176]!
  4057ac:	mov	x29, sp
  4057b0:	stp	x21, x22, [sp, #32]
  4057b4:	ldr	x22, [x0, #80]
  4057b8:	stp	x19, x20, [sp, #16]
  4057bc:	mov	x19, x0
  4057c0:	ldr	w0, [x22, #72]
  4057c4:	tbz	w0, #9, 405848 <__fxstatat@plt+0x3f78>
  4057c8:	ldr	x21, [x22, #80]
  4057cc:	mov	w20, w1
  4057d0:	cbz	x21, 405804 <__fxstatat@plt+0x3f34>
  4057d4:	ldr	x2, [x19, #120]
  4057d8:	add	x1, sp, #0x38
  4057dc:	mov	x0, x21
  4057e0:	str	x2, [sp, #56]
  4057e4:	bl	408078 <__fxstatat@plt+0x67a8>
  4057e8:	cbz	x0, 405834 <__fxstatat@plt+0x3f64>
  4057ec:	ldr	x20, [x0, #8]
  4057f0:	ldp	x21, x22, [sp, #32]
  4057f4:	mov	x0, x20
  4057f8:	ldp	x19, x20, [sp, #16]
  4057fc:	ldp	x29, x30, [sp], #176
  405800:	ret
  405804:	adrp	x4, 401000 <mbrtowc@plt-0x520>
  405808:	adrp	x3, 405000 <__fxstatat@plt+0x3730>
  40580c:	add	x4, x4, #0x7a0
  405810:	add	x3, x3, #0x558
  405814:	adrp	x2, 405000 <__fxstatat@plt+0x3730>
  405818:	mov	x1, #0x0                   	// #0
  40581c:	add	x2, x2, #0x548
  405820:	mov	x0, #0xd                   	// #13
  405824:	bl	408310 <__fxstatat@plt+0x6a40>
  405828:	str	x0, [x22, #80]
  40582c:	mov	x21, x0
  405830:	cbnz	x0, 4057d4 <__fxstatat@plt+0x3f04>
  405834:	tbnz	w20, #31, 405848 <__fxstatat@plt+0x3f78>
  405838:	mov	w0, w20
  40583c:	add	x1, sp, #0x38
  405840:	bl	401670 <fstatfs@plt>
  405844:	cbz	w0, 405860 <__fxstatat@plt+0x3f90>
  405848:	mov	x20, #0x0                   	// #0
  40584c:	mov	x0, x20
  405850:	ldp	x19, x20, [sp, #16]
  405854:	ldp	x21, x22, [sp, #32]
  405858:	ldp	x29, x30, [sp], #176
  40585c:	ret
  405860:	ldr	x20, [sp, #56]
  405864:	cbz	x21, 40584c <__fxstatat@plt+0x3f7c>
  405868:	mov	x0, #0x10                  	// #16
  40586c:	bl	401610 <malloc@plt>
  405870:	mov	x22, x0
  405874:	cbz	x0, 40584c <__fxstatat@plt+0x3f7c>
  405878:	ldr	x2, [x19, #120]
  40587c:	stp	x2, x20, [x22]
  405880:	mov	x0, x21
  405884:	mov	x1, x22
  405888:	bl	408868 <__fxstatat@plt+0x6f98>
  40588c:	cbz	x0, 4058a0 <__fxstatat@plt+0x3fd0>
  405890:	cmp	x22, x0
  405894:	b.ne	4058b0 <__fxstatat@plt+0x3fe0>  // b.any
  405898:	ldr	x20, [sp, #56]
  40589c:	b	40584c <__fxstatat@plt+0x3f7c>
  4058a0:	mov	x0, x22
  4058a4:	bl	4017a0 <free@plt>
  4058a8:	ldr	x20, [sp, #56]
  4058ac:	b	40584c <__fxstatat@plt+0x3f7c>
  4058b0:	bl	401710 <abort@plt>
  4058b4:	nop
  4058b8:	stp	x29, x30, [sp, #-16]!
  4058bc:	mov	x29, sp
  4058c0:	bl	4057a8 <__fxstatat@plt+0x3ed8>
  4058c4:	mov	x1, x0
  4058c8:	mov	x0, #0x4973                	// #18803
  4058cc:	movk	x0, #0x5265, lsl #16
  4058d0:	cmp	x1, x0
  4058d4:	b.eq	405950 <__fxstatat@plt+0x4080>  // b.none
  4058d8:	b.le	40591c <__fxstatat@plt+0x404c>
  4058dc:	mov	x2, #0x5342                	// #21314
  4058e0:	mov	w0, #0x2                   	// #2
  4058e4:	movk	x2, #0x5846, lsl #16
  4058e8:	cmp	x1, x2
  4058ec:	b.eq	405914 <__fxstatat@plt+0x4044>  // b.none
  4058f0:	mov	x2, #0x4d42                	// #19778
  4058f4:	mov	w0, #0x0                   	// #0
  4058f8:	movk	x2, #0xff53, lsl #16
  4058fc:	cmp	x1, x2
  405900:	b.eq	405914 <__fxstatat@plt+0x4044>  // b.none
  405904:	mov	x0, #0x414f                	// #16719
  405908:	movk	x0, #0x5346, lsl #16
  40590c:	cmp	x1, x0
  405910:	cset	w0, ne  // ne = any
  405914:	ldp	x29, x30, [sp], #16
  405918:	ret
  40591c:	mov	x0, #0x6969                	// #26985
  405920:	cmp	x1, x0
  405924:	b.eq	405948 <__fxstatat@plt+0x4078>  // b.none
  405928:	mov	x2, #0x9fa0                	// #40864
  40592c:	mov	w0, #0x0                   	// #0
  405930:	cmp	x1, x2
  405934:	b.eq	405914 <__fxstatat@plt+0x4044>  // b.none
  405938:	cmp	x1, #0x0
  40593c:	cset	w0, ne  // ne = any
  405940:	ldp	x29, x30, [sp], #16
  405944:	ret
  405948:	mov	w0, #0x0                   	// #0
  40594c:	b	405914 <__fxstatat@plt+0x4044>
  405950:	mov	w0, #0x2                   	// #2
  405954:	b	405914 <__fxstatat@plt+0x4044>
  405958:	stp	x29, x30, [sp, #-32]!
  40595c:	mov	x29, sp
  405960:	stp	x19, x20, [sp, #16]
  405964:	mov	x19, x0
  405968:	mov	w20, w1
  40596c:	mov	w0, #0xffffff9c            	// #-100
  405970:	ldr	w1, [x19, #44]
  405974:	cmp	w1, w20
  405978:	ccmp	w1, w0, #0x4, eq  // eq = none
  40597c:	b.ne	4059d4 <__fxstatat@plt+0x4104>  // b.any
  405980:	and	w2, w2, #0xff
  405984:	cbnz	w2, 4059a8 <__fxstatat@plt+0x40d8>
  405988:	ldr	w0, [x19, #72]
  40598c:	tst	x0, #0x4
  405990:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  405994:	b.ge	4059c8 <__fxstatat@plt+0x40f8>  // b.tcont
  405998:	str	w20, [x19, #44]
  40599c:	ldp	x19, x20, [sp, #16]
  4059a0:	ldp	x29, x30, [sp], #32
  4059a4:	ret
  4059a8:	add	x0, x19, #0x60
  4059ac:	bl	4089d8 <__fxstatat@plt+0x7108>
  4059b0:	tbnz	w0, #31, 405998 <__fxstatat@plt+0x40c8>
  4059b4:	bl	4016d0 <close@plt>
  4059b8:	str	w20, [x19, #44]
  4059bc:	ldp	x19, x20, [sp, #16]
  4059c0:	ldp	x29, x30, [sp], #32
  4059c4:	ret
  4059c8:	mov	w0, w1
  4059cc:	bl	4016d0 <close@plt>
  4059d0:	b	4059b8 <__fxstatat@plt+0x40e8>
  4059d4:	bl	401710 <abort@plt>
  4059d8:	stp	x29, x30, [sp, #-32]!
  4059dc:	mov	x29, sp
  4059e0:	ldr	w1, [x0, #72]
  4059e4:	stp	x19, x20, [sp, #16]
  4059e8:	mov	x19, x0
  4059ec:	mov	w20, #0x0                   	// #0
  4059f0:	tbnz	w1, #2, 405a08 <__fxstatat@plt+0x4138>
  4059f4:	tbz	w1, #9, 405a20 <__fxstatat@plt+0x4150>
  4059f8:	and	w20, w1, #0x4
  4059fc:	mov	w2, #0x1                   	// #1
  405a00:	mov	w1, #0xffffff9c            	// #-100
  405a04:	bl	405958 <__fxstatat@plt+0x4088>
  405a08:	add	x0, x19, #0x60
  405a0c:	bl	405760 <__fxstatat@plt+0x3e90>
  405a10:	mov	w0, w20
  405a14:	ldp	x19, x20, [sp, #16]
  405a18:	ldp	x29, x30, [sp], #32
  405a1c:	ret
  405a20:	ldr	w0, [x0, #40]
  405a24:	bl	401590 <fchdir@plt>
  405a28:	cmp	w0, #0x0
  405a2c:	cset	w20, ne  // ne = any
  405a30:	add	x0, x19, #0x60
  405a34:	bl	405760 <__fxstatat@plt+0x3e90>
  405a38:	mov	w0, w20
  405a3c:	ldp	x19, x20, [sp, #16]
  405a40:	ldp	x29, x30, [sp], #32
  405a44:	ret
  405a48:	stp	x29, x30, [sp, #-48]!
  405a4c:	and	w3, w3, #0xff
  405a50:	mov	x29, sp
  405a54:	ldr	x5, [x2, #88]
  405a58:	stp	x19, x20, [sp, #16]
  405a5c:	ldr	w4, [x1]
  405a60:	str	x21, [sp, #32]
  405a64:	mov	x19, x2
  405a68:	mov	x21, x1
  405a6c:	add	x20, x2, #0x78
  405a70:	ldr	x1, [x2, #48]
  405a74:	cbnz	x5, 405acc <__fxstatat@plt+0x41fc>
  405a78:	tbz	w4, #0, 405acc <__fxstatat@plt+0x41fc>
  405a7c:	mov	x2, x20
  405a80:	mov	w0, #0x0                   	// #0
  405a84:	bl	4018a0 <__xstat@plt>
  405a88:	cbz	w0, 405af4 <__fxstatat@plt+0x4224>
  405a8c:	bl	401890 <__errno_location@plt>
  405a90:	mov	x21, x0
  405a94:	ldr	w0, [x0]
  405a98:	cmp	w0, #0x2
  405a9c:	b.ne	405b34 <__fxstatat@plt+0x4264>  // b.any
  405aa0:	ldr	x1, [x19, #48]
  405aa4:	mov	x2, x20
  405aa8:	mov	w0, #0x0                   	// #0
  405aac:	bl	401800 <__lxstat@plt>
  405ab0:	cbnz	w0, 405bd8 <__fxstatat@plt+0x4308>
  405ab4:	str	wzr, [x21]
  405ab8:	mov	w0, #0xd                   	// #13
  405abc:	ldp	x19, x20, [sp, #16]
  405ac0:	ldr	x21, [sp, #32]
  405ac4:	ldp	x29, x30, [sp], #48
  405ac8:	ret
  405acc:	tst	x4, #0x2
  405ad0:	ccmp	w3, #0x0, #0x0, eq  // eq = none
  405ad4:	b.ne	405a7c <__fxstatat@plt+0x41ac>  // b.any
  405ad8:	mov	x2, x1
  405adc:	mov	x3, x20
  405ae0:	mov	w1, w0
  405ae4:	mov	w4, #0x100                 	// #256
  405ae8:	mov	w0, #0x0                   	// #0
  405aec:	bl	4018d0 <__fxstatat@plt>
  405af0:	cbnz	w0, 405b2c <__fxstatat@plt+0x425c>
  405af4:	ldr	w0, [x20, #16]
  405af8:	and	w0, w0, #0xf000
  405afc:	cmp	w0, #0x4, lsl #12
  405b00:	b.eq	405b6c <__fxstatat@plt+0x429c>  // b.none
  405b04:	cmp	w0, #0xa, lsl #12
  405b08:	b.eq	405be8 <__fxstatat@plt+0x4318>  // b.none
  405b0c:	cmp	w0, #0x8, lsl #12
  405b10:	mov	w1, #0x8                   	// #8
  405b14:	mov	w0, #0x3                   	// #3
  405b18:	csel	w0, w0, w1, ne  // ne = any
  405b1c:	ldp	x19, x20, [sp, #16]
  405b20:	ldr	x21, [sp, #32]
  405b24:	ldp	x29, x30, [sp], #48
  405b28:	ret
  405b2c:	bl	401890 <__errno_location@plt>
  405b30:	ldr	w0, [x0]
  405b34:	str	w0, [x19, #64]
  405b38:	mov	w0, #0xa                   	// #10
  405b3c:	stp	xzr, xzr, [x19, #120]
  405b40:	stp	xzr, xzr, [x20, #16]
  405b44:	stp	xzr, xzr, [x20, #32]
  405b48:	stp	xzr, xzr, [x20, #48]
  405b4c:	stp	xzr, xzr, [x20, #64]
  405b50:	stp	xzr, xzr, [x20, #80]
  405b54:	stp	xzr, xzr, [x20, #96]
  405b58:	stp	xzr, xzr, [x20, #112]
  405b5c:	ldp	x19, x20, [sp, #16]
  405b60:	ldr	x21, [sp, #32]
  405b64:	ldp	x29, x30, [sp], #48
  405b68:	ret
  405b6c:	ldr	w1, [x20, #20]
  405b70:	cmp	w1, #0x1
  405b74:	b.ls	405be0 <__fxstatat@plt+0x4310>  // b.plast
  405b78:	ldr	x0, [x19, #88]
  405b7c:	cmp	x0, #0x0
  405b80:	b.le	405be0 <__fxstatat@plt+0x4310>
  405b84:	ldr	w2, [x21]
  405b88:	sub	w0, w1, #0x2
  405b8c:	tst	x2, #0x20
  405b90:	csel	w1, w0, w1, eq  // eq = none
  405b94:	ldrb	w2, [x19, #248]
  405b98:	mov	w0, #0x1                   	// #1
  405b9c:	str	w1, [x19, #104]
  405ba0:	cmp	w2, #0x2e
  405ba4:	b.ne	405b1c <__fxstatat@plt+0x424c>  // b.any
  405ba8:	ldrb	w1, [x19, #249]
  405bac:	cbz	w1, 405bc4 <__fxstatat@plt+0x42f4>
  405bb0:	ldr	w1, [x19, #248]
  405bb4:	mov	w2, #0x2e00                	// #11776
  405bb8:	and	w1, w1, #0xffff00
  405bbc:	cmp	w1, w2
  405bc0:	b.ne	405b1c <__fxstatat@plt+0x424c>  // b.any
  405bc4:	ldr	x1, [x19, #88]
  405bc8:	mov	w0, #0x5                   	// #5
  405bcc:	cmp	x1, #0x0
  405bd0:	csinc	w0, w0, wzr, ne  // ne = any
  405bd4:	b	405b1c <__fxstatat@plt+0x424c>
  405bd8:	ldr	w0, [x21]
  405bdc:	b	405b34 <__fxstatat@plt+0x4264>
  405be0:	mov	w1, #0xffffffff            	// #-1
  405be4:	b	405b94 <__fxstatat@plt+0x42c4>
  405be8:	mov	w0, #0xc                   	// #12
  405bec:	b	405b1c <__fxstatat@plt+0x424c>
  405bf0:	stp	x29, x30, [sp, #-32]!
  405bf4:	mov	x4, x1
  405bf8:	mov	x29, sp
  405bfc:	ldr	x5, [x1]
  405c00:	str	x19, [sp, #16]
  405c04:	mov	x19, x0
  405c08:	add	x3, x5, #0x100
  405c0c:	add	x1, x3, x2
  405c10:	cmp	x5, x1
  405c14:	ldr	x0, [x0]
  405c18:	b.hi	405c40 <__fxstatat@plt+0x4370>  // b.pmore
  405c1c:	str	x1, [x4]
  405c20:	bl	4016b0 <realloc@plt>
  405c24:	mov	x1, x0
  405c28:	cbz	x0, 405c68 <__fxstatat@plt+0x4398>
  405c2c:	mov	w0, #0x1                   	// #1
  405c30:	str	x1, [x19]
  405c34:	ldr	x19, [sp, #16]
  405c38:	ldp	x29, x30, [sp], #32
  405c3c:	ret
  405c40:	bl	4017a0 <free@plt>
  405c44:	str	xzr, [x19]
  405c48:	bl	401890 <__errno_location@plt>
  405c4c:	mov	x1, x0
  405c50:	mov	w2, #0x24                  	// #36
  405c54:	mov	w0, #0x0                   	// #0
  405c58:	ldr	x19, [sp, #16]
  405c5c:	str	w2, [x1]
  405c60:	ldp	x29, x30, [sp], #32
  405c64:	ret
  405c68:	ldr	x0, [x19]
  405c6c:	bl	4017a0 <free@plt>
  405c70:	str	xzr, [x19]
  405c74:	mov	w0, #0x0                   	// #0
  405c78:	b	405c34 <__fxstatat@plt+0x4364>
  405c7c:	nop
  405c80:	stp	x29, x30, [sp, #-32]!
  405c84:	mov	x29, sp
  405c88:	str	x19, [sp, #16]
  405c8c:	mov	x19, x1
  405c90:	mov	w1, #0x102                 	// #258
  405c94:	tst	w0, w1
  405c98:	b.eq	405cd8 <__fxstatat@plt+0x4408>  // b.none
  405c9c:	adrp	x4, 401000 <mbrtowc@plt-0x520>
  405ca0:	adrp	x3, 405000 <__fxstatat@plt+0x3730>
  405ca4:	add	x4, x4, #0x7a0
  405ca8:	add	x3, x3, #0x508
  405cac:	adrp	x2, 405000 <__fxstatat@plt+0x3730>
  405cb0:	mov	x1, #0x0                   	// #0
  405cb4:	add	x2, x2, #0x538
  405cb8:	mov	x0, #0x1f                  	// #31
  405cbc:	bl	408310 <__fxstatat@plt+0x6a40>
  405cc0:	cmp	x0, #0x0
  405cc4:	str	x0, [x19]
  405cc8:	cset	w0, ne  // ne = any
  405ccc:	ldr	x19, [sp, #16]
  405cd0:	ldp	x29, x30, [sp], #32
  405cd4:	ret
  405cd8:	mov	x0, #0x20                  	// #32
  405cdc:	bl	401610 <malloc@plt>
  405ce0:	str	x0, [x19]
  405ce4:	cbz	x0, 405cfc <__fxstatat@plt+0x442c>
  405ce8:	bl	4078c0 <__fxstatat@plt+0x5ff0>
  405cec:	mov	w0, #0x1                   	// #1
  405cf0:	ldr	x19, [sp, #16]
  405cf4:	ldp	x29, x30, [sp], #32
  405cf8:	ret
  405cfc:	mov	w0, #0x0                   	// #0
  405d00:	b	405ccc <__fxstatat@plt+0x43fc>
  405d04:	nop
  405d08:	lsl	w3, w1, #11
  405d0c:	mov	x4, x2
  405d10:	and	w3, w3, #0x8000
  405d14:	mov	w2, #0x4900                	// #18688
  405d18:	movk	w2, #0x8, lsl #16
  405d1c:	orr	w2, w3, w2
  405d20:	tbz	w1, #9, 405d2c <__fxstatat@plt+0x445c>
  405d24:	mov	x1, x4
  405d28:	b	408ab0 <__fxstatat@plt+0x71e0>
  405d2c:	mov	w1, w2
  405d30:	mov	x0, x4
  405d34:	b	407988 <__fxstatat@plt+0x60b8>
  405d38:	stp	x29, x30, [sp, #-208]!
  405d3c:	mov	x29, sp
  405d40:	stp	x19, x20, [sp, #16]
  405d44:	mov	w20, w2
  405d48:	mov	x19, x3
  405d4c:	stp	x21, x22, [sp, #32]
  405d50:	mov	x21, x0
  405d54:	ldr	w22, [x0, #72]
  405d58:	stp	x23, x24, [sp, #48]
  405d5c:	mov	x23, x1
  405d60:	and	w0, w22, #0x4
  405d64:	str	x25, [sp, #64]
  405d68:	cbz	x3, 405d78 <__fxstatat@plt+0x44a8>
  405d6c:	ldrb	w1, [x3]
  405d70:	cmp	w1, #0x2e
  405d74:	b.eq	405de8 <__fxstatat@plt+0x4518>  // b.none
  405d78:	cbnz	w0, 405eac <__fxstatat@plt+0x45dc>
  405d7c:	mov	w25, #0x0                   	// #0
  405d80:	tbnz	w20, #31, 405e1c <__fxstatat@plt+0x454c>
  405d84:	mov	w24, w20
  405d88:	mov	w25, #0x0                   	// #0
  405d8c:	tbnz	w22, #1, 405e40 <__fxstatat@plt+0x4570>
  405d90:	cbz	x19, 405da0 <__fxstatat@plt+0x44d0>
  405d94:	ldrb	w1, [x19]
  405d98:	cmp	w1, #0x2e
  405d9c:	b.eq	405ef0 <__fxstatat@plt+0x4620>  // b.none
  405da0:	tbnz	w22, #9, 405e7c <__fxstatat@plt+0x45ac>
  405da4:	mov	w0, w24
  405da8:	bl	401590 <fchdir@plt>
  405dac:	mov	w19, w0
  405db0:	tbz	w20, #31, 405ebc <__fxstatat@plt+0x45ec>
  405db4:	bl	401890 <__errno_location@plt>
  405db8:	mov	x20, x0
  405dbc:	mov	w0, w24
  405dc0:	ldr	w21, [x20]
  405dc4:	bl	4016d0 <close@plt>
  405dc8:	str	w21, [x20]
  405dcc:	mov	w0, w19
  405dd0:	ldp	x19, x20, [sp, #16]
  405dd4:	ldp	x21, x22, [sp, #32]
  405dd8:	ldp	x23, x24, [sp, #48]
  405ddc:	ldr	x25, [sp, #64]
  405de0:	ldp	x29, x30, [sp], #208
  405de4:	ret
  405de8:	ldrb	w2, [x3, #1]
  405dec:	cmp	w2, #0x2e
  405df0:	b.ne	405d78 <__fxstatat@plt+0x44a8>  // b.any
  405df4:	ldrb	w2, [x3, #2]
  405df8:	cbnz	w2, 405d78 <__fxstatat@plt+0x44a8>
  405dfc:	cbnz	w0, 405eac <__fxstatat@plt+0x45dc>
  405e00:	tbz	w20, #31, 405f54 <__fxstatat@plt+0x4684>
  405e04:	tbz	w22, #9, 405f08 <__fxstatat@plt+0x4638>
  405e08:	add	x24, x21, #0x60
  405e0c:	mov	x0, x24
  405e10:	bl	4089d0 <__fxstatat@plt+0x7100>
  405e14:	ands	w25, w0, #0xff
  405e18:	b.eq	405f1c <__fxstatat@plt+0x464c>  // b.none
  405e1c:	ldr	w0, [x21, #44]
  405e20:	mov	w1, w22
  405e24:	mov	x2, x19
  405e28:	bl	405d08 <__fxstatat@plt+0x4438>
  405e2c:	mov	w24, w0
  405e30:	tbnz	w0, #31, 405f4c <__fxstatat@plt+0x467c>
  405e34:	ldr	w22, [x21, #72]
  405e38:	tbz	w22, #1, 405d90 <__fxstatat@plt+0x44c0>
  405e3c:	nop
  405e40:	add	x2, sp, #0x50
  405e44:	mov	w1, w24
  405e48:	mov	w0, #0x0                   	// #0
  405e4c:	bl	401810 <__fxstat@plt>
  405e50:	cbnz	w0, 405ee4 <__fxstatat@plt+0x4614>
  405e54:	ldr	x0, [sp, #80]
  405e58:	ldr	x1, [x23, #120]
  405e5c:	cmp	x1, x0
  405e60:	b.ne	405ed8 <__fxstatat@plt+0x4608>  // b.any
  405e64:	ldr	x0, [sp, #88]
  405e68:	ldr	x1, [x23, #128]
  405e6c:	cmp	x1, x0
  405e70:	b.ne	405ed8 <__fxstatat@plt+0x4608>  // b.any
  405e74:	ldr	w22, [x21, #72]
  405e78:	tbz	w22, #9, 405da4 <__fxstatat@plt+0x44d4>
  405e7c:	eor	w2, w25, #0x1
  405e80:	mov	w1, w24
  405e84:	mov	x0, x21
  405e88:	mov	w19, #0x0                   	// #0
  405e8c:	bl	405958 <__fxstatat@plt+0x4088>
  405e90:	mov	w0, w19
  405e94:	ldp	x19, x20, [sp, #16]
  405e98:	ldp	x21, x22, [sp, #32]
  405e9c:	ldp	x23, x24, [sp, #48]
  405ea0:	ldr	x25, [sp, #64]
  405ea4:	ldp	x29, x30, [sp], #208
  405ea8:	ret
  405eac:	tst	x22, #0x200
  405eb0:	mov	w19, #0x0                   	// #0
  405eb4:	ccmp	w20, #0x0, #0x1, ne  // ne = any
  405eb8:	b.ge	405f10 <__fxstatat@plt+0x4640>  // b.tcont
  405ebc:	mov	w0, w19
  405ec0:	ldp	x19, x20, [sp, #16]
  405ec4:	ldp	x21, x22, [sp, #32]
  405ec8:	ldp	x23, x24, [sp, #48]
  405ecc:	ldr	x25, [sp, #64]
  405ed0:	ldp	x29, x30, [sp], #208
  405ed4:	ret
  405ed8:	bl	401890 <__errno_location@plt>
  405edc:	mov	w1, #0x2                   	// #2
  405ee0:	str	w1, [x0]
  405ee4:	mov	w19, #0xffffffff            	// #-1
  405ee8:	tbz	w20, #31, 405ebc <__fxstatat@plt+0x45ec>
  405eec:	b	405db4 <__fxstatat@plt+0x44e4>
  405ef0:	ldrb	w0, [x19, #1]
  405ef4:	cmp	w0, #0x2e
  405ef8:	b.ne	405da0 <__fxstatat@plt+0x44d0>  // b.any
  405efc:	ldrb	w0, [x19, #2]
  405f00:	cbz	w0, 405e40 <__fxstatat@plt+0x4570>
  405f04:	b	405da0 <__fxstatat@plt+0x44d0>
  405f08:	mov	w25, #0x1                   	// #1
  405f0c:	b	405e1c <__fxstatat@plt+0x454c>
  405f10:	mov	w0, w20
  405f14:	bl	4016d0 <close@plt>
  405f18:	b	405ebc <__fxstatat@plt+0x45ec>
  405f1c:	mov	x0, x24
  405f20:	bl	408a20 <__fxstatat@plt+0x7150>
  405f24:	mov	w24, w0
  405f28:	tbnz	w0, #31, 405f40 <__fxstatat@plt+0x4670>
  405f2c:	ldr	w22, [x21, #72]
  405f30:	mov	w20, w0
  405f34:	mov	w25, #0x1                   	// #1
  405f38:	tbz	w22, #1, 405da0 <__fxstatat@plt+0x44d0>
  405f3c:	b	405e40 <__fxstatat@plt+0x4570>
  405f40:	ldr	w22, [x21, #72]
  405f44:	mov	w25, #0x1                   	// #1
  405f48:	b	405e1c <__fxstatat@plt+0x454c>
  405f4c:	mov	w19, #0xffffffff            	// #-1
  405f50:	b	405ebc <__fxstatat@plt+0x45ec>
  405f54:	mov	w24, w20
  405f58:	mov	w25, #0x1                   	// #1
  405f5c:	tbz	w22, #1, 405d98 <__fxstatat@plt+0x44c8>
  405f60:	b	405e40 <__fxstatat@plt+0x4570>
  405f64:	nop
  405f68:	stp	x29, x30, [sp, #-48]!
  405f6c:	mov	x29, sp
  405f70:	stp	x19, x20, [sp, #16]
  405f74:	mov	x19, x2
  405f78:	str	x21, [sp, #32]
  405f7c:	mov	x21, x1
  405f80:	mov	w1, #0x102                 	// #258
  405f84:	tst	w0, w1
  405f88:	b.eq	405ff8 <__fxstatat@plt+0x4728>  // b.none
  405f8c:	mov	x0, #0x18                  	// #24
  405f90:	bl	401610 <malloc@plt>
  405f94:	mov	x20, x0
  405f98:	cbz	x0, 40603c <__fxstatat@plt+0x476c>
  405f9c:	ldr	x2, [x19, #120]
  405fa0:	mov	x1, x0
  405fa4:	str	x2, [x20]
  405fa8:	ldr	x0, [x21]
  405fac:	str	x19, [x20, #16]
  405fb0:	ldr	x2, [x19, #128]
  405fb4:	str	x2, [x20, #8]
  405fb8:	bl	408868 <__fxstatat@plt+0x6f98>
  405fbc:	mov	x21, x0
  405fc0:	cmp	x20, x0
  405fc4:	b.eq	406028 <__fxstatat@plt+0x4758>  // b.none
  405fc8:	mov	x0, x20
  405fcc:	bl	4017a0 <free@plt>
  405fd0:	cbz	x21, 40603c <__fxstatat@plt+0x476c>
  405fd4:	ldr	x2, [x21, #16]
  405fd8:	mov	w1, #0x2                   	// #2
  405fdc:	mov	w0, #0x1                   	// #1
  405fe0:	str	x2, [x19]
  405fe4:	strh	w1, [x19, #108]
  405fe8:	ldp	x19, x20, [sp, #16]
  405fec:	ldr	x21, [sp, #32]
  405ff0:	ldp	x29, x30, [sp], #48
  405ff4:	ret
  405ff8:	ldr	x0, [x21]
  405ffc:	add	x1, x2, #0x78
  406000:	bl	4078d8 <__fxstatat@plt+0x6008>
  406004:	ands	w0, w0, #0xff
  406008:	b.eq	406028 <__fxstatat@plt+0x4758>  // b.none
  40600c:	mov	w1, #0x2                   	// #2
  406010:	str	x19, [x19]
  406014:	strh	w1, [x19, #108]
  406018:	ldp	x19, x20, [sp, #16]
  40601c:	ldr	x21, [sp, #32]
  406020:	ldp	x29, x30, [sp], #48
  406024:	ret
  406028:	mov	w0, #0x1                   	// #1
  40602c:	ldp	x19, x20, [sp, #16]
  406030:	ldr	x21, [sp, #32]
  406034:	ldp	x29, x30, [sp], #48
  406038:	ret
  40603c:	mov	w0, #0x0                   	// #0
  406040:	b	405fe8 <__fxstatat@plt+0x4718>
  406044:	nop
  406048:	stp	x29, x30, [sp, #-48]!
  40604c:	mov	w3, #0x102                 	// #258
  406050:	tst	w0, w3
  406054:	mov	x29, sp
  406058:	b.ne	406090 <__fxstatat@plt+0x47c0>  // b.any
  40605c:	ldr	x0, [x2, #8]
  406060:	cbz	x0, 406088 <__fxstatat@plt+0x47b8>
  406064:	ldr	x3, [x0, #88]
  406068:	tbnz	x3, #63, 406088 <__fxstatat@plt+0x47b8>
  40606c:	ldr	x1, [x1]
  406070:	ldr	x3, [x1, #16]
  406074:	cbz	x3, 4060d0 <__fxstatat@plt+0x4800>
  406078:	ldr	x4, [x1]
  40607c:	ldr	x3, [x2, #128]
  406080:	cmp	x4, x3
  406084:	b.eq	4060b4 <__fxstatat@plt+0x47e4>  // b.none
  406088:	ldp	x29, x30, [sp], #48
  40608c:	ret
  406090:	ldp	x3, x2, [x2, #120]
  406094:	stp	x3, x2, [sp, #24]
  406098:	ldr	x0, [x1]
  40609c:	add	x1, sp, #0x18
  4060a0:	bl	4088b0 <__fxstatat@plt+0x6fe0>
  4060a4:	cbz	x0, 4060d0 <__fxstatat@plt+0x4800>
  4060a8:	bl	4017a0 <free@plt>
  4060ac:	ldp	x29, x30, [sp], #48
  4060b0:	ret
  4060b4:	ldr	x3, [x1, #8]
  4060b8:	ldr	x2, [x2, #120]
  4060bc:	cmp	x3, x2
  4060c0:	b.ne	406088 <__fxstatat@plt+0x47b8>  // b.any
  4060c4:	ldp	x2, x0, [x0, #120]
  4060c8:	stp	x0, x2, [x1]
  4060cc:	b	406088 <__fxstatat@plt+0x47b8>
  4060d0:	bl	401710 <abort@plt>
  4060d4:	nop
  4060d8:	stp	x29, x30, [sp, #-192]!
  4060dc:	mov	x29, sp
  4060e0:	stp	x21, x22, [sp, #32]
  4060e4:	ldr	x21, [x0]
  4060e8:	stp	x27, x28, [sp, #80]
  4060ec:	mov	x28, x0
  4060f0:	stp	x19, x20, [sp, #16]
  4060f4:	ldr	x0, [x21, #24]
  4060f8:	stp	x23, x24, [sp, #48]
  4060fc:	str	w1, [sp, #156]
  406100:	str	x0, [sp, #160]
  406104:	cbz	x0, 406458 <__fxstatat@plt+0x4b88>
  406108:	bl	4017f0 <dirfd@plt>
  40610c:	str	w0, [sp, #188]
  406110:	tbnz	w0, #31, 4068d8 <__fxstatat@plt+0x5008>
  406114:	ldr	x0, [x28, #64]
  406118:	stp	x25, x26, [sp, #64]
  40611c:	cbz	x0, 406838 <__fxstatat@plt+0x4f68>
  406120:	ldr	w0, [x28, #72]
  406124:	mov	x1, #0xffffffffffffffff    	// #-1
  406128:	str	x1, [sp, #128]
  40612c:	mov	w1, #0x1                   	// #1
  406130:	str	w1, [sp, #172]
  406134:	ldr	x20, [x21, #72]
  406138:	ldr	x1, [x21, #56]
  40613c:	sub	x2, x20, #0x1
  406140:	str	x2, [sp, #136]
  406144:	ldrb	w1, [x1, x2]
  406148:	cmp	w1, #0x2f
  40614c:	b.eq	406158 <__fxstatat@plt+0x4888>  // b.none
  406150:	str	x20, [sp, #136]
  406154:	add	x20, x20, #0x1
  406158:	str	xzr, [sp, #120]
  40615c:	tbz	w0, #2, 40617c <__fxstatat@plt+0x48ac>
  406160:	ldr	x0, [x28, #32]
  406164:	mov	w1, #0x2f                  	// #47
  406168:	ldr	x2, [sp, #136]
  40616c:	add	x26, x0, x2
  406170:	add	x3, x26, #0x1
  406174:	strb	w1, [x0, x2]
  406178:	str	x3, [sp, #120]
  40617c:	ldr	x0, [x21, #88]
  406180:	ldr	x27, [x21, #24]
  406184:	add	x1, x0, #0x1
  406188:	ldr	x22, [x28, #48]
  40618c:	str	x1, [sp, #112]
  406190:	sub	x22, x22, x20
  406194:	cbz	x27, 4069a8 <__fxstatat@plt+0x50d8>
  406198:	bl	401890 <__errno_location@plt>
  40619c:	mov	x24, #0x0                   	// #0
  4061a0:	mov	x19, #0x0                   	// #0
  4061a4:	mov	x23, #0x0                   	// #0
  4061a8:	str	x0, [sp, #104]
  4061ac:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  4061b0:	add	x0, x0, #0x478
  4061b4:	str	x0, [sp, #144]
  4061b8:	str	wzr, [sp, #152]
  4061bc:	str	wzr, [sp, #168]
  4061c0:	ldr	x0, [sp, #104]
  4061c4:	str	wzr, [x0]
  4061c8:	mov	x0, x27
  4061cc:	bl	4016a0 <readdir@plt>
  4061d0:	mov	x26, x0
  4061d4:	cbz	x0, 406728 <__fxstatat@plt+0x4e58>
  4061d8:	ldr	w0, [x28, #72]
  4061dc:	tbnz	w0, #5, 4061ec <__fxstatat@plt+0x491c>
  4061e0:	ldrb	w0, [x26, #19]
  4061e4:	cmp	w0, #0x2e
  4061e8:	b.eq	4063f8 <__fxstatat@plt+0x4b28>  // b.none
  4061ec:	add	x25, x26, #0x13
  4061f0:	mov	x0, x25
  4061f4:	bl	401560 <strlen@plt>
  4061f8:	mov	x1, x25
  4061fc:	mov	x25, x0
  406200:	mov	x2, x25
  406204:	mov	x0, x28
  406208:	bl	405698 <__fxstatat@plt+0x3dc8>
  40620c:	mov	x27, x0
  406210:	cbz	x0, 406604 <__fxstatat@plt+0x4d34>
  406214:	cmp	x25, x22
  406218:	b.cs	406378 <__fxstatat@plt+0x4aa8>  // b.hs, b.nlast
  40621c:	adds	x3, x25, x20
  406220:	b.cs	4069c0 <__fxstatat@plt+0x50f0>  // b.hs, b.nlast
  406224:	ldr	w0, [x28, #72]
  406228:	add	x1, x27, #0xf8
  40622c:	ldr	x2, [x28]
  406230:	str	x2, [x27, #8]
  406234:	ldr	x2, [x26]
  406238:	str	x3, [x27, #72]
  40623c:	ldr	x3, [sp, #112]
  406240:	str	x3, [x27, #88]
  406244:	str	x2, [x27, #128]
  406248:	tbnz	w0, #2, 4063d0 <__fxstatat@plt+0x4b00>
  40624c:	str	x1, [x27, #48]
  406250:	ldr	x1, [x28, #64]
  406254:	cbz	x1, 40625c <__fxstatat@plt+0x498c>
  406258:	tbz	w0, #10, 406434 <__fxstatat@plt+0x4b64>
  40625c:	ldrb	w1, [x26, #18]
  406260:	and	w0, w0, #0x18
  406264:	cmp	w0, #0x18
  406268:	sub	w0, w1, #0x1
  40626c:	b.eq	406410 <__fxstatat@plt+0x4b40>  // b.none
  406270:	mov	w1, #0xb                   	// #11
  406274:	strh	w1, [x27, #108]
  406278:	cmp	w0, #0xb
  40627c:	b.ls	406350 <__fxstatat@plt+0x4a80>  // b.plast
  406280:	mov	x1, #0x2                   	// #2
  406284:	str	wzr, [x27, #136]
  406288:	str	x1, [x27, #168]
  40628c:	str	xzr, [x27, #16]
  406290:	cbz	x23, 4063f0 <__fxstatat@plt+0x4b20>
  406294:	str	x27, [x24, #16]
  406298:	mov	x0, #0x2710                	// #10000
  40629c:	cmp	x19, x0
  4062a0:	b.eq	406364 <__fxstatat@plt+0x4a94>  // b.none
  4062a4:	ldr	x0, [sp, #128]
  4062a8:	add	x19, x19, #0x1
  4062ac:	cmp	x19, x0
  4062b0:	b.cs	4062c0 <__fxstatat@plt+0x49f0>  // b.hs, b.nlast
  4062b4:	mov	x24, x27
  4062b8:	ldr	x27, [x21, #24]
  4062bc:	cbnz	x27, 4061c0 <__fxstatat@plt+0x48f0>
  4062c0:	ldr	w0, [sp, #152]
  4062c4:	cbnz	w0, 40676c <__fxstatat@plt+0x4e9c>
  4062c8:	ldr	w0, [x28, #72]
  4062cc:	tbz	w0, #2, 4062f4 <__fxstatat@plt+0x4a24>
  4062d0:	ldr	x0, [x28, #48]
  4062d4:	cmp	x19, #0x0
  4062d8:	ccmp	x0, x20, #0x4, ne  // ne = any
  4062dc:	b.ne	4062ec <__fxstatat@plt+0x4a1c>  // b.any
  4062e0:	ldr	x0, [sp, #120]
  4062e4:	sub	x0, x0, #0x1
  4062e8:	str	x0, [sp, #120]
  4062ec:	ldr	x0, [sp, #120]
  4062f0:	strb	wzr, [x0]
  4062f4:	ldr	x0, [sp, #160]
  4062f8:	cmp	x0, #0x0
  4062fc:	ldr	w0, [sp, #172]
  406300:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  406304:	b.eq	4065d0 <__fxstatat@plt+0x4d00>  // b.none
  406308:	ldr	w0, [sp, #156]
  40630c:	cmp	x19, #0x0
  406310:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  406314:	b.eq	406664 <__fxstatat@plt+0x4d94>  // b.none
  406318:	ldr	w0, [sp, #168]
  40631c:	cbnz	w0, 4067f4 <__fxstatat@plt+0x4f24>
  406320:	ldr	x0, [x28, #64]
  406324:	cmp	x0, #0x0
  406328:	ccmp	x19, #0x1, #0x4, ne  // ne = any
  40632c:	b.ne	40666c <__fxstatat@plt+0x4d9c>  // b.any
  406330:	mov	x0, x23
  406334:	ldp	x19, x20, [sp, #16]
  406338:	ldp	x21, x22, [sp, #32]
  40633c:	ldp	x23, x24, [sp, #48]
  406340:	ldp	x25, x26, [sp, #64]
  406344:	ldp	x27, x28, [sp, #80]
  406348:	ldp	x29, x30, [sp], #192
  40634c:	ret
  406350:	mov	x1, #0x2                   	// #2
  406354:	ldr	x2, [sp, #144]
  406358:	ldr	w0, [x2, w0, uxtw #2]
  40635c:	str	w0, [x27, #136]
  406360:	b	406288 <__fxstatat@plt+0x49b8>
  406364:	ldr	x0, [x28, #64]
  406368:	cbz	x0, 406554 <__fxstatat@plt+0x4c84>
  40636c:	mov	x24, x27
  406370:	mov	x19, #0x2711                	// #10001
  406374:	b	4062b8 <__fxstatat@plt+0x49e8>
  406378:	ldr	x0, [sp, #136]
  40637c:	add	x1, x28, #0x30
  406380:	ldr	x22, [x28, #32]
  406384:	add	x2, x0, #0x2
  406388:	add	x2, x2, x25
  40638c:	add	x0, x28, #0x20
  406390:	bl	405bf0 <__fxstatat@plt+0x4320>
  406394:	ands	w0, w0, #0xff
  406398:	b.eq	406604 <__fxstatat@plt+0x4d34>  // b.none
  40639c:	ldr	x1, [x28, #32]
  4063a0:	cmp	x1, x22
  4063a4:	b.eq	406450 <__fxstatat@plt+0x4b80>  // b.none
  4063a8:	ldr	w2, [x28, #72]
  4063ac:	add	x1, x1, x20
  4063b0:	tst	x2, #0x4
  4063b4:	ldr	x2, [sp, #120]
  4063b8:	csel	x1, x1, x2, ne  // ne = any
  4063bc:	str	x1, [sp, #120]
  4063c0:	ldr	x22, [x28, #48]
  4063c4:	str	w0, [sp, #152]
  4063c8:	sub	x22, x22, x20
  4063cc:	b	40621c <__fxstatat@plt+0x494c>
  4063d0:	ldr	x0, [x27, #56]
  4063d4:	str	x0, [x27, #48]
  4063d8:	ldr	x0, [sp, #120]
  4063dc:	ldr	x2, [x27, #96]
  4063e0:	add	x2, x2, #0x1
  4063e4:	bl	401540 <memmove@plt>
  4063e8:	ldr	w0, [x28, #72]
  4063ec:	b	406250 <__fxstatat@plt+0x4980>
  4063f0:	mov	x23, x27
  4063f4:	b	406298 <__fxstatat@plt+0x49c8>
  4063f8:	ldrb	w0, [x26, #20]
  4063fc:	cbz	w0, 4062b8 <__fxstatat@plt+0x49e8>
  406400:	ldrh	w0, [x26, #20]
  406404:	cmp	w0, #0x2e
  406408:	b.ne	4061ec <__fxstatat@plt+0x491c>  // b.any
  40640c:	b	4062b8 <__fxstatat@plt+0x49e8>
  406410:	and	w1, w1, #0xfffffffb
  406414:	cbz	w1, 406270 <__fxstatat@plt+0x49a0>
  406418:	mov	w1, #0xb                   	// #11
  40641c:	strh	w1, [x27, #108]
  406420:	cmp	w0, #0xb
  406424:	mov	x1, #0x1                   	// #1
  406428:	b.ls	406354 <__fxstatat@plt+0x4a84>  // b.plast
  40642c:	str	wzr, [x27, #136]
  406430:	b	406288 <__fxstatat@plt+0x49b8>
  406434:	ldr	w0, [x28, #44]
  406438:	mov	x2, x27
  40643c:	add	x1, x28, #0x48
  406440:	mov	w3, #0x0                   	// #0
  406444:	bl	405a48 <__fxstatat@plt+0x4178>
  406448:	strh	w0, [x27, #108]
  40644c:	b	40628c <__fxstatat@plt+0x49bc>
  406450:	ldr	w0, [sp, #152]
  406454:	b	4063c0 <__fxstatat@plt+0x4af0>
  406458:	ldr	w3, [x28, #72]
  40645c:	mov	w1, #0x204                 	// #516
  406460:	mov	w0, #0xffffff9c            	// #-100
  406464:	and	w1, w3, w1
  406468:	cmp	w1, #0x200
  40646c:	b.ne	406474 <__fxstatat@plt+0x4ba4>  // b.any
  406470:	ldr	w0, [x28, #44]
  406474:	and	w2, w3, #0x10
  406478:	ldr	x1, [x21, #48]
  40647c:	tbz	w3, #4, 406488 <__fxstatat@plt+0x4bb8>
  406480:	mov	w2, #0x8000                	// #32768
  406484:	tbnz	w3, #0, 4066a0 <__fxstatat@plt+0x4dd0>
  406488:	add	x3, sp, #0xbc
  40648c:	bl	408b00 <__fxstatat@plt+0x7230>
  406490:	str	x0, [x21, #24]
  406494:	mov	x23, x0
  406498:	cbz	x0, 406968 <__fxstatat@plt+0x5098>
  40649c:	ldrh	w0, [x21, #108]
  4064a0:	cmp	w0, #0xb
  4064a4:	b.eq	406860 <__fxstatat@plt+0x4f90>  // b.none
  4064a8:	ldr	w0, [x28, #72]
  4064ac:	tbnz	w0, #8, 4066b4 <__fxstatat@plt+0x4de4>
  4064b0:	stp	x25, x26, [sp, #64]
  4064b4:	mov	x0, #0x86a0                	// #34464
  4064b8:	ldr	x1, [x28, #64]
  4064bc:	movk	x0, #0x1, lsl #16
  4064c0:	cmp	x1, #0x0
  4064c4:	csinv	x0, x0, xzr, eq  // eq = none
  4064c8:	str	x0, [sp, #128]
  4064cc:	ldr	w0, [sp, #156]
  4064d0:	cmp	w0, #0x2
  4064d4:	b.eq	406854 <__fxstatat@plt+0x4f84>  // b.none
  4064d8:	ldr	w3, [x28, #72]
  4064dc:	ldr	w0, [sp, #188]
  4064e0:	and	w3, w3, #0x38
  4064e4:	cmp	w3, #0x18
  4064e8:	b.eq	406704 <__fxstatat@plt+0x4e34>  // b.none
  4064ec:	ldr	w1, [sp, #156]
  4064f0:	mov	w20, #0x1                   	// #1
  4064f4:	cmp	w1, #0x3
  4064f8:	cset	w19, eq  // eq = none
  4064fc:	ldr	w1, [x28, #72]
  406500:	tbnz	w1, #9, 4068c4 <__fxstatat@plt+0x4ff4>
  406504:	tbz	w0, #31, 4068a8 <__fxstatat@plt+0x4fd8>
  406508:	cmp	w19, #0x0
  40650c:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  406510:	b.eq	406520 <__fxstatat@plt+0x4c50>  // b.none
  406514:	bl	401890 <__errno_location@plt>
  406518:	ldr	w0, [x0]
  40651c:	str	w0, [x21, #64]
  406520:	ldrh	w1, [x21, #110]
  406524:	ldr	x0, [x21, #24]
  406528:	orr	w1, w1, #0x1
  40652c:	strh	w1, [x21, #110]
  406530:	bl	4016c0 <closedir@plt>
  406534:	ldr	w0, [x28, #72]
  406538:	str	xzr, [x21, #24]
  40653c:	tbz	w0, #9, 406548 <__fxstatat@plt+0x4c78>
  406540:	ldr	w1, [sp, #188]
  406544:	tbz	w1, #31, 4068f8 <__fxstatat@plt+0x5028>
  406548:	str	xzr, [x21, #24]
  40654c:	str	wzr, [sp, #172]
  406550:	b	406134 <__fxstatat@plt+0x4864>
  406554:	ldr	w1, [sp, #188]
  406558:	mov	x0, x21
  40655c:	bl	4057a8 <__fxstatat@plt+0x3ed8>
  406560:	mov	x1, #0x1994                	// #6548
  406564:	movk	x1, #0x102, lsl #16
  406568:	cmp	x0, x1
  40656c:	b.eq	4065f4 <__fxstatat@plt+0x4d24>  // b.none
  406570:	mov	x1, #0x4d42                	// #19778
  406574:	movk	x1, #0xff53, lsl #16
  406578:	cmp	x0, x1
  40657c:	b.eq	4065f4 <__fxstatat@plt+0x4d24>  // b.none
  406580:	mov	x1, #0x6969                	// #26985
  406584:	cmp	x0, x1
  406588:	b.eq	4065f4 <__fxstatat@plt+0x4d24>  // b.none
  40658c:	mov	w0, #0x1                   	// #1
  406590:	str	w0, [sp, #168]
  406594:	b	40636c <__fxstatat@plt+0x4a9c>
  406598:	ldr	x1, [sp, #160]
  40659c:	mov	x23, #0x0                   	// #0
  4065a0:	cmp	x1, #0x0
  4065a4:	ldr	w1, [sp, #172]
  4065a8:	csel	w1, w1, wzr, eq  // eq = none
  4065ac:	cbz	w1, 4065d4 <__fxstatat@plt+0x4d04>
  4065b0:	mov	x19, #0x0                   	// #0
  4065b4:	str	wzr, [sp, #168]
  4065b8:	cbnz	x0, 406880 <__fxstatat@plt+0x4fb0>
  4065bc:	mov	x0, x28
  4065c0:	bl	4059d8 <__fxstatat@plt+0x4108>
  4065c4:	cmp	w0, #0x0
  4065c8:	cset	w0, ne  // ne = any
  4065cc:	cbnz	w0, 406924 <__fxstatat@plt+0x5054>
  4065d0:	cbnz	x19, 406318 <__fxstatat@plt+0x4a48>
  4065d4:	ldr	w0, [sp, #156]
  4065d8:	cmp	w0, #0x3
  4065dc:	b.eq	40698c <__fxstatat@plt+0x50bc>  // b.none
  4065e0:	mov	x0, x23
  4065e4:	mov	x23, #0x0                   	// #0
  4065e8:	bl	405718 <__fxstatat@plt+0x3e48>
  4065ec:	ldp	x25, x26, [sp, #64]
  4065f0:	b	406648 <__fxstatat@plt+0x4d78>
  4065f4:	mov	x24, x27
  4065f8:	mov	x19, #0x2711                	// #10001
  4065fc:	str	wzr, [sp, #168]
  406600:	b	4062b8 <__fxstatat@plt+0x49e8>
  406604:	ldr	x20, [sp, #104]
  406608:	mov	x0, x27
  40660c:	ldr	w19, [x20]
  406610:	bl	4017a0 <free@plt>
  406614:	mov	x0, x23
  406618:	bl	405718 <__fxstatat@plt+0x3e48>
  40661c:	ldr	x0, [x21, #24]
  406620:	mov	x23, #0x0                   	// #0
  406624:	bl	4016c0 <closedir@plt>
  406628:	ldr	w0, [x28, #72]
  40662c:	mov	w1, #0x7                   	// #7
  406630:	ldp	x25, x26, [sp, #64]
  406634:	str	xzr, [x21, #24]
  406638:	strh	w1, [x21, #108]
  40663c:	orr	w0, w0, #0x2000
  406640:	str	w0, [x28, #72]
  406644:	str	w19, [x20]
  406648:	mov	x0, x23
  40664c:	ldp	x19, x20, [sp, #16]
  406650:	ldp	x21, x22, [sp, #32]
  406654:	ldp	x23, x24, [sp, #48]
  406658:	ldp	x27, x28, [sp, #80]
  40665c:	ldp	x29, x30, [sp], #192
  406660:	ret
  406664:	ldr	x0, [x21, #88]
  406668:	b	4065b8 <__fxstatat@plt+0x4ce8>
  40666c:	mov	x2, x19
  406670:	mov	x1, x23
  406674:	mov	x0, x28
  406678:	bl	405598 <__fxstatat@plt+0x3cc8>
  40667c:	mov	x23, x0
  406680:	mov	x0, x23
  406684:	ldp	x19, x20, [sp, #16]
  406688:	ldp	x21, x22, [sp, #32]
  40668c:	ldp	x23, x24, [sp, #48]
  406690:	ldp	x25, x26, [sp, #64]
  406694:	ldp	x27, x28, [sp, #80]
  406698:	ldp	x29, x30, [sp], #192
  40669c:	ret
  4066a0:	ldr	x2, [x21, #88]
  4066a4:	cmp	x2, #0x0
  4066a8:	cset	w2, ne  // ne = any
  4066ac:	lsl	w2, w2, #15
  4066b0:	b	406488 <__fxstatat@plt+0x4bb8>
  4066b4:	add	x19, x28, #0x58
  4066b8:	mov	x2, x21
  4066bc:	mov	x1, x19
  4066c0:	bl	406048 <__fxstatat@plt+0x4778>
  4066c4:	ldr	w0, [x28, #44]
  4066c8:	mov	x2, x21
  4066cc:	add	x1, x28, #0x48
  4066d0:	mov	w3, #0x0                   	// #0
  4066d4:	bl	405a48 <__fxstatat@plt+0x4178>
  4066d8:	ldr	w0, [x28, #72]
  4066dc:	mov	x2, x21
  4066e0:	mov	x1, x19
  4066e4:	bl	405f68 <__fxstatat@plt+0x4698>
  4066e8:	tst	w0, #0xff
  4066ec:	b.ne	4064b0 <__fxstatat@plt+0x4be0>  // b.any
  4066f0:	bl	401890 <__errno_location@plt>
  4066f4:	mov	x23, #0x0                   	// #0
  4066f8:	mov	w1, #0xc                   	// #12
  4066fc:	str	w1, [x0]
  406700:	b	406648 <__fxstatat@plt+0x4d78>
  406704:	ldr	w1, [x21, #140]
  406708:	cmp	w1, #0x2
  40670c:	b.ne	4064ec <__fxstatat@plt+0x4c1c>  // b.any
  406710:	mov	w1, w0
  406714:	mov	x0, x21
  406718:	bl	4058b8 <__fxstatat@plt+0x3fe8>
  40671c:	cbnz	w0, 40694c <__fxstatat@plt+0x507c>
  406720:	ldr	w0, [sp, #188]
  406724:	b	4064ec <__fxstatat@plt+0x4c1c>
  406728:	ldr	x0, [sp, #104]
  40672c:	ldr	w0, [x0]
  406730:	cbz	w0, 406754 <__fxstatat@plt+0x4e84>
  406734:	ldr	x1, [sp, #160]
  406738:	str	w0, [x21, #64]
  40673c:	orr	x2, x1, x19
  406740:	mov	w1, #0x4                   	// #4
  406744:	cmp	x2, #0x0
  406748:	mov	w2, #0x7                   	// #7
  40674c:	csel	w1, w1, w2, eq  // eq = none
  406750:	strh	w1, [x21, #108]
  406754:	ldr	x0, [x21, #24]
  406758:	cbz	x0, 4062c0 <__fxstatat@plt+0x49f0>
  40675c:	bl	4016c0 <closedir@plt>
  406760:	str	xzr, [x21, #24]
  406764:	ldr	w0, [sp, #152]
  406768:	cbz	w0, 4062c8 <__fxstatat@plt+0x49f8>
  40676c:	ldr	x0, [x28, #8]
  406770:	ldr	x2, [x28, #32]
  406774:	cbz	x0, 4067a4 <__fxstatat@plt+0x4ed4>
  406778:	ldr	x1, [x0, #48]
  40677c:	add	x3, x0, #0xf8
  406780:	cmp	x1, x3
  406784:	b.eq	406798 <__fxstatat@plt+0x4ec8>  // b.none
  406788:	ldr	x3, [x0, #56]
  40678c:	sub	x1, x1, x3
  406790:	add	x1, x2, x1
  406794:	str	x1, [x0, #48]
  406798:	str	x2, [x0, #56]
  40679c:	ldr	x0, [x0, #16]
  4067a0:	cbnz	x0, 406778 <__fxstatat@plt+0x4ea8>
  4067a4:	ldr	x1, [x23, #88]
  4067a8:	mov	x0, x23
  4067ac:	tbz	x1, #63, 4067c0 <__fxstatat@plt+0x4ef0>
  4067b0:	b	4062c8 <__fxstatat@plt+0x49f8>
  4067b4:	mov	x0, x1
  4067b8:	ldr	x1, [x0, #88]
  4067bc:	tbnz	x1, #63, 4062c8 <__fxstatat@plt+0x49f8>
  4067c0:	ldr	x1, [x0, #48]
  4067c4:	add	x3, x0, #0xf8
  4067c8:	cmp	x1, x3
  4067cc:	b.eq	4067e0 <__fxstatat@plt+0x4f10>  // b.none
  4067d0:	ldr	x3, [x0, #56]
  4067d4:	sub	x1, x1, x3
  4067d8:	add	x1, x2, x1
  4067dc:	str	x1, [x0, #48]
  4067e0:	ldr	x1, [x0, #16]
  4067e4:	str	x2, [x0, #56]
  4067e8:	cbnz	x1, 4067b4 <__fxstatat@plt+0x4ee4>
  4067ec:	ldr	x0, [x0, #8]
  4067f0:	b	4067b8 <__fxstatat@plt+0x4ee8>
  4067f4:	adrp	x0, 405000 <__fxstatat@plt+0x3730>
  4067f8:	add	x0, x0, #0x570
  4067fc:	str	x0, [x28, #64]
  406800:	mov	x2, x19
  406804:	mov	x1, x23
  406808:	mov	x0, x28
  40680c:	bl	405598 <__fxstatat@plt+0x3cc8>
  406810:	mov	x23, x0
  406814:	ldp	x25, x26, [sp, #64]
  406818:	str	xzr, [x28, #64]
  40681c:	mov	x0, x23
  406820:	ldp	x19, x20, [sp, #16]
  406824:	ldp	x21, x22, [sp, #32]
  406828:	ldp	x23, x24, [sp, #48]
  40682c:	ldp	x27, x28, [sp, #80]
  406830:	ldp	x29, x30, [sp], #192
  406834:	ret
  406838:	mov	x0, #0x86a0                	// #34464
  40683c:	movk	x0, #0x1, lsl #16
  406840:	str	x0, [sp, #128]
  406844:	mov	w0, #0x1                   	// #1
  406848:	str	w0, [sp, #172]
  40684c:	ldr	w0, [x28, #72]
  406850:	b	406134 <__fxstatat@plt+0x4864>
  406854:	ldr	w0, [x28, #72]
  406858:	str	wzr, [sp, #172]
  40685c:	b	406134 <__fxstatat@plt+0x4864>
  406860:	ldr	w0, [x28, #44]
  406864:	mov	x2, x21
  406868:	add	x1, x28, #0x48
  40686c:	mov	w3, #0x0                   	// #0
  406870:	stp	x25, x26, [sp, #64]
  406874:	bl	405a48 <__fxstatat@plt+0x4178>
  406878:	strh	w0, [x21, #108]
  40687c:	b	4064b4 <__fxstatat@plt+0x4be4>
  406880:	ldr	x1, [x21, #8]
  406884:	mov	x0, x28
  406888:	adrp	x3, 40a000 <__fxstatat@plt+0x8730>
  40688c:	mov	w2, #0xffffffff            	// #-1
  406890:	add	x3, x3, #0x468
  406894:	bl	405d38 <__fxstatat@plt+0x4468>
  406898:	cmp	w0, #0x0
  40689c:	cset	w0, ne  // ne = any
  4068a0:	cbz	w0, 4065d0 <__fxstatat@plt+0x4d00>
  4068a4:	b	406924 <__fxstatat@plt+0x5054>
  4068a8:	mov	w2, w0
  4068ac:	mov	x1, x21
  4068b0:	mov	x0, x28
  4068b4:	mov	x3, #0x0                   	// #0
  4068b8:	bl	405d38 <__fxstatat@plt+0x4468>
  4068bc:	cbnz	w0, 406508 <__fxstatat@plt+0x4c38>
  4068c0:	b	406844 <__fxstatat@plt+0x4f74>
  4068c4:	mov	w2, #0x3                   	// #3
  4068c8:	mov	w1, #0x406                 	// #1030
  4068cc:	bl	408c68 <__fxstatat@plt+0x7398>
  4068d0:	str	w0, [sp, #188]
  4068d4:	b	406504 <__fxstatat@plt+0x4c34>
  4068d8:	ldr	x0, [x21, #24]
  4068dc:	bl	4016c0 <closedir@plt>
  4068e0:	str	xzr, [x21, #24]
  4068e4:	ldr	w0, [sp, #156]
  4068e8:	cmp	w0, #0x3
  4068ec:	b.eq	406908 <__fxstatat@plt+0x5038>  // b.none
  4068f0:	mov	x23, #0x0                   	// #0
  4068f4:	b	406648 <__fxstatat@plt+0x4d78>
  4068f8:	mov	w0, w1
  4068fc:	bl	4016d0 <close@plt>
  406900:	ldr	w0, [x28, #72]
  406904:	b	406548 <__fxstatat@plt+0x4c78>
  406908:	mov	w0, #0x4                   	// #4
  40690c:	strh	w0, [x21, #108]
  406910:	mov	x23, #0x0                   	// #0
  406914:	bl	401890 <__errno_location@plt>
  406918:	ldr	w0, [x0]
  40691c:	str	w0, [x21, #64]
  406920:	b	406648 <__fxstatat@plt+0x4d78>
  406924:	ldr	w1, [x28, #72]
  406928:	mov	w0, #0x7                   	// #7
  40692c:	strh	w0, [x21, #108]
  406930:	mov	x0, x23
  406934:	orr	w1, w1, #0x2000
  406938:	str	w1, [x28, #72]
  40693c:	mov	x23, #0x0                   	// #0
  406940:	bl	405718 <__fxstatat@plt+0x3e48>
  406944:	ldp	x25, x26, [sp, #64]
  406948:	b	406648 <__fxstatat@plt+0x4d78>
  40694c:	ldr	w0, [sp, #156]
  406950:	cmp	w0, #0x3
  406954:	b.ne	406854 <__fxstatat@plt+0x4f84>  // b.any
  406958:	ldr	w0, [sp, #188]
  40695c:	mov	w20, #0x0                   	// #0
  406960:	mov	w19, #0x1                   	// #1
  406964:	b	4064fc <__fxstatat@plt+0x4c2c>
  406968:	ldr	w0, [sp, #156]
  40696c:	cmp	w0, #0x3
  406970:	b.ne	4068f0 <__fxstatat@plt+0x5020>  // b.any
  406974:	mov	w0, #0x4                   	// #4
  406978:	strh	w0, [x21, #108]
  40697c:	bl	401890 <__errno_location@plt>
  406980:	ldr	w0, [x0]
  406984:	str	w0, [x21, #64]
  406988:	b	406648 <__fxstatat@plt+0x4d78>
  40698c:	ldrh	w0, [x21, #108]
  406990:	cmp	w0, #0x4
  406994:	ccmp	w0, #0x7, #0x4, ne  // ne = any
  406998:	b.eq	4065e0 <__fxstatat@plt+0x4d10>  // b.none
  40699c:	mov	w0, #0x6                   	// #6
  4069a0:	strh	w0, [x21, #108]
  4069a4:	b	4065e0 <__fxstatat@plt+0x4d10>
  4069a8:	ldr	w1, [x28, #72]
  4069ac:	tbz	w1, #2, 406598 <__fxstatat@plt+0x4cc8>
  4069b0:	mov	x23, #0x0                   	// #0
  4069b4:	mov	x19, #0x0                   	// #0
  4069b8:	str	wzr, [sp, #168]
  4069bc:	b	4062e0 <__fxstatat@plt+0x4a10>
  4069c0:	mov	x0, x27
  4069c4:	bl	4017a0 <free@plt>
  4069c8:	mov	x0, x23
  4069cc:	bl	405718 <__fxstatat@plt+0x3e48>
  4069d0:	ldr	x0, [x21, #24]
  4069d4:	mov	x23, #0x0                   	// #0
  4069d8:	bl	4016c0 <closedir@plt>
  4069dc:	mov	w1, #0x7                   	// #7
  4069e0:	ldr	w0, [x28, #72]
  4069e4:	ldp	x25, x26, [sp, #64]
  4069e8:	strh	w1, [x21, #108]
  4069ec:	ldr	x1, [sp, #104]
  4069f0:	str	xzr, [x21, #24]
  4069f4:	orr	w0, w0, #0x2000
  4069f8:	str	w0, [x28, #72]
  4069fc:	mov	w0, #0x24                  	// #36
  406a00:	str	w0, [x1]
  406a04:	b	406648 <__fxstatat@plt+0x4d78>
  406a08:	stp	x29, x30, [sp, #-112]!
  406a0c:	tst	w1, #0xfffff000
  406a10:	mov	x29, sp
  406a14:	stp	x19, x20, [sp, #16]
  406a18:	b.ne	406d4c <__fxstatat@plt+0x547c>  // b.any
  406a1c:	stp	x23, x24, [sp, #48]
  406a20:	mov	x23, x0
  406a24:	mov	w0, #0x204                 	// #516
  406a28:	and	w0, w1, w0
  406a2c:	mov	w20, w1
  406a30:	cmp	w0, #0x204
  406a34:	b.eq	406d0c <__fxstatat@plt+0x543c>  // b.none
  406a38:	mov	w0, #0x12                  	// #18
  406a3c:	tst	w1, w0
  406a40:	b.eq	406d0c <__fxstatat@plt+0x543c>  // b.none
  406a44:	mov	x24, x2
  406a48:	mov	x1, #0x1                   	// #1
  406a4c:	mov	x0, #0x80                  	// #128
  406a50:	bl	401690 <calloc@plt>
  406a54:	mov	x19, x0
  406a58:	cbz	x0, 406d9c <__fxstatat@plt+0x54cc>
  406a5c:	and	w1, w20, #0xfffffdff
  406a60:	tst	x20, #0x2
  406a64:	ldr	x0, [x23]
  406a68:	orr	w1, w1, #0x4
  406a6c:	stp	x21, x22, [sp, #32]
  406a70:	csel	w1, w20, w1, eq  // eq = none
  406a74:	mov	w2, #0xffffff9c            	// #-100
  406a78:	stp	x25, x26, [sp, #64]
  406a7c:	str	w2, [x19, #44]
  406a80:	str	x24, [x19, #64]
  406a84:	str	w1, [x19, #72]
  406a88:	cbz	x0, 406d44 <__fxstatat@plt+0x5474>
  406a8c:	mov	x22, x23
  406a90:	mov	x21, #0x0                   	// #0
  406a94:	nop
  406a98:	bl	401560 <strlen@plt>
  406a9c:	mov	x3, x0
  406aa0:	ldr	x0, [x22, #8]!
  406aa4:	cmp	x21, x3
  406aa8:	csel	x21, x21, x3, cs  // cs = hs, nlast
  406aac:	cbnz	x0, 406a98 <__fxstatat@plt+0x51c8>
  406ab0:	add	x2, x21, #0x1
  406ab4:	mov	x0, #0x1000                	// #4096
  406ab8:	cmp	x2, x0
  406abc:	csel	x2, x2, x0, cs  // cs = hs, nlast
  406ac0:	add	x1, x19, #0x30
  406ac4:	add	x0, x19, #0x20
  406ac8:	bl	405bf0 <__fxstatat@plt+0x4320>
  406acc:	ands	w25, w0, #0xff
  406ad0:	b.eq	406ce4 <__fxstatat@plt+0x5414>  // b.none
  406ad4:	ldr	x26, [x23]
  406ad8:	stp	x27, x28, [sp, #80]
  406adc:	cbz	x26, 406d30 <__fxstatat@plt+0x5460>
  406ae0:	mov	x0, x19
  406ae4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  406ae8:	mov	x2, #0x0                   	// #0
  406aec:	add	x1, x1, #0x230
  406af0:	bl	405698 <__fxstatat@plt+0x3dc8>
  406af4:	mov	x26, x0
  406af8:	cbz	x0, 406cd8 <__fxstatat@plt+0x5408>
  406afc:	mov	x0, #0xffffffffffffffff    	// #-1
  406b00:	ldr	x27, [x23]
  406b04:	str	x0, [x26, #88]
  406b08:	str	w0, [x26, #104]
  406b0c:	cbz	x24, 406b18 <__fxstatat@plt+0x5248>
  406b10:	ldr	w25, [x19, #72]
  406b14:	ubfx	x25, x25, #10, #1
  406b18:	cbz	x27, 406d6c <__fxstatat@plt+0x549c>
  406b1c:	eor	x20, x20, #0x800
  406b20:	add	x0, x19, #0x48
  406b24:	mov	x21, #0x0                   	// #0
  406b28:	mov	x22, #0x0                   	// #0
  406b2c:	ubfx	w20, w20, #11, #1
  406b30:	mov	w28, #0xb                   	// #11
  406b34:	stp	xzr, x0, [sp, #96]
  406b38:	b	406b60 <__fxstatat@plt+0x5290>
  406b3c:	mov	x0, #0x2                   	// #2
  406b40:	strh	w28, [x27, #108]
  406b44:	str	x0, [x27, #168]
  406b48:	cbz	x24, 406cb4 <__fxstatat@plt+0x53e4>
  406b4c:	str	x22, [x27, #16]
  406b50:	mov	x22, x27
  406b54:	add	x21, x21, #0x1
  406b58:	ldr	x27, [x23, x21, lsl #3]
  406b5c:	cbz	x27, 406be0 <__fxstatat@plt+0x5310>
  406b60:	mov	x0, x27
  406b64:	bl	401560 <strlen@plt>
  406b68:	cmp	w20, #0x0
  406b6c:	mov	x2, x0
  406b70:	ccmp	x0, #0x2, #0x0, ne  // ne = any
  406b74:	b.hi	406c84 <__fxstatat@plt+0x53b4>  // b.pmore
  406b78:	mov	x1, x27
  406b7c:	mov	x0, x19
  406b80:	bl	405698 <__fxstatat@plt+0x3dc8>
  406b84:	mov	x27, x0
  406b88:	cbz	x0, 406cc8 <__fxstatat@plt+0x53f8>
  406b8c:	add	x0, x0, #0xf8
  406b90:	str	x26, [x27, #8]
  406b94:	str	x0, [x27, #48]
  406b98:	cmp	x22, #0x0
  406b9c:	str	xzr, [x27, #88]
  406ba0:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  406ba4:	b.ne	406b3c <__fxstatat@plt+0x526c>  // b.any
  406ba8:	ldr	w0, [x19, #44]
  406bac:	mov	x2, x27
  406bb0:	ldr	x1, [sp, #104]
  406bb4:	mov	w3, #0x0                   	// #0
  406bb8:	bl	405a48 <__fxstatat@plt+0x4178>
  406bbc:	strh	w0, [x27, #108]
  406bc0:	cbnz	x24, 406b4c <__fxstatat@plt+0x527c>
  406bc4:	str	xzr, [x27, #16]
  406bc8:	cbnz	x22, 406cb8 <__fxstatat@plt+0x53e8>
  406bcc:	add	x21, x21, #0x1
  406bd0:	mov	x22, x27
  406bd4:	str	x27, [sp, #96]
  406bd8:	ldr	x27, [x23, x21, lsl #3]
  406bdc:	cbnz	x27, 406b60 <__fxstatat@plt+0x5290>
  406be0:	cmp	x24, #0x0
  406be4:	ccmp	x21, #0x1, #0x0, ne  // ne = any
  406be8:	b.ls	406c00 <__fxstatat@plt+0x5330>  // b.plast
  406bec:	mov	x1, x22
  406bf0:	mov	x2, x21
  406bf4:	mov	x0, x19
  406bf8:	bl	405598 <__fxstatat@plt+0x3cc8>
  406bfc:	mov	x22, x0
  406c00:	mov	x2, #0x0                   	// #0
  406c04:	mov	x0, x19
  406c08:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  406c0c:	add	x1, x1, #0x230
  406c10:	bl	405698 <__fxstatat@plt+0x3dc8>
  406c14:	str	x0, [x19]
  406c18:	mov	x2, x0
  406c1c:	cbz	x0, 406cc8 <__fxstatat@plt+0x53f8>
  406c20:	ldr	w0, [x19, #72]
  406c24:	mov	w3, #0x9                   	// #9
  406c28:	mov	x1, #0x1                   	// #1
  406c2c:	str	x22, [x2, #16]
  406c30:	str	x1, [x2, #88]
  406c34:	add	x1, x19, #0x58
  406c38:	strh	w3, [x2, #108]
  406c3c:	bl	405c80 <__fxstatat@plt+0x43b0>
  406c40:	tst	w0, #0xff
  406c44:	b.eq	406cc8 <__fxstatat@plt+0x53f8>  // b.none
  406c48:	ldr	w1, [x19, #72]
  406c4c:	mov	w0, #0x204                 	// #516
  406c50:	tst	w1, w0
  406c54:	b.eq	406d74 <__fxstatat@plt+0x54a4>  // b.none
  406c58:	add	x0, x19, #0x60
  406c5c:	mov	w1, #0xffffffff            	// #-1
  406c60:	bl	4089b0 <__fxstatat@plt+0x70e0>
  406c64:	mov	x0, x19
  406c68:	ldp	x19, x20, [sp, #16]
  406c6c:	ldp	x21, x22, [sp, #32]
  406c70:	ldp	x23, x24, [sp, #48]
  406c74:	ldp	x25, x26, [sp, #64]
  406c78:	ldp	x27, x28, [sp, #80]
  406c7c:	ldp	x29, x30, [sp], #112
  406c80:	ret
  406c84:	add	x0, x27, x0
  406c88:	sub	x3, x27, #0x2
  406c8c:	ldurb	w0, [x0, #-1]
  406c90:	cmp	w0, #0x2f
  406c94:	b.ne	406b78 <__fxstatat@plt+0x52a8>  // b.any
  406c98:	ldrb	w0, [x3, x2]
  406c9c:	cmp	w0, #0x2f
  406ca0:	b.ne	406b78 <__fxstatat@plt+0x52a8>  // b.any
  406ca4:	sub	x2, x2, #0x1
  406ca8:	cmp	x2, #0x1
  406cac:	b.ne	406c98 <__fxstatat@plt+0x53c8>  // b.any
  406cb0:	b	406b78 <__fxstatat@plt+0x52a8>
  406cb4:	str	xzr, [x27, #16]
  406cb8:	ldr	x0, [sp, #96]
  406cbc:	str	x27, [sp, #96]
  406cc0:	str	x27, [x0, #16]
  406cc4:	b	406b54 <__fxstatat@plt+0x5284>
  406cc8:	mov	x0, x22
  406ccc:	bl	405718 <__fxstatat@plt+0x3e48>
  406cd0:	mov	x0, x26
  406cd4:	bl	4017a0 <free@plt>
  406cd8:	ldr	x0, [x19, #32]
  406cdc:	bl	4017a0 <free@plt>
  406ce0:	ldp	x27, x28, [sp, #80]
  406ce4:	mov	x0, x19
  406ce8:	bl	4017a0 <free@plt>
  406cec:	mov	x19, #0x0                   	// #0
  406cf0:	ldp	x21, x22, [sp, #32]
  406cf4:	ldp	x23, x24, [sp, #48]
  406cf8:	ldp	x25, x26, [sp, #64]
  406cfc:	mov	x0, x19
  406d00:	ldp	x19, x20, [sp, #16]
  406d04:	ldp	x29, x30, [sp], #112
  406d08:	ret
  406d0c:	bl	401890 <__errno_location@plt>
  406d10:	mov	x19, #0x0                   	// #0
  406d14:	mov	w1, #0x16                  	// #22
  406d18:	ldp	x23, x24, [sp, #48]
  406d1c:	str	w1, [x0]
  406d20:	mov	x0, x19
  406d24:	ldp	x19, x20, [sp, #16]
  406d28:	ldp	x29, x30, [sp], #112
  406d2c:	ret
  406d30:	cbz	x24, 406d6c <__fxstatat@plt+0x549c>
  406d34:	ldr	w25, [x19, #72]
  406d38:	mov	x27, #0x0                   	// #0
  406d3c:	ubfx	x25, x25, #10, #1
  406d40:	b	406b18 <__fxstatat@plt+0x5248>
  406d44:	mov	x2, #0x1000                	// #4096
  406d48:	b	406ac0 <__fxstatat@plt+0x51f0>
  406d4c:	bl	401890 <__errno_location@plt>
  406d50:	mov	x19, #0x0                   	// #0
  406d54:	mov	w1, #0x16                  	// #22
  406d58:	str	w1, [x0]
  406d5c:	mov	x0, x19
  406d60:	ldp	x19, x20, [sp, #16]
  406d64:	ldp	x29, x30, [sp], #112
  406d68:	ret
  406d6c:	mov	x22, #0x0                   	// #0
  406d70:	b	406c00 <__fxstatat@plt+0x5330>
  406d74:	ldr	w0, [x19, #44]
  406d78:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  406d7c:	add	x2, x2, #0x470
  406d80:	bl	405d08 <__fxstatat@plt+0x4438>
  406d84:	str	w0, [x19, #40]
  406d88:	tbz	w0, #31, 406c58 <__fxstatat@plt+0x5388>
  406d8c:	ldr	w0, [x19, #72]
  406d90:	orr	w0, w0, #0x4
  406d94:	str	w0, [x19, #72]
  406d98:	b	406c58 <__fxstatat@plt+0x5388>
  406d9c:	ldp	x23, x24, [sp, #48]
  406da0:	b	406cfc <__fxstatat@plt+0x542c>
  406da4:	nop
  406da8:	stp	x29, x30, [sp, #-48]!
  406dac:	mov	x29, sp
  406db0:	ldr	x1, [x0]
  406db4:	stp	x19, x20, [sp, #16]
  406db8:	mov	x20, x0
  406dbc:	cbz	x1, 406e04 <__fxstatat@plt+0x5534>
  406dc0:	ldr	x0, [x1, #88]
  406dc4:	tbz	x0, #63, 406ddc <__fxstatat@plt+0x550c>
  406dc8:	b	406ef8 <__fxstatat@plt+0x5628>
  406dcc:	bl	4017a0 <free@plt>
  406dd0:	ldr	x0, [x19, #88]
  406dd4:	mov	x1, x19
  406dd8:	tbnz	x0, #63, 406dfc <__fxstatat@plt+0x552c>
  406ddc:	ldr	x19, [x1, #16]
  406de0:	mov	x0, x1
  406de4:	cbnz	x19, 406dcc <__fxstatat@plt+0x54fc>
  406de8:	ldr	x19, [x1, #8]
  406dec:	bl	4017a0 <free@plt>
  406df0:	mov	x1, x19
  406df4:	ldr	x0, [x19, #88]
  406df8:	tbz	x0, #63, 406ddc <__fxstatat@plt+0x550c>
  406dfc:	mov	x0, x19
  406e00:	bl	4017a0 <free@plt>
  406e04:	ldr	x0, [x20, #8]
  406e08:	cbz	x0, 406e10 <__fxstatat@plt+0x5540>
  406e0c:	bl	405718 <__fxstatat@plt+0x3e48>
  406e10:	ldr	x0, [x20, #16]
  406e14:	bl	4017a0 <free@plt>
  406e18:	ldr	x0, [x20, #32]
  406e1c:	bl	4017a0 <free@plt>
  406e20:	ldr	w0, [x20, #72]
  406e24:	tbz	w0, #9, 406e80 <__fxstatat@plt+0x55b0>
  406e28:	ldr	w0, [x20, #44]
  406e2c:	tbz	w0, #31, 406eb4 <__fxstatat@plt+0x55e4>
  406e30:	mov	w19, #0x0                   	// #0
  406e34:	add	x0, x20, #0x60
  406e38:	bl	405760 <__fxstatat@plt+0x3e90>
  406e3c:	ldr	x0, [x20, #80]
  406e40:	cbz	x0, 406e48 <__fxstatat@plt+0x5578>
  406e44:	bl	4084a8 <__fxstatat@plt+0x6bd8>
  406e48:	ldr	w2, [x20, #72]
  406e4c:	mov	w1, #0x102                 	// #258
  406e50:	ldr	x0, [x20, #88]
  406e54:	tst	w2, w1
  406e58:	b.eq	406ec8 <__fxstatat@plt+0x55f8>  // b.none
  406e5c:	cbz	x0, 406e64 <__fxstatat@plt+0x5594>
  406e60:	bl	4084a8 <__fxstatat@plt+0x6bd8>
  406e64:	mov	x0, x20
  406e68:	bl	4017a0 <free@plt>
  406e6c:	cbnz	w19, 406f08 <__fxstatat@plt+0x5638>
  406e70:	mov	w0, w19
  406e74:	ldp	x19, x20, [sp, #16]
  406e78:	ldp	x29, x30, [sp], #48
  406e7c:	ret
  406e80:	tbnz	w0, #2, 406e30 <__fxstatat@plt+0x5560>
  406e84:	ldr	w0, [x20, #40]
  406e88:	str	x21, [sp, #32]
  406e8c:	bl	401590 <fchdir@plt>
  406e90:	cbnz	w0, 406ed0 <__fxstatat@plt+0x5600>
  406e94:	ldr	w0, [x20, #40]
  406e98:	bl	4016d0 <close@plt>
  406e9c:	cbz	w0, 406f00 <__fxstatat@plt+0x5630>
  406ea0:	bl	401890 <__errno_location@plt>
  406ea4:	mov	x21, x0
  406ea8:	ldr	w19, [x21]
  406eac:	ldr	x21, [sp, #32]
  406eb0:	b	406e34 <__fxstatat@plt+0x5564>
  406eb4:	bl	4016d0 <close@plt>
  406eb8:	cbz	w0, 406e30 <__fxstatat@plt+0x5560>
  406ebc:	bl	401890 <__errno_location@plt>
  406ec0:	ldr	w19, [x0]
  406ec4:	b	406e34 <__fxstatat@plt+0x5564>
  406ec8:	bl	4017a0 <free@plt>
  406ecc:	b	406e64 <__fxstatat@plt+0x5594>
  406ed0:	bl	401890 <__errno_location@plt>
  406ed4:	mov	x21, x0
  406ed8:	ldr	w0, [x20, #40]
  406edc:	ldr	w19, [x21]
  406ee0:	bl	4016d0 <close@plt>
  406ee4:	cmp	w19, #0x0
  406ee8:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  406eec:	b.ne	406ea8 <__fxstatat@plt+0x55d8>  // b.any
  406ef0:	ldr	x21, [sp, #32]
  406ef4:	b	406e34 <__fxstatat@plt+0x5564>
  406ef8:	mov	x19, x1
  406efc:	b	406dfc <__fxstatat@plt+0x552c>
  406f00:	ldr	x21, [sp, #32]
  406f04:	b	406e30 <__fxstatat@plt+0x5560>
  406f08:	bl	401890 <__errno_location@plt>
  406f0c:	str	w19, [x0]
  406f10:	mov	w19, #0xffffffff            	// #-1
  406f14:	b	406e70 <__fxstatat@plt+0x55a0>
  406f18:	stp	x29, x30, [sp, #-48]!
  406f1c:	mov	x29, sp
  406f20:	stp	x19, x20, [sp, #16]
  406f24:	ldr	x19, [x0]
  406f28:	cbz	x19, 407128 <__fxstatat@plt+0x5858>
  406f2c:	ldr	w1, [x0, #72]
  406f30:	mov	x20, x0
  406f34:	tbnz	w1, #13, 407128 <__fxstatat@plt+0x5858>
  406f38:	ldrh	w0, [x19, #112]
  406f3c:	mov	w2, #0x3                   	// #3
  406f40:	strh	w2, [x19, #112]
  406f44:	cmp	w0, #0x1
  406f48:	b.eq	407304 <__fxstatat@plt+0x5a34>  // b.none
  406f4c:	ldrh	w2, [x19, #108]
  406f50:	cmp	w0, #0x2
  406f54:	b.eq	407048 <__fxstatat@plt+0x5778>  // b.none
  406f58:	cmp	w2, #0x1
  406f5c:	b.eq	40713c <__fxstatat@plt+0x586c>  // b.none
  406f60:	stp	x21, x22, [sp, #32]
  406f64:	b	406f88 <__fxstatat@plt+0x56b8>
  406f68:	str	x19, [x20]
  406f6c:	mov	x0, x21
  406f70:	bl	4017a0 <free@plt>
  406f74:	ldr	x0, [x19, #88]
  406f78:	cbz	x0, 407178 <__fxstatat@plt+0x58a8>
  406f7c:	ldrh	w0, [x19, #112]
  406f80:	cmp	w0, #0x4
  406f84:	b.ne	407218 <__fxstatat@plt+0x5948>  // b.any
  406f88:	mov	x21, x19
  406f8c:	ldr	x19, [x19, #16]
  406f90:	cbnz	x19, 406f68 <__fxstatat@plt+0x5698>
  406f94:	ldr	x22, [x21, #8]
  406f98:	ldr	x0, [x22, #24]
  406f9c:	cbnz	x0, 40742c <__fxstatat@plt+0x5b5c>
  406fa0:	str	x22, [x20]
  406fa4:	mov	x0, x21
  406fa8:	bl	4017a0 <free@plt>
  406fac:	ldr	x0, [x22, #88]
  406fb0:	cmn	x0, #0x1
  406fb4:	b.eq	4073b0 <__fxstatat@plt+0x5ae0>  // b.none
  406fb8:	ldrh	w0, [x22, #108]
  406fbc:	cmp	w0, #0xb
  406fc0:	b.eq	407300 <__fxstatat@plt+0x5a30>  // b.none
  406fc4:	ldr	x1, [x20, #32]
  406fc8:	ldr	x0, [x22, #72]
  406fcc:	strb	wzr, [x1, x0]
  406fd0:	ldr	x0, [x22, #88]
  406fd4:	cbz	x0, 40735c <__fxstatat@plt+0x5a8c>
  406fd8:	ldrh	w0, [x22, #110]
  406fdc:	tbz	w0, #1, 4070dc <__fxstatat@plt+0x580c>
  406fe0:	ldr	w1, [x20, #72]
  406fe4:	ldr	w0, [x22, #68]
  406fe8:	tbnz	w1, #2, 407004 <__fxstatat@plt+0x5734>
  406fec:	tbz	w1, #9, 4074fc <__fxstatat@plt+0x5c2c>
  406ff0:	mov	w1, w0
  406ff4:	mov	w2, #0x1                   	// #1
  406ff8:	mov	x0, x20
  406ffc:	bl	405958 <__fxstatat@plt+0x4088>
  407000:	ldr	w0, [x22, #68]
  407004:	bl	4016d0 <close@plt>
  407008:	ldr	w0, [x20, #72]
  40700c:	ldrh	w1, [x22, #108]
  407010:	cmp	w1, #0x2
  407014:	b.eq	407038 <__fxstatat@plt+0x5768>  // b.none
  407018:	ldr	w1, [x22, #64]
  40701c:	cbnz	w1, 4073cc <__fxstatat@plt+0x5afc>
  407020:	mov	w1, #0x6                   	// #6
  407024:	strh	w1, [x22, #108]
  407028:	mov	x2, x22
  40702c:	add	x1, x20, #0x58
  407030:	bl	406048 <__fxstatat@plt+0x4778>
  407034:	ldr	w0, [x20, #72]
  407038:	tbnz	w0, #13, 407120 <__fxstatat@plt+0x5850>
  40703c:	mov	x19, x22
  407040:	ldp	x21, x22, [sp, #32]
  407044:	b	40712c <__fxstatat@plt+0x585c>
  407048:	sub	w0, w2, #0xc
  40704c:	and	w0, w0, #0xffff
  407050:	cmp	w0, #0x1
  407054:	b.ls	4072b8 <__fxstatat@plt+0x59e8>  // b.plast
  407058:	cmp	w2, #0x1
  40705c:	b.ne	406f60 <__fxstatat@plt+0x5690>  // b.any
  407060:	tbz	w1, #6, 407074 <__fxstatat@plt+0x57a4>
  407064:	ldr	x0, [x20, #24]
  407068:	ldr	x2, [x19, #120]
  40706c:	cmp	x2, x0
  407070:	b.ne	407144 <__fxstatat@plt+0x5874>  // b.any
  407074:	ldr	x0, [x20, #8]
  407078:	cbz	x0, 407330 <__fxstatat@plt+0x5a60>
  40707c:	tbnz	w1, #12, 407320 <__fxstatat@plt+0x5a50>
  407080:	ldr	x3, [x19, #48]
  407084:	mov	x1, x19
  407088:	mov	x0, x20
  40708c:	mov	w2, #0xffffffff            	// #-1
  407090:	bl	405d38 <__fxstatat@plt+0x4468>
  407094:	cbz	w0, 407350 <__fxstatat@plt+0x5a80>
  407098:	bl	401890 <__errno_location@plt>
  40709c:	ldr	w0, [x0]
  4070a0:	ldrh	w1, [x19, #110]
  4070a4:	str	w0, [x19, #64]
  4070a8:	orr	w1, w1, #0x1
  4070ac:	strh	w1, [x19, #110]
  4070b0:	ldr	x19, [x20, #8]
  4070b4:	cbz	x19, 4070d4 <__fxstatat@plt+0x5804>
  4070b8:	mov	x0, x19
  4070bc:	nop
  4070c0:	ldr	x1, [x0, #8]
  4070c4:	ldr	x1, [x1, #48]
  4070c8:	str	x1, [x0, #48]
  4070cc:	ldr	x0, [x0, #16]
  4070d0:	cbnz	x0, 4070c0 <__fxstatat@plt+0x57f0>
  4070d4:	str	xzr, [x20, #8]
  4070d8:	b	407224 <__fxstatat@plt+0x5954>
  4070dc:	tbnz	w0, #0, 407368 <__fxstatat@plt+0x5a98>
  4070e0:	ldr	x1, [x22, #8]
  4070e4:	adrp	x3, 40a000 <__fxstatat@plt+0x8730>
  4070e8:	mov	x0, x20
  4070ec:	add	x3, x3, #0x468
  4070f0:	mov	w2, #0xffffffff            	// #-1
  4070f4:	bl	405d38 <__fxstatat@plt+0x4468>
  4070f8:	cbz	w0, 407368 <__fxstatat@plt+0x5a98>
  4070fc:	bl	401890 <__errno_location@plt>
  407100:	ldr	w2, [x0]
  407104:	ldr	w1, [x20, #72]
  407108:	str	w2, [x22, #64]
  40710c:	orr	w0, w1, #0x2000
  407110:	ldrh	w1, [x22, #108]
  407114:	str	w0, [x20, #72]
  407118:	cmp	w1, #0x2
  40711c:	b.ne	407018 <__fxstatat@plt+0x5748>  // b.any
  407120:	ldp	x21, x22, [sp, #32]
  407124:	nop
  407128:	mov	x19, #0x0                   	// #0
  40712c:	mov	x0, x19
  407130:	ldp	x19, x20, [sp, #16]
  407134:	ldp	x29, x30, [sp], #48
  407138:	ret
  40713c:	cmp	w0, #0x4
  407140:	b.ne	407060 <__fxstatat@plt+0x5790>  // b.any
  407144:	ldrh	w0, [x19, #110]
  407148:	tbnz	w0, #1, 407480 <__fxstatat@plt+0x5bb0>
  40714c:	ldr	x0, [x20, #8]
  407150:	cbz	x0, 40715c <__fxstatat@plt+0x588c>
  407154:	bl	405718 <__fxstatat@plt+0x3e48>
  407158:	str	xzr, [x20, #8]
  40715c:	ldr	w0, [x20, #72]
  407160:	mov	w1, #0x6                   	// #6
  407164:	strh	w1, [x19, #108]
  407168:	mov	x2, x19
  40716c:	add	x1, x20, #0x58
  407170:	bl	406048 <__fxstatat@plt+0x4778>
  407174:	b	40712c <__fxstatat@plt+0x585c>
  407178:	mov	x0, x20
  40717c:	bl	4059d8 <__fxstatat@plt+0x4108>
  407180:	cbnz	w0, 407460 <__fxstatat@plt+0x5b90>
  407184:	ldr	w2, [x20, #72]
  407188:	mov	w1, #0x102                 	// #258
  40718c:	ldr	x0, [x20, #88]
  407190:	tst	w2, w1
  407194:	b.eq	407478 <__fxstatat@plt+0x5ba8>  // b.none
  407198:	cbz	x0, 4071a0 <__fxstatat@plt+0x58d0>
  40719c:	bl	4084a8 <__fxstatat@plt+0x6bd8>
  4071a0:	ldr	x2, [x19, #96]
  4071a4:	add	x22, x19, #0xf8
  4071a8:	ldr	x0, [x20, #32]
  4071ac:	str	x2, [x19, #72]
  4071b0:	add	x2, x2, #0x1
  4071b4:	mov	x1, x22
  4071b8:	bl	401540 <memmove@plt>
  4071bc:	mov	x0, x22
  4071c0:	mov	w1, #0x2f                  	// #47
  4071c4:	bl	4016e0 <strrchr@plt>
  4071c8:	cbz	x0, 4071f8 <__fxstatat@plt+0x5928>
  4071cc:	cmp	x22, x0
  4071d0:	b.eq	407370 <__fxstatat@plt+0x5aa0>  // b.none
  4071d4:	add	x21, x0, #0x1
  4071d8:	mov	x0, x21
  4071dc:	bl	401560 <strlen@plt>
  4071e0:	mov	x1, x21
  4071e4:	mov	x21, x0
  4071e8:	add	x2, x21, #0x1
  4071ec:	mov	x0, x22
  4071f0:	bl	401540 <memmove@plt>
  4071f4:	str	x21, [x19, #96]
  4071f8:	ldr	w0, [x20, #72]
  4071fc:	add	x1, x20, #0x58
  407200:	ldr	x2, [x20, #32]
  407204:	stp	x2, x2, [x19, #48]
  407208:	bl	405c80 <__fxstatat@plt+0x43b0>
  40720c:	ldrh	w0, [x19, #108]
  407210:	ldp	x21, x22, [sp, #32]
  407214:	b	407268 <__fxstatat@plt+0x5998>
  407218:	cmp	w0, #0x2
  40721c:	b.eq	40748c <__fxstatat@plt+0x5bbc>  // b.none
  407220:	ldp	x21, x22, [sp, #32]
  407224:	mov	w4, #0x2f                  	// #47
  407228:	ldr	x2, [x19, #8]
  40722c:	add	x1, x19, #0xf8
  407230:	ldr	x3, [x20, #32]
  407234:	ldr	x0, [x2, #72]
  407238:	ldr	x5, [x2, #56]
  40723c:	sub	x2, x0, #0x1
  407240:	ldrb	w5, [x5, x2]
  407244:	cmp	w5, #0x2f
  407248:	csel	x2, x2, x0, eq  // eq = none
  40724c:	add	x0, x3, x2
  407250:	add	x0, x0, #0x1
  407254:	strb	w4, [x3, x2]
  407258:	ldr	x2, [x19, #96]
  40725c:	add	x2, x2, #0x1
  407260:	bl	401540 <memmove@plt>
  407264:	ldrh	w0, [x19, #108]
  407268:	str	x19, [x20]
  40726c:	cmp	w0, #0xb
  407270:	b.eq	4072e8 <__fxstatat@plt+0x5a18>  // b.none
  407274:	cmp	w0, #0x1
  407278:	b.ne	40712c <__fxstatat@plt+0x585c>  // b.any
  40727c:	ldr	x0, [x19, #88]
  407280:	cbnz	x0, 40728c <__fxstatat@plt+0x59bc>
  407284:	ldr	x0, [x19, #120]
  407288:	str	x0, [x20, #24]
  40728c:	ldr	w0, [x20, #72]
  407290:	add	x1, x20, #0x58
  407294:	mov	x2, x19
  407298:	bl	405f68 <__fxstatat@plt+0x4698>
  40729c:	tst	w0, #0xff
  4072a0:	b.ne	40712c <__fxstatat@plt+0x585c>  // b.any
  4072a4:	bl	401890 <__errno_location@plt>
  4072a8:	mov	x19, #0x0                   	// #0
  4072ac:	mov	w1, #0xc                   	// #12
  4072b0:	str	w1, [x0]
  4072b4:	b	40712c <__fxstatat@plt+0x585c>
  4072b8:	ldr	w0, [x20, #44]
  4072bc:	mov	x2, x19
  4072c0:	add	x1, x20, #0x48
  4072c4:	mov	w3, #0x1                   	// #1
  4072c8:	bl	405a48 <__fxstatat@plt+0x4178>
  4072cc:	strh	w0, [x19, #108]
  4072d0:	and	w0, w0, #0xffff
  4072d4:	cmp	w0, #0x1
  4072d8:	b.eq	40750c <__fxstatat@plt+0x5c3c>  // b.none
  4072dc:	str	x19, [x20]
  4072e0:	cmp	w0, #0xb
  4072e4:	b.ne	40712c <__fxstatat@plt+0x585c>  // b.any
  4072e8:	ldr	x0, [x19, #168]
  4072ec:	cmp	x0, #0x2
  4072f0:	b.eq	4073d8 <__fxstatat@plt+0x5b08>  // b.none
  4072f4:	cmp	x0, #0x1
  4072f8:	b.eq	40712c <__fxstatat@plt+0x585c>  // b.none
  4072fc:	stp	x21, x22, [sp, #32]
  407300:	bl	401710 <abort@plt>
  407304:	ldr	w0, [x20, #44]
  407308:	add	x1, x20, #0x48
  40730c:	mov	x2, x19
  407310:	mov	w3, #0x0                   	// #0
  407314:	bl	405a48 <__fxstatat@plt+0x4178>
  407318:	strh	w0, [x19, #108]
  40731c:	b	40712c <__fxstatat@plt+0x585c>
  407320:	and	w1, w1, #0xffffefff
  407324:	str	w1, [x20, #72]
  407328:	bl	405718 <__fxstatat@plt+0x3e48>
  40732c:	str	xzr, [x20, #8]
  407330:	mov	x0, x20
  407334:	mov	w1, #0x3                   	// #3
  407338:	bl	4060d8 <__fxstatat@plt+0x4808>
  40733c:	str	x0, [x20, #8]
  407340:	cbz	x0, 40737c <__fxstatat@plt+0x5aac>
  407344:	mov	x19, x0
  407348:	str	xzr, [x20, #8]
  40734c:	b	407224 <__fxstatat@plt+0x5954>
  407350:	ldr	x19, [x20, #8]
  407354:	str	xzr, [x20, #8]
  407358:	b	407224 <__fxstatat@plt+0x5954>
  40735c:	mov	x0, x20
  407360:	bl	4059d8 <__fxstatat@plt+0x4108>
  407364:	cbnz	w0, 4070fc <__fxstatat@plt+0x582c>
  407368:	ldr	w0, [x20, #72]
  40736c:	b	40700c <__fxstatat@plt+0x573c>
  407370:	ldrb	w1, [x22, #1]
  407374:	cbz	w1, 4071f8 <__fxstatat@plt+0x5928>
  407378:	b	4071d4 <__fxstatat@plt+0x5904>
  40737c:	ldr	w0, [x20, #72]
  407380:	tbnz	w0, #13, 407128 <__fxstatat@plt+0x5858>
  407384:	ldr	w1, [x19, #64]
  407388:	cbz	w1, 4073a0 <__fxstatat@plt+0x5ad0>
  40738c:	ldrh	w1, [x19, #108]
  407390:	cmp	w1, #0x4
  407394:	b.eq	4073a0 <__fxstatat@plt+0x5ad0>  // b.none
  407398:	mov	w1, #0x7                   	// #7
  40739c:	strh	w1, [x19, #108]
  4073a0:	add	x1, x20, #0x58
  4073a4:	mov	x2, x19
  4073a8:	bl	406048 <__fxstatat@plt+0x4778>
  4073ac:	b	40712c <__fxstatat@plt+0x585c>
  4073b0:	mov	x0, x22
  4073b4:	bl	4017a0 <free@plt>
  4073b8:	bl	401890 <__errno_location@plt>
  4073bc:	ldp	x21, x22, [sp, #32]
  4073c0:	str	wzr, [x0]
  4073c4:	str	xzr, [x20]
  4073c8:	b	40712c <__fxstatat@plt+0x585c>
  4073cc:	mov	w1, #0x7                   	// #7
  4073d0:	strh	w1, [x22, #108]
  4073d4:	b	407038 <__fxstatat@plt+0x5768>
  4073d8:	stp	x21, x22, [sp, #32]
  4073dc:	ldr	w0, [x20, #44]
  4073e0:	ldr	x21, [x19, #8]
  4073e4:	ldr	w1, [x21, #104]
  4073e8:	cbnz	w1, 4073fc <__fxstatat@plt+0x5b2c>
  4073ec:	ldr	w2, [x20, #72]
  4073f0:	and	w2, w2, #0x18
  4073f4:	cmp	w2, #0x18
  4073f8:	b.eq	40755c <__fxstatat@plt+0x5c8c>  // b.none
  4073fc:	add	x1, x20, #0x48
  407400:	mov	x2, x19
  407404:	mov	w3, #0x0                   	// #0
  407408:	bl	405a48 <__fxstatat@plt+0x4178>
  40740c:	ldr	w1, [x19, #136]
  407410:	strh	w0, [x19, #108]
  407414:	and	w0, w0, #0xffff
  407418:	and	w1, w1, #0xf000
  40741c:	cmp	w1, #0x4, lsl #12
  407420:	b.eq	4074d4 <__fxstatat@plt+0x5c04>  // b.none
  407424:	ldp	x21, x22, [sp, #32]
  407428:	b	407274 <__fxstatat@plt+0x59a4>
  40742c:	ldr	x3, [x20, #32]
  407430:	mov	w1, #0x3                   	// #3
  407434:	ldr	x2, [x22, #72]
  407438:	str	x22, [x20]
  40743c:	mov	x0, x20
  407440:	strb	wzr, [x3, x2]
  407444:	bl	4060d8 <__fxstatat@plt+0x4808>
  407448:	mov	x1, x0
  40744c:	cbnz	x0, 4074c0 <__fxstatat@plt+0x5bf0>
  407450:	ldr	w0, [x20, #72]
  407454:	tbnz	w0, #13, 407120 <__fxstatat@plt+0x5850>
  407458:	ldr	x22, [x21, #8]
  40745c:	b	406fa0 <__fxstatat@plt+0x56d0>
  407460:	ldr	w0, [x20, #72]
  407464:	mov	x19, #0x0                   	// #0
  407468:	ldp	x21, x22, [sp, #32]
  40746c:	orr	w0, w0, #0x2000
  407470:	str	w0, [x20, #72]
  407474:	b	40712c <__fxstatat@plt+0x585c>
  407478:	bl	4017a0 <free@plt>
  40747c:	b	4071a0 <__fxstatat@plt+0x58d0>
  407480:	ldr	w0, [x19, #68]
  407484:	bl	4016d0 <close@plt>
  407488:	b	40714c <__fxstatat@plt+0x587c>
  40748c:	ldr	w0, [x20, #44]
  407490:	mov	x2, x19
  407494:	add	x1, x20, #0x48
  407498:	mov	w3, #0x1                   	// #1
  40749c:	bl	405a48 <__fxstatat@plt+0x4178>
  4074a0:	strh	w0, [x19, #108]
  4074a4:	and	w0, w0, #0xffff
  4074a8:	cmp	w0, #0x1
  4074ac:	b.eq	40751c <__fxstatat@plt+0x5c4c>  // b.none
  4074b0:	mov	w0, #0x3                   	// #3
  4074b4:	strh	w0, [x19, #112]
  4074b8:	ldp	x21, x22, [sp, #32]
  4074bc:	b	407224 <__fxstatat@plt+0x5954>
  4074c0:	mov	x0, x21
  4074c4:	mov	x19, x1
  4074c8:	bl	4017a0 <free@plt>
  4074cc:	ldp	x21, x22, [sp, #32]
  4074d0:	b	407224 <__fxstatat@plt+0x5954>
  4074d4:	ldr	x1, [x19, #88]
  4074d8:	cbz	x1, 40754c <__fxstatat@plt+0x5c7c>
  4074dc:	ldr	w1, [x21, #104]
  4074e0:	sub	w1, w1, #0x1
  4074e4:	cmn	w1, #0x3
  4074e8:	b.ls	4075c4 <__fxstatat@plt+0x5cf4>  // b.plast
  4074ec:	cmp	w0, #0x1
  4074f0:	ldp	x21, x22, [sp, #32]
  4074f4:	b.eq	40728c <__fxstatat@plt+0x59bc>  // b.none
  4074f8:	b	40712c <__fxstatat@plt+0x585c>
  4074fc:	bl	401590 <fchdir@plt>
  407500:	cbnz	w0, 407578 <__fxstatat@plt+0x5ca8>
  407504:	ldr	w0, [x22, #68]
  407508:	b	407004 <__fxstatat@plt+0x5734>
  40750c:	ldr	w1, [x20, #72]
  407510:	tbz	w1, #2, 407598 <__fxstatat@plt+0x5cc8>
  407514:	str	x19, [x20]
  407518:	b	40727c <__fxstatat@plt+0x59ac>
  40751c:	ldr	w1, [x20, #72]
  407520:	tbnz	w1, #2, 4074b0 <__fxstatat@plt+0x5be0>
  407524:	ldr	w0, [x20, #44]
  407528:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  40752c:	add	x2, x2, #0x470
  407530:	bl	405d08 <__fxstatat@plt+0x4438>
  407534:	str	w0, [x19, #68]
  407538:	tbnz	w0, #31, 4075f4 <__fxstatat@plt+0x5d24>
  40753c:	ldrh	w0, [x19, #110]
  407540:	orr	w0, w0, #0x2
  407544:	strh	w0, [x19, #110]
  407548:	b	4074b0 <__fxstatat@plt+0x5be0>
  40754c:	cmp	w0, #0x1
  407550:	ldp	x21, x22, [sp, #32]
  407554:	b.eq	407284 <__fxstatat@plt+0x59b4>  // b.none
  407558:	b	40712c <__fxstatat@plt+0x585c>
  40755c:	mov	w1, w0
  407560:	mov	x0, x21
  407564:	bl	4058b8 <__fxstatat@plt+0x3fe8>
  407568:	cmp	w0, #0x2
  40756c:	b.eq	4075cc <__fxstatat@plt+0x5cfc>  // b.none
  407570:	ldr	w0, [x20, #44]
  407574:	b	4073fc <__fxstatat@plt+0x5b2c>
  407578:	bl	401890 <__errno_location@plt>
  40757c:	ldr	w2, [x0]
  407580:	ldr	w1, [x20, #72]
  407584:	str	w2, [x22, #64]
  407588:	ldr	w0, [x22, #68]
  40758c:	orr	w1, w1, #0x2000
  407590:	str	w1, [x20, #72]
  407594:	b	407004 <__fxstatat@plt+0x5734>
  407598:	ldr	w0, [x20, #44]
  40759c:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  4075a0:	add	x2, x2, #0x470
  4075a4:	bl	405d08 <__fxstatat@plt+0x4438>
  4075a8:	str	w0, [x19, #68]
  4075ac:	tbnz	w0, #31, 4075d8 <__fxstatat@plt+0x5d08>
  4075b0:	ldrh	w1, [x19, #110]
  4075b4:	ldrh	w0, [x19, #108]
  4075b8:	orr	w1, w1, #0x2
  4075bc:	strh	w1, [x19, #110]
  4075c0:	b	407268 <__fxstatat@plt+0x5998>
  4075c4:	str	w1, [x21, #104]
  4075c8:	b	4074ec <__fxstatat@plt+0x5c1c>
  4075cc:	ldrh	w0, [x19, #108]
  4075d0:	ldp	x21, x22, [sp, #32]
  4075d4:	b	407274 <__fxstatat@plt+0x59a4>
  4075d8:	bl	401890 <__errno_location@plt>
  4075dc:	ldr	w0, [x0]
  4075e0:	mov	w1, #0x7                   	// #7
  4075e4:	str	w0, [x19, #64]
  4075e8:	strh	w1, [x19, #108]
  4075ec:	str	x19, [x20]
  4075f0:	b	40712c <__fxstatat@plt+0x585c>
  4075f4:	bl	401890 <__errno_location@plt>
  4075f8:	ldr	w0, [x0]
  4075fc:	mov	w1, #0x7                   	// #7
  407600:	str	w0, [x19, #64]
  407604:	strh	w1, [x19, #108]
  407608:	b	4074b0 <__fxstatat@plt+0x5be0>
  40760c:	nop
  407610:	cmp	w2, #0x4
  407614:	b.hi	407624 <__fxstatat@plt+0x5d54>  // b.pmore
  407618:	mov	w0, #0x0                   	// #0
  40761c:	strh	w2, [x1, #112]
  407620:	ret
  407624:	stp	x29, x30, [sp, #-16]!
  407628:	mov	x29, sp
  40762c:	bl	401890 <__errno_location@plt>
  407630:	mov	x1, x0
  407634:	mov	w2, #0x16                  	// #22
  407638:	mov	w0, #0x1                   	// #1
  40763c:	str	w2, [x1]
  407640:	ldp	x29, x30, [sp], #16
  407644:	ret
  407648:	stp	x29, x30, [sp, #-48]!
  40764c:	mov	x29, sp
  407650:	stp	x19, x20, [sp, #16]
  407654:	mov	w20, w1
  407658:	mov	x19, x0
  40765c:	stp	x21, x22, [sp, #32]
  407660:	bl	401890 <__errno_location@plt>
  407664:	tst	w20, #0xffffefff
  407668:	mov	x21, x0
  40766c:	b.ne	40774c <__fxstatat@plt+0x5e7c>  // b.any
  407670:	ldr	x22, [x19]
  407674:	str	wzr, [x0]
  407678:	ldr	w0, [x19, #72]
  40767c:	tbnz	w0, #13, 407768 <__fxstatat@plt+0x5e98>
  407680:	ldrh	w0, [x22, #108]
  407684:	cmp	w0, #0x9
  407688:	b.eq	40777c <__fxstatat@plt+0x5eac>  // b.none
  40768c:	cmp	w0, #0x1
  407690:	mov	x0, #0x0                   	// #0
  407694:	b.ne	4076f0 <__fxstatat@plt+0x5e20>  // b.any
  407698:	ldr	x0, [x19, #8]
  40769c:	cbz	x0, 4076a4 <__fxstatat@plt+0x5dd4>
  4076a0:	bl	405718 <__fxstatat@plt+0x3e48>
  4076a4:	cmp	w20, #0x1, lsl #12
  4076a8:	mov	w20, #0x1                   	// #1
  4076ac:	b.ne	4076c0 <__fxstatat@plt+0x5df0>  // b.any
  4076b0:	ldr	w0, [x19, #72]
  4076b4:	mov	w20, #0x2                   	// #2
  4076b8:	orr	w0, w0, #0x1000
  4076bc:	str	w0, [x19, #72]
  4076c0:	ldr	x0, [x22, #88]
  4076c4:	cbnz	x0, 4076e0 <__fxstatat@plt+0x5e10>
  4076c8:	ldr	x0, [x22, #48]
  4076cc:	ldrb	w0, [x0]
  4076d0:	cmp	w0, #0x2f
  4076d4:	b.eq	4076e0 <__fxstatat@plt+0x5e10>  // b.none
  4076d8:	ldr	w1, [x19, #72]
  4076dc:	tbz	w1, #2, 407700 <__fxstatat@plt+0x5e30>
  4076e0:	mov	w1, w20
  4076e4:	mov	x0, x19
  4076e8:	bl	4060d8 <__fxstatat@plt+0x4808>
  4076ec:	str	x0, [x19, #8]
  4076f0:	ldp	x19, x20, [sp, #16]
  4076f4:	ldp	x21, x22, [sp, #32]
  4076f8:	ldp	x29, x30, [sp], #48
  4076fc:	ret
  407700:	ldr	w0, [x19, #44]
  407704:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  407708:	add	x2, x2, #0x470
  40770c:	bl	405d08 <__fxstatat@plt+0x4438>
  407710:	mov	w22, w0
  407714:	tbnz	w0, #31, 4077a8 <__fxstatat@plt+0x5ed8>
  407718:	mov	w1, w20
  40771c:	mov	x0, x19
  407720:	bl	4060d8 <__fxstatat@plt+0x4808>
  407724:	str	x0, [x19, #8]
  407728:	ldr	w1, [x19, #72]
  40772c:	tbnz	w1, #9, 407790 <__fxstatat@plt+0x5ec0>
  407730:	mov	w0, w22
  407734:	bl	401590 <fchdir@plt>
  407738:	cbnz	w0, 4077b4 <__fxstatat@plt+0x5ee4>
  40773c:	mov	w0, w22
  407740:	bl	4016d0 <close@plt>
  407744:	ldr	x0, [x19, #8]
  407748:	b	4076f0 <__fxstatat@plt+0x5e20>
  40774c:	mov	w1, #0x16                  	// #22
  407750:	str	w1, [x21]
  407754:	mov	x0, #0x0                   	// #0
  407758:	ldp	x19, x20, [sp, #16]
  40775c:	ldp	x21, x22, [sp, #32]
  407760:	ldp	x29, x30, [sp], #48
  407764:	ret
  407768:	mov	x0, #0x0                   	// #0
  40776c:	ldp	x19, x20, [sp, #16]
  407770:	ldp	x21, x22, [sp, #32]
  407774:	ldp	x29, x30, [sp], #48
  407778:	ret
  40777c:	ldr	x0, [x22, #16]
  407780:	ldp	x19, x20, [sp, #16]
  407784:	ldp	x21, x22, [sp, #32]
  407788:	ldp	x29, x30, [sp], #48
  40778c:	ret
  407790:	mov	x0, x19
  407794:	mov	w1, w22
  407798:	mov	w2, #0x1                   	// #1
  40779c:	bl	405958 <__fxstatat@plt+0x4088>
  4077a0:	ldr	x0, [x19, #8]
  4077a4:	b	4076f0 <__fxstatat@plt+0x5e20>
  4077a8:	mov	x0, #0x0                   	// #0
  4077ac:	str	xzr, [x19, #8]
  4077b0:	b	4076f0 <__fxstatat@plt+0x5e20>
  4077b4:	ldr	w19, [x21]
  4077b8:	mov	w0, w22
  4077bc:	bl	4016d0 <close@plt>
  4077c0:	str	w19, [x21]
  4077c4:	mov	x0, #0x0                   	// #0
  4077c8:	b	4076f0 <__fxstatat@plt+0x5e20>
  4077cc:	nop
  4077d0:	stp	x29, x30, [sp, #-64]!
  4077d4:	cmp	x0, #0x0
  4077d8:	add	x4, sp, #0x3c
  4077dc:	mov	x29, sp
  4077e0:	stp	x19, x20, [sp, #16]
  4077e4:	csel	x19, x4, x0, eq  // eq = none
  4077e8:	mov	x20, x2
  4077ec:	mov	x0, x19
  4077f0:	str	x21, [sp, #32]
  4077f4:	mov	x21, x1
  4077f8:	bl	401520 <mbrtowc@plt>
  4077fc:	cmp	x20, #0x0
  407800:	mov	x20, x0
  407804:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  407808:	b.hi	407820 <__fxstatat@plt+0x5f50>  // b.pmore
  40780c:	mov	x0, x20
  407810:	ldp	x19, x20, [sp, #16]
  407814:	ldr	x21, [sp, #32]
  407818:	ldp	x29, x30, [sp], #64
  40781c:	ret
  407820:	mov	w0, #0x0                   	// #0
  407824:	bl	4079d8 <__fxstatat@plt+0x6108>
  407828:	tst	w0, #0xff
  40782c:	b.ne	40780c <__fxstatat@plt+0x5f3c>  // b.any
  407830:	ldrb	w0, [x21]
  407834:	mov	x20, #0x1                   	// #1
  407838:	str	w0, [x19]
  40783c:	mov	x0, x20
  407840:	ldp	x19, x20, [sp, #16]
  407844:	ldr	x21, [sp, #32]
  407848:	ldp	x29, x30, [sp], #64
  40784c:	ret
  407850:	stp	x29, x30, [sp, #-32]!
  407854:	mov	x29, sp
  407858:	stp	x19, x20, [sp, #16]
  40785c:	mov	x19, x0
  407860:	bl	4015d0 <__fpending@plt>
  407864:	mov	x20, x0
  407868:	mov	x0, x19
  40786c:	ldr	w19, [x19]
  407870:	and	w19, w19, #0x20
  407874:	bl	408bd8 <__fxstatat@plt+0x7308>
  407878:	cbnz	w19, 4078a0 <__fxstatat@plt+0x5fd0>
  40787c:	cbz	w0, 407894 <__fxstatat@plt+0x5fc4>
  407880:	cbnz	x20, 4078b8 <__fxstatat@plt+0x5fe8>
  407884:	bl	401890 <__errno_location@plt>
  407888:	ldr	w0, [x0]
  40788c:	cmp	w0, #0x9
  407890:	csetm	w0, ne  // ne = any
  407894:	ldp	x19, x20, [sp, #16]
  407898:	ldp	x29, x30, [sp], #32
  40789c:	ret
  4078a0:	cbnz	w0, 4078b8 <__fxstatat@plt+0x5fe8>
  4078a4:	bl	401890 <__errno_location@plt>
  4078a8:	mov	x1, x0
  4078ac:	mov	w0, #0xffffffff            	// #-1
  4078b0:	str	wzr, [x1]
  4078b4:	b	407894 <__fxstatat@plt+0x5fc4>
  4078b8:	mov	w0, #0xffffffff            	// #-1
  4078bc:	b	407894 <__fxstatat@plt+0x5fc4>
  4078c0:	mov	w1, #0xf616                	// #62998
  4078c4:	str	xzr, [x0, #16]
  4078c8:	movk	w1, #0x95, lsl #16
  4078cc:	str	w1, [x0, #24]
  4078d0:	ret
  4078d4:	nop
  4078d8:	mov	x2, x0
  4078dc:	mov	w0, #0xf616                	// #62998
  4078e0:	movk	w0, #0x95, lsl #16
  4078e4:	ldr	w3, [x2, #24]
  4078e8:	cmp	w3, w0
  4078ec:	b.ne	40795c <__fxstatat@plt+0x608c>  // b.any
  4078f0:	ldr	x0, [x2, #16]
  4078f4:	ldr	x3, [x1, #8]
  4078f8:	cbz	x0, 407920 <__fxstatat@plt+0x6050>
  4078fc:	ldr	x4, [x2]
  407900:	cmp	x4, x3
  407904:	b.eq	407938 <__fxstatat@plt+0x6068>  // b.none
  407908:	add	x4, x0, #0x1
  40790c:	str	x4, [x2, #16]
  407910:	tst	x0, x4
  407914:	mov	w0, #0x0                   	// #0
  407918:	b.eq	407950 <__fxstatat@plt+0x6080>  // b.none
  40791c:	ret
  407920:	mov	x0, #0x1                   	// #1
  407924:	str	x0, [x2, #16]
  407928:	ldr	x1, [x1]
  40792c:	mov	w0, #0x0                   	// #0
  407930:	stp	x3, x1, [x2]
  407934:	ret
  407938:	ldr	x5, [x1]
  40793c:	ldr	x4, [x2, #8]
  407940:	cmp	x5, x4
  407944:	b.ne	407908 <__fxstatat@plt+0x6038>  // b.any
  407948:	mov	w0, #0x1                   	// #1
  40794c:	ret
  407950:	cbnz	x4, 407928 <__fxstatat@plt+0x6058>
  407954:	mov	w0, #0x1                   	// #1
  407958:	ret
  40795c:	stp	x29, x30, [sp, #-16]!
  407960:	adrp	x3, 40a000 <__fxstatat@plt+0x8730>
  407964:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  407968:	mov	x29, sp
  40796c:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  407970:	add	x3, x3, #0x4d8
  407974:	add	x1, x1, #0x4a8
  407978:	add	x0, x0, #0x4c0
  40797c:	mov	w2, #0x3c                  	// #60
  407980:	bl	401880 <__assert_fail@plt>
  407984:	nop
  407988:	stp	x29, x30, [sp, #-64]!
  40798c:	mov	x29, sp
  407990:	str	x2, [sp, #56]
  407994:	mov	w2, #0x0                   	// #0
  407998:	tbnz	w1, #6, 4079ac <__fxstatat@plt+0x60dc>
  40799c:	bl	401620 <open@plt>
  4079a0:	bl	408b70 <__fxstatat@plt+0x72a0>
  4079a4:	ldp	x29, x30, [sp], #64
  4079a8:	ret
  4079ac:	mov	w2, #0xfffffff8            	// #-8
  4079b0:	stp	w2, wzr, [sp, #40]
  4079b4:	ldr	w2, [sp, #56]
  4079b8:	add	x3, sp, #0x30
  4079bc:	add	x4, sp, #0x40
  4079c0:	stp	x4, x4, [sp, #16]
  4079c4:	str	x3, [sp, #32]
  4079c8:	bl	401620 <open@plt>
  4079cc:	bl	408b70 <__fxstatat@plt+0x72a0>
  4079d0:	ldp	x29, x30, [sp], #64
  4079d4:	ret
  4079d8:	stp	x29, x30, [sp, #-16]!
  4079dc:	mov	x1, #0x0                   	// #0
  4079e0:	mov	x29, sp
  4079e4:	bl	4018c0 <setlocale@plt>
  4079e8:	mov	w1, #0x1                   	// #1
  4079ec:	cbz	x0, 407a10 <__fxstatat@plt+0x6140>
  4079f0:	ldrb	w1, [x0]
  4079f4:	cmp	w1, #0x43
  4079f8:	b.eq	407a1c <__fxstatat@plt+0x614c>  // b.none
  4079fc:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  407a00:	add	x1, x1, #0x4e8
  407a04:	bl	401770 <strcmp@plt>
  407a08:	cmp	w0, #0x0
  407a0c:	cset	w1, ne  // ne = any
  407a10:	mov	w0, w1
  407a14:	ldp	x29, x30, [sp], #16
  407a18:	ret
  407a1c:	ldrb	w2, [x0, #1]
  407a20:	mov	w1, #0x0                   	// #0
  407a24:	cbnz	w2, 4079fc <__fxstatat@plt+0x612c>
  407a28:	mov	w0, w1
  407a2c:	ldp	x29, x30, [sp], #16
  407a30:	ret
  407a34:	nop
  407a38:	ror	x2, x0, #3
  407a3c:	udiv	x0, x2, x1
  407a40:	msub	x0, x0, x1, x2
  407a44:	ret
  407a48:	cmp	x1, x0
  407a4c:	cset	w0, eq  // eq = none
  407a50:	ret
  407a54:	nop
  407a58:	stp	x29, x30, [sp, #-32]!
  407a5c:	mov	x29, sp
  407a60:	str	x19, [sp, #16]
  407a64:	mov	x19, x0
  407a68:	mov	x0, x1
  407a6c:	ldr	x1, [x19, #16]
  407a70:	ldr	x2, [x19, #48]
  407a74:	blr	x2
  407a78:	ldr	x1, [x19, #16]
  407a7c:	cmp	x1, x0
  407a80:	b.ls	407a98 <__fxstatat@plt+0x61c8>  // b.plast
  407a84:	ldr	x1, [x19]
  407a88:	ldr	x19, [sp, #16]
  407a8c:	add	x0, x1, x0, lsl #4
  407a90:	ldp	x29, x30, [sp], #32
  407a94:	ret
  407a98:	bl	401710 <abort@plt>
  407a9c:	nop
  407aa0:	stp	x29, x30, [sp, #-64]!
  407aa4:	mov	x29, sp
  407aa8:	str	x23, [sp, #48]
  407aac:	mov	x23, x2
  407ab0:	stp	x19, x20, [sp, #16]
  407ab4:	mov	x20, x1
  407ab8:	stp	x21, x22, [sp, #32]
  407abc:	and	w22, w3, #0xff
  407ac0:	mov	x21, x0
  407ac4:	bl	407a58 <__fxstatat@plt+0x6188>
  407ac8:	str	x0, [x23]
  407acc:	ldr	x1, [x0]
  407ad0:	cbz	x1, 407b5c <__fxstatat@plt+0x628c>
  407ad4:	mov	x19, x0
  407ad8:	cmp	x1, x20
  407adc:	b.eq	407bb4 <__fxstatat@plt+0x62e4>  // b.none
  407ae0:	ldr	x2, [x21, #56]
  407ae4:	mov	x0, x20
  407ae8:	blr	x2
  407aec:	tst	w0, #0xff
  407af0:	b.eq	407b54 <__fxstatat@plt+0x6284>  // b.none
  407af4:	ldr	x0, [x19]
  407af8:	cbz	w22, 407b60 <__fxstatat@plt+0x6290>
  407afc:	ldr	x1, [x19, #8]
  407b00:	cbz	x1, 407bac <__fxstatat@plt+0x62dc>
  407b04:	ldp	x2, x3, [x1]
  407b08:	stp	x2, x3, [x19]
  407b0c:	str	xzr, [x1]
  407b10:	ldp	x19, x20, [sp, #16]
  407b14:	ldr	x2, [x21, #72]
  407b18:	str	x2, [x1, #8]
  407b1c:	str	x1, [x21, #72]
  407b20:	ldp	x21, x22, [sp, #32]
  407b24:	ldr	x23, [sp, #48]
  407b28:	ldp	x29, x30, [sp], #64
  407b2c:	ret
  407b30:	ldr	x1, [x2]
  407b34:	mov	x0, x20
  407b38:	cmp	x1, x20
  407b3c:	b.eq	407b74 <__fxstatat@plt+0x62a4>  // b.none
  407b40:	ldr	x2, [x21, #56]
  407b44:	blr	x2
  407b48:	tst	w0, #0xff
  407b4c:	b.ne	407b74 <__fxstatat@plt+0x62a4>  // b.any
  407b50:	ldr	x19, [x19, #8]
  407b54:	ldr	x2, [x19, #8]
  407b58:	cbnz	x2, 407b30 <__fxstatat@plt+0x6260>
  407b5c:	mov	x0, #0x0                   	// #0
  407b60:	ldp	x19, x20, [sp, #16]
  407b64:	ldp	x21, x22, [sp, #32]
  407b68:	ldr	x23, [sp, #48]
  407b6c:	ldp	x29, x30, [sp], #64
  407b70:	ret
  407b74:	ldr	x1, [x19, #8]
  407b78:	ldr	x0, [x1]
  407b7c:	cbz	w22, 407b60 <__fxstatat@plt+0x6290>
  407b80:	ldr	x2, [x1, #8]
  407b84:	str	x2, [x19, #8]
  407b88:	str	xzr, [x1]
  407b8c:	ldp	x19, x20, [sp, #16]
  407b90:	ldr	x2, [x21, #72]
  407b94:	str	x2, [x1, #8]
  407b98:	str	x1, [x21, #72]
  407b9c:	ldp	x21, x22, [sp, #32]
  407ba0:	ldr	x23, [sp, #48]
  407ba4:	ldp	x29, x30, [sp], #64
  407ba8:	ret
  407bac:	str	xzr, [x19]
  407bb0:	b	407b60 <__fxstatat@plt+0x6290>
  407bb4:	mov	x0, x1
  407bb8:	b	407af8 <__fxstatat@plt+0x6228>
  407bbc:	nop
  407bc0:	ldr	x3, [x0]
  407bc4:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  407bc8:	add	x2, x2, #0x560
  407bcc:	mov	x1, x0
  407bd0:	cmp	x3, x2
  407bd4:	b.eq	407c5c <__fxstatat@plt+0x638c>  // b.none
  407bd8:	mov	w0, #0xcccd                	// #52429
  407bdc:	ldr	s1, [x3, #8]
  407be0:	movk	w0, #0x3dcc, lsl #16
  407be4:	fmov	s0, w0
  407be8:	fcmpe	s1, s0
  407bec:	b.le	407c50 <__fxstatat@plt+0x6380>
  407bf0:	mov	w0, #0x6666                	// #26214
  407bf4:	movk	w0, #0x3f66, lsl #16
  407bf8:	fmov	s2, w0
  407bfc:	fcmpe	s1, s2
  407c00:	b.pl	407c50 <__fxstatat@plt+0x6380>  // b.nfrst
  407c04:	mov	w0, #0xcccd                	// #52429
  407c08:	ldr	s3, [x3, #12]
  407c0c:	movk	w0, #0x3f8c, lsl #16
  407c10:	fmov	s2, w0
  407c14:	fcmpe	s3, s2
  407c18:	b.le	407c50 <__fxstatat@plt+0x6380>
  407c1c:	ldr	s2, [x3]
  407c20:	fcmpe	s2, #0.0
  407c24:	b.lt	407c50 <__fxstatat@plt+0x6380>  // b.tstop
  407c28:	fadd	s0, s2, s0
  407c2c:	ldr	s2, [x3, #4]
  407c30:	fcmpe	s0, s2
  407c34:	b.pl	407c50 <__fxstatat@plt+0x6380>  // b.nfrst
  407c38:	fmov	s3, #1.000000000000000000e+00
  407c3c:	fcmpe	s2, s3
  407c40:	b.hi	407c50 <__fxstatat@plt+0x6380>  // b.pmore
  407c44:	fcmpe	s1, s0
  407c48:	mov	w0, #0x1                   	// #1
  407c4c:	b.gt	407c58 <__fxstatat@plt+0x6388>
  407c50:	mov	w0, #0x0                   	// #0
  407c54:	str	x2, [x1]
  407c58:	ret
  407c5c:	mov	w0, #0x1                   	// #1
  407c60:	ret
  407c64:	nop
  407c68:	tst	w1, #0xff
  407c6c:	b.ne	407c90 <__fxstatat@plt+0x63c0>  // b.any
  407c70:	ucvtf	s1, x0
  407c74:	mov	w0, #0x5f800000            	// #1602224128
  407c78:	fmov	s2, w0
  407c7c:	mov	x0, #0x0                   	// #0
  407c80:	fdiv	s0, s1, s0
  407c84:	fcmpe	s0, s2
  407c88:	b.ge	407d10 <__fxstatat@plt+0x6440>  // b.tcont
  407c8c:	fcvtzu	x0, s0
  407c90:	cmp	x0, #0xa
  407c94:	mov	x1, #0xa                   	// #10
  407c98:	csel	x0, x0, x1, cs  // cs = hs, nlast
  407c9c:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  407ca0:	orr	x0, x0, #0x1
  407ca4:	movk	x5, #0xaaab
  407ca8:	cmn	x0, #0x1
  407cac:	b.eq	407d0c <__fxstatat@plt+0x643c>  // b.none
  407cb0:	umulh	x1, x0, x5
  407cb4:	cmp	x0, #0x9
  407cb8:	and	x2, x1, #0xfffffffffffffffe
  407cbc:	add	x1, x2, x1, lsr #1
  407cc0:	sub	x1, x0, x1
  407cc4:	b.ls	407cfc <__fxstatat@plt+0x642c>  // b.plast
  407cc8:	cbz	x1, 407d00 <__fxstatat@plt+0x6430>
  407ccc:	mov	x4, #0x10                  	// #16
  407cd0:	mov	x3, #0x9                   	// #9
  407cd4:	mov	x2, #0x3                   	// #3
  407cd8:	b	407ce0 <__fxstatat@plt+0x6410>
  407cdc:	cbz	x1, 407d00 <__fxstatat@plt+0x6430>
  407ce0:	add	x2, x2, #0x2
  407ce4:	add	x3, x3, x4
  407ce8:	cmp	x0, x3
  407cec:	add	x4, x4, #0x8
  407cf0:	udiv	x1, x0, x2
  407cf4:	msub	x1, x1, x2, x0
  407cf8:	b.hi	407cdc <__fxstatat@plt+0x640c>  // b.pmore
  407cfc:	cbnz	x1, 407d14 <__fxstatat@plt+0x6444>
  407d00:	add	x0, x0, #0x2
  407d04:	cmn	x0, #0x1
  407d08:	b.ne	407cb0 <__fxstatat@plt+0x63e0>  // b.any
  407d0c:	mov	x0, #0x0                   	// #0
  407d10:	ret
  407d14:	cmp	xzr, x0, lsr #61
  407d18:	cset	x1, ne  // ne = any
  407d1c:	tbnz	x0, #60, 407d0c <__fxstatat@plt+0x643c>
  407d20:	cbnz	x1, 407d0c <__fxstatat@plt+0x643c>
  407d24:	ret
  407d28:	stp	x29, x30, [sp, #-64]!
  407d2c:	mov	x29, sp
  407d30:	stp	x19, x20, [sp, #16]
  407d34:	mov	x20, x0
  407d38:	stp	x21, x22, [sp, #32]
  407d3c:	ldp	x22, x0, [x1]
  407d40:	stp	x23, x24, [sp, #48]
  407d44:	mov	x23, x1
  407d48:	and	w24, w2, #0xff
  407d4c:	cmp	x22, x0
  407d50:	b.cc	407d64 <__fxstatat@plt+0x6494>  // b.lo, b.ul, b.last
  407d54:	b	407dc4 <__fxstatat@plt+0x64f4>
  407d58:	add	x22, x22, #0x10
  407d5c:	cmp	x0, x22
  407d60:	b.ls	407dc4 <__fxstatat@plt+0x64f4>  // b.plast
  407d64:	ldr	x21, [x22]
  407d68:	cbz	x21, 407d58 <__fxstatat@plt+0x6488>
  407d6c:	ldr	x19, [x22, #8]
  407d70:	cbz	x19, 407dac <__fxstatat@plt+0x64dc>
  407d74:	nop
  407d78:	ldr	x21, [x19]
  407d7c:	mov	x0, x20
  407d80:	mov	x1, x21
  407d84:	bl	407a58 <__fxstatat@plt+0x6188>
  407d88:	ldr	x3, [x0]
  407d8c:	mov	x2, x19
  407d90:	ldr	x19, [x19, #8]
  407d94:	cbz	x3, 407de0 <__fxstatat@plt+0x6510>
  407d98:	ldr	x1, [x0, #8]
  407d9c:	str	x1, [x2, #8]
  407da0:	str	x2, [x0, #8]
  407da4:	cbnz	x19, 407d78 <__fxstatat@plt+0x64a8>
  407da8:	ldr	x21, [x22]
  407dac:	str	xzr, [x22, #8]
  407db0:	cbz	w24, 407e08 <__fxstatat@plt+0x6538>
  407db4:	ldr	x0, [x23, #8]
  407db8:	add	x22, x22, #0x10
  407dbc:	cmp	x0, x22
  407dc0:	b.hi	407d64 <__fxstatat@plt+0x6494>  // b.pmore
  407dc4:	mov	w24, #0x1                   	// #1
  407dc8:	mov	w0, w24
  407dcc:	ldp	x19, x20, [sp, #16]
  407dd0:	ldp	x21, x22, [sp, #32]
  407dd4:	ldp	x23, x24, [sp, #48]
  407dd8:	ldp	x29, x30, [sp], #64
  407ddc:	ret
  407de0:	ldr	x1, [x20, #24]
  407de4:	str	x21, [x0]
  407de8:	add	x1, x1, #0x1
  407dec:	str	x1, [x20, #24]
  407df0:	str	xzr, [x2]
  407df4:	ldr	x0, [x20, #72]
  407df8:	str	x0, [x2, #8]
  407dfc:	str	x2, [x20, #72]
  407e00:	cbnz	x19, 407d78 <__fxstatat@plt+0x64a8>
  407e04:	b	407da8 <__fxstatat@plt+0x64d8>
  407e08:	mov	x1, x21
  407e0c:	mov	x0, x20
  407e10:	bl	407a58 <__fxstatat@plt+0x6188>
  407e14:	mov	x19, x0
  407e18:	ldr	x0, [x0]
  407e1c:	cbz	x0, 407e54 <__fxstatat@plt+0x6584>
  407e20:	ldr	x0, [x20, #72]
  407e24:	cbz	x0, 407e68 <__fxstatat@plt+0x6598>
  407e28:	ldr	x1, [x0, #8]
  407e2c:	str	x1, [x20, #72]
  407e30:	ldr	x1, [x19, #8]
  407e34:	stp	x21, x1, [x0]
  407e38:	str	x0, [x19, #8]
  407e3c:	ldr	x1, [x23, #24]
  407e40:	str	xzr, [x22]
  407e44:	sub	x1, x1, #0x1
  407e48:	str	x1, [x23, #24]
  407e4c:	ldr	x0, [x23, #8]
  407e50:	b	407d58 <__fxstatat@plt+0x6488>
  407e54:	ldr	x0, [x20, #24]
  407e58:	str	x21, [x19]
  407e5c:	add	x0, x0, #0x1
  407e60:	str	x0, [x20, #24]
  407e64:	b	407e3c <__fxstatat@plt+0x656c>
  407e68:	mov	x0, #0x10                  	// #16
  407e6c:	bl	401610 <malloc@plt>
  407e70:	cbnz	x0, 407e30 <__fxstatat@plt+0x6560>
  407e74:	mov	w0, w24
  407e78:	ldp	x19, x20, [sp, #16]
  407e7c:	ldp	x21, x22, [sp, #32]
  407e80:	ldp	x23, x24, [sp, #48]
  407e84:	ldp	x29, x30, [sp], #64
  407e88:	ret
  407e8c:	nop
  407e90:	ldr	x0, [x0, #16]
  407e94:	ret
  407e98:	ldr	x0, [x0, #24]
  407e9c:	ret
  407ea0:	ldr	x0, [x0, #32]
  407ea4:	ret
  407ea8:	ldp	x3, x4, [x0]
  407eac:	mov	x0, #0x0                   	// #0
  407eb0:	cmp	x3, x4
  407eb4:	b.cc	407ec8 <__fxstatat@plt+0x65f8>  // b.lo, b.ul, b.last
  407eb8:	b	407f00 <__fxstatat@plt+0x6630>
  407ebc:	add	x3, x3, #0x10
  407ec0:	cmp	x3, x4
  407ec4:	b.cs	407f00 <__fxstatat@plt+0x6630>  // b.hs, b.nlast
  407ec8:	ldr	x1, [x3]
  407ecc:	cbz	x1, 407ebc <__fxstatat@plt+0x65ec>
  407ed0:	ldr	x1, [x3, #8]
  407ed4:	mov	x2, #0x1                   	// #1
  407ed8:	cbz	x1, 407eec <__fxstatat@plt+0x661c>
  407edc:	nop
  407ee0:	ldr	x1, [x1, #8]
  407ee4:	add	x2, x2, #0x1
  407ee8:	cbnz	x1, 407ee0 <__fxstatat@plt+0x6610>
  407eec:	cmp	x0, x2
  407ef0:	add	x3, x3, #0x10
  407ef4:	csel	x0, x0, x2, cs  // cs = hs, nlast
  407ef8:	cmp	x3, x4
  407efc:	b.cc	407ec8 <__fxstatat@plt+0x65f8>  // b.lo, b.ul, b.last
  407f00:	ret
  407f04:	nop
  407f08:	ldp	x3, x4, [x0]
  407f0c:	mov	x6, x0
  407f10:	mov	x2, #0x0                   	// #0
  407f14:	mov	x5, #0x0                   	// #0
  407f18:	cmp	x3, x4
  407f1c:	b.cc	407f30 <__fxstatat@plt+0x6660>  // b.lo, b.ul, b.last
  407f20:	b	407f60 <__fxstatat@plt+0x6690>
  407f24:	add	x3, x3, #0x10
  407f28:	cmp	x3, x4
  407f2c:	b.cs	407f60 <__fxstatat@plt+0x6690>  // b.hs, b.nlast
  407f30:	ldr	x1, [x3]
  407f34:	cbz	x1, 407f24 <__fxstatat@plt+0x6654>
  407f38:	ldr	x1, [x3, #8]
  407f3c:	add	x5, x5, #0x1
  407f40:	add	x2, x2, #0x1
  407f44:	cbz	x1, 407f24 <__fxstatat@plt+0x6654>
  407f48:	ldr	x1, [x1, #8]
  407f4c:	add	x2, x2, #0x1
  407f50:	cbnz	x1, 407f48 <__fxstatat@plt+0x6678>
  407f54:	add	x3, x3, #0x10
  407f58:	cmp	x3, x4
  407f5c:	b.cc	407f30 <__fxstatat@plt+0x6660>  // b.lo, b.ul, b.last
  407f60:	ldr	x1, [x6, #24]
  407f64:	mov	w0, #0x0                   	// #0
  407f68:	cmp	x1, x5
  407f6c:	b.eq	407f74 <__fxstatat@plt+0x66a4>  // b.none
  407f70:	ret
  407f74:	ldr	x0, [x6, #32]
  407f78:	cmp	x0, x2
  407f7c:	cset	w0, eq  // eq = none
  407f80:	ret
  407f84:	nop
  407f88:	stp	x29, x30, [sp, #-48]!
  407f8c:	mov	x29, sp
  407f90:	ldp	x4, x5, [x0]
  407f94:	stp	x19, x20, [sp, #16]
  407f98:	mov	x20, x1
  407f9c:	stp	x21, x22, [sp, #32]
  407fa0:	mov	x19, #0x0                   	// #0
  407fa4:	ldp	x21, x22, [x0, #16]
  407fa8:	cmp	x4, x5
  407fac:	ldr	x3, [x0, #32]
  407fb0:	b.cc	407fc4 <__fxstatat@plt+0x66f4>  // b.lo, b.ul, b.last
  407fb4:	b	407ff8 <__fxstatat@plt+0x6728>
  407fb8:	add	x4, x4, #0x10
  407fbc:	cmp	x4, x5
  407fc0:	b.cs	407ff8 <__fxstatat@plt+0x6728>  // b.hs, b.nlast
  407fc4:	ldr	x0, [x4]
  407fc8:	cbz	x0, 407fb8 <__fxstatat@plt+0x66e8>
  407fcc:	ldr	x0, [x4, #8]
  407fd0:	mov	x2, #0x1                   	// #1
  407fd4:	cbz	x0, 407fe4 <__fxstatat@plt+0x6714>
  407fd8:	ldr	x0, [x0, #8]
  407fdc:	add	x2, x2, #0x1
  407fe0:	cbnz	x0, 407fd8 <__fxstatat@plt+0x6708>
  407fe4:	cmp	x19, x2
  407fe8:	add	x4, x4, #0x10
  407fec:	csel	x19, x19, x2, cs  // cs = hs, nlast
  407ff0:	cmp	x4, x5
  407ff4:	b.cc	407fc4 <__fxstatat@plt+0x66f4>  // b.lo, b.ul, b.last
  407ff8:	mov	x0, x20
  407ffc:	mov	w1, #0x1                   	// #1
  408000:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  408004:	add	x2, x2, #0x4f0
  408008:	bl	401760 <__fprintf_chk@plt>
  40800c:	mov	x3, x21
  408010:	mov	x0, x20
  408014:	mov	w1, #0x1                   	// #1
  408018:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  40801c:	add	x2, x2, #0x508
  408020:	bl	401760 <__fprintf_chk@plt>
  408024:	ucvtf	d1, x22
  408028:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40802c:	fmov	d2, x0
  408030:	ucvtf	d0, x21
  408034:	mov	x3, x22
  408038:	mov	x0, x20
  40803c:	mov	w1, #0x1                   	// #1
  408040:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  408044:	fmul	d1, d1, d2
  408048:	add	x2, x2, #0x520
  40804c:	fdiv	d0, d1, d0
  408050:	bl	401760 <__fprintf_chk@plt>
  408054:	mov	x3, x19
  408058:	mov	x0, x20
  40805c:	ldp	x19, x20, [sp, #16]
  408060:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  408064:	ldp	x21, x22, [sp, #32]
  408068:	add	x2, x2, #0x548
  40806c:	ldp	x29, x30, [sp], #48
  408070:	mov	w1, #0x1                   	// #1
  408074:	b	401760 <__fprintf_chk@plt>
  408078:	stp	x29, x30, [sp, #-48]!
  40807c:	mov	x29, sp
  408080:	stp	x19, x20, [sp, #16]
  408084:	mov	x20, x1
  408088:	str	x21, [sp, #32]
  40808c:	mov	x21, x0
  408090:	bl	407a58 <__fxstatat@plt+0x6188>
  408094:	ldr	x1, [x0]
  408098:	cbz	x1, 4080cc <__fxstatat@plt+0x67fc>
  40809c:	mov	x19, x0
  4080a0:	b	4080a8 <__fxstatat@plt+0x67d8>
  4080a4:	ldr	x1, [x19]
  4080a8:	mov	x0, x20
  4080ac:	cmp	x1, x20
  4080b0:	b.eq	4080e4 <__fxstatat@plt+0x6814>  // b.none
  4080b4:	ldr	x2, [x21, #56]
  4080b8:	blr	x2
  4080bc:	tst	w0, #0xff
  4080c0:	b.ne	4080e0 <__fxstatat@plt+0x6810>  // b.any
  4080c4:	ldr	x19, [x19, #8]
  4080c8:	cbnz	x19, 4080a4 <__fxstatat@plt+0x67d4>
  4080cc:	mov	x0, #0x0                   	// #0
  4080d0:	ldp	x19, x20, [sp, #16]
  4080d4:	ldr	x21, [sp, #32]
  4080d8:	ldp	x29, x30, [sp], #48
  4080dc:	ret
  4080e0:	ldr	x20, [x19]
  4080e4:	mov	x0, x20
  4080e8:	ldp	x19, x20, [sp, #16]
  4080ec:	ldr	x21, [sp, #32]
  4080f0:	ldp	x29, x30, [sp], #48
  4080f4:	ret
  4080f8:	ldr	x1, [x0, #32]
  4080fc:	cbz	x1, 408128 <__fxstatat@plt+0x6858>
  408100:	ldp	x1, x2, [x0]
  408104:	cmp	x1, x2
  408108:	b.cc	40811c <__fxstatat@plt+0x684c>  // b.lo, b.ul, b.last
  40810c:	b	408130 <__fxstatat@plt+0x6860>
  408110:	add	x1, x1, #0x10
  408114:	cmp	x1, x2
  408118:	b.cs	408130 <__fxstatat@plt+0x6860>  // b.hs, b.nlast
  40811c:	ldr	x0, [x1]
  408120:	cbz	x0, 408110 <__fxstatat@plt+0x6840>
  408124:	ret
  408128:	mov	x0, #0x0                   	// #0
  40812c:	ret
  408130:	stp	x29, x30, [sp, #-16]!
  408134:	mov	x29, sp
  408138:	bl	401710 <abort@plt>
  40813c:	nop
  408140:	stp	x29, x30, [sp, #-32]!
  408144:	mov	x29, sp
  408148:	stp	x19, x20, [sp, #16]
  40814c:	mov	x20, x0
  408150:	mov	x19, x1
  408154:	bl	407a58 <__fxstatat@plt+0x6188>
  408158:	mov	x3, x0
  40815c:	mov	x2, x0
  408160:	b	408168 <__fxstatat@plt+0x6898>
  408164:	cbz	x2, 408178 <__fxstatat@plt+0x68a8>
  408168:	ldp	x4, x2, [x2]
  40816c:	cmp	x4, x19
  408170:	b.ne	408164 <__fxstatat@plt+0x6894>  // b.any
  408174:	cbnz	x2, 4081a4 <__fxstatat@plt+0x68d4>
  408178:	ldr	x1, [x20, #8]
  40817c:	b	408188 <__fxstatat@plt+0x68b8>
  408180:	ldr	x0, [x3]
  408184:	cbnz	x0, 408198 <__fxstatat@plt+0x68c8>
  408188:	add	x3, x3, #0x10
  40818c:	cmp	x1, x3
  408190:	b.hi	408180 <__fxstatat@plt+0x68b0>  // b.pmore
  408194:	mov	x0, #0x0                   	// #0
  408198:	ldp	x19, x20, [sp, #16]
  40819c:	ldp	x29, x30, [sp], #32
  4081a0:	ret
  4081a4:	ldr	x0, [x2]
  4081a8:	ldp	x19, x20, [sp, #16]
  4081ac:	ldp	x29, x30, [sp], #32
  4081b0:	ret
  4081b4:	nop
  4081b8:	ldp	x5, x3, [x0]
  4081bc:	mov	x6, x0
  4081c0:	cmp	x3, x5
  4081c4:	b.ls	408214 <__fxstatat@plt+0x6944>  // b.plast
  4081c8:	sub	x4, x1, #0x8
  4081cc:	mov	x0, #0x0                   	// #0
  4081d0:	ldr	x1, [x5]
  4081d4:	cbnz	x1, 4081e8 <__fxstatat@plt+0x6918>
  4081d8:	add	x5, x5, #0x10
  4081dc:	cmp	x3, x5
  4081e0:	b.hi	4081d0 <__fxstatat@plt+0x6900>  // b.pmore
  4081e4:	ret
  4081e8:	mov	x1, x5
  4081ec:	nop
  4081f0:	cmp	x2, x0
  4081f4:	b.ls	4081e4 <__fxstatat@plt+0x6914>  // b.plast
  4081f8:	add	x0, x0, #0x1
  4081fc:	ldr	x3, [x1]
  408200:	str	x3, [x4, x0, lsl #3]
  408204:	ldr	x1, [x1, #8]
  408208:	cbnz	x1, 4081f0 <__fxstatat@plt+0x6920>
  40820c:	ldr	x3, [x6, #8]
  408210:	b	4081d8 <__fxstatat@plt+0x6908>
  408214:	mov	x0, #0x0                   	// #0
  408218:	ret
  40821c:	nop
  408220:	stp	x29, x30, [sp, #-64]!
  408224:	mov	x29, sp
  408228:	stp	x21, x22, [sp, #32]
  40822c:	mov	x21, x1
  408230:	stp	x23, x24, [sp, #48]
  408234:	ldp	x23, x1, [x0]
  408238:	stp	x19, x20, [sp, #16]
  40823c:	cmp	x1, x23
  408240:	b.ls	4082ac <__fxstatat@plt+0x69dc>  // b.plast
  408244:	mov	x24, x0
  408248:	mov	x22, x2
  40824c:	mov	x20, #0x0                   	// #0
  408250:	ldr	x0, [x23]
  408254:	cbnz	x0, 40827c <__fxstatat@plt+0x69ac>
  408258:	add	x23, x23, #0x10
  40825c:	cmp	x1, x23
  408260:	b.hi	408250 <__fxstatat@plt+0x6980>  // b.pmore
  408264:	mov	x0, x20
  408268:	ldp	x19, x20, [sp, #16]
  40826c:	ldp	x21, x22, [sp, #32]
  408270:	ldp	x23, x24, [sp, #48]
  408274:	ldp	x29, x30, [sp], #64
  408278:	ret
  40827c:	mov	x19, x23
  408280:	b	408288 <__fxstatat@plt+0x69b8>
  408284:	ldr	x0, [x19]
  408288:	mov	x1, x22
  40828c:	blr	x21
  408290:	tst	w0, #0xff
  408294:	b.eq	408264 <__fxstatat@plt+0x6994>  // b.none
  408298:	ldr	x19, [x19, #8]
  40829c:	add	x20, x20, #0x1
  4082a0:	cbnz	x19, 408284 <__fxstatat@plt+0x69b4>
  4082a4:	ldr	x1, [x24, #8]
  4082a8:	b	408258 <__fxstatat@plt+0x6988>
  4082ac:	mov	x20, #0x0                   	// #0
  4082b0:	b	408264 <__fxstatat@plt+0x6994>
  4082b4:	nop
  4082b8:	ldrb	w4, [x0]
  4082bc:	mov	x2, #0x0                   	// #0
  4082c0:	cbz	w4, 4082e4 <__fxstatat@plt+0x6a14>
  4082c4:	nop
  4082c8:	lsl	x3, x2, #5
  4082cc:	sub	x2, x3, x2
  4082d0:	add	x2, x2, w4, uxtb
  4082d4:	ldrb	w4, [x0, #1]!
  4082d8:	udiv	x3, x2, x1
  4082dc:	msub	x2, x3, x1, x2
  4082e0:	cbnz	w4, 4082c8 <__fxstatat@plt+0x69f8>
  4082e4:	mov	x0, x2
  4082e8:	ret
  4082ec:	nop
  4082f0:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  4082f4:	add	x1, x1, #0x560
  4082f8:	ldp	x2, x3, [x1]
  4082fc:	stp	x2, x3, [x0]
  408300:	ldr	w1, [x1, #16]
  408304:	str	w1, [x0, #16]
  408308:	ret
  40830c:	nop
  408310:	stp	x29, x30, [sp, #-64]!
  408314:	cmp	x2, #0x0
  408318:	mov	x29, sp
  40831c:	stp	x21, x22, [sp, #32]
  408320:	mov	x22, x2
  408324:	adrp	x2, 407000 <__fxstatat@plt+0x5730>
  408328:	add	x2, x2, #0xa38
  40832c:	stp	x19, x20, [sp, #16]
  408330:	csel	x22, x2, x22, eq  // eq = none
  408334:	cmp	x3, #0x0
  408338:	adrp	x2, 407000 <__fxstatat@plt+0x5730>
  40833c:	add	x2, x2, #0xa48
  408340:	mov	x20, x1
  408344:	csel	x21, x2, x3, eq  // eq = none
  408348:	stp	x23, x24, [sp, #48]
  40834c:	mov	x24, x0
  408350:	mov	x23, x4
  408354:	mov	x0, #0x50                  	// #80
  408358:	bl	401610 <malloc@plt>
  40835c:	mov	x19, x0
  408360:	cbz	x0, 4083c4 <__fxstatat@plt+0x6af4>
  408364:	cmp	x20, #0x0
  408368:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  40836c:	add	x1, x1, #0x560
  408370:	csel	x20, x1, x20, eq  // eq = none
  408374:	str	x20, [x0, #40]!
  408378:	bl	407bc0 <__fxstatat@plt+0x62f0>
  40837c:	tst	w0, #0xff
  408380:	b.eq	4083dc <__fxstatat@plt+0x6b0c>  // b.none
  408384:	ldrb	w1, [x20, #16]
  408388:	mov	x0, x24
  40838c:	ldr	s0, [x20, #8]
  408390:	bl	407c68 <__fxstatat@plt+0x6398>
  408394:	str	x0, [x19, #16]
  408398:	mov	x20, x0
  40839c:	cbz	x0, 4083dc <__fxstatat@plt+0x6b0c>
  4083a0:	mov	x1, #0x10                  	// #16
  4083a4:	bl	401690 <calloc@plt>
  4083a8:	str	x0, [x19]
  4083ac:	cbz	x0, 4083dc <__fxstatat@plt+0x6b0c>
  4083b0:	add	x20, x0, x20, lsl #4
  4083b4:	str	x20, [x19, #8]
  4083b8:	stp	xzr, xzr, [x19, #24]
  4083bc:	stp	x22, x21, [x19, #48]
  4083c0:	stp	x23, xzr, [x19, #64]
  4083c4:	mov	x0, x19
  4083c8:	ldp	x19, x20, [sp, #16]
  4083cc:	ldp	x21, x22, [sp, #32]
  4083d0:	ldp	x23, x24, [sp, #48]
  4083d4:	ldp	x29, x30, [sp], #64
  4083d8:	ret
  4083dc:	mov	x0, x19
  4083e0:	mov	x19, #0x0                   	// #0
  4083e4:	bl	4017a0 <free@plt>
  4083e8:	mov	x0, x19
  4083ec:	ldp	x19, x20, [sp, #16]
  4083f0:	ldp	x21, x22, [sp, #32]
  4083f4:	ldp	x23, x24, [sp, #48]
  4083f8:	ldp	x29, x30, [sp], #64
  4083fc:	ret
  408400:	stp	x29, x30, [sp, #-48]!
  408404:	mov	x29, sp
  408408:	ldr	x1, [x0, #8]
  40840c:	str	x21, [sp, #32]
  408410:	ldr	x21, [x0]
  408414:	stp	x19, x20, [sp, #16]
  408418:	mov	x20, x0
  40841c:	cmp	x21, x1
  408420:	b.cc	408434 <__fxstatat@plt+0x6b64>  // b.lo, b.ul, b.last
  408424:	b	408490 <__fxstatat@plt+0x6bc0>
  408428:	add	x21, x21, #0x10
  40842c:	cmp	x1, x21
  408430:	b.ls	408490 <__fxstatat@plt+0x6bc0>  // b.plast
  408434:	ldr	x0, [x21]
  408438:	cbz	x0, 408428 <__fxstatat@plt+0x6b58>
  40843c:	ldr	x19, [x21, #8]
  408440:	ldr	x1, [x20, #64]
  408444:	cbz	x19, 408470 <__fxstatat@plt+0x6ba0>
  408448:	cbz	x1, 408458 <__fxstatat@plt+0x6b88>
  40844c:	ldr	x0, [x19]
  408450:	blr	x1
  408454:	ldr	x1, [x20, #64]
  408458:	ldr	x0, [x19, #8]
  40845c:	ldr	x2, [x20, #72]
  408460:	stp	xzr, x2, [x19]
  408464:	str	x19, [x20, #72]
  408468:	mov	x19, x0
  40846c:	cbnz	x0, 408448 <__fxstatat@plt+0x6b78>
  408470:	cbz	x1, 40847c <__fxstatat@plt+0x6bac>
  408474:	ldr	x0, [x21]
  408478:	blr	x1
  40847c:	stp	xzr, xzr, [x21]
  408480:	add	x21, x21, #0x10
  408484:	ldr	x1, [x20, #8]
  408488:	cmp	x1, x21
  40848c:	b.hi	408434 <__fxstatat@plt+0x6b64>  // b.pmore
  408490:	ldr	x21, [sp, #32]
  408494:	stp	xzr, xzr, [x20, #24]
  408498:	ldp	x19, x20, [sp, #16]
  40849c:	ldp	x29, x30, [sp], #48
  4084a0:	ret
  4084a4:	nop
  4084a8:	stp	x29, x30, [sp, #-48]!
  4084ac:	mov	x29, sp
  4084b0:	str	x21, [sp, #32]
  4084b4:	mov	x21, x0
  4084b8:	ldr	x0, [x0, #64]
  4084bc:	stp	x19, x20, [sp, #16]
  4084c0:	ldp	x20, x1, [x21]
  4084c4:	cbz	x0, 408520 <__fxstatat@plt+0x6c50>
  4084c8:	ldr	x0, [x21, #32]
  4084cc:	cbz	x0, 408520 <__fxstatat@plt+0x6c50>
  4084d0:	cmp	x20, x1
  4084d4:	b.cc	4084e8 <__fxstatat@plt+0x6c18>  // b.lo, b.ul, b.last
  4084d8:	b	408550 <__fxstatat@plt+0x6c80>
  4084dc:	add	x20, x20, #0x10
  4084e0:	cmp	x1, x20
  4084e4:	b.ls	40851c <__fxstatat@plt+0x6c4c>  // b.plast
  4084e8:	ldr	x0, [x20]
  4084ec:	cbz	x0, 4084dc <__fxstatat@plt+0x6c0c>
  4084f0:	mov	x19, x20
  4084f4:	b	4084fc <__fxstatat@plt+0x6c2c>
  4084f8:	ldr	x0, [x19]
  4084fc:	ldr	x1, [x21, #64]
  408500:	blr	x1
  408504:	ldr	x19, [x19, #8]
  408508:	cbnz	x19, 4084f8 <__fxstatat@plt+0x6c28>
  40850c:	ldr	x1, [x21, #8]
  408510:	add	x20, x20, #0x10
  408514:	cmp	x1, x20
  408518:	b.hi	4084e8 <__fxstatat@plt+0x6c18>  // b.pmore
  40851c:	ldr	x20, [x21]
  408520:	cmp	x20, x1
  408524:	b.cs	408550 <__fxstatat@plt+0x6c80>  // b.hs, b.nlast
  408528:	ldr	x19, [x20, #8]
  40852c:	cbz	x19, 408544 <__fxstatat@plt+0x6c74>
  408530:	mov	x0, x19
  408534:	ldr	x19, [x19, #8]
  408538:	bl	4017a0 <free@plt>
  40853c:	cbnz	x19, 408530 <__fxstatat@plt+0x6c60>
  408540:	ldr	x1, [x21, #8]
  408544:	add	x20, x20, #0x10
  408548:	cmp	x1, x20
  40854c:	b.hi	408528 <__fxstatat@plt+0x6c58>  // b.pmore
  408550:	ldr	x19, [x21, #72]
  408554:	cbz	x19, 408568 <__fxstatat@plt+0x6c98>
  408558:	mov	x0, x19
  40855c:	ldr	x19, [x19, #8]
  408560:	bl	4017a0 <free@plt>
  408564:	cbnz	x19, 408558 <__fxstatat@plt+0x6c88>
  408568:	ldr	x0, [x21]
  40856c:	bl	4017a0 <free@plt>
  408570:	mov	x0, x21
  408574:	ldp	x19, x20, [sp, #16]
  408578:	ldr	x21, [sp, #32]
  40857c:	ldp	x29, x30, [sp], #48
  408580:	b	4017a0 <free@plt>
  408584:	nop
  408588:	stp	x29, x30, [sp, #-128]!
  40858c:	mov	x29, sp
  408590:	stp	x19, x20, [sp, #16]
  408594:	mov	x19, x0
  408598:	mov	x0, x1
  40859c:	str	x21, [sp, #32]
  4085a0:	ldr	x21, [x19, #40]
  4085a4:	ldrb	w1, [x21, #16]
  4085a8:	ldr	s0, [x21, #8]
  4085ac:	bl	407c68 <__fxstatat@plt+0x6398>
  4085b0:	cbz	x0, 408678 <__fxstatat@plt+0x6da8>
  4085b4:	ldr	x1, [x19, #16]
  4085b8:	mov	x20, x0
  4085bc:	cmp	x1, x0
  4085c0:	b.eq	408660 <__fxstatat@plt+0x6d90>  // b.none
  4085c4:	mov	x1, #0x10                  	// #16
  4085c8:	bl	401690 <calloc@plt>
  4085cc:	str	x0, [sp, #48]
  4085d0:	cbz	x0, 408678 <__fxstatat@plt+0x6da8>
  4085d4:	ldp	x7, x6, [x19, #48]
  4085d8:	add	x3, x0, x20, lsl #4
  4085dc:	ldp	x5, x4, [x19, #64]
  4085e0:	add	x0, sp, #0x30
  4085e4:	mov	x1, x19
  4085e8:	mov	w2, #0x0                   	// #0
  4085ec:	stp	x3, x20, [sp, #56]
  4085f0:	stp	xzr, xzr, [sp, #72]
  4085f4:	stp	x21, x7, [sp, #88]
  4085f8:	stp	x6, x5, [sp, #104]
  4085fc:	str	x4, [sp, #120]
  408600:	bl	407d28 <__fxstatat@plt+0x6458>
  408604:	ands	w20, w0, #0xff
  408608:	b.ne	408690 <__fxstatat@plt+0x6dc0>  // b.any
  40860c:	ldr	x0, [sp, #120]
  408610:	str	x0, [x19, #72]
  408614:	add	x1, sp, #0x30
  408618:	mov	x0, x19
  40861c:	mov	w2, #0x1                   	// #1
  408620:	bl	407d28 <__fxstatat@plt+0x6458>
  408624:	tst	w0, #0xff
  408628:	b.eq	4086d4 <__fxstatat@plt+0x6e04>  // b.none
  40862c:	add	x1, sp, #0x30
  408630:	mov	x0, x19
  408634:	mov	w2, #0x0                   	// #0
  408638:	bl	407d28 <__fxstatat@plt+0x6458>
  40863c:	tst	w0, #0xff
  408640:	b.eq	4086d4 <__fxstatat@plt+0x6e04>  // b.none
  408644:	ldr	x0, [sp, #48]
  408648:	bl	4017a0 <free@plt>
  40864c:	mov	w0, w20
  408650:	ldp	x19, x20, [sp, #16]
  408654:	ldr	x21, [sp, #32]
  408658:	ldp	x29, x30, [sp], #128
  40865c:	ret
  408660:	mov	w20, #0x1                   	// #1
  408664:	mov	w0, w20
  408668:	ldp	x19, x20, [sp, #16]
  40866c:	ldr	x21, [sp, #32]
  408670:	ldp	x29, x30, [sp], #128
  408674:	ret
  408678:	mov	w20, #0x0                   	// #0
  40867c:	mov	w0, w20
  408680:	ldp	x19, x20, [sp, #16]
  408684:	ldr	x21, [sp, #32]
  408688:	ldp	x29, x30, [sp], #128
  40868c:	ret
  408690:	ldr	x0, [x19]
  408694:	bl	4017a0 <free@plt>
  408698:	ldr	x0, [sp, #48]
  40869c:	str	x0, [x19]
  4086a0:	ldr	x0, [sp, #56]
  4086a4:	str	x0, [x19, #8]
  4086a8:	ldr	x0, [sp, #64]
  4086ac:	str	x0, [x19, #16]
  4086b0:	ldr	x0, [sp, #72]
  4086b4:	str	x0, [x19, #24]
  4086b8:	ldr	x0, [sp, #120]
  4086bc:	str	x0, [x19, #72]
  4086c0:	mov	w0, w20
  4086c4:	ldp	x19, x20, [sp, #16]
  4086c8:	ldr	x21, [sp, #32]
  4086cc:	ldp	x29, x30, [sp], #128
  4086d0:	ret
  4086d4:	bl	401710 <abort@plt>
  4086d8:	stp	x29, x30, [sp, #-64]!
  4086dc:	mov	x29, sp
  4086e0:	stp	x19, x20, [sp, #16]
  4086e4:	str	x21, [sp, #32]
  4086e8:	cbz	x1, 408864 <__fxstatat@plt+0x6f94>
  4086ec:	mov	w3, #0x0                   	// #0
  4086f0:	mov	x20, x2
  4086f4:	mov	x19, x0
  4086f8:	mov	x21, x1
  4086fc:	add	x2, sp, #0x38
  408700:	bl	407aa0 <__fxstatat@plt+0x61d0>
  408704:	mov	x3, x0
  408708:	cbz	x0, 408728 <__fxstatat@plt+0x6e58>
  40870c:	mov	w0, #0x0                   	// #0
  408710:	cbz	x20, 408718 <__fxstatat@plt+0x6e48>
  408714:	str	x3, [x20]
  408718:	ldp	x19, x20, [sp, #16]
  40871c:	ldr	x21, [sp, #32]
  408720:	ldp	x29, x30, [sp], #64
  408724:	ret
  408728:	ldr	x0, [x19, #16]
  40872c:	ldr	x1, [x19, #40]
  408730:	ucvtf	s0, x0
  408734:	ldr	x0, [x19, #24]
  408738:	ldr	s2, [x1, #8]
  40873c:	ucvtf	s1, x0
  408740:	fmul	s0, s0, s2
  408744:	fcmpe	s1, s0
  408748:	b.gt	408794 <__fxstatat@plt+0x6ec4>
  40874c:	ldr	x20, [sp, #56]
  408750:	ldr	x0, [x20]
  408754:	cbz	x0, 4087f4 <__fxstatat@plt+0x6f24>
  408758:	ldr	x0, [x19, #72]
  40875c:	cbz	x0, 40881c <__fxstatat@plt+0x6f4c>
  408760:	ldr	x1, [x0, #8]
  408764:	str	x1, [x19, #72]
  408768:	ldr	x2, [x20, #8]
  40876c:	ldr	x1, [x19, #32]
  408770:	stp	x21, x2, [x0]
  408774:	str	x0, [x20, #8]
  408778:	add	x1, x1, #0x1
  40877c:	str	x1, [x19, #32]
  408780:	mov	w0, #0x1                   	// #1
  408784:	ldp	x19, x20, [sp, #16]
  408788:	ldr	x21, [sp, #32]
  40878c:	ldp	x29, x30, [sp], #64
  408790:	ret
  408794:	add	x0, x19, #0x28
  408798:	bl	407bc0 <__fxstatat@plt+0x62f0>
  40879c:	ldr	x0, [x19, #16]
  4087a0:	ldr	x1, [x19, #40]
  4087a4:	ucvtf	s0, x0
  4087a8:	ldr	x0, [x19, #24]
  4087ac:	ldr	s2, [x1, #8]
  4087b0:	ucvtf	s1, x0
  4087b4:	fmul	s3, s2, s0
  4087b8:	fcmpe	s1, s3
  4087bc:	b.le	40874c <__fxstatat@plt+0x6e7c>
  4087c0:	ldrb	w0, [x1, #16]
  4087c4:	ldr	s1, [x1, #12]
  4087c8:	fmul	s0, s0, s1
  4087cc:	cbz	w0, 408830 <__fxstatat@plt+0x6f60>
  4087d0:	mov	w0, #0x5f800000            	// #1602224128
  4087d4:	fmov	s1, w0
  4087d8:	fcmpe	s0, s1
  4087dc:	b.lt	408838 <__fxstatat@plt+0x6f68>  // b.tstop
  4087e0:	mov	w0, #0xffffffff            	// #-1
  4087e4:	ldp	x19, x20, [sp, #16]
  4087e8:	ldr	x21, [sp, #32]
  4087ec:	ldp	x29, x30, [sp], #64
  4087f0:	ret
  4087f4:	ldp	x2, x1, [x19, #24]
  4087f8:	str	x21, [x20]
  4087fc:	mov	w0, #0x1                   	// #1
  408800:	ldr	x21, [sp, #32]
  408804:	add	x2, x2, #0x1
  408808:	add	x1, x1, #0x1
  40880c:	stp	x2, x1, [x19, #24]
  408810:	ldp	x19, x20, [sp, #16]
  408814:	ldp	x29, x30, [sp], #64
  408818:	ret
  40881c:	mov	x0, #0x10                  	// #16
  408820:	bl	401610 <malloc@plt>
  408824:	cbnz	x0, 408768 <__fxstatat@plt+0x6e98>
  408828:	mov	w0, #0xffffffff            	// #-1
  40882c:	b	4087e4 <__fxstatat@plt+0x6f14>
  408830:	fmul	s0, s0, s2
  408834:	b	4087d0 <__fxstatat@plt+0x6f00>
  408838:	fcvtzu	x1, s0
  40883c:	mov	x0, x19
  408840:	bl	408588 <__fxstatat@plt+0x6cb8>
  408844:	tst	w0, #0xff
  408848:	b.eq	4087e0 <__fxstatat@plt+0x6f10>  // b.none
  40884c:	add	x2, sp, #0x38
  408850:	mov	x1, x21
  408854:	mov	x0, x19
  408858:	mov	w3, #0x0                   	// #0
  40885c:	bl	407aa0 <__fxstatat@plt+0x61d0>
  408860:	cbz	x0, 40874c <__fxstatat@plt+0x6e7c>
  408864:	bl	401710 <abort@plt>
  408868:	stp	x29, x30, [sp, #-48]!
  40886c:	mov	x29, sp
  408870:	add	x2, sp, #0x28
  408874:	str	x19, [sp, #16]
  408878:	mov	x19, x1
  40887c:	bl	4086d8 <__fxstatat@plt+0x6e08>
  408880:	cmn	w0, #0x1
  408884:	b.eq	4088a0 <__fxstatat@plt+0x6fd0>  // b.none
  408888:	ldr	x1, [sp, #40]
  40888c:	cmp	w0, #0x0
  408890:	csel	x0, x1, x19, eq  // eq = none
  408894:	ldr	x19, [sp, #16]
  408898:	ldp	x29, x30, [sp], #48
  40889c:	ret
  4088a0:	mov	x0, #0x0                   	// #0
  4088a4:	ldr	x19, [sp, #16]
  4088a8:	ldp	x29, x30, [sp], #48
  4088ac:	ret
  4088b0:	stp	x29, x30, [sp, #-64]!
  4088b4:	mov	w3, #0x1                   	// #1
  4088b8:	mov	x29, sp
  4088bc:	add	x2, sp, #0x38
  4088c0:	stp	x19, x20, [sp, #16]
  4088c4:	mov	x19, x0
  4088c8:	bl	407aa0 <__fxstatat@plt+0x61d0>
  4088cc:	mov	x20, x0
  4088d0:	cbz	x0, 4088ec <__fxstatat@plt+0x701c>
  4088d4:	ldr	x1, [sp, #56]
  4088d8:	ldr	x0, [x19, #32]
  4088dc:	ldr	x1, [x1]
  4088e0:	sub	x0, x0, #0x1
  4088e4:	str	x0, [x19, #32]
  4088e8:	cbz	x1, 4088fc <__fxstatat@plt+0x702c>
  4088ec:	mov	x0, x20
  4088f0:	ldp	x19, x20, [sp, #16]
  4088f4:	ldp	x29, x30, [sp], #64
  4088f8:	ret
  4088fc:	ldr	x0, [x19, #16]
  408900:	ldr	x1, [x19, #40]
  408904:	ucvtf	s1, x0
  408908:	ldr	x0, [x19, #24]
  40890c:	ldr	s0, [x1]
  408910:	sub	x0, x0, #0x1
  408914:	str	x0, [x19, #24]
  408918:	fmul	s1, s1, s0
  40891c:	ucvtf	s0, x0
  408920:	fcmpe	s0, s1
  408924:	b.pl	4088ec <__fxstatat@plt+0x701c>  // b.nfrst
  408928:	add	x0, x19, #0x28
  40892c:	bl	407bc0 <__fxstatat@plt+0x62f0>
  408930:	ldr	x0, [x19, #16]
  408934:	ldr	x1, [x19, #40]
  408938:	ucvtf	s0, x0
  40893c:	ldr	x0, [x19, #24]
  408940:	ldr	s1, [x1]
  408944:	ucvtf	s2, x0
  408948:	fmul	s1, s0, s1
  40894c:	fcmpe	s2, s1
  408950:	b.pl	4088ec <__fxstatat@plt+0x701c>  // b.nfrst
  408954:	ldrb	w0, [x1, #16]
  408958:	ldr	s1, [x1, #4]
  40895c:	fmul	s0, s0, s1
  408960:	cbnz	w0, 40896c <__fxstatat@plt+0x709c>
  408964:	ldr	s1, [x1, #8]
  408968:	fmul	s0, s0, s1
  40896c:	fcvtzu	x1, s0
  408970:	mov	x0, x19
  408974:	bl	408588 <__fxstatat@plt+0x6cb8>
  408978:	tst	w0, #0xff
  40897c:	b.ne	4088ec <__fxstatat@plt+0x701c>  // b.any
  408980:	str	x21, [sp, #32]
  408984:	ldr	x21, [x19, #72]
  408988:	cbz	x21, 4089a0 <__fxstatat@plt+0x70d0>
  40898c:	nop
  408990:	mov	x0, x21
  408994:	ldr	x21, [x21, #8]
  408998:	bl	4017a0 <free@plt>
  40899c:	cbnz	x21, 408990 <__fxstatat@plt+0x70c0>
  4089a0:	ldr	x21, [sp, #32]
  4089a4:	str	xzr, [x19, #72]
  4089a8:	b	4088ec <__fxstatat@plt+0x701c>
  4089ac:	nop
  4089b0:	mov	w2, #0x1                   	// #1
  4089b4:	stp	w1, w1, [x0]
  4089b8:	stp	w1, w1, [x0, #8]
  4089bc:	str	w1, [x0, #16]
  4089c0:	stur	xzr, [x0, #20]
  4089c4:	strb	w2, [x0, #28]
  4089c8:	ret
  4089cc:	nop
  4089d0:	ldrb	w0, [x0, #28]
  4089d4:	ret
  4089d8:	ldrb	w4, [x0, #28]
  4089dc:	mov	x2, x0
  4089e0:	ldr	w3, [x0, #20]
  4089e4:	eor	w4, w4, #0x1
  4089e8:	add	w3, w4, w3
  4089ec:	and	x5, x3, #0x3
  4089f0:	and	w3, w3, #0x3
  4089f4:	ldr	w0, [x0, x5, lsl #2]
  4089f8:	str	w1, [x2, x5, lsl #2]
  4089fc:	str	w3, [x2, #20]
  408a00:	ldr	w1, [x2, #24]
  408a04:	cmp	w1, w3
  408a08:	b.ne	408a18 <__fxstatat@plt+0x7148>  // b.any
  408a0c:	add	w4, w4, w1
  408a10:	and	w4, w4, #0x3
  408a14:	str	w4, [x2, #24]
  408a18:	strb	wzr, [x2, #28]
  408a1c:	ret
  408a20:	mov	x1, x0
  408a24:	ldrb	w0, [x0, #28]
  408a28:	cbnz	w0, 408a64 <__fxstatat@plt+0x7194>
  408a2c:	ldp	w4, w2, [x1, #16]
  408a30:	mov	w3, w2
  408a34:	ldr	w0, [x1, x3, lsl #2]
  408a38:	str	w4, [x1, x3, lsl #2]
  408a3c:	ldr	w3, [x1, #24]
  408a40:	cmp	w2, w3
  408a44:	b.eq	408a58 <__fxstatat@plt+0x7188>  // b.none
  408a48:	add	w2, w2, #0x3
  408a4c:	and	w2, w2, #0x3
  408a50:	str	w2, [x1, #20]
  408a54:	ret
  408a58:	mov	w2, #0x1                   	// #1
  408a5c:	strb	w2, [x1, #28]
  408a60:	ret
  408a64:	stp	x29, x30, [sp, #-16]!
  408a68:	mov	x29, sp
  408a6c:	bl	401710 <abort@plt>
  408a70:	stp	x29, x30, [sp, #-16]!
  408a74:	mov	w0, #0xe                   	// #14
  408a78:	mov	x29, sp
  408a7c:	bl	401600 <nl_langinfo@plt>
  408a80:	cbz	x0, 408aa0 <__fxstatat@plt+0x71d0>
  408a84:	ldrb	w2, [x0]
  408a88:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  408a8c:	add	x1, x1, #0x578
  408a90:	cmp	w2, #0x0
  408a94:	csel	x0, x1, x0, eq  // eq = none
  408a98:	ldp	x29, x30, [sp], #16
  408a9c:	ret
  408aa0:	ldp	x29, x30, [sp], #16
  408aa4:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  408aa8:	add	x0, x0, #0x578
  408aac:	ret
  408ab0:	stp	x29, x30, [sp, #-64]!
  408ab4:	mov	x29, sp
  408ab8:	str	x3, [sp, #56]
  408abc:	mov	w3, #0x0                   	// #0
  408ac0:	tbnz	w2, #6, 408ad4 <__fxstatat@plt+0x7204>
  408ac4:	bl	401870 <openat@plt>
  408ac8:	bl	408b70 <__fxstatat@plt+0x72a0>
  408acc:	ldp	x29, x30, [sp], #64
  408ad0:	ret
  408ad4:	mov	w3, #0xfffffff8            	// #-8
  408ad8:	stp	w3, wzr, [sp, #40]
  408adc:	ldr	w3, [sp, #56]
  408ae0:	add	x4, sp, #0x30
  408ae4:	add	x5, sp, #0x40
  408ae8:	stp	x5, x5, [sp, #16]
  408aec:	str	x4, [sp, #32]
  408af0:	bl	401870 <openat@plt>
  408af4:	bl	408b70 <__fxstatat@plt+0x72a0>
  408af8:	ldp	x29, x30, [sp], #64
  408afc:	ret
  408b00:	stp	x29, x30, [sp, #-48]!
  408b04:	mov	x29, sp
  408b08:	str	x21, [sp, #32]
  408b0c:	mov	x21, x3
  408b10:	mov	w3, #0x4900                	// #18688
  408b14:	stp	x19, x20, [sp, #16]
  408b18:	movk	w3, #0x8, lsl #16
  408b1c:	mov	x20, #0x0                   	// #0
  408b20:	orr	w2, w2, w3
  408b24:	bl	408ab0 <__fxstatat@plt+0x71e0>
  408b28:	tbnz	w0, #31, 408b40 <__fxstatat@plt+0x7270>
  408b2c:	mov	w19, w0
  408b30:	bl	401700 <fdopendir@plt>
  408b34:	mov	x20, x0
  408b38:	cbz	x0, 408b54 <__fxstatat@plt+0x7284>
  408b3c:	str	w19, [x21]
  408b40:	mov	x0, x20
  408b44:	ldp	x19, x20, [sp, #16]
  408b48:	ldr	x21, [sp, #32]
  408b4c:	ldp	x29, x30, [sp], #48
  408b50:	ret
  408b54:	bl	401890 <__errno_location@plt>
  408b58:	mov	x21, x0
  408b5c:	mov	w0, w19
  408b60:	ldr	w19, [x21]
  408b64:	bl	4016d0 <close@plt>
  408b68:	b	408b3c <__fxstatat@plt+0x726c>
  408b6c:	nop
  408b70:	stp	x29, x30, [sp, #-48]!
  408b74:	cmp	w0, #0x2
  408b78:	mov	x29, sp
  408b7c:	stp	x19, x20, [sp, #16]
  408b80:	mov	w19, w0
  408b84:	b.ls	408b98 <__fxstatat@plt+0x72c8>  // b.plast
  408b88:	mov	w0, w19
  408b8c:	ldp	x19, x20, [sp, #16]
  408b90:	ldp	x29, x30, [sp], #48
  408b94:	ret
  408b98:	str	x21, [sp, #32]
  408b9c:	bl	408fa0 <__fxstatat@plt+0x76d0>
  408ba0:	mov	w21, w0
  408ba4:	bl	401890 <__errno_location@plt>
  408ba8:	mov	x20, x0
  408bac:	mov	w0, w19
  408bb0:	mov	w19, w21
  408bb4:	ldr	w21, [x20]
  408bb8:	bl	4016d0 <close@plt>
  408bbc:	str	w21, [x20]
  408bc0:	mov	w0, w19
  408bc4:	ldp	x19, x20, [sp, #16]
  408bc8:	ldr	x21, [sp, #32]
  408bcc:	ldp	x29, x30, [sp], #48
  408bd0:	ret
  408bd4:	nop
  408bd8:	stp	x29, x30, [sp, #-32]!
  408bdc:	mov	x29, sp
  408be0:	stp	x19, x20, [sp, #16]
  408be4:	mov	x19, x0
  408be8:	bl	4015e0 <fileno@plt>
  408bec:	tbnz	w0, #31, 408c48 <__fxstatat@plt+0x7378>
  408bf0:	mov	x0, x19
  408bf4:	bl	401840 <__freading@plt>
  408bf8:	cbnz	w0, 408c2c <__fxstatat@plt+0x735c>
  408bfc:	mov	x0, x19
  408c00:	bl	408ec0 <__fxstatat@plt+0x75f0>
  408c04:	cbz	w0, 408c48 <__fxstatat@plt+0x7378>
  408c08:	bl	401890 <__errno_location@plt>
  408c0c:	mov	x20, x0
  408c10:	mov	x0, x19
  408c14:	ldr	w19, [x20]
  408c18:	bl	4015f0 <fclose@plt>
  408c1c:	cbnz	w19, 408c58 <__fxstatat@plt+0x7388>
  408c20:	ldp	x19, x20, [sp, #16]
  408c24:	ldp	x29, x30, [sp], #32
  408c28:	ret
  408c2c:	mov	x0, x19
  408c30:	bl	4015e0 <fileno@plt>
  408c34:	mov	w2, #0x1                   	// #1
  408c38:	mov	x1, #0x0                   	// #0
  408c3c:	bl	4015c0 <lseek@plt>
  408c40:	cmn	x0, #0x1
  408c44:	b.ne	408bfc <__fxstatat@plt+0x732c>  // b.any
  408c48:	mov	x0, x19
  408c4c:	ldp	x19, x20, [sp, #16]
  408c50:	ldp	x29, x30, [sp], #32
  408c54:	b	4015f0 <fclose@plt>
  408c58:	mov	w0, #0xffffffff            	// #-1
  408c5c:	str	w19, [x20]
  408c60:	b	408c20 <__fxstatat@plt+0x7350>
  408c64:	nop
  408c68:	stp	x29, x30, [sp, #-112]!
  408c6c:	mov	w6, #0xffffffe0            	// #-32
  408c70:	mov	x29, sp
  408c74:	add	x7, sp, #0x50
  408c78:	stp	x19, x20, [sp, #16]
  408c7c:	str	x7, [sp, #64]
  408c80:	stp	w6, wzr, [sp, #72]
  408c84:	stp	x2, x3, [sp, #80]
  408c88:	add	x2, sp, #0x70
  408c8c:	stp	x2, x2, [sp, #48]
  408c90:	stp	x4, x5, [sp, #96]
  408c94:	cbz	w1, 408d54 <__fxstatat@plt+0x7484>
  408c98:	mov	w20, w0
  408c9c:	mov	w3, w1
  408ca0:	cmp	w1, #0x406
  408ca4:	b.eq	408d70 <__fxstatat@plt+0x74a0>  // b.none
  408ca8:	cmp	w1, #0xb
  408cac:	b.gt	408cf8 <__fxstatat@plt+0x7428>
  408cb0:	cmp	w1, #0x0
  408cb4:	b.le	408d24 <__fxstatat@plt+0x7454>
  408cb8:	mov	x1, #0x1                   	// #1
  408cbc:	mov	x2, #0x514                 	// #1300
  408cc0:	lsl	x1, x1, x3
  408cc4:	tst	x1, x2
  408cc8:	b.ne	408dec <__fxstatat@plt+0x751c>  // b.any
  408ccc:	mov	x2, #0xa0a                 	// #2570
  408cd0:	tst	x1, x2
  408cd4:	b.eq	408d24 <__fxstatat@plt+0x7454>  // b.none
  408cd8:	mov	w1, w3
  408cdc:	mov	w0, w20
  408ce0:	bl	4017d0 <fcntl@plt>
  408ce4:	mov	w19, w0
  408ce8:	mov	w0, w19
  408cec:	ldp	x19, x20, [sp, #16]
  408cf0:	ldp	x29, x30, [sp], #112
  408cf4:	ret
  408cf8:	sub	w0, w1, #0x400
  408cfc:	cmp	w0, #0xa
  408d00:	b.hi	408d24 <__fxstatat@plt+0x7454>  // b.pmore
  408d04:	mov	x1, #0x1                   	// #1
  408d08:	mov	x2, #0x2c5                 	// #709
  408d0c:	lsl	x1, x1, x0
  408d10:	tst	x1, x2
  408d14:	b.ne	408dec <__fxstatat@plt+0x751c>  // b.any
  408d18:	mov	x2, #0x502                 	// #1282
  408d1c:	tst	x1, x2
  408d20:	b.ne	408cd8 <__fxstatat@plt+0x7408>  // b.any
  408d24:	ldr	w0, [sp, #72]
  408d28:	ldr	x1, [sp, #48]
  408d2c:	tbnz	w0, #31, 408e98 <__fxstatat@plt+0x75c8>
  408d30:	ldr	x2, [x1]
  408d34:	mov	w0, w20
  408d38:	mov	w1, w3
  408d3c:	bl	4017d0 <fcntl@plt>
  408d40:	mov	w19, w0
  408d44:	mov	w0, w19
  408d48:	ldp	x19, x20, [sp, #16]
  408d4c:	ldp	x29, x30, [sp], #112
  408d50:	ret
  408d54:	ldr	w2, [sp, #80]
  408d58:	bl	4017d0 <fcntl@plt>
  408d5c:	mov	w19, w0
  408d60:	mov	w0, w19
  408d64:	ldp	x19, x20, [sp, #16]
  408d68:	ldp	x29, x30, [sp], #112
  408d6c:	ret
  408d70:	stp	x21, x22, [sp, #32]
  408d74:	adrp	x21, 41d000 <__fxstatat@plt+0x1b730>
  408d78:	mov	w2, #0xffffffe8            	// #-24
  408d7c:	str	w2, [sp, #72]
  408d80:	ldr	w2, [x21, #1048]
  408d84:	ldr	w22, [sp, #80]
  408d88:	tbnz	w2, #31, 408db8 <__fxstatat@plt+0x74e8>
  408d8c:	mov	w2, w22
  408d90:	bl	4017d0 <fcntl@plt>
  408d94:	mov	w19, w0
  408d98:	tbnz	w0, #31, 408e1c <__fxstatat@plt+0x754c>
  408d9c:	mov	w0, #0x1                   	// #1
  408da0:	str	w0, [x21, #1048]
  408da4:	mov	w0, w19
  408da8:	ldp	x19, x20, [sp, #16]
  408dac:	ldp	x21, x22, [sp, #32]
  408db0:	ldp	x29, x30, [sp], #112
  408db4:	ret
  408db8:	mov	w2, w22
  408dbc:	mov	w1, #0x0                   	// #0
  408dc0:	bl	4017d0 <fcntl@plt>
  408dc4:	mov	w19, w0
  408dc8:	tbnz	w0, #31, 408dd8 <__fxstatat@plt+0x7508>
  408dcc:	ldr	w0, [x21, #1048]
  408dd0:	cmn	w0, #0x1
  408dd4:	b.eq	408e4c <__fxstatat@plt+0x757c>  // b.none
  408dd8:	mov	w0, w19
  408ddc:	ldp	x19, x20, [sp, #16]
  408de0:	ldp	x21, x22, [sp, #32]
  408de4:	ldp	x29, x30, [sp], #112
  408de8:	ret
  408dec:	ldr	w0, [sp, #72]
  408df0:	ldr	x1, [sp, #48]
  408df4:	tbnz	w0, #31, 408eac <__fxstatat@plt+0x75dc>
  408df8:	ldr	w2, [x1]
  408dfc:	mov	w0, w20
  408e00:	mov	w1, w3
  408e04:	bl	4017d0 <fcntl@plt>
  408e08:	mov	w19, w0
  408e0c:	mov	w0, w19
  408e10:	ldp	x19, x20, [sp, #16]
  408e14:	ldp	x29, x30, [sp], #112
  408e18:	ret
  408e1c:	bl	401890 <__errno_location@plt>
  408e20:	ldr	w0, [x0]
  408e24:	cmp	w0, #0x16
  408e28:	b.ne	408d9c <__fxstatat@plt+0x74cc>  // b.any
  408e2c:	mov	w2, w22
  408e30:	mov	w0, w20
  408e34:	mov	w1, #0x0                   	// #0
  408e38:	bl	4017d0 <fcntl@plt>
  408e3c:	mov	w19, w0
  408e40:	tbnz	w0, #31, 408dd8 <__fxstatat@plt+0x7508>
  408e44:	mov	w0, #0xffffffff            	// #-1
  408e48:	str	w0, [x21, #1048]
  408e4c:	mov	w0, w19
  408e50:	mov	w1, #0x1                   	// #1
  408e54:	bl	4017d0 <fcntl@plt>
  408e58:	tbnz	w0, #31, 408e74 <__fxstatat@plt+0x75a4>
  408e5c:	orr	w2, w0, #0x1
  408e60:	mov	w1, #0x2                   	// #2
  408e64:	mov	w0, w19
  408e68:	bl	4017d0 <fcntl@plt>
  408e6c:	cmn	w0, #0x1
  408e70:	b.ne	408dd8 <__fxstatat@plt+0x7508>  // b.any
  408e74:	bl	401890 <__errno_location@plt>
  408e78:	mov	x20, x0
  408e7c:	mov	w0, w19
  408e80:	mov	w19, #0xffffffff            	// #-1
  408e84:	ldr	w21, [x20]
  408e88:	bl	4016d0 <close@plt>
  408e8c:	str	w21, [x20]
  408e90:	ldp	x21, x22, [sp, #32]
  408e94:	b	408ce8 <__fxstatat@plt+0x7418>
  408e98:	cmn	w0, #0x7
  408e9c:	b.ge	408d30 <__fxstatat@plt+0x7460>  // b.tcont
  408ea0:	ldr	x1, [sp, #56]
  408ea4:	add	x1, x1, w0, sxtw
  408ea8:	b	408d30 <__fxstatat@plt+0x7460>
  408eac:	cmn	w0, #0x7
  408eb0:	b.ge	408df8 <__fxstatat@plt+0x7528>  // b.tcont
  408eb4:	ldr	x1, [sp, #56]
  408eb8:	add	x1, x1, w0, sxtw
  408ebc:	b	408df8 <__fxstatat@plt+0x7528>
  408ec0:	stp	x29, x30, [sp, #-32]!
  408ec4:	mov	x29, sp
  408ec8:	str	x19, [sp, #16]
  408ecc:	mov	x19, x0
  408ed0:	cbz	x0, 408ee4 <__fxstatat@plt+0x7614>
  408ed4:	bl	401840 <__freading@plt>
  408ed8:	cbz	w0, 408ee4 <__fxstatat@plt+0x7614>
  408edc:	ldr	w0, [x19]
  408ee0:	tbnz	w0, #8, 408ef4 <__fxstatat@plt+0x7624>
  408ee4:	mov	x0, x19
  408ee8:	ldr	x19, [sp, #16]
  408eec:	ldp	x29, x30, [sp], #32
  408ef0:	b	4017e0 <fflush@plt>
  408ef4:	mov	x0, x19
  408ef8:	mov	w2, #0x1                   	// #1
  408efc:	mov	x1, #0x0                   	// #0
  408f00:	bl	408f18 <__fxstatat@plt+0x7648>
  408f04:	mov	x0, x19
  408f08:	ldr	x19, [sp, #16]
  408f0c:	ldp	x29, x30, [sp], #32
  408f10:	b	4017e0 <fflush@plt>
  408f14:	nop
  408f18:	stp	x29, x30, [sp, #-48]!
  408f1c:	mov	x29, sp
  408f20:	ldp	x3, x4, [x0, #8]
  408f24:	str	x19, [sp, #16]
  408f28:	mov	x19, x0
  408f2c:	cmp	x4, x3
  408f30:	b.eq	408f44 <__fxstatat@plt+0x7674>  // b.none
  408f34:	mov	x0, x19
  408f38:	ldr	x19, [sp, #16]
  408f3c:	ldp	x29, x30, [sp], #48
  408f40:	b	401790 <fseeko@plt>
  408f44:	ldp	x3, x4, [x0, #32]
  408f48:	cmp	x4, x3
  408f4c:	b.ne	408f34 <__fxstatat@plt+0x7664>  // b.any
  408f50:	ldr	x3, [x0, #72]
  408f54:	cbnz	x3, 408f34 <__fxstatat@plt+0x7664>
  408f58:	str	x1, [sp, #32]
  408f5c:	str	w2, [sp, #44]
  408f60:	bl	4015e0 <fileno@plt>
  408f64:	ldr	w2, [sp, #44]
  408f68:	ldr	x1, [sp, #32]
  408f6c:	bl	4015c0 <lseek@plt>
  408f70:	mov	x1, x0
  408f74:	cmn	x0, #0x1
  408f78:	b.eq	408f90 <__fxstatat@plt+0x76c0>  // b.none
  408f7c:	ldr	w2, [x19]
  408f80:	mov	w0, #0x0                   	// #0
  408f84:	str	x1, [x19, #144]
  408f88:	and	w1, w2, #0xffffffef
  408f8c:	str	w1, [x19]
  408f90:	ldr	x19, [sp, #16]
  408f94:	ldp	x29, x30, [sp], #48
  408f98:	ret
  408f9c:	nop
  408fa0:	mov	w2, #0x3                   	// #3
  408fa4:	mov	w1, #0x0                   	// #0
  408fa8:	b	408c68 <__fxstatat@plt+0x7398>
  408fac:	nop
  408fb0:	stp	x29, x30, [sp, #-64]!
  408fb4:	mov	x29, sp
  408fb8:	stp	x19, x20, [sp, #16]
  408fbc:	adrp	x20, 41c000 <__fxstatat@plt+0x1a730>
  408fc0:	add	x20, x20, #0xdf0
  408fc4:	stp	x21, x22, [sp, #32]
  408fc8:	adrp	x21, 41c000 <__fxstatat@plt+0x1a730>
  408fcc:	add	x21, x21, #0xde8
  408fd0:	sub	x20, x20, x21
  408fd4:	mov	w22, w0
  408fd8:	stp	x23, x24, [sp, #48]
  408fdc:	mov	x23, x1
  408fe0:	mov	x24, x2
  408fe4:	bl	4014e8 <mbrtowc@plt-0x38>
  408fe8:	cmp	xzr, x20, asr #3
  408fec:	b.eq	409018 <__fxstatat@plt+0x7748>  // b.none
  408ff0:	asr	x20, x20, #3
  408ff4:	mov	x19, #0x0                   	// #0
  408ff8:	ldr	x3, [x21, x19, lsl #3]
  408ffc:	mov	x2, x24
  409000:	add	x19, x19, #0x1
  409004:	mov	x1, x23
  409008:	mov	w0, w22
  40900c:	blr	x3
  409010:	cmp	x20, x19
  409014:	b.ne	408ff8 <__fxstatat@plt+0x7728>  // b.any
  409018:	ldp	x19, x20, [sp, #16]
  40901c:	ldp	x21, x22, [sp, #32]
  409020:	ldp	x23, x24, [sp, #48]
  409024:	ldp	x29, x30, [sp], #64
  409028:	ret
  40902c:	nop
  409030:	ret
  409034:	nop
  409038:	adrp	x2, 41d000 <__fxstatat@plt+0x1b730>
  40903c:	mov	x1, #0x0                   	// #0
  409040:	ldr	x2, [x2, #488]
  409044:	b	4015a0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409048 <.fini>:
  409048:	stp	x29, x30, [sp, #-16]!
  40904c:	mov	x29, sp
  409050:	ldp	x29, x30, [sp], #16
  409054:	ret
