Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun May  4 09:10:44 2025
| Host         : AngelPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   249 |
|    Minimum number of control sets                        |   249 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   667 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   249 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |    51 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |   132 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2987 |          520 |
| No           | No                    | Yes                    |             149 |           38 |
| No           | Yes                   | No                     |             429 |          149 |
| Yes          | No                    | No                     |             866 |          202 |
| Yes          | No                    | Yes                    |              82 |           14 |
| Yes          | Yes                   | No                     |           14284 |         2651 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                         | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_singlebit/u_SimpleDualPortRAM_singlebit/wr_en_1                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/vio_0/inst/DECODER_INST/Bus_data_out[11]_i_1_n_0                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/rd_6_raddr[5]                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/amc_simulator_0/inst/Delay3_out1[15]_i_1_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/amc_simulator_2/inst/Delay3_out1[15]_i_1_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/amc_simulator_1/inst/Delay3_out1[15]_i_1_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/mergedDelay_raddr[4]                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out2       |                                                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out3       |                                                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/rd_6_waddr[4]_i_1_n_0                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/PFC_Van_3ph_0/inst/u_simscape_system_tc/count49[1]                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/rd_10_raddr[5]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/E[0]                                                                                                                                                                       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/counterSig[4]_i_1_n_0                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/mergedDelay_waddr[4]_i_1_n_0                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out3       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_51[3]                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/E[0]                                                                                                                                                                       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/counterSig[4]_i_1__0_n_0                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/rd_11_raddr[5]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/PFC_Van_3ph_0/inst/s[5]_i_1_n_0                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/rd_11_waddr[5]_i_1_n_0                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/rd_10_waddr[5]_i_1_n_0                                                                                                                                                                         |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out2       | design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/rst_clk_wiz_1_6M1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_6M1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out3       | design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out2       | design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/enb_1_1000_0                                                                                                                                                                                                    | design_1_i/sine_3ph_0/inst/u_vc/address_cnt1[6]_i_1_n_0                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                      |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out2       | design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/enb_1_1000_0                                                                                                                                                                                                    | design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0                                                                                                                                                                              |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out2       | design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/enb_1_1000_0                                                                                                                                                                                                    | design_1_i/sine_3ph_0/inst/u_vb/address_cnt1[6]_i_1__0_n_0                                                                                                                                                                              |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_en_1                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_en_1                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out2       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/rd_9_reg[0][16]_i_2_n_0                                                                                                                                                                                         | design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/rd_9_reg[0][16]_i_1_n_0                                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz/inst/clk_out3       | design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_6M3/U0/peripheral_reset[0]                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out3       | design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_44                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_6M3/U0/peripheral_reset[0]                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/amc_simulator_0/inst/u_hope_amc/cnt_1                                                                                                                                                                                                         | design_1_i/amc_simulator_0/inst/u_hope_amc/cnt[15]_i_1_n_0                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/amc_simulator_0/inst/u_hope_amc/v_reg_0                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/amc_simulator_1/inst/Delay4_out1[15]_i_1_n_0                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/amc_simulator_2/inst/Delay4_out1[15]_i_1_n_0                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/amc_simulator_0/inst/Delay4_out1[15]_i_1_n_0                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/amc_simulator_1/inst/u_hope_amc/v_reg_0                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/amc_simulator_2/inst/u_hope_amc/cnt_1                                                                                                                                                                                                         | design_1_i/amc_simulator_2/inst/u_hope_amc/cnt[15]_i_1_n_0                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/amc_simulator_2/inst/u_hope_amc/v_reg_0                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/amc_simulator_1/inst/u_hope_amc/cnt_1                                                                                                                                                                                                         | design_1_i/amc_simulator_1/inst/u_hope_amc/cnt[15]_i_1_n_0                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                 | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out3       | design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_69                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_6M3/U0/peripheral_reset[0]                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                       | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/mulOutput_1[17]_i_1_n_0                                                                                                                                                                        |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |         6.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz/inst/clk_out2       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/data_int                                                                                                                                                                                                        | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/wr_en_1                                                                                           |                                                                                                                                                                                                                                         |                5 |             34 |         6.80 |
|  design_1_i/clk_wiz/inst/clk_out3       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper/E[0]                                                                                                                                                                                 | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |                7 |             39 |         5.57 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             47 |         3.92 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper_4/dout_last_value0                                                                                                                                                                 | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               12 |             48 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/wr_en_1                                                                                           |                                                                                                                                                                                                                                         |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper_5/dout_last_value0                                                                                                                                                                 | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               13 |             48 |         3.69 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper_1/dout_last_value0                                                                                                                                                                 | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               14 |             48 |         3.43 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper_3/dout_last_value0                                                                                                                                                                 | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               15 |             57 |         3.80 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper/dout_last_value0                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               19 |             57 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper_5/u_SimpleDualPortRAM_generic/wr_en_1                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/wr_en_1                                                                                           |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             65 |         4.06 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               26 |             70 |         2.69 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper_2/dout_last_value0                                                                                                                                                                 | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               17 |             72 |         4.24 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/dout_last_value0                                                                                                                                                                | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               18 |             76 |         4.22 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_en_1                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper_4/u_SimpleDualPortRAM_generic/wr_en_1                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper_3/u_SimpleDualPortRAM_generic/wr_en_1                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               29 |             83 |         2.86 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_simscape_system_tc/wr_en_1                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/enb_gated_2                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               22 |             90 |         4.09 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/enb_gated_1                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               15 |             90 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper_generic/dout_last_value0                                                                                                                                                           | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               21 |             98 |         4.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_en_1                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_simscape_system_tc/wr_en_1_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               14 |            112 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/enb_gated_1                                                                                                                                                                 | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               28 |            120 |         4.29 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/wr_en_1                                                                                            |                                                                                                                                                                                                                                         |               17 |            136 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_en_1                                                                                             |                                                                                                                                                                                                                                         |               17 |            136 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/E[0]                                                                                                                            | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               26 |            138 |         5.31 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_simscape_system_tc/wr_en_1_1                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |            140 |         7.78 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/enb_gated_3                                                                                                                                                                                                | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               42 |            150 |         3.57 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/enb_gated_2                                                                                                                                                                                                | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               21 |            150 |         7.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/E[0]                                                                                                                            | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               39 |            150 |         3.85 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/enb_gated_1                                                                                                                                                                | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               28 |            156 |         5.57 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_en_1                                                                                              |                                                                                                                                                                                                                                         |               21 |            168 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_en_1                                                                                             |                                                                                                                                                                                                                                         |               21 |            168 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_en_1                                                                                             |                                                                                                                                                                                                                                         |               21 |            168 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/E[0]                                                                                                                            | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               45 |            171 |         3.80 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/E[0]                                                                                                                             | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               60 |            225 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_out3       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_1_6M3/U0/peripheral_reset[0]                                                                                                                                                                                     |               72 |            450 |         6.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/enb_gated_1                                                                                                                                                                | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               96 |            494 |         5.15 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/enb_gated_1                                                                                                                                                                | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |               87 |            494 |         5.68 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_simscape_system_tc/phase_1_reg_0[0]                                                                                                                                                                                      | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |              280 |           1326 |         4.74 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/PFC_Van_3ph_0/inst/u_simscape_system_tc/E[0]                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |              232 |           1339 |         5.77 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              483 |           2931 |         6.07 |
|  design_1_i/clk_wiz/inst/clk_out1       | en_IBUF                                                                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0]                                                                                                                                                                                     |             1268 |           7492 |         5.91 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


