# Xilinx XC9572XL CPLD, in 64-pin 0.5mm TQFP package
cpld = myelin_kicad_pcb.Component(
    footprint="myelin-kicad:xilinx_vqg64",
    identifier="U?",
    value="XC957XL-64VQG",
    buses=[""],
    pins=[
        Pin(1,  "P2.10",   [""]),
        Pin(2,  "GTS2",    [""]),
        Pin(4,  "P2.12",   [""]),
        Pin(5,  "GTS1",    [""]),
        Pin(6,  "P2.15",   [""]),
        Pin(7,  "P2.17",   [""]),
        Pin(8,  "P1.2",    [""]),
        Pin(9,  "P1.5",    [""]),
        Pin(10, "P1.6",    [""]),
        Pin(11, "P1.8",    [""]),
        Pin(12, "P1.3",    [""]),
        Pin(13, "P1.4",    [""]),
        Pin(15, "P1.GCK1", [""]),
        Pin(16, "P1.GCK2", [""]),
        Pin(17, "P1.GCK3", [""]),
        Pin(18, "P1.10",   [""]),
        Pin(19, "P1.15",   [""]),
        Pin(20, "P1.17",   [""]),
        Pin(22, "P3.2",    [""]),
        Pin(23, "P1.12",   [""]),
        Pin(24, "P3.5",    [""]),
        Pin(25, "P3.8",    [""]),
        Pin(27, "P3.9",    [""]),
        Pin(31, "P3.3",    [""]),
        Pin(32, "P3.4",    [""]),
        Pin(33, "P3.11",   [""]),
        Pin(34, "P3.6",    [""]),
        Pin(35, "P3.14",   [""]),
        Pin(36, "P3.15",   [""]),
        Pin(38, "P3.17",   [""]),
        Pin(39, "P3.10",   [""]),
        Pin(40, "P3.12",   [""]),
        Pin(42, "P3.16",   [""]),
        Pin(43, "P4.2",    [""]),
        Pin(44, "P4.5",    [""]),
        Pin(45, "P4.8",    [""]),
        Pin(46, "P4.3",    [""]),
        Pin(47, "P4.4",    [""]),
        Pin(48, "P4.11",   [""]),
        Pin(49, "P4.6",    [""]),
        Pin(50, "P4.14",   [""]),
        Pin(51, "P4.10",   [""]),
        Pin(52, "P4.12",   [""]),
        Pin(56, "P4.15",   [""]),
        Pin(57, "P4.17",   [""]),
        Pin(58, "P2.3",    [""]),
        Pin(59, "P2.4",    [""]),
        Pin(60, "P2.2",    [""]),
        Pin(61, "P2.5",    [""]),
        Pin(62, "P2.6",    [""]),
        Pin(63, "P2.8",    [""]),
        Pin(64, "P2.GSR",  [""]),

        # 8 power pins
        Pin(3,  "VCCINT_3V3",    ["3V3"]),
        Pin(14, "GND",           ["GND"]),
        Pin(21, "GND",           ["GND"]),
        Pin(26, "VCCIO_2V5_3V3", ["3V3"]),
        Pin(37, "VCCINT_3V3",    ["3V3"]),
        Pin(41, "GND",           ["GND"]),
        Pin(54, "GND",           ["GND"]),
        Pin(55, "VCCIO_2V5_3V3", ["3V3"]),

        # 4 JTAG programming interface pins
        Pin(28, "TDI", ["cpld_TDI"]),
        Pin(29, "TMS", ["cpld_TMS"]),
        Pin(30, "TCK", ["cpld_TCK"]),
        Pin(53, "TDO", ["cpld_TDO"]),
    ],
)
cpld_cap1 = myelin_kicad_pcb.C0805("100n", "3V3", "GND", ref="C1")
cpld_cap2 = myelin_kicad_pcb.C0805("100n", "3V3", "GND", ref="C2")
cpld_cap3 = myelin_kicad_pcb.C0805("100n", "3V3", "GND", ref="C3")
cpld_cap4 = myelin_kicad_pcb.C0805("100n", "3V3", "GND", ref="C4")
myelin_kicad_pcb.update_xilinx_constraints(cpld, os.path.join(here, PATH_TO_CPLD, "constraints.ucf"))
