==39364== Cachegrind, a cache and branch-prediction profiler
==39364== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39364== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39364== Command: ./sift .
==39364== 
--39364-- warning: L3 cache found, using its data for the LL simulation.
--39364-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39364-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39364== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39364== (see section Limitations in user manual)
==39364== NOTE: further instances of this message will not be shown
==39364== 
==39364== I   refs:      3,167,698,658
==39364== I1  misses:            1,837
==39364== LLi misses:            1,822
==39364== I1  miss rate:          0.00%
==39364== LLi miss rate:          0.00%
==39364== 
==39364== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39364== D1  misses:        5,735,011  (  3,493,895 rd   +   2,241,116 wr)
==39364== LLd misses:        4,580,877  (  2,518,028 rd   +   2,062,849 wr)
==39364== D1  miss rate:           0.6% (        0.5%     +         0.8%  )
==39364== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39364== 
==39364== LL refs:           5,736,848  (  3,495,732 rd   +   2,241,116 wr)
==39364== LL misses:         4,582,699  (  2,519,850 rd   +   2,062,849 wr)
==39364== LL miss rate:            0.1% (        0.1%     +         0.7%  )
