m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/simulation/modelsim
vserial_out
Z1 !s110 1746198264
!i10b 1
!s100 nDO[fB>P`FNe>z;Foc@D[2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
ICFoYS^ZaA_=_abh@YAb[=0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1746137885
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v
!i122 2
L0 5 96
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1746198264.000000
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v|
!i113 1
Z6 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis
Z7 tCvgOpt 0
vserial_out_jtag_uart_0
R1
!i10b 1
!s100 jfJoRAJ7U2]5c^]87Ee=B0
R2
I=0]HhccC3][B8nMTan8_c0
R3
R0
Z8 w1732003987
Z9 8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v
Z10 FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v
!i122 1
L0 331 257
R4
r1
!s85 0
31
R5
Z11 !s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v|
Z12 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v|
!i113 1
R6
Z13 !s92 -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules
R7
vserial_out_jtag_uart_0_scfifo_r
R1
!i10b 1
!s100 Z64A_P6m8KAI[C7iiNGEa2
R2
IY^:TKfNCiazPOiO^2mdU_0
R3
R0
R8
R9
R10
!i122 1
L0 243 78
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R13
R7
vserial_out_jtag_uart_0_scfifo_w
R1
!i10b 1
!s100 gCCc[=dfEH7I:jTd66I^b1
R2
IQSPU03`hcA?>4UlHA`Rni0
R3
R0
R8
R9
R10
!i122 1
L0 78 76
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R13
R7
vserial_out_jtag_uart_0_sim_scfifo_r
R1
!i10b 1
!s100 LU]6BQA;mK_=S;l45k<iK0
R2
IBUNZX]YSc;:mf^;BSV2Gz0
R3
R0
R8
R9
R10
!i122 1
L0 164 69
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R13
R7
vserial_out_jtag_uart_0_sim_scfifo_w
R1
!i10b 1
!s100 _eYmgEMAfOUgdi=dM6@o50
R2
IcLS^JK6<WQ8XZ<YnEU`3`2
R3
R0
R8
R9
R10
!i122 1
L0 21 47
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R13
R7
vserv_alu
Z14 !s110 1746198265
!i10b 1
!s100 JUOV<FNK5U4mK2c@l:YXm1
R2
ID>9z:lz<86J`1WZf1ijBW0
R3
R0
Z15 w1731397733
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_alu.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_alu.v
!i122 9
L0 2 80
R4
r1
!s85 0
31
Z16 !s108 1746198265.000000
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_alu.v|
!i113 1
R6
Z17 !s92 -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl
R7
vserv_bufreg
R14
!i10b 1
!s100 2;;K>T^Mi3`88WzcZXakE0
R2
Iia>Wz8^;Z1XbYRg]1d6_22
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_bufreg.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_bufreg.v
!i122 7
Z18 L0 1 65
R4
r1
!s85 0
31
R16
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_bufreg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_bufreg.v|
!i113 1
R6
R17
R7
vserv_bufreg2
R14
!i10b 1
!s100 FJmk^Q?5>]fHdgFYdnXBD0
R2
I:@M99R92f2l6AU>D0zz?Z2
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_bufreg2.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_bufreg2.v
!i122 8
R18
R4
r1
!s85 0
31
R16
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_bufreg2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_bufreg2.v|
!i113 1
R6
R17
R7
vserv_csr
R14
!i10b 1
!s100 lIAI9Zb<[_P5O<Xl3SegD0
R2
IDEbj_lTPH>ZhO;QIV_2800
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_csr.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_csr.v
!i122 10
L0 2 157
R4
r1
!s85 0
31
R16
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_csr.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_csr.v|
!i113 1
R6
R17
R7
vserv_ctrl
R14
!i10b 1
!s100 PUXzZo_^:jXd3BSGcAGQ60
R2
IQ8NBP[VHjVZD@KS1N=l853
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_ctrl.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_ctrl.v
!i122 11
L0 2 108
R4
r1
!s85 0
31
R16
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_ctrl.v|
!i113 1
R6
R17
R7
vserv_decode
R14
!i10b 1
!s100 E4=7V^d[88eh_BOba`L^`3
R2
IHPG8MCF_kR?L6H`F0TX`B1
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_decode.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_decode.v
!i122 12
L0 2 364
R4
r1
!s85 0
31
R16
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_decode.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_decode.v|
!i113 1
R6
R17
R7
vserv_immdec
Z19 !s110 1746198266
!i10b 1
!s100 P8W8bdJoB7d`2`bk68UfF0
R2
I6PN]KBh@WaTVTOQkgzSMF2
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_immdec.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_immdec.v
!i122 13
L0 2 94
R4
r1
!s85 0
31
Z20 !s108 1746198266.000000
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_immdec.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_immdec.v|
!i113 1
R6
R17
R7
vserv_mem_if
R19
!i10b 1
!s100 OW>a`e:ifBgWbYHXEk<OW2
R2
IKXWC<4Eki1oXg>IQl1PnZ3
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_mem_if.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_mem_if.v
!i122 14
L0 2 68
R4
r1
!s85 0
31
R20
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_mem_if.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_mem_if.v|
!i113 1
R6
R17
R7
vserv_rf_if
R19
!i10b 1
!s100 C69bF[C9k[_VDkHe^58C]3
R2
Io<P2HNH^5YUOLl`8]LXLT0
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_rf_if.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_rf_if.v
!i122 15
L0 2 152
R4
r1
!s85 0
31
R20
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_rf_if.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_rf_if.v|
!i113 1
R6
R17
R7
vserv_rf_ram
R19
!i10b 1
!s100 2AoUWNaTc4C>nHl^V<o_k0
R2
ImCeR:LVFVbj23f]c=Rl3X2
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_rf_ram.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_rf_ram.v
!i122 17
L0 1 45
R4
r1
!s85 0
31
R20
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_rf_ram.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_rf_ram.v|
!i113 1
R6
R17
R7
vserv_rf_ram_if
R19
!i10b 1
!s100 HY_`aQ@2Pl]]jMPZVU7Og0
R2
IoU4D]lQPjc=aWTG7HeNKz0
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_rf_ram_if.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_rf_ram_if.v
!i122 16
L0 2 179
R4
r1
!s85 0
31
R20
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_rf_ram_if.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_rf_ram_if.v|
!i113 1
R6
R17
R7
vserv_state
R19
!i10b 1
!s100 gS>MSN9[8BO8G;oDP[DHC2
R2
ICDIKeTk1MPWUbHVYl4FWL1
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_state.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_state.v
!i122 18
L0 1 231
R4
r1
!s85 0
31
R20
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_state.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_state.v|
!i113 1
R6
R17
R7
vserv_top
R19
!i10b 1
!s100 of7@9N0o4dSkD12XgL<ko1
R2
I`ndebPF0ef=>Aa4VfWN970
R3
R0
Z21 w1733995528
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_top.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_top.v
!i122 19
L0 3 690
R4
r1
!s85 0
31
R20
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/serv_1.3.0/rtl/serv_top.v|
!i113 1
R6
R17
R7
vservant_gpio
Z22 !s110 1746198267
!i10b 1
!s100 O^=CV0PLl@A2=[<1WmQTz1
R2
I=DgG4;D1MFI:7<58;3A3N2
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servant_gpio.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servant_gpio.v
!i122 24
L0 1 14
R4
r1
!s85 0
31
Z23 !s108 1746198267.000000
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servant_gpio.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servant_gpio.v|
!i113 1
R6
Z24 !s92 -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant
R7
vservant_mux
R22
!i10b 1
!s100 :A45`_63NRKPZKkL5aW@d2
R2
Iol[LGQEDL?`YmAmTQ2c^<3
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servant_mux.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servant_mux.v
!i122 25
L0 7 45
R4
r1
!s85 0
31
R23
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servant_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servant_mux.v|
!i113 1
R6
R24
R7
vservant_spi_master_if
R14
!i10b 1
!s100 e[k?832if3e3WGcoE24iU3
R2
Ij>F;zQjMC;I@cUCg9ZMY11
R3
R0
w1746197639
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi/servant_spi_master_if.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi/servant_spi_master_if.v
!i122 6
L0 2 313
R4
r1
!s85 0
31
R16
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi/servant_spi_master_if.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi/servant_spi_master_if.v|
!i113 1
R6
Z25 !s92 -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi
R7
vservant_spi_ram
R14
!i10b 1
!s100 Z_TY=z`WBof0[8Z1O1iO53
R2
I9HEDlglM:jlAL:3BHSYQ71
R3
R0
R21
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi/servant_spi_ram.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi/servant_spi_ram.v
!i122 5
L0 2 57
R4
r1
!s85 0
31
R16
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi/servant_spi_ram.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi/servant_spi_ram.v|
!i113 1
R6
R25
R7
vservant_spi_slave_if
R14
!i10b 1
!s100 GXA0V5KAeHSbAKGT>:Xz81
R2
I]7_98C3hPjcW`AHY;DZOW0
R3
R0
w1746138868
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi/servant_spi_slave_if.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi/servant_spi_slave_if.v
!i122 4
L0 2 180
R4
r1
!s85 0
31
R5
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi/servant_spi_slave_if.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi/servant_spi_slave_if.v|
!i113 1
R6
R25
R7
vservant_spi_top
R1
!i10b 1
!s100 _:H[C>HCGVTZgaO@SHdiF2
R2
Ia=aUb0J=GRM9VIHk:4IFP0
R3
R0
w1745083586
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi/servant_spi_top.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi/servant_spi_top.v
!i122 3
L0 2 218
R4
r1
!s85 0
31
R5
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi/servant_spi_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant_spi/servant_spi_top.v|
!i113 1
R6
R25
R7
vservant_tb
!s110 1746198268
!i10b 1
!s100 A<2:McdAD1^;0]Xz4>nlW3
R2
I`TP1=BhDMHeX_aWhKzhBb1
R3
R0
w1746139246
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/bench/servant_tb.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/bench/servant_tb.v
!i122 28
L0 2 32
R4
r1
!s85 0
31
R23
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/bench/servant_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/bench|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/bench/servant_tb.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/bench
R7
vservant_timer
R22
!i10b 1
!s100 No`=V07cKFzVjJ:a^2Qh?1
R2
ICK?IcGOR5nGd8eG^hn2[j2
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servant_timer.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servant_timer.v
!i122 23
L0 2 36
R4
r1
!s85 0
31
R23
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servant_timer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servant_timer.v|
!i113 1
R6
R24
R7
vservile
R22
!i10b 1
!s100 KlOG=UN:GH=cWSnU]PnMB2
R2
IHG1RLV=VDLQ^OkQ_X113f2
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servile_1.3.0/servile/servile.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servile_1.3.0/servile/servile.v
!i122 22
L0 9 270
R4
r1
!s85 0
31
R23
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servile_1.3.0/servile/servile.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servile_1.3.0/servile|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servile_1.3.0/servile/servile.v|
!i113 1
R6
Z26 !s92 -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servile_1.3.0/servile
R7
vservile_arbiter
R22
!i10b 1
!s100 n_[jcHz=9LjmcW:ZUfWji2
R2
Ib2MhbY[CGFC;TBCE6bDJS2
R3
R0
R21
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servile_1.3.0/servile/servile_arbiter.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servile_1.3.0/servile/servile_arbiter.v
!i122 21
L0 9 37
R4
r1
!s85 0
31
R23
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servile_1.3.0/servile/servile_arbiter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servile_1.3.0/servile|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servile_1.3.0/servile/servile_arbiter.v|
!i113 1
R6
R26
R7
vservile_mux
R19
!i10b 1
!s100 5=G4o35m`?bXWclH^H<IG3
R2
I_>o3RzL>5dMgz05gi8[cn0
R3
R0
w1742864247
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servile_1.3.0/servile/servile_mux.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servile_1.3.0/servile/servile_mux.v
!i122 20
L0 8 92
R4
r1
!s85 0
31
R20
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servile_1.3.0/servile/servile_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servile_1.3.0/servile|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servile_1.3.0/servile/servile_mux.v|
!i113 1
R6
R26
R7
vservive
R22
!i10b 1
!s100 [R<Y:@R5Y@XU7^3HGKoj_3
R2
IP9l86@Q_R:`N;Cn;]Qa:@3
R3
R0
w1733997427
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servive.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servive.v
!i122 27
L0 2 35
R4
r1
!s85 0
31
R23
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servive.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servive.v|
!i113 1
R6
R24
R7
vservive_clock_gen
R22
!i10b 1
!s100 VcPB4o1LeGU6:60HWdPfB1
R2
I]D7heJCc661;QhkR44;Jc0
R3
R0
w1734557397
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servive_clock_gen.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servive_clock_gen.v
!i122 26
L0 2 33
R4
r1
!s85 0
31
R23
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servive_clock_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/with_spi_fram/src/servant_1.3.0/servant/servive_clock_gen.v|
!i113 1
R6
R24
R7
vuart_rx
R1
!i10b 1
!s100 ^^U70?IIT0IcomA9IGZHG3
R2
I2A_o`Z6zQkYlL@Z[zd8GS3
R3
R0
w1746134119
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/uart_rx.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/uart_rx.v
!i122 0
L0 1 78
R4
r1
!s85 0
31
R5
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/uart_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/uart_rx.v|
!i113 1
R6
R13
R7
