

================================================================
== Synthesis Summary Report of 'rtl_kernel_wizard_0'
================================================================
+ General Information: 
    * Date:           Thu Apr 13 18:42:50 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        prj
    * Solution:       sol (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu250-figd2104-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----+------------+------------+-----+
    |                     Modules                     | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |    |            |            |     |
    |                     & Loops                     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   | DSP|     FF     |     LUT    | URAM|
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----+------------+------------+-----+
    |+ rtl_kernel_wizard_0                            |     -|  0.00|    12440|  1.244e+05|         -|    12441|     -|        no|  32 (~0%)|   -|  6586 (~0%)|  9954 (~0%)|    -|
    | + rtl_kernel_wizard_0_Pipeline_1                |     -|  0.00|     4099|  4.099e+04|         -|     4099|     -|        no|         -|   -|  1040 (~0%)|   117 (~0%)|    -|
    |  o Loop 1                                       |     -|  7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|         -|   -|           -|           -|    -|
    | + rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_52_1  |     -|  3.92|     4098|  4.098e+04|         -|     4098|     -|        no|         -|   -|    29 (~0%)|   109 (~0%)|    -|
    |  o VITIS_LOOP_52_1                              |     -|  7.30|     4096|  4.096e+04|         2|        1|  4096|       yes|         -|   -|           -|           -|    -|
    | + rtl_kernel_wizard_0_Pipeline_3                |     -|  0.00|     4099|  4.099e+04|         -|     4099|     -|        no|         -|   -|   533 (~0%)|   509 (~0%)|    -|
    |  o Loop 1                                       |     -|  7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|         -|   -|           -|           -|    -|
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_m00_axi | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register     | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | scalar00     | 0x10   | 32    | W      | Data signal of scalar00          |                                                                      |
| s_axi_control | axi00_ptr0_1 | 0x18   | 32    | W      | Data signal of axi00_ptr0        |                                                                      |
| s_axi_control | axi00_ptr0_2 | 0x1c   | 32    | W      | Data signal of axi00_ptr0        |                                                                      |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------+
| Argument   | Direction | Datatype     |
+------------+-----------+--------------+
| scalar00   | in        | unsigned int |
| axi00_ptr0 | inout     | int*         |
+------------+-----------+--------------+

* SW-to-HW Mapping
+------------+---------------+-----------+----------+----------------------------------------+
| Argument   | HW Interface  | HW Type   | HW Usage | HW Info                                |
+------------+---------------+-----------+----------+----------------------------------------+
| scalar00   | s_axi_control | register  |          | name=scalar00 offset=0x10 range=32     |
| axi00_ptr0 | m_axi_m00_axi | interface |          |                                        |
| axi00_ptr0 | s_axi_control | register  | offset   | name=axi00_ptr0_1 offset=0x18 range=32 |
| axi00_ptr0 | s_axi_control | register  | offset   | name=axi00_ptr0_2 offset=0x1c range=32 |
+------------+---------------+-----------+----------+----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+---------------+-----------+--------+-------+----------------------------------------+
| HW Interface  | Direction | Length | Width | Location                               |
+---------------+-----------+--------+-------+----------------------------------------+
| m_axi_m00_axi | read      | 256    | 512   | ../rtl_kernel_wizard_0_cmodel.cpp:49:5 |
| m_axi_m00_axi | write     | 256    | 512   | ../rtl_kernel_wizard_0_cmodel.cpp:57:5 |
+---------------+-----------+--------+-------+----------------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                            | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------------------------------+-----+--------+----------+-----+--------+---------+
| + rtl_kernel_wizard_0                           | 0   |        |          |     |        |         |
|  + rtl_kernel_wizard_0_Pipeline_1               | 0   |        |          |     |        |         |
|    empty_26_fu_122_p2                           | -   |        | empty_26 | add | fabric | 0       |
|  + rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_52_1 | 0   |        |          |     |        |         |
|    add_ln52_fu_74_p2                            | -   |        | add_ln52 | add | fabric | 0       |
|    m00_axi_output_buffer_d0                     | -   |        | add_ln53 | add | fabric | 0       |
|  + rtl_kernel_wizard_0_Pipeline_3               | 0   |        |          |     |        |         |
|    empty_22_fu_122_p2                           | -   |        | empty_22 | add | fabric | 0       |
+-------------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------+------+------+--------+-----------------------+---------+------+---------+
| Name                      | BRAM | URAM | Pragma | Variable              | Storage | Impl | Latency |
+---------------------------+------+------+--------+-----------------------+---------+------+---------+
| + rtl_kernel_wizard_0     | 32   | 0    |        |                       |         |      |         |
|   m00_axi_input_buffer_U  | 16   | -    |        | m00_axi_input_buffer  | ram_1p  | auto | 1       |
|   m00_axi_output_buffer_U | 16   | -    |        | m00_axi_output_buffer | ram_1p  | auto | 1       |
+---------------------------+------+------+--------+-----------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------------+-------------------------------------------------------------------------+
| Type      | Options                                           | Location                                                                |
+-----------+---------------------------------------------------+-------------------------------------------------------------------------+
| interface | m_axi port=axi00_ptr0 offset=slave bundle=m00_axi | ../rtl_kernel_wizard_0_cmodel.cpp:31 in rtl_kernel_wizard_0, axi00_ptr0 |
| interface | s_axilite port=scalar00 bundle=control            | ../rtl_kernel_wizard_0_cmodel.cpp:32 in rtl_kernel_wizard_0, scalar00   |
| interface | s_axilite port=axi00_ptr0 bundle=control          | ../rtl_kernel_wizard_0_cmodel.cpp:33 in rtl_kernel_wizard_0, axi00_ptr0 |
| interface | s_axilite port=return bundle=control              | ../rtl_kernel_wizard_0_cmodel.cpp:34 in rtl_kernel_wizard_0, return     |
| interface | ap_ctrl_hs port=return                            | ../rtl_kernel_wizard_0_cmodel.cpp:35 in rtl_kernel_wizard_0, return     |
+-----------+---------------------------------------------------+-------------------------------------------------------------------------+


