///Register `USER1` reader
pub type R = crate::R<USER1_SPEC>;
///Register `USER1` writer
pub type W = crate::W<USER1_SPEC>;
///Field `USR_DUMMY_CYCLELEN` reader - The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1).
pub type USR_DUMMY_CYCLELEN_R = crate::FieldReader;
///Field `USR_DUMMY_CYCLELEN` writer - The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1).
pub type USR_DUMMY_CYCLELEN_W<'a, REG> = crate::FieldWriter<'a, REG, 6>;
///Field `USR_ADDR_BITLEN` reader - The length in bits of address phase. The register value shall be (bit_num-1).
pub type USR_ADDR_BITLEN_R = crate::FieldReader;
///Field `USR_ADDR_BITLEN` writer - The length in bits of address phase. The register value shall be (bit_num-1).
pub type USR_ADDR_BITLEN_W<'a, REG> = crate::FieldWriter<'a, REG, 6>;
impl R {
    ///Bits 0:5 - The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1).
    #[inline(always)]
    pub fn usr_dummy_cyclelen(&self) -> USR_DUMMY_CYCLELEN_R {
        USR_DUMMY_CYCLELEN_R::new((self.bits & 0x3f) as u8)
    }
    ///Bits 26:31 - The length in bits of address phase. The register value shall be (bit_num-1).
    #[inline(always)]
    pub fn usr_addr_bitlen(&self) -> USR_ADDR_BITLEN_R {
        USR_ADDR_BITLEN_R::new(((self.bits >> 26) & 0x3f) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USER1")
            .field("usr_dummy_cyclelen", &self.usr_dummy_cyclelen())
            .field("usr_addr_bitlen", &self.usr_addr_bitlen())
            .finish()
    }
}
impl W {
    ///Bits 0:5 - The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1).
    #[inline(always)]
    #[must_use]
    pub fn usr_dummy_cyclelen(&mut self) -> USR_DUMMY_CYCLELEN_W<USER1_SPEC> {
        USR_DUMMY_CYCLELEN_W::new(self, 0)
    }
    ///Bits 26:31 - The length in bits of address phase. The register value shall be (bit_num-1).
    #[inline(always)]
    #[must_use]
    pub fn usr_addr_bitlen(&mut self) -> USR_ADDR_BITLEN_W<USER1_SPEC> {
        USR_ADDR_BITLEN_W::new(self, 26)
    }
}
/**SPI1 user1 register.

You can [`read`](crate::generic::Reg::read) this register and get [`user1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`user1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct USER1_SPEC;
impl crate::RegisterSpec for USER1_SPEC {
    type Ux = u32;
}
///`read()` method returns [`user1::R`](R) reader structure
impl crate::Readable for USER1_SPEC {}
///`write(|w| ..)` method takes [`user1::W`](W) writer structure
impl crate::Writable for USER1_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets USER1 to value 0x5c00_0007
impl crate::Resettable for USER1_SPEC {
    const RESET_VALUE: u32 = 0x5c00_0007;
}
