// license:BSD-3-Clause
// copyright-holders:Olivier Galibert

// Nuon disassembler

#include "emu.h"
#include "nuondasm.h"

/*
  Nuon instructions are a variant on the VLIW concept, where the
  instruction tells every execution unit what to do.  It has five
  execution units: mul, ecu, rcu, mem and alu.  The rcu can also do in
  parallel to its specific instruction a decrement of the rc0 register
  and one of the rc1 one, making the marketing say they execute seven
  instructions in parallel.

  Instructions are built out of packets, which is a sub-instruction
  for a specific execution unit.  Each packet except the alu ones also
  have a bit to tell whether another packet follows for the same
  instruction.  Alu packets are always at the end when present, the
  order or the packets seems otherwise free.  There are complicated
  instruction alignment, size and resource sharing constraints the
  disassembler does not care about.

  A packet is a series of one to four 16-bits big endian values.

  Lots of registers are memory mapped, and specific rom/ram is at
  specific unchangeable addresses.  The instructions sometimes have
  base offsets hardcoded in their interpretation to save bits.  The
  offsets that may be encountered in instructions are (in hex):
  - 20000000: data rom
  - 20100000: data ram
  - 20200000: instruction rom
  - 20300000: instruction ram
  - 20400000: data tag ram
  - 20480000: instruction tag ram
  - 20500000: control register space

  Notations:
  - rn, rm, ro: global register with n, m or o in [0,31]
  - vn, vm, vo: global vector register with n, m or o in [0,7]
  - xwv/NNus << MM : value of NN bits build from the bits x, w and v, signed (s) or unsigned (u), (optionally) left-shifted by MM bits
  - rx: specific register depending on the n value. rx:n=0, ry:n=1, ru:n=2, rv:n=3
  - (xy): registers (uv) for u=0 or (xy) for u=1
  - f: follow-up bit, last packet if f=1, more packets follow if f=0
  - a: if 1 add dec rc0 to the rcu packet
  - b: if 1 add dec rc1 to the rcu packet
  - cc: 5-bits condition code, see cc method for the list
  - cc1: 3-bits condition code, bottom two bits of the 5-bit code are zero
  - svs: encoded shift, 16:s=0, 24:s=1, 32:s=2, 30:s=3

  0000 00mm mmmn nnnn                                                                    [alu] add rm, rn
  0000 01vv vvvn nnnn                                                                    [alu] add #v/5u, rn
  0000 11mm m00n nn00                                                                    [alu] add_sv vm, vn
  0000 11nn nnn0 0011                                                                    [alu] abs rn
  0001 11mm mmmn nnnn                                                                    [alu] cmp rm, rn
  0010 00vv vvvn nnnn                                                                    [alu] cmp #v/5u, rn
  0010 01mm mmmn nnnn                                                                    [alu] and rm, rn
  0011 00nn nnnd dddd                                                                    [alu] asl #(32 - (d/5u) & 31, rn
  0011 01nn nnnd dddd                                                                    [alu] asr #d/5u, rn
  0011 11nn nnnd dddd                                                                    [alu] btst #d/5u, rn

  f100 10mm mmmn nnnn                                                                    [mem] ld_s (rm), rn
  f100 11mm mmmn nnnn                                                                    [mem] st_s rn, (rm)
  f101 00mm mmmn nnnn                                                                    [mem] ld_s 20500000 + m/5u << 4, rn
  f101 01mm mmmn nnnn                                                                    [mem] st_s rn, 20500000 + m/5u << 4
  f101 10mm mmmn nnnn                                                                    [mem] mv_s rn, rm
  f101 11mm mmmv vvvv                                                                    [mem] mv_s #v/5u, rm
  f110 10cc crrr rrrr                                                                    [ecu] bra cc1, pc + r/7s << 1
  f110 11rr rrrr rrrr                                                                    [ecu] bra pc + r/10s<< 1
  f111 0000 0000 0001                                                                    [ecu] halt
  f111 00cc ccc1 0000                                                                    [ecu] rts cc
  f111 00cc ccc1 0001                                                                    [ecu] rts cc, nop
  f111 00cc ccc1 0010                                                                    [ecu] rti cc, (rzi1)
  f111 00cc ccc1 0011                                                                    [ecu] rti cc, (rzi1), nop
  f111 00cc ccc1 0100                                                                    [ecu] rti cc, (rzi2)
  f111 00cc ccc1 0101                                                                    [ecu] rti cc, (rzi2), nop
  f111 01mm mmmn n0ab                                                                    [rcu] addr rm, rx
  f111 01vv vvvn n1ab                                                                    [rcu] addr #v/5s << 16, rx
  f111 1001 0000 01ab                                                                    [rcu] dec_only

  1000 0001 0000 0000                                                                    [???] nop/pad
  1000 0011 0000 0000                                                                    [???] breakpoint

  1000 1xxx xxxx xxxx . xxxx xxxx xxxx xxxx . 0000 01ww wwwn nnnn                        [alu] add #xw/32s, rn
  1000 1xxx xxxx xxxx . xxxx xxxx xxxx xxxx . 0010 00ww wwwn nnnn                        [alu] cmp #xw/32s, rn
  1000 1xxx xxxx xxxx . xxxx xxxx xxxx xxxx . f101 11nn nnnw wwww                        [mem] mv_s #xw/32s, rn
  1000 1xxx xxxx xxxx . xxxx xxxx xxxx x0CC . f110 10cc cvvv vvvv                        [ecu] bra cC, pc + #xv/31s << 1      (asm only wants 28 bits?)
  1000 1xxx xxxx xxxx . xxxx xxxx xxxx x1CC . f110 10cc cvvv vvvv                        [ecu] bra cC, pc + #xv/31s << 1, nop (asm only wants 28 bits?)
  1000 1xxx xxxx xxxx . vvvv vvvv vvvv vvvv . f111 01ww wwwn n1ab                        [rcu] addr #xwv/32s, rx

  1000 1xxx xxxx xxxx . xxxx xxx0 0000 0000 . 1001 00cc cccv vvvv . 101f 0100 wwww wwww  [ecu] jsr cc, #xwv/31u << 1
  1000 1xxx xxxx xxxx . xxxx xxxx xxx0 0qmm . 1001 01oo ooov vvvv . 101f 111p pppw wwww  [mem] st_s #xwv/32u, 20000000 + qpom/12u << 2  
  1000 1xxx xxxx xxxx . xxxx xxxx xxx0 1qmm . 1001 01oo ooov vvvv . 101f 111p pppw wwww  [mem] st_s #xwv/32u, 20100000 + qpom/12u << 2  
  1000 1xxx xxxx xxxx . xxxx xxxx xxx1 0qmm . 1001 01oo ooov vvvv . 101f 111p pppw wwww  [mem] st_s #xwv/32u, 20500000 + qpom/12u << 2  
  1000 1xxx xxxx xxxx . xxxx xxxx xxxx xxxx . 1001 10ww wwwm mmmm . 1011 0000 001n nnnn  [alu] add #xw/32s, rm, rn
  1000 1xxx xxxx xxxx . xxxx xxxx xxxx xxxx . 1001 10nn nnnv vvvv . 1011 0010 1000 0000  [alu] cmp rn, #xv/32s
  1000 1xxx xxxx xxxx . xxxx xxxx xxxx xxxx . 1001 10ww wwwm mmmm . 1011 0011 001n nnnn  [alu] and #xw/32s, rm, rn
  1000 1xxx xxxx xxxx . xxxx xxxx xxxx xxxx . 1001 10nn nnnm mmmm . 1011 0011 011w wwww  [alu] and #xw/32s, >>rm, rn
  1000 1xxx xxxx xxxx . xxxx xxxx xxxx xxxx . 1001 10ww wwwm mmmm . 1011 1100 001n nnnn  [alu] addwc #xw/32s, rm, rn
  1000 1xxx xxxx xxxx . xxxx xxxx xxxx xxxx . 1001 10vv vvvn nnnn . 1011 1110 0010 0000  [alu] cmpwc #xv/32s, rn
  1000 1xxx xxxx xxxx . xxxx xxxx xxxx xxxx . 1001 10nn nnnv vvvv . 1011 1110 1000 0000  [alu] cmpwc rn, #xv/32s

  1001 00cc cccv vvvv . 101f 000w wwww wwww                                              [ecu] bra cc, pc + wv/14s << 1
  1001 00cc cccv vvvv . 101f 0010 0www wwww                                              [ecu] jmp cc, 20200000 + wv/12u << 1
  1001 00cc cccv vvvv . 101f 0011 0www wwww                                              [ecu] jmp cc, 20300000 + wv/12u << 1
  1001 00cc cccv vvvv . 101f 0100 0www wwww                                              [ecu] jsr cc, 20200000 + wv/12u << 1
  1001 00cc cccv vvvv . 101f 0101 0www wwww                                              [ecu] jsr cc, 20300000 + wv/12u << 1
  1001 00cc cccn nnnn . 101f 0110 8000 0000                                              [ecu] jmp cc, (rn)
  1001 00cc cccn nnnn . 101f 0111 0000 0000                                              [ecu] jsr cc, (rn)
  1001 00cc cccv vvvv . 101f 100w wwww wwww                                              [ecu] bra cc, pc + wv/14s << 1, nop
  1001 00cc cccv vvvv . 101f 1010 0www wwww                                              [ecu] jmp cc, 20200000 + wv/12u << 1, nop
  1001 00cc cccv vvvv . 101f 1011 0www wwww                                              [ecu] jmp cc, 20300000 + wv/12u << 1, nop
  1001 00cc cccv vvvv . 101f 1100 0www wwww                                              [ecu] jsr cc, 20200000 + wv/12u << 1, nop
  1001 00cc cccv vvvv . 101f 1101 0www wwww                                              [ecu] jsr cc, 20300000 + wv/12u << 1, nop
  1001 00cc cccn nnnn . 101f 1110 8000 0000                                              [ecu] jmp cc, (rn)
  1001 00cc cccn nnnn . 101f 1111 0000 0000                                              [ecu] jsr cc, (rn), nop
  1001 01mm mmmn nnnn . 101f 0010 00oo oooo                                              [mem] ld_s 20000000 + om/11u << 2, rn
  1001 01mm mmmn nnnn . 101f 0010 01oo oooo                                              [mem] ld_s 20100000 + om/11u << 2, rn
  1001 01mm mmmn nnnn . 101f 0010 10oo oooo                                              [mem] ld_s 20500000 + om/11u << 2, rn
  1001 0100 000n nnnn . 101f 0100 0000 101u                                              [mem] ld_s (xy), rn
  1001 01nn nnnv vvvv . 101f 0110 0www wwww                                              [mem] mv_s #wv/12s, rn
  1001 01mm mmmn nnnn . 101f 1010 00oo oooo                                              [mem] st_s rn, 20000000 + om/11u << 2
  1001 01mm mmmn nnnn . 101f 1010 01oo oooo                                              [mem] st_s rn, 20100000 + om/11u << 2
  1001 01mm mmmn nnnn . 101f 1010 10oo oooo                                              [mem] st_s rn, 20500000 + om/11u << 2
  1001 01mm mmmm nn01 . 101f 1011 00oo oooo                                              [mem] st_v vn, 20000000 + om/11u << 4
  1001 01mm mmmm nn01 . 101f 1011 01oo oooo                                              [mem] st_v vn, 20100000 + om/11u << 4
  1001 01mm mmmm nn01 . 101f 1011 10oo oooo                                              [mem] st_v vn, 20500000 + om/11u << 4
  1001 0100 000n nnnn . 101f 1100 0000 101u                                              [mem] st_s rn, (xy)
  1001 01nn nnnm mm00 . 101f 1100 0001 0000                                              [mem] st_v vm, (rn)
  1001 0100 000n nn00 . 101f 1100 0001 001u                                              [mem] st_v vn, (xy)
  1001 01mm mmmv vvvv . 101f 111o ooow wwww                                              [mem] st_s #wv/10u, 20500000 + om/9 << 4
  1001 10oo ooom mmmm . 1011 0000 000n nnnn                                              [alu] add ro, rm, rn
  1001 10vv vvvm mmmm . 1011 0000 001n nnnn                                              [alu] add #v/5u, rm, rn
  1001 10vv vvvn nnnn . 1011 0000 010w wwww                                              [alu] add #wv/10u, rn
  1001 10vv vvvn nnnn . 1011 0000 011d dddd                                              [alu] add #v/5u, >>#d/5s, rn
  1001 10mm mmmn nnnn . 1011 0000 101d dddd                                              [alu] add rm, >>#d/5s, rn
  1001 10oo o00m mm00 . 1011 0000 110n nn00                                              [alu] add_sv vo, vm, vn
  1001 10oo o00m mm00 . 1011 0000 111n nn00                                              [alu] add_p vo, vm, vn
  1001 10vv vvvn nnnn . 1011 0010 010w wwww                                              [alu] cmp #wv/10u, rn
  1001 10vv vvvn nnnn . 1011 0010 011d dddd                                              [alu] cmp #v/5u, >>#d/5s, rn
  1001 10nn nnnv vvvv . 1011 0010 1000 0000                                              [alu] cmp rn, #v/5u
  1001 10mm mmmn nnnn . 1011 0010 101d dddd                                              [alu] cmp rm, >>#d/5s, rn
  1001 10oo ooom mmmm . 1011 0011 000n nnnn                                              [alu] and ro, rm, rn
  1001 10vv vvvm mmmm . 1011 0011 001n nnnn                                              [alu] and #v/5s, rm, rn
  1001 10vv vvvn nnnn . 1011 0011 010d dddd                                              [alu] and #v/5s, <>#d/5s, rn
  1001 10nn nnnm mmmm . 1011 0011 011v vvvv                                              [alu] and #v/5s, >>rm, rn
  1001 10oo ooon nnnn . 1011 0011 100d dddd                                              [alu] and ro, >>#d/5s, rn
  1001 10oo ooom mmmm . 1011 0011 101n nnnn                                              [alu] and ro, >>rm, rn
  1001 10oo ooom mmmm . 1011 0011 110n nnnn                                              [alu] and ro, <>rm, rn
  1001 10mm mmmo oooo . 1011 0111 000n nnnn                                              [alu] as >>ro, rm, rn
  1001 10mm mmmn nnnn . 1011 0111 001d dddd                                              [alu] asl #(32 - (d/5u) & 31, rm, rn
  1001 10mm mmmn nnnn . 1011 0111 010d dddd                                              [alu] asr #d/5u, rm, rn
  1001 10nn nnnm mmmm . 1011 1000 000v vvvv                                              [alu] bits #v/5u, >>rm, rn
  1001 10nn nnnd dddd . 1011 1000 001v vvvv                                              [alu] bits #v/5u, >>#d/5u, rn
  1001 10oo ooom mmmm . 1011 1000 010n nnnn                                              [alu] butt ro, rm, rn
  1001 10oo ooom mmmm . 1011 1100 000n nnnn                                              [alu] addwc ro, rm, rn
  1001 10vv vvvm mmmm . 1011 1100 001n nnnn                                              [alu] addwc #v/5u, rm, rn
  1001 10vv vvvn nnnn . 1011 1100 010w wwww                                              [alu] addwc #wv/10u, rn
  1001 10vv vvvn nnnn . 1011 1100 011d dddd                                              [alu] addwc #v/5u, >>#d/5s, rn
  1001 10mm mmmn nnnn . 1011 1100 101d dddd                                              [alu] addwc rm, >>#d/5s, rn
  1001 10mm mmmn nnnn . 1011 1110 0000 0000                                              [alu] cmpwc rm, rn
  1001 10vv vvvn nnnn . 1011 1110 010w wwww                                              [alu] cmpwc #wv/10u, rn
  1001 10vv vvvn nnnn . 1011 1110 011d dddd                                              [alu] cmpwc #v/5u, >>#d/5s, rn
  1001 10nn nnnv vvvv . 1011 1110 1000 0000                                              [alu] cmpwc rm, #v/5u
  1001 10mm mmmn nnnn . 1011 1110 101d dddd                                              [alu] cmpwc rm, >>#d/5s, rn
  1001 11oo ooom mm00 . 101f 1100 000n nnnn                                              [mul] dotp ro, vm, >>svshift, rn
  1001 11mm mmmo oooo . 101f 1110 100n nnnn                                              [mul] addm ro, rm, rn
*/

const nuon_disassembler::reginfo nuon_disassembler::reginfos[] = {
	{ 0x205001e0, "rc0"      },
	{ 0x205001f0, "rc1"      },
	{ 0x20500200, "rx"       },
	{ 0x20500210, "ry"       },
	{ 0x20500500, "odmactl"  },
	{ 0x20500510, "omdacptr" },
};

u32 nuon_disassembler::opcode_alignment() const
{
	return 2;
}

offs_t nuon_disassembler::disassemble(std::ostream &stream, offs_t pc, const data_buffer &opcodes, const data_buffer &params)
{
	std::string res;
	offs_t bpc = pc;
	bool cont = true;
	for(int count = 0; count < 5 && cont; count++) {
		if(!res.empty())
			res = res + " ; ";
		std::string packet = parse_packet(opcodes, pc, bpc, cont);
		res += packet;
	}
	stream << res;
	return pc - bpc;
}

s32 nuon_disassembler::s2i(u32 val, int bits) const
{
	if(bits != 32 && (val & (1 << (bits-1))))
		val |= 0xffffffff << bits;
	return val;
}

std::string nuon_disassembler::s2x(s32 val, int bits) const
{
	if(bits != 32 && (val & (1 << (bits-1))))
		val |= 0xffffffff << bits;

	int digits = (((bits - 1) | 3) + 1) >> 2;
	if(val < -10)
		return util::string_format("-0x%0*x", digits, u32(-val));
	else if(val < 10)
		return util::string_format("%d", val);
	else
		return util::string_format("0x%0*x", digits, val);
}

std::string nuon_disassembler::u2x(u32 val, int bits) const
{
	if(val < 10)
		return util::string_format("%d", val);
	int digits = (((bits - 1) | 3) + 1) >> 2;
	return util::string_format("0x%0*x", digits, val);
}

std::string nuon_disassembler::cc(u16 val, bool comma) const
{
	static const char *const conds[32] = {
		"ne", "c0eq", "c1eq", "cc", "eq", "cs", "vc", "vs",
		"lt", "mvc", "mvs", "hi", "le", "ls", "pl", "mi",
		"gt", "t", "modmi", "modpl", "ge", "modge", "modlt", "?17",
		"c0ne", "?19", "?1a", "cf0lo", "c1ne", "cf0hi", "cf1lo", "cf1hi"
	};

	if(val == 0x11)
		return ""; // t
	if(comma)
		return std::string(conds[val]) + ", ";
	else
		return ' ' + std::string(conds[val]);
}

std::string nuon_disassembler::rx(u16 sel) const
{
	static const char *const regs[4] = { "rx", "ry", "ru", "rv" };
	return regs[sel &3];
}

std::string nuon_disassembler::dec(u16 opc, std::string r) const
{
	if(opc & 2) {
		if(!r.empty())
			r += " ; ";
		r += "dec rc0";
	}
	if(opc & 1) {
		if(!r.empty())
			r += " ; ";
		r += "dec rc1";
	}
	return r;
}

std::string nuon_disassembler::xy(u32 sel) const
{
	static const char *const regs[2] = { "(uv)", "(xy)" };
	return regs[sel];
}

bool nuon_disassembler::m(u16 val, u16 mask, u16 test) const
{
	return (val & mask) == test;
}

u32 nuon_disassembler::b(u16 val, int start, int count, int target)
{
	u32 v1 = (val & (((1 << count) - 1) << start));
	if(target < start)
		return v1 >> (start - target);
	else if(target > start)
		return v1 << (target - start);
	else
		return v1;
}

std::string nuon_disassembler::reg(u32 adr) const
{
	const unsigned int reg_count = sizeof(reginfos) / sizeof(reginfo);
	const unsigned int last_index = reg_count - 1;
	const unsigned int fill1  = last_index | (last_index >> 1);
	const unsigned int fill2  = fill1 | (fill1 >> 2);
	const unsigned int fill4  = fill2 | (fill2 >> 4);
	const unsigned int fill8  = fill4 | (fill4 >> 8);
	const unsigned int fill16 = fill8 | (fill8 >> 16);
	const unsigned int ppow2  = fill16 - (fill16 >> 1);
	unsigned int slot = ppow2;
	unsigned int step = ppow2;
	while(step) {
		if(slot > last_index)
			slot = slot ^ (step | (step >> 1));
		else {
			u32 radr = reginfos[slot].adr;
			if(adr == radr)
				return reginfos[slot].name;
			if(adr > radr)
				slot = slot | (step >> 1);
			else
				slot = slot ^ (step | (step >> 1));
		}
		step = step >> 1;
	}

	if(reginfos[slot].adr == adr)
		return reginfos[slot].name;

	return util::string_format("0x%08x", adr);
}

std::string nuon_disassembler::parse_packet(const data_buffer &opcodes, offs_t &pc, offs_t bpc, bool &cont)
{
	u16 opc1 = opcodes.r16(pc);

	if(m(opc1, 0xc000, 0x0000)) {
		// 16-bits alu
		cont = false;
		pc += 2;
		if(m(opc1, 0xfc00, 0x0000)) return util::string_format("add r%d, r%d", b(opc1, 5, 5, 0), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x0400)) return util::string_format("add #%s, r%d", u2x(b(opc1, 5, 5, 0), 5), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc63, 0x0c00)) return util::string_format("add_sv v%d, v%d", b(opc1, 7, 3, 0), b(opc1, 2, 3, 0));
		if(m(opc1, 0xfc1f, 0x0c03)) return util::string_format("abs r%d", b(opc1, 5, 5, 0));
		if(m(opc1, 0xfc00, 0x1c00)) return util::string_format("cmp r%d, r%d", b(opc1, 5, 5, 0), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x2000)) return util::string_format("cmp #%s, r%d", u2x(b(opc1, 5, 5, 0), 5), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x2400)) return util::string_format("and r%d, r%d", b(opc1, 5, 5, 0), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x3000)) return util::string_format("asl #%d, r%d", (32 - b(opc1, 0, 5, 0)) & 31, b(opc1, 5, 5, 0));
		if(m(opc1, 0xfc00, 0x3400)) return util::string_format("asr #%d, r%d", b(opc1, 0, 5, 0), b(opc1, 5, 5, 0));
		if(m(opc1, 0xfc00, 0x3c00)) return util::string_format("btst #%d, r%d", b(opc1, 0, 5, 0), b(opc1, 5, 5, 0));

		return util::string_format("?%04x", opc1);
	}

	if(m(opc1, 0x4000, 0x4000)) {
		// 16-bits normal non-alu
		cont = !(opc1 & 0x8000);
		pc += 2;

		// 16-bits mem
		if(m(opc1, 0x7c00, 0x4800)) return util::string_format("ld_s (r%d), r%d", b(opc1, 5, 5, 0), b(opc1, 0, 5, 0));
		if(m(opc1, 0x7c00, 0x4c00)) return util::string_format("st_s r%d, (r%d)", b(opc1, 0, 5, 0), b(opc1, 5, 5, 0));
		if(m(opc1, 0x7c00, 0x5000)) return util::string_format("ld_s %s, r%d", reg(0x20500000 | b(opc1, 5, 5, 4)), b(opc1, 0, 5, 0));
		if(m(opc1, 0x7c00, 0x5400)) return util::string_format("st_s r%d, %s", b(opc1, 0, 5, 0), reg(0x20500000 | b(opc1, 5, 5, 4)));
		if(m(opc1, 0x7c00, 0x5800)) return util::string_format("mv_s r%d, (r%d)", b(opc1, 0, 5, 0), b(opc1, 5, 5, 0));
		if(m(opc1, 0x7c00, 0x5c00)) return util::string_format("mv_s #%s, (r%d)", u2x(b(opc1, 0, 5, 0), 5), b(opc1, 5, 5, 0));
		if(m(opc1, 0x7c00, 0x6800)) return util::string_format("bra %s%s", cc(b(opc1, 7, 3, 2), true), reg(bpc + s2i(b(opc1, 0, 7, 1), 8)));
		if(m(opc1, 0x7c00, 0x6c00)) return util::string_format("bra %s%s", cc(b(opc1, 7, 3, 2), true), reg(bpc + s2i(b(opc1, 0, 7, 1), 8)));

		// 16-bits ecu
		if(m(opc1, 0x7fff, 0x7001)) return util::string_format("halt");
		if(m(opc1, 0x7c1f, 0x7010)) return util::string_format("rts%s", cc(b(opc1, 5, 5, 0), false));
		if(m(opc1, 0x7c1f, 0x7011)) return util::string_format("rts %snop", cc(b(opc1, 5, 5, 0), true));
		if(m(opc1, 0x7c1f, 0x7012)) return util::string_format("rti %s(rzi1)", cc(b(opc1, 5, 5, 0), true));
		if(m(opc1, 0x7c1f, 0x7013)) return util::string_format("rti %s(rzi1), nop", cc(b(opc1, 5, 5, 0), true));
		if(m(opc1, 0x7c1f, 0x7014)) return util::string_format("rti %s(rzi2)", cc(b(opc1, 5, 5, 0), true));
		if(m(opc1, 0x7c1f, 0x7015)) return util::string_format("rti %s(rzi2), nop", cc(b(opc1, 5, 5, 0), true));

		// 16-bits rcu
		if(m(opc1, 0x7c04, 0x7400)) return dec(opc1, util::string_format("addr r%d, %s", b(opc1, 5, 5, 0), rx(b(opc1, 3, 2, 0))));
		if(m(opc1, 0x7c04, 0x7404)) return dec(opc1, util::string_format("addr %s << 16, %s", u2x(b(opc1, 5, 5, 0), 5), rx(b(opc1, 3, 2, 0))));
		if(m(opc1, 0x7ffc, 0x7904)) return dec(opc1);
		
		return util::string_format("?%04x", opc1);
	}

	if(m(opc1, 0xf800, 0x8000)) {
		// 16-bits special
		pc += 2;
		cont = false;
		if(m(opc1, 0xffff, 0x8100)) return util::string_format("nop");
		if(m(opc1, 0xffff, 0x8300)) return util::string_format("breakpoint");
		
		return util::string_format("?%04x", opc1);
	}

	if(m(opc1, 0xf000, 0x9000)) {
		// 32-bits instruction
		u16 opc2 = opcodes.r16(pc+2);
		cont = !(m(opc1, 0xfc00, 0x9000) || m(opc2, 0xf000, 0xb000));
		pc += 4;

		// 32-bit ecu instructions
		if(m(opc1, 0xfc00, 0x9000) && m(opc2, 0xee00, 0xa000)) return util::string_format("bra %s%s", cc(b(opc1, 5, 5, 0), true), reg(bpc + s2i(b(opc2, 0, 9, 6) | b(opc1, 0, 5, 1), 15)));
		if(m(opc1, 0xfc00, 0x9000) && m(opc2, 0xef80, 0xa200)) return util::string_format("jmp %s%s", cc(b(opc1, 5, 5, 0), true), reg(0x20200000 | b(opc2, 0, 7, 6) | b(opc1, 0, 5, 1)));
		if(m(opc1, 0xfc00, 0x9000) && m(opc2, 0xef80, 0xa300)) return util::string_format("jmp %s%s", cc(b(opc1, 5, 5, 0), true), reg(0x20300000 | b(opc2, 0, 7, 6) | b(opc1, 0, 5, 1)));
		if(m(opc1, 0xfc00, 0x9000) && m(opc2, 0xef80, 0xa400)) return util::string_format("jsr %s%s", cc(b(opc1, 5, 5, 0), true), reg(0x20200000 | b(opc2, 0, 7, 6) | b(opc1, 0, 5, 1)));
		if(m(opc1, 0xfc00, 0x9000) && m(opc2, 0xef80, 0xa500)) return util::string_format("jsr %s%s", cc(b(opc1, 5, 5, 0), true), reg(0x20300000 | b(opc2, 0, 7, 6) | b(opc1, 0, 5, 1)));
		if(m(opc1, 0xfc00, 0x9000) && m(opc2, 0xefff, 0xa680)) return util::string_format("jmp %s(r%d)", cc(b(opc1, 5, 5, 0), true), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9000) && m(opc2, 0xefff, 0xa700)) return util::string_format("jsr %s(r%d)", cc(b(opc1, 5, 5, 0), true), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9000) && m(opc2, 0xee00, 0xa800)) return util::string_format("bra %s%s, nop", cc(b(opc1, 5, 5, 0), true), reg(bpc + s2i(b(opc2, 0, 9, 6) | b(opc1, 0, 5, 1), 15)));
		if(m(opc1, 0xfc00, 0x9000) && m(opc2, 0xef80, 0xaa00)) return util::string_format("jmp %s%s, nop", cc(b(opc1, 5, 5, 0), true), reg(0x20200000 | b(opc2, 0, 7, 6) | b(opc1, 0, 5, 1)));
		if(m(opc1, 0xfc00, 0x9000) && m(opc2, 0xef80, 0xab00)) return util::string_format("jmp %s%s, nop", cc(b(opc1, 5, 5, 0), true), reg(0x20300000 | b(opc2, 0, 7, 6) | b(opc1, 0, 5, 1)));
		if(m(opc1, 0xfc00, 0x9000) && m(opc2, 0xef80, 0xac00)) return util::string_format("jsr %s%s, nop", cc(b(opc1, 5, 5, 0), true), reg(0x20200000 | b(opc2, 0, 7, 6) | b(opc1, 0, 5, 1)));
		if(m(opc1, 0xfc00, 0x9000) && m(opc2, 0xef80, 0xad00)) return util::string_format("jsr %s%s, nop", cc(b(opc1, 5, 5, 0), true), reg(0x20300000 | b(opc2, 0, 7, 6) | b(opc1, 0, 5, 1)));
		if(m(opc1, 0xfc00, 0x9000) && m(opc2, 0xefff, 0xae80)) return util::string_format("jmp %s(r%d), nop", cc(b(opc1, 5, 5, 0), true), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9000) && m(opc2, 0xefff, 0xaf00)) return util::string_format("jsr %s(r%d), nop", cc(b(opc1, 5, 5, 0), true), b(opc1, 0, 5, 0));

		// 32-bit mem instructions
		if(m(opc1, 0xfc00, 0x9400) && m(opc2, 0xefc0, 0xa200)) return util::string_format("ld_s %s, r%d", reg(0x20000000 | b(opc2, 0, 6, 7) | b(opc1, 5, 5, 2)), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9400) && m(opc2, 0xefc0, 0xa240)) return util::string_format("ld_s %s, r%d", reg(0x20100000 | b(opc2, 0, 6, 7) | b(opc1, 5, 5, 2)), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9400) && m(opc2, 0xefc0, 0xa280)) return util::string_format("ld_s %s, r%d", reg(0x20500000 | b(opc2, 0, 6, 7) | b(opc1, 5, 5, 2)), b(opc1, 0, 5, 0));
		if(m(opc1, 0xffe0, 0x9400) && m(opc2, 0xeffe, 0xa40a)) return util::string_format("ld_s %s, r%d", xy(b(opc2, 0, 1, 0)), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9400) && m(opc2, 0xef80, 0xa600)) return util::string_format("mv_s #%s, %s", s2x(b(opc2, 0, 7, 5) | b(opc1, 0, 5, 0), 12), b(opc1, 5, 5, 0));
		if(m(opc1, 0xfc00, 0x9400) && m(opc2, 0xefc0, 0xaa00)) return util::string_format("st_s r%d, %s", b(opc1, 0, 5, 0), reg(0x20000000 | b(opc2, 0, 6, 7) | b(opc1, 5, 5, 2)));
		if(m(opc1, 0xfc00, 0x9400) && m(opc2, 0xefc0, 0xaa40)) return util::string_format("st_s r%d, %s", b(opc1, 0, 5, 0), reg(0x20100000 | b(opc2, 0, 6, 7) | b(opc1, 5, 5, 2)));
		if(m(opc1, 0xfc00, 0x9400) && m(opc2, 0xefc0, 0xaa80)) return util::string_format("st_s r%d, %s", b(opc1, 0, 5, 0), reg(0x20500000 | b(opc2, 0, 6, 7) | b(opc1, 5, 5, 2)));
		if(m(opc1, 0xffe0, 0x9400) && m(opc2, 0xeffe, 0xac0a)) return util::string_format("st_s r%d, %s", b(opc1, 0, 5, 0), xy(b(opc2, 0, 1, 0)));
		if(m(opc1, 0xfc03, 0x9401) && m(opc2, 0xefc0, 0xab00)) return util::string_format("st_v v%d, %s", b(opc1, 2, 3, 0), reg(0x20000000 | b(opc2, 0, 6, 9) | b(opc1, 5, 5, 4)));
		if(m(opc1, 0xfc03, 0x9401) && m(opc2, 0xefc0, 0xab40)) return util::string_format("st_v v%d, %s", b(opc1, 2, 3, 0), reg(0x20100000 | b(opc2, 0, 6, 9) | b(opc1, 5, 5, 4)));
		if(m(opc1, 0xfc03, 0x9401) && m(opc2, 0xefc0, 0xab80)) return util::string_format("st_v v%d, %s", b(opc1, 2, 3, 0), reg(0x20500000 | b(opc2, 0, 6, 9) | b(opc1, 5, 5, 4)));
		if(m(opc1, 0xfc03, 0x9400) && m(opc2, 0xefff, 0xac10)) return util::string_format("st_v v%d, (r%d)", b(opc1, 2, 3, 0), b(opc1, 5, 5, 0));
		if(m(opc1, 0xffe3, 0x9400) && m(opc2, 0xeffe, 0xac12)) return util::string_format("st_v v%d, %s", b(opc1, 2, 3, 0), xy(b(opc2, 0, 1, 0)));
		if(m(opc1, 0xfc00, 0x9400) && m(opc2, 0xee00, 0xae00)) return util::string_format("st_s #%s, %s", u2x(b(opc2, 0, 5, 5) | b(opc1, 0, 5, 0), 10), reg(0x20500000 | b(opc2, 5, 4, 9) | b(opc1, 5, 5, 4)));

		// 32-bit alu instructions
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb000)) return util::string_format("add r%d, r%d, r%d", b(opc1, 5, 5, 0), b(opc1, 0, 5, 0), b(opc2, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb020)) return util::string_format("add #%s, r%d, r%d", u2x(b(opc1, 5, 5, 0), 5), b(opc1, 0, 5, 0), b(opc2, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb040)) return util::string_format("add #%s, r%d", u2x(b(opc2, 0, 5, 5) | b(opc1, 5, 5, 0), 10), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb060)) return util::string_format("add #%s, >>#%d, r%d", u2x(b(opc1, 5, 5, 0), 5), s2x(b(opc2, 0, 5, 0), 5), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb0a0)) return util::string_format("add r%d, >>#%d, r%d", b(opc1, 5, 5, 0), s2x(b(opc2, 0, 5, 0), 5), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc63, 0x9800) && m(opc2, 0xffe3, 0xb0c0)) return util::string_format("add_sv v%d, v%d, v%d", b(opc1, 7, 3, 0), b(opc1, 2, 3, 0), b(opc2, 2, 3, 0));
		if(m(opc1, 0xfc63, 0x9800) && m(opc2, 0xffe3, 0xb0e0)) return util::string_format("add_p v%d, v%d, v%d", b(opc1, 7, 3, 0), b(opc1, 2, 3, 0), b(opc2, 2, 3, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb240)) return util::string_format("cmp #%s, r%d", u2x(b(opc2, 0, 5, 5) | b(opc1, 5, 5, 0), 10), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb260)) return util::string_format("cmp #%s, >>#%d, r%d", u2x(b(opc1, 5, 5, 0), 5), s2x(b(opc2, 0, 5, 0), 5), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffff, 0xb280)) return util::string_format("cmp r%d, #%s", b(opc1, 5, 5, 0), u2x(b(opc1, 0, 5, 0), 5));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb2a0)) return util::string_format("cmp r%d, >>#%d, r%d", b(opc1, 5, 5, 0), s2x(b(opc2, 0, 5, 0), 5), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb300)) return util::string_format("and r%d, r%d, r%d", b(opc1, 5, 5, 0), b(opc1, 0, 5, 0), b(opc2, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb320)) return util::string_format("and #%s, r%d, r%d", u2x(b(opc1, 5, 5, 0), 5), b(opc1, 0, 5, 0), b(opc2, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb340)) return util::string_format("and #%s, <>#%d, r%d", u2x(b(opc1, 5, 5, 0), 5), s2x(b(opc2, 0, 5, 0), 5), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb360)) return util::string_format("and #%s, >>r%d, r%d", u2x(b(opc2, 0, 5, 0), 5), b(opc1, 0, 5, 0), b(opc1, 5, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb380)) return util::string_format("and r%d, <>#%d, r%d", b(opc1, 5, 5, 0), s2x(b(opc2, 0, 5, 0), 5), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb3a0)) return util::string_format("and r%d, >>r%d, r%d", b(opc1, 5, 5, 0), b(opc1, 0, 5, 0), b(opc2, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb3c0)) return util::string_format("and r%d, <>r%d, r%d", b(opc1, 5, 5, 0), b(opc1, 0, 5, 0), b(opc2, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb700)) return util::string_format("as >>r%d, r%d, r%d", b(opc1, 0, 5, 0), b(opc1, 5, 5, 0), b(opc2, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb720)) return util::string_format("asl #%s, r%d, r%d", u2x((32-b(opc2, 0, 5, 0)) & 31, 5), b(opc1, 5, 5, 0), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb740)) return util::string_format("asr #%s, r%d, r%d", u2x(b(opc2, 0, 5, 0), 5), b(opc1, 5, 5, 0), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb800)) return util::string_format("bits #%s, >>r%d, r%d", u2x(b(opc2, 0, 5, 0), 5), b(opc1, 0, 5, 0), b(opc1, 5, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb820)) return util::string_format("bits #%s, >>#%d, r%d", u2x(b(opc2, 0, 5, 0), 5), b(opc1, 0, 5, 0), b(opc1, 5, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xb840)) return util::string_format("butt r%d, r%d, r%d", b(opc1, 5, 5, 0), b(opc1, 0, 5, 0), b(opc2, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xbc00)) return util::string_format("addwc r%d, r%d, r%d", b(opc1, 5, 5, 0), b(opc1, 0, 5, 0), b(opc2, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xbc20)) return util::string_format("addwc #%s, r%d, r%d", u2x(b(opc1, 5, 5, 0), 5), b(opc1, 0, 5, 0), b(opc2, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xbc40)) return util::string_format("addwc #%s, r%d", u2x(b(opc2, 0, 5, 5) | b(opc1, 5, 5, 0), 10), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xbc60)) return util::string_format("addwc #%s, >>#%d, r%d", u2x(b(opc1, 5, 5, 0), 5), s2x(b(opc2, 0, 5, 0), 5), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xbca0)) return util::string_format("addwc r%d, >>#%d, r%d", b(opc1, 5, 5, 0), s2x(b(opc2, 0, 5, 0), 5), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffff, 0xbe00)) return util::string_format("cmpwc r%d, r%d", b(opc1, 5, 5, 0), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xbe40)) return util::string_format("cmpwc #%s, r%d", u2x(b(opc2, 0, 5, 5) | b(opc1, 5, 5, 0), 10), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xbe60)) return util::string_format("cmpwc #%s, >>#%d, r%d", u2x(b(opc1, 5, 5, 0), 5), s2x(b(opc2, 0, 5, 0), 5), b(opc1, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffff, 0xbe80)) return util::string_format("cmpwc r%d, #%s", b(opc1, 5, 5, 0), u2x(b(opc1, 0, 5, 0), 5));
		if(m(opc1, 0xfc00, 0x9800) && m(opc2, 0xffe0, 0xbea0)) return util::string_format("cmpwc r%d, >>#%d, r%d", b(opc1, 5, 5, 0), s2x(b(opc2, 0, 5, 0), 5), b(opc1, 0, 5, 0));

		// 32-bits mul instructions
		if(m(opc1, 0xfc03, 0x9c00) && m(opc2, 0xefe0, 0xac00)) return util::string_format("dotp r%d, v%d, >>svshift, r%d", b(opc1, 5, 5, 0), b(opc1, 2, 3, 0), b(opc2, 0, 5, 0));
		if(m(opc1, 0xfc00, 0x9c00) && m(opc2, 0xefe0, 0xae80)) return util::string_format("addm r%d, r%d, r%d", b(opc1, 0, 5, 0), b(opc1, 5, 5, 0), b(opc2, 0, 5, 0));

		return util::string_format("?%04x %04x", opc1, opc2);
	}

	if(m(opc1, 0xf800, 0x8800)) {
		// 32-bit prefix
		u16 opc2 = opcodes.r16(pc+2);
		u16 opc3 = opcodes.r16(pc+4);

		if(m(opc3, 0xc000, 0x0000)) {
			// 32+16-bits alu
			cont = false;
			pc += 6;
			if(m(opc3, 0xfc00, 0x0400))
				return util::string_format("add #%s, r%d",
										   s2x(b(opc1, 0, 11, 21) | b(opc2, 0, 16, 5) | b(opc3, 5, 5, 0), 32),
										   b(opc1, 0, 5, 0));
			if(m(opc3, 0xfc00, 0x2000))
				return util::string_format("cmp #%s, r%d",
										   s2x(b(opc1, 0, 11, 21) | b(opc2, 0, 16, 5) | b(opc3, 5, 5, 0), 32),
										   b(opc1, 0, 5, 0));

			return util::string_format("?%04x %04x %04x", opc1, opc2, opc3);
		}

		if(m(opc3, 0x4000, 0x4000)) {
			// 32+16-bits normal non-alu
			cont = !(opc3 & 0x8000);
			pc += 6;

			// 32+16-bits mem
			if(m(opc3, 0x7c00, 0x5c00))
				return util::string_format("mv_s #%s, r%d",
										   s2x(b(opc1, 0, 11, 21) | b(opc2, 0, 16, 5) | b(opc3, 0, 5, 0), 32),
										   b(opc3, 5, 5, 0));
			// 32+16-bits ecu
			if(m(opc3, 0x7c00, 0x6800) && m(opc2, 0x0004, 0x0000))
				return util::string_format("bra %s%s",
										   cc(b(opc1, 7, 3, 2) | b(opc2, 0, 2, 0), true),
										   reg(bpc + s2i(b(opc1, 0, 11, 21) | b(opc2, 3, 13, 8) | b(opc3, 5, 7, 1), 32)));
			if(m(opc3, 0x7c00, 0x6800) && m(opc2, 0x0004, 0x0004))
				return util::string_format("bra %s%s, nop",
										   cc(b(opc1, 7, 3, 2) | b(opc2, 0, 2, 0), true),
										   reg(bpc + s2i(b(opc1, 0, 11, 21) | b(opc2, 3, 13, 8) | b(opc3, 5, 7, 1), 32)));

			// 32+16-bits rcu
			if(m(opc3, 0x7c40, 0x7404))
				return dec(opc3, util::string_format("addr #%s, %s",
													 s2x(b(opc1, 0, 11, 21) | b(opc2, 5, 5, 16) | b(opc2, 0, 16, 0), 32),
													 rx(b(opc3, 3, 2, 0))));

			return util::string_format("?%04x %04x %04x", opc1, opc2, opc3);
		}

		if(m(opc3, 0xf000, 0x9000)) {
			// 32+32-bit instructions

			u16 opc4 = opcodes.r16(pc+6);
			cont = !(m(opc3, 0xfc00, 0x9000) || m(opc4, 0xf000, 0xb000));
			pc += 8;

			// 32+32-bit ecu instructions
			if(m(opc3, 0xffe0, 0x9000) && m(opc4, 0xee00, 0xa400) && m(opc2, 0x01ff, 0x0000))
				return util::string_format("jsr %s%s",
										   cc(b(opc3, 5, 5, 0), true),
										   u2x(b(opc1, 0, 11, 21) | b(opc2, 9, 7, 14) | b(opc4, 0, 8, 6) | b(opc3, 0, 5, 1), 32));

			// 32+32-bit mem instructions
			if(m(opc3, 0xfc00, 0x9400) && m(opc4, 0xee00, 0xae00) && m(opc2, 0x0018, 0x0000))
				return util::string_format("st_s #%s, %s",
										   u2x(b(opc1, 0, 11, 21) | b(opc2, 5, 11, 10) | b(opc4, 5, 5, 5) | b(opc3, 0, 5, 0), 32),
										   reg(0x20000000 | b(opc2, 2, 1, 13) | b(opc3, 5, 4, 9) | b(opc3, 5, 5, 4) | b(opc2, 0, 2, 2)));
			if(m(opc3, 0xfc00, 0x9400) && m(opc4, 0xee00, 0xae00) && m(opc2, 0x0018, 0x0008))
				return util::string_format("st_s #%s, %s",
										   u2x(b(opc1, 0, 11, 21) | b(opc2, 5, 11, 10) | b(opc4, 5, 5, 5) | b(opc3, 0, 5, 0), 32),
										   reg(0x20100000 | b(opc2, 2, 1, 13) | b(opc3, 5, 4, 9) | b(opc3, 5, 5, 4) | b(opc2, 0, 2, 2)));
			if(m(opc3, 0xfc00, 0x9400) && m(opc4, 0xee00, 0xae00) && m(opc2, 0x0018, 0x0010))
				return util::string_format("st_s #%s, %s",
										   u2x(b(opc1, 0, 11, 21) | b(opc2, 5, 11, 10) | b(opc4, 5, 5, 5) | b(opc3, 0, 5, 0), 32),
										   reg(0x20500000 | b(opc2, 2, 1, 13) | b(opc3, 5, 4, 9) | b(opc3, 5, 5, 4) | b(opc2, 0, 2, 2)));

			// 32+32-bit alu instructions
			if(m(opc3, 0xfc00, 0x9800) && m(opc4, 0xffe0, 0xb020))
				return util::string_format("add #%s, r%d, r%d",
										   s2x(b(opc1, 0, 11, 21) | b(opc2, 0, 16, 5) | b(opc3, 5, 5, 0), 32),
										   b(opc3, 0, 5, 0), b(opc4, 0, 5, 0));
			if(m(opc3, 0xfc00, 0x9800) && m(opc4, 0xffff, 0xb280))
				return util::string_format("cmp r%d, #%s",
										   b(opc3, 5, 5, 0),
										   s2x(b(opc1, 0, 11, 21) | b(opc2, 0, 16, 5) | b(opc3, 0, 5, 0), 32));
			if(m(opc3, 0xfc00, 0x9800) && m(opc4, 0xffe0, 0xb320))
				return util::string_format("add #%s, r%d, r%d",
										   s2x(b(opc1, 0, 11, 21) | b(opc2, 0, 16, 5) | b(opc3, 0, 5, 0), 32),
										   b(opc3, 5, 5, 0), b(opc4, 0, 5, 0));
			if(m(opc3, 0xfc00, 0x9800) && m(opc4, 0xffe0, 0xb360))
				return util::string_format("add #%s, >>r%d, r%d",
										   s2x(b(opc1, 0, 11, 21) | b(opc2, 0, 16, 5) | b(opc3, 0, 5, 0), 32),
										   b(opc3, 5, 5, 0), b(opc4, 0, 5, 0));
			if(m(opc3, 0xfc00, 0x9800) && m(opc4, 0xffe0, 0xbc20))
				return util::string_format("addwc #%s, r%d, r%d",
										   s2x(b(opc1, 0, 11, 21) | b(opc2, 0, 16, 5) | b(opc3, 5, 5, 0), 32),
										   b(opc3, 0, 5, 0), b(opc4, 0, 5, 0));
			if(m(opc3, 0xfc00, 0x9800) && m(opc4, 0xffff, 0xbe20))
				return util::string_format("cmpwc #%s, r%d",
										   s2x(b(opc1, 0, 11, 21) | b(opc2, 0, 16, 5) | b(opc3, 5, 5, 0), 32),
										   b(opc3, 0, 5, 0));
			if(m(opc3, 0xfc00, 0x9800) && m(opc4, 0xffff, 0xbe80))
				return util::string_format("cmpwc r%d, #%s",
										   b(opc3, 5, 5, 0),
										   s2x(b(opc1, 0, 11, 21) | b(opc2, 0, 16, 5) | b(opc3, 0, 5, 0), 32));
			cont = false;
			return util::string_format("?%04x %04x %04x %04x", opc1, opc2, opc3, opc4);
		}

		cont = false;
		pc += 6;
		return util::string_format("?%04x %04x %04x", opc1, opc2, opc3);
	}

	pc += 2;
	cont = false;
	return util::string_format("?%04x", opc1);
}

