// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="hls_resize,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sfvc784-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.500000,HLS_SYN_LAT=925203,HLS_SYN_TPT=925204,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=402,HLS_SYN_LUT=1054,HLS_VERSION=2019_2}" *)

module hls_resize (
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        video_src_TDATA,
        video_src_TKEEP,
        video_src_TSTRB,
        video_src_TUSER,
        video_src_TLAST,
        video_src_TID,
        video_src_TDEST,
        video_dst_TDATA,
        video_dst_TKEEP,
        video_dst_TSTRB,
        video_dst_TUSER,
        video_dst_TLAST,
        video_dst_TID,
        video_dst_TDEST,
        video_src_TVALID,
        video_src_TREADY,
        video_dst_TVALID,
        video_dst_TREADY
);

parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [31:0] video_src_TDATA;
input  [3:0] video_src_TKEEP;
input  [3:0] video_src_TSTRB;
input  [0:0] video_src_TUSER;
input  [0:0] video_src_TLAST;
input  [0:0] video_src_TID;
input  [0:0] video_src_TDEST;
output  [31:0] video_dst_TDATA;
output  [3:0] video_dst_TKEEP;
output  [3:0] video_dst_TSTRB;
output  [0:0] video_dst_TUSER;
output  [0:0] video_dst_TLAST;
output  [0:0] video_dst_TID;
output  [0:0] video_dst_TDEST;
input   video_src_TVALID;
output   video_src_TREADY;
output   video_dst_TVALID;
input   video_dst_TREADY;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    AXIvideo2Mat_U0_ap_start;
wire    AXIvideo2Mat_U0_ap_done;
wire    AXIvideo2Mat_U0_ap_continue;
wire    AXIvideo2Mat_U0_ap_idle;
wire    AXIvideo2Mat_U0_ap_ready;
wire    AXIvideo2Mat_U0_start_out;
wire    AXIvideo2Mat_U0_start_write;
wire    AXIvideo2Mat_U0_video_src_TREADY;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_0_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_0_V_write;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_1_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_1_V_write;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_2_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_2_V_write;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_3_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_3_V_write;
wire    Downsample_U0_ap_start;
wire    Downsample_U0_ap_done;
wire    Downsample_U0_ap_continue;
wire    Downsample_U0_ap_idle;
wire    Downsample_U0_ap_ready;
wire    Downsample_U0_start_out;
wire    Downsample_U0_start_write;
wire    Downsample_U0_src_data_stream_0_V_read;
wire    Downsample_U0_src_data_stream_1_V_read;
wire    Downsample_U0_src_data_stream_2_V_read;
wire    Downsample_U0_src_data_stream_3_V_read;
wire   [7:0] Downsample_U0_dst_data_stream_0_V_din;
wire    Downsample_U0_dst_data_stream_0_V_write;
wire   [7:0] Downsample_U0_dst_data_stream_1_V_din;
wire    Downsample_U0_dst_data_stream_1_V_write;
wire   [7:0] Downsample_U0_dst_data_stream_2_V_din;
wire    Downsample_U0_dst_data_stream_2_V_write;
wire   [7:0] Downsample_U0_dst_data_stream_3_V_din;
wire    Downsample_U0_dst_data_stream_3_V_write;
wire    Mat2AXIvideo_U0_ap_start;
wire    Mat2AXIvideo_U0_ap_done;
wire    Mat2AXIvideo_U0_ap_continue;
wire    Mat2AXIvideo_U0_ap_idle;
wire    Mat2AXIvideo_U0_ap_ready;
wire    Mat2AXIvideo_U0_img_data_stream_0_V_read;
wire    Mat2AXIvideo_U0_img_data_stream_1_V_read;
wire    Mat2AXIvideo_U0_img_data_stream_2_V_read;
wire    Mat2AXIvideo_U0_img_data_stream_3_V_read;
wire   [31:0] Mat2AXIvideo_U0_video_dst_TDATA;
wire    Mat2AXIvideo_U0_video_dst_TVALID;
wire   [3:0] Mat2AXIvideo_U0_video_dst_TKEEP;
wire   [3:0] Mat2AXIvideo_U0_video_dst_TSTRB;
wire   [0:0] Mat2AXIvideo_U0_video_dst_TUSER;
wire   [0:0] Mat2AXIvideo_U0_video_dst_TLAST;
wire   [0:0] Mat2AXIvideo_U0_video_dst_TID;
wire   [0:0] Mat2AXIvideo_U0_video_dst_TDEST;
wire    ap_sync_continue;
wire    src_img_data_stream_s_full_n;
wire   [7:0] src_img_data_stream_s_dout;
wire    src_img_data_stream_s_empty_n;
wire    src_img_data_stream_1_full_n;
wire   [7:0] src_img_data_stream_1_dout;
wire    src_img_data_stream_1_empty_n;
wire    src_img_data_stream_2_full_n;
wire   [7:0] src_img_data_stream_2_dout;
wire    src_img_data_stream_2_empty_n;
wire    src_img_data_stream_3_full_n;
wire   [7:0] src_img_data_stream_3_dout;
wire    src_img_data_stream_3_empty_n;
wire    dst_img_data_stream_s_full_n;
wire   [7:0] dst_img_data_stream_s_dout;
wire    dst_img_data_stream_s_empty_n;
wire    dst_img_data_stream_1_full_n;
wire   [7:0] dst_img_data_stream_1_dout;
wire    dst_img_data_stream_1_empty_n;
wire    dst_img_data_stream_2_full_n;
wire   [7:0] dst_img_data_stream_2_dout;
wire    dst_img_data_stream_2_empty_n;
wire    dst_img_data_stream_3_full_n;
wire   [7:0] dst_img_data_stream_3_dout;
wire    dst_img_data_stream_3_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_Downsample_U0_din;
wire    start_for_Downsample_U0_full_n;
wire   [0:0] start_for_Downsample_U0_dout;
wire    start_for_Downsample_U0_empty_n;
wire   [0:0] start_for_Mat2AXIvideo_U0_din;
wire    start_for_Mat2AXIvideo_U0_full_n;
wire   [0:0] start_for_Mat2AXIvideo_U0_dout;
wire    start_for_Mat2AXIvideo_U0_empty_n;
wire    Mat2AXIvideo_U0_start_full_n;
wire    Mat2AXIvideo_U0_start_write;

hls_resize_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
hls_resize_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

AXIvideo2Mat AXIvideo2Mat_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(AXIvideo2Mat_U0_ap_start),
    .start_full_n(start_for_Downsample_U0_full_n),
    .ap_done(AXIvideo2Mat_U0_ap_done),
    .ap_continue(AXIvideo2Mat_U0_ap_continue),
    .ap_idle(AXIvideo2Mat_U0_ap_idle),
    .ap_ready(AXIvideo2Mat_U0_ap_ready),
    .start_out(AXIvideo2Mat_U0_start_out),
    .start_write(AXIvideo2Mat_U0_start_write),
    .video_src_TDATA(video_src_TDATA),
    .video_src_TVALID(video_src_TVALID),
    .video_src_TREADY(AXIvideo2Mat_U0_video_src_TREADY),
    .video_src_TKEEP(video_src_TKEEP),
    .video_src_TSTRB(video_src_TSTRB),
    .video_src_TUSER(video_src_TUSER),
    .video_src_TLAST(video_src_TLAST),
    .video_src_TID(video_src_TID),
    .video_src_TDEST(video_src_TDEST),
    .img_data_stream_0_V_din(AXIvideo2Mat_U0_img_data_stream_0_V_din),
    .img_data_stream_0_V_full_n(src_img_data_stream_s_full_n),
    .img_data_stream_0_V_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
    .img_data_stream_1_V_din(AXIvideo2Mat_U0_img_data_stream_1_V_din),
    .img_data_stream_1_V_full_n(src_img_data_stream_1_full_n),
    .img_data_stream_1_V_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
    .img_data_stream_2_V_din(AXIvideo2Mat_U0_img_data_stream_2_V_din),
    .img_data_stream_2_V_full_n(src_img_data_stream_2_full_n),
    .img_data_stream_2_V_write(AXIvideo2Mat_U0_img_data_stream_2_V_write),
    .img_data_stream_3_V_din(AXIvideo2Mat_U0_img_data_stream_3_V_din),
    .img_data_stream_3_V_full_n(src_img_data_stream_3_full_n),
    .img_data_stream_3_V_write(AXIvideo2Mat_U0_img_data_stream_3_V_write)
);

Downsample Downsample_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Downsample_U0_ap_start),
    .start_full_n(start_for_Mat2AXIvideo_U0_full_n),
    .ap_done(Downsample_U0_ap_done),
    .ap_continue(Downsample_U0_ap_continue),
    .ap_idle(Downsample_U0_ap_idle),
    .ap_ready(Downsample_U0_ap_ready),
    .start_out(Downsample_U0_start_out),
    .start_write(Downsample_U0_start_write),
    .src_data_stream_0_V_dout(src_img_data_stream_s_dout),
    .src_data_stream_0_V_empty_n(src_img_data_stream_s_empty_n),
    .src_data_stream_0_V_read(Downsample_U0_src_data_stream_0_V_read),
    .src_data_stream_1_V_dout(src_img_data_stream_1_dout),
    .src_data_stream_1_V_empty_n(src_img_data_stream_1_empty_n),
    .src_data_stream_1_V_read(Downsample_U0_src_data_stream_1_V_read),
    .src_data_stream_2_V_dout(src_img_data_stream_2_dout),
    .src_data_stream_2_V_empty_n(src_img_data_stream_2_empty_n),
    .src_data_stream_2_V_read(Downsample_U0_src_data_stream_2_V_read),
    .src_data_stream_3_V_dout(src_img_data_stream_3_dout),
    .src_data_stream_3_V_empty_n(src_img_data_stream_3_empty_n),
    .src_data_stream_3_V_read(Downsample_U0_src_data_stream_3_V_read),
    .dst_data_stream_0_V_din(Downsample_U0_dst_data_stream_0_V_din),
    .dst_data_stream_0_V_full_n(dst_img_data_stream_s_full_n),
    .dst_data_stream_0_V_write(Downsample_U0_dst_data_stream_0_V_write),
    .dst_data_stream_1_V_din(Downsample_U0_dst_data_stream_1_V_din),
    .dst_data_stream_1_V_full_n(dst_img_data_stream_1_full_n),
    .dst_data_stream_1_V_write(Downsample_U0_dst_data_stream_1_V_write),
    .dst_data_stream_2_V_din(Downsample_U0_dst_data_stream_2_V_din),
    .dst_data_stream_2_V_full_n(dst_img_data_stream_2_full_n),
    .dst_data_stream_2_V_write(Downsample_U0_dst_data_stream_2_V_write),
    .dst_data_stream_3_V_din(Downsample_U0_dst_data_stream_3_V_din),
    .dst_data_stream_3_V_full_n(dst_img_data_stream_3_full_n),
    .dst_data_stream_3_V_write(Downsample_U0_dst_data_stream_3_V_write)
);

Mat2AXIvideo Mat2AXIvideo_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Mat2AXIvideo_U0_ap_start),
    .ap_done(Mat2AXIvideo_U0_ap_done),
    .ap_continue(Mat2AXIvideo_U0_ap_continue),
    .ap_idle(Mat2AXIvideo_U0_ap_idle),
    .ap_ready(Mat2AXIvideo_U0_ap_ready),
    .img_data_stream_0_V_dout(dst_img_data_stream_s_dout),
    .img_data_stream_0_V_empty_n(dst_img_data_stream_s_empty_n),
    .img_data_stream_0_V_read(Mat2AXIvideo_U0_img_data_stream_0_V_read),
    .img_data_stream_1_V_dout(dst_img_data_stream_1_dout),
    .img_data_stream_1_V_empty_n(dst_img_data_stream_1_empty_n),
    .img_data_stream_1_V_read(Mat2AXIvideo_U0_img_data_stream_1_V_read),
    .img_data_stream_2_V_dout(dst_img_data_stream_2_dout),
    .img_data_stream_2_V_empty_n(dst_img_data_stream_2_empty_n),
    .img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
    .img_data_stream_3_V_dout(dst_img_data_stream_3_dout),
    .img_data_stream_3_V_empty_n(dst_img_data_stream_3_empty_n),
    .img_data_stream_3_V_read(Mat2AXIvideo_U0_img_data_stream_3_V_read),
    .video_dst_TDATA(Mat2AXIvideo_U0_video_dst_TDATA),
    .video_dst_TVALID(Mat2AXIvideo_U0_video_dst_TVALID),
    .video_dst_TREADY(video_dst_TREADY),
    .video_dst_TKEEP(Mat2AXIvideo_U0_video_dst_TKEEP),
    .video_dst_TSTRB(Mat2AXIvideo_U0_video_dst_TSTRB),
    .video_dst_TUSER(Mat2AXIvideo_U0_video_dst_TUSER),
    .video_dst_TLAST(Mat2AXIvideo_U0_video_dst_TLAST),
    .video_dst_TID(Mat2AXIvideo_U0_video_dst_TID),
    .video_dst_TDEST(Mat2AXIvideo_U0_video_dst_TDEST)
);

fifo_w8_d2_A src_img_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_0_V_din),
    .if_full_n(src_img_data_stream_s_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
    .if_dout(src_img_data_stream_s_dout),
    .if_empty_n(src_img_data_stream_s_empty_n),
    .if_read(Downsample_U0_src_data_stream_0_V_read)
);

fifo_w8_d2_A src_img_data_stream_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_1_V_din),
    .if_full_n(src_img_data_stream_1_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
    .if_dout(src_img_data_stream_1_dout),
    .if_empty_n(src_img_data_stream_1_empty_n),
    .if_read(Downsample_U0_src_data_stream_1_V_read)
);

fifo_w8_d2_A src_img_data_stream_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_2_V_din),
    .if_full_n(src_img_data_stream_2_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_2_V_write),
    .if_dout(src_img_data_stream_2_dout),
    .if_empty_n(src_img_data_stream_2_empty_n),
    .if_read(Downsample_U0_src_data_stream_2_V_read)
);

fifo_w8_d2_A src_img_data_stream_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_3_V_din),
    .if_full_n(src_img_data_stream_3_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_3_V_write),
    .if_dout(src_img_data_stream_3_dout),
    .if_empty_n(src_img_data_stream_3_empty_n),
    .if_read(Downsample_U0_src_data_stream_3_V_read)
);

fifo_w8_d2_A dst_img_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Downsample_U0_dst_data_stream_0_V_din),
    .if_full_n(dst_img_data_stream_s_full_n),
    .if_write(Downsample_U0_dst_data_stream_0_V_write),
    .if_dout(dst_img_data_stream_s_dout),
    .if_empty_n(dst_img_data_stream_s_empty_n),
    .if_read(Mat2AXIvideo_U0_img_data_stream_0_V_read)
);

fifo_w8_d2_A dst_img_data_stream_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Downsample_U0_dst_data_stream_1_V_din),
    .if_full_n(dst_img_data_stream_1_full_n),
    .if_write(Downsample_U0_dst_data_stream_1_V_write),
    .if_dout(dst_img_data_stream_1_dout),
    .if_empty_n(dst_img_data_stream_1_empty_n),
    .if_read(Mat2AXIvideo_U0_img_data_stream_1_V_read)
);

fifo_w8_d2_A dst_img_data_stream_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Downsample_U0_dst_data_stream_2_V_din),
    .if_full_n(dst_img_data_stream_2_full_n),
    .if_write(Downsample_U0_dst_data_stream_2_V_write),
    .if_dout(dst_img_data_stream_2_dout),
    .if_empty_n(dst_img_data_stream_2_empty_n),
    .if_read(Mat2AXIvideo_U0_img_data_stream_2_V_read)
);

fifo_w8_d2_A dst_img_data_stream_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Downsample_U0_dst_data_stream_3_V_din),
    .if_full_n(dst_img_data_stream_3_full_n),
    .if_write(Downsample_U0_dst_data_stream_3_V_write),
    .if_dout(dst_img_data_stream_3_dout),
    .if_empty_n(dst_img_data_stream_3_empty_n),
    .if_read(Mat2AXIvideo_U0_img_data_stream_3_V_read)
);

start_for_Downsambkb start_for_Downsambkb_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Downsample_U0_din),
    .if_full_n(start_for_Downsample_U0_full_n),
    .if_write(AXIvideo2Mat_U0_start_write),
    .if_dout(start_for_Downsample_U0_dout),
    .if_empty_n(start_for_Downsample_U0_empty_n),
    .if_read(Downsample_U0_ap_ready)
);

start_for_Mat2AXIcud start_for_Mat2AXIcud_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Mat2AXIvideo_U0_din),
    .if_full_n(start_for_Mat2AXIvideo_U0_full_n),
    .if_write(Downsample_U0_start_write),
    .if_dout(start_for_Mat2AXIvideo_U0_dout),
    .if_empty_n(start_for_Mat2AXIvideo_U0_empty_n),
    .if_read(Mat2AXIvideo_U0_ap_ready)
);

assign AXIvideo2Mat_U0_ap_continue = 1'b1;

assign AXIvideo2Mat_U0_ap_start = ap_start;

assign Downsample_U0_ap_continue = 1'b1;

assign Downsample_U0_ap_start = start_for_Downsample_U0_empty_n;

assign Mat2AXIvideo_U0_ap_continue = 1'b1;

assign Mat2AXIvideo_U0_ap_start = start_for_Mat2AXIvideo_U0_empty_n;

assign Mat2AXIvideo_U0_start_full_n = 1'b1;

assign Mat2AXIvideo_U0_start_write = 1'b0;

assign ap_done = Mat2AXIvideo_U0_ap_done;

assign ap_idle = (Mat2AXIvideo_U0_ap_idle & Downsample_U0_ap_idle & AXIvideo2Mat_U0_ap_idle);

assign ap_ready = AXIvideo2Mat_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = Mat2AXIvideo_U0_ap_done;

assign ap_sync_ready = AXIvideo2Mat_U0_ap_ready;

assign start_for_Downsample_U0_din = 1'b1;

assign start_for_Mat2AXIvideo_U0_din = 1'b1;

assign video_dst_TDATA = Mat2AXIvideo_U0_video_dst_TDATA;

assign video_dst_TDEST = Mat2AXIvideo_U0_video_dst_TDEST;

assign video_dst_TID = Mat2AXIvideo_U0_video_dst_TID;

assign video_dst_TKEEP = Mat2AXIvideo_U0_video_dst_TKEEP;

assign video_dst_TLAST = Mat2AXIvideo_U0_video_dst_TLAST;

assign video_dst_TSTRB = Mat2AXIvideo_U0_video_dst_TSTRB;

assign video_dst_TUSER = Mat2AXIvideo_U0_video_dst_TUSER;

assign video_dst_TVALID = Mat2AXIvideo_U0_video_dst_TVALID;

assign video_src_TREADY = AXIvideo2Mat_U0_video_src_TREADY;

endmodule //hls_resize
