// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "04/15/2019 18:22:39"

// 
// Device: Altera EP4CE10F17I7 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Digtal_Main (
	CLOCK_Digtal,
	CS,
	Out_Data,
	RD,
	Rx_Data,
	RAM_Data_In,
	RAM_RDADD,
	RAM_WRADD,
	RAM_RDEN,
	RAM_WREN,
	RAM_Q);
input 	CLOCK_Digtal;
input 	CS;
output 	[7:0] Out_Data;
input 	RD;
input 	[7:0] Rx_Data;
output 	[7:0] RAM_Data_In;
output 	[30:0] RAM_RDADD;
output 	[30:0] RAM_WRADD;
output 	RAM_RDEN;
output 	RAM_WREN;
input 	[7:0] RAM_Q;

// Design Ports Information
// Out_Data[0]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_Data[1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_Data[2]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_Data[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_Data[4]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_Data[5]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_Data[6]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_Data[7]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Data_In[0]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Data_In[1]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Data_In[2]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Data_In[3]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Data_In[4]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Data_In[5]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Data_In[6]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Data_In[7]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[1]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[2]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[3]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[4]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[5]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[6]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[7]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[8]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[9]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[10]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[11]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[12]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[13]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[14]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[15]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[16]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[17]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[18]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[19]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[20]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[21]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[22]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[23]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[24]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[25]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[26]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[27]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[28]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[29]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDADD[30]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[0]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[1]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[4]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[5]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[6]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[7]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[9]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[10]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[11]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[12]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[13]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[14]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[15]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[16]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[17]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[18]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[19]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[20]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[21]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[22]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[23]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[24]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[25]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[26]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[27]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[28]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[29]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRADD[30]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDEN	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WREN	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rx_Data[0]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rx_Data[1]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rx_Data[2]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rx_Data[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rx_Data[4]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rx_Data[5]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rx_Data[6]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rx_Data[7]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CS	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_Digtal	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Q[0]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Q[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Q[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Q[3]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Q[4]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Q[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Q[6]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Q[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CycloneIV_Digtal_7_1200mv_100c_v_slow.sdo");
// synopsys translate_on

wire \CLK_Counter_R[1]~10_combout ;
wire \Add2~0_combout ;
wire \Add2~8_combout ;
wire \Add2~14_combout ;
wire \Add2~19 ;
wire \Add2~20_combout ;
wire \Add2~21 ;
wire \Add2~22_combout ;
wire \Add2~23 ;
wire \Add2~24_combout ;
wire \Add2~25 ;
wire \Add2~26_combout ;
wire \Add2~27 ;
wire \Add2~28_combout ;
wire \Add2~29 ;
wire \Add2~30_combout ;
wire \Add5~24_combout ;
wire \Add5~32_combout ;
wire \Add5~38_combout ;
wire \ReceiveFrameStatus[0]~0_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~2_combout ;
wire \OUTPUT_data_Reg~19_combout ;
wire \OUTPUT_data_Reg~20_combout ;
wire \LessThan2~2_combout ;
wire \Equal1~1_combout ;
wire \SendFrameHeaderStatus~14_combout ;
wire \CLK_Counter_W_EN~0_combout ;
wire \ReceiveFrameStatus~54_combout ;
wire \ReceiveFrameStatus~55_combout ;
wire \ReceiveFrameStatus~56_combout ;
wire \ReceiveFrameStatus~57_combout ;
wire \ReceiveFrameStatus~58_combout ;
wire \ReceiveFrameStatus~59_combout ;
wire \ReceiveFrameHeaderStatus~12_combout ;
wire \ReceiveFrameHeaderStatus~16_combout ;
wire \ReceiveFrameHeaderStatus~17_combout ;
wire \ReceiveFrameHeaderStatus~23_combout ;
wire \ReceiveFrameHeaderStatus~25_combout ;
wire \SendFrameStatus~16_combout ;
wire \OUTPUT_data_Reg[4]~24_combout ;
wire \ReceiveFrameStatus~60_combout ;
wire \ReceiveFrameStatus~61_combout ;
wire \ReceiveFrameStatus~63_combout ;
wire \ReceiveFrameStatus~66_combout ;
wire \ReceiveFrameStatus~67_combout ;
wire \ReceiveFrameStatus~68_combout ;
wire \ReceiveFrameStatus~69_combout ;
wire \ReceiveFrameStatus~74_combout ;
wire \SendFrameHeaderStatus~21_combout ;
wire \Add5~59_combout ;
wire \SendFrameStatus~19_combout ;
wire \Add5~66_combout ;
wire \SendFrameStatus~20_combout ;
wire \SendFrameStatus~21_combout ;
wire \RAM_Q[0]~input_o ;
wire \RAM_Q[2]~input_o ;
wire \RAM_Q[6]~input_o ;
wire \Out_Data[0]~output_o ;
wire \Out_Data[1]~output_o ;
wire \Out_Data[2]~output_o ;
wire \Out_Data[3]~output_o ;
wire \Out_Data[4]~output_o ;
wire \Out_Data[5]~output_o ;
wire \Out_Data[6]~output_o ;
wire \Out_Data[7]~output_o ;
wire \RAM_Data_In[0]~output_o ;
wire \RAM_Data_In[1]~output_o ;
wire \RAM_Data_In[2]~output_o ;
wire \RAM_Data_In[3]~output_o ;
wire \RAM_Data_In[4]~output_o ;
wire \RAM_Data_In[5]~output_o ;
wire \RAM_Data_In[6]~output_o ;
wire \RAM_Data_In[7]~output_o ;
wire \RAM_RDADD[0]~output_o ;
wire \RAM_RDADD[1]~output_o ;
wire \RAM_RDADD[2]~output_o ;
wire \RAM_RDADD[3]~output_o ;
wire \RAM_RDADD[4]~output_o ;
wire \RAM_RDADD[5]~output_o ;
wire \RAM_RDADD[6]~output_o ;
wire \RAM_RDADD[7]~output_o ;
wire \RAM_RDADD[8]~output_o ;
wire \RAM_RDADD[9]~output_o ;
wire \RAM_RDADD[10]~output_o ;
wire \RAM_RDADD[11]~output_o ;
wire \RAM_RDADD[12]~output_o ;
wire \RAM_RDADD[13]~output_o ;
wire \RAM_RDADD[14]~output_o ;
wire \RAM_RDADD[15]~output_o ;
wire \RAM_RDADD[16]~output_o ;
wire \RAM_RDADD[17]~output_o ;
wire \RAM_RDADD[18]~output_o ;
wire \RAM_RDADD[19]~output_o ;
wire \RAM_RDADD[20]~output_o ;
wire \RAM_RDADD[21]~output_o ;
wire \RAM_RDADD[22]~output_o ;
wire \RAM_RDADD[23]~output_o ;
wire \RAM_RDADD[24]~output_o ;
wire \RAM_RDADD[25]~output_o ;
wire \RAM_RDADD[26]~output_o ;
wire \RAM_RDADD[27]~output_o ;
wire \RAM_RDADD[28]~output_o ;
wire \RAM_RDADD[29]~output_o ;
wire \RAM_RDADD[30]~output_o ;
wire \RAM_WRADD[0]~output_o ;
wire \RAM_WRADD[1]~output_o ;
wire \RAM_WRADD[2]~output_o ;
wire \RAM_WRADD[3]~output_o ;
wire \RAM_WRADD[4]~output_o ;
wire \RAM_WRADD[5]~output_o ;
wire \RAM_WRADD[6]~output_o ;
wire \RAM_WRADD[7]~output_o ;
wire \RAM_WRADD[8]~output_o ;
wire \RAM_WRADD[9]~output_o ;
wire \RAM_WRADD[10]~output_o ;
wire \RAM_WRADD[11]~output_o ;
wire \RAM_WRADD[12]~output_o ;
wire \RAM_WRADD[13]~output_o ;
wire \RAM_WRADD[14]~output_o ;
wire \RAM_WRADD[15]~output_o ;
wire \RAM_WRADD[16]~output_o ;
wire \RAM_WRADD[17]~output_o ;
wire \RAM_WRADD[18]~output_o ;
wire \RAM_WRADD[19]~output_o ;
wire \RAM_WRADD[20]~output_o ;
wire \RAM_WRADD[21]~output_o ;
wire \RAM_WRADD[22]~output_o ;
wire \RAM_WRADD[23]~output_o ;
wire \RAM_WRADD[24]~output_o ;
wire \RAM_WRADD[25]~output_o ;
wire \RAM_WRADD[26]~output_o ;
wire \RAM_WRADD[27]~output_o ;
wire \RAM_WRADD[28]~output_o ;
wire \RAM_WRADD[29]~output_o ;
wire \RAM_WRADD[30]~output_o ;
wire \RAM_RDEN~output_o ;
wire \RAM_WREN~output_o ;
wire \CLOCK_Digtal~input_o ;
wire \CLOCK_Digtal~inputclkctrl_outclk ;
wire \CS~input_o ;
wire \Digtal_CS_Edge[0]~feeder_combout ;
wire \Equal6~1_combout ;
wire \SendFrameHeaderStatus~12_combout ;
wire \RD~input_o ;
wire \Digtal_DATA_RD_Edge[0]~feeder_combout ;
wire \RAM_wren_Reg~2_combout ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \Rx_Data[1]~input_o ;
wire \Rx_Data[3]~input_o ;
wire \Rx_Data[4]~input_o ;
wire \Rx_Data[6]~input_o ;
wire \Equal2~0_combout ;
wire \Rx_Data[0]~input_o ;
wire \Equal2~1_combout ;
wire \ReceiveFrameHeaderStatus~15_combout ;
wire \ReceiveFrameHeaderStatus[4]~2_combout ;
wire \Rx_Data[7]~input_o ;
wire \Rx_Data[2]~input_o ;
wire \Equal1~0_combout ;
wire \Equal1~2_combout ;
wire \ReceiveFrameHeaderStatus~18_combout ;
wire \ReceiveFrameStatus~42_combout ;
wire \ReceiveFrameHeaderStatus~22_combout ;
wire \ReceiveFrameHeaderStatus[6]~4_combout ;
wire \ReceiveFrameHeaderStatus~24_combout ;
wire \ReceiveFrameStatus[10]~38_combout ;
wire \ReceiveFrameHeaderStatus~27_combout ;
wire \ReceiveFrameHeaderStatus~8_combout ;
wire \ReceiveFrameHeaderStatus~9_combout ;
wire \ReceiveFrameHeaderStatus[7]~0_combout ;
wire \ReceiveFrameHeaderStatus~10_combout ;
wire \Equal0~0_combout ;
wire \ReceiveFrameHeaderStatus~11_combout ;
wire \ReceiveFrameHeaderStatus~34_combout ;
wire \ReceiveFrameStatus~72_combout ;
wire \ReceiveFrameHeaderStatus~29_combout ;
wire \ReceiveFrameHeaderStatus~30_combout ;
wire \ReceiveFrameHeaderStatus~31_combout ;
wire \ReceiveFrameStatus~71_combout ;
wire \ReceiveFrameHeaderStatus~28_combout ;
wire \ReceiveFrameStatus~39_combout ;
wire \ReceiveFrameHeaderStatus~20_combout ;
wire \ReceiveFrameHeaderStatus~19_combout ;
wire \ReceiveFrameHeaderStatus[5]~3_combout ;
wire \ReceiveFrameHeaderStatus~21_combout ;
wire \ReceiveFrameStatus[10]~43_combout ;
wire \ReceiveFrameStatus~44_combout ;
wire \ReceiveFrameHeaderStatus~26_combout ;
wire \ReceiveFrameHeaderStatus~7_combout ;
wire \ReceiveFrameHeaderStatus~13_combout ;
wire \ReceiveFrameHeaderStatus[3]~1_combout ;
wire \ReceiveFrameHeaderStatus~14_combout ;
wire \ReceiveFrameStatus~70_combout ;
wire \ReceiveFrameStatus~45_combout ;
wire \ReceiveFrameStatus~46_combout ;
wire \CLK_Counter_W[0]~9 ;
wire \CLK_Counter_W[1]~10_combout ;
wire \CLK_Counter_W[1]~11 ;
wire \CLK_Counter_W[2]~12_combout ;
wire \CLK_Counter_W[2]~13 ;
wire \CLK_Counter_W[3]~15 ;
wire \CLK_Counter_W[4]~16_combout ;
wire \CLK_Counter_W[4]~17 ;
wire \CLK_Counter_W[5]~18_combout ;
wire \CLK_Counter_W[5]~19 ;
wire \CLK_Counter_W[6]~20_combout ;
wire \CLK_Counter_W[6]~21 ;
wire \CLK_Counter_W[7]~22_combout ;
wire \Decoder0~0_combout ;
wire \ReceiveFrameStatus~53_combout ;
wire \ReceiveFrameHeaderStatus[8]~32_combout ;
wire \ReceiveFrameHeaderStatus[8]~33_combout ;
wire \CLK_Counter_W_EN~1_combout ;
wire \CLK_Counter_W_EN~q ;
wire \Decoder0~3_combout ;
wire \ReceiveFrameStatus[10]~37_combout ;
wire \ReceiveFrameStatus~47_combout ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \ReceiveFrameStatus~48_combout ;
wire \ReceiveFrameStatus~49_combout ;
wire \ReceiveFrameStatus~73_combout ;
wire \Add2~5 ;
wire \Add2~7 ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \ReceiveFrameStatus~75_combout ;
wire \ReceiveFrameStatus~40_combout ;
wire \ReceiveFrameStatus[10]~41_combout ;
wire \Add2~11 ;
wire \Add2~13 ;
wire \Add2~15 ;
wire \Add2~16_combout ;
wire \ReceiveFrameStatus~64_combout ;
wire \Add2~12_combout ;
wire \ReceiveFrameStatus~62_combout ;
wire \Add2~17 ;
wire \Add2~18_combout ;
wire \ReceiveFrameStatus~65_combout ;
wire \LessThan1~1_combout ;
wire \ReceiveFrameStatus~51_combout ;
wire \Add2~6_combout ;
wire \ReceiveFrameStatus~50_combout ;
wire \ReceiveFrameStatus~52_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~4_combout ;
wire \CLK_Counter_W[0]~8_combout ;
wire \Decoder0~1_combout ;
wire \Decoder0~2_combout ;
wire \EN_SendFrame~0_combout ;
wire \EN_SendFrame~1_combout ;
wire \SendFrameHeaderStatus~8_combout ;
wire \SendFrameHeaderStatus~7_combout ;
wire \SendFrameHeaderStatus~9_combout ;
wire \SendFrameHeaderStatus~10_combout ;
wire \SendFrameHeaderStatus~11_combout ;
wire \SendFrameHeaderStatus~2_combout ;
wire \Equal6~0_combout ;
wire \OUTPUT_data_Reg~14_combout ;
wire \SendFrameHeaderStatus~16_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~3_combout ;
wire \LessThan2~4_combout ;
wire \SendFrameHeaderStatus~17_combout ;
wire \SendFrameStatus~11_combout ;
wire \SendFrameHeaderStatus~18_combout ;
wire \SendFrameHeaderStatus~19_combout ;
wire \SendFrameHeaderStatus~4_combout ;
wire \SendFrameHeaderStatus~5_combout ;
wire \SendFrameHeaderStatus~6_combout ;
wire \SendFrameHeaderStatus~13_combout ;
wire \SendFrameHeaderStatus~15_combout ;
wire \SendFrameStatus~10_combout ;
wire \Add5~25 ;
wire \Add5~26_combout ;
wire \SendFrameStatus~18_combout ;
wire \CLK_Counter_R[0]~8_combout ;
wire \CLK_Counter_R_EN~0_combout ;
wire \CLK_Counter_R_EN~1_combout ;
wire \CLK_Counter_R_EN~q ;
wire \CLK_Counter_R[0]~9 ;
wire \CLK_Counter_R[1]~11 ;
wire \CLK_Counter_R[2]~13 ;
wire \CLK_Counter_R[3]~14_combout ;
wire \CLK_Counter_R[3]~15 ;
wire \CLK_Counter_R[4]~16_combout ;
wire \CLK_Counter_R[4]~17 ;
wire \CLK_Counter_R[5]~18_combout ;
wire \CLK_Counter_R[5]~19 ;
wire \CLK_Counter_R[6]~20_combout ;
wire \CLK_Counter_R[6]~21 ;
wire \CLK_Counter_R[7]~22_combout ;
wire \Decoder1~0_combout ;
wire \Decoder1~1_combout ;
wire \Decoder1~2_combout ;
wire \SendFrameHeaderStatus~20_combout ;
wire \OUTPUT_data_Reg[4]~16_combout ;
wire \SendFrameStatus[4]~12_combout ;
wire \SendFrameStatus[4]~13_combout ;
wire \SendFrameStatus[4]~17_combout ;
wire \Add5~27 ;
wire \Add5~28_combout ;
wire \SendFrameStatus~14_combout ;
wire \Add5~29 ;
wire \Add5~30_combout ;
wire \SendFrameStatus~15_combout ;
wire \Add5~31 ;
wire \Add5~33 ;
wire \Add5~34_combout ;
wire \Add5~67_combout ;
wire \Add5~35 ;
wire \Add5~36_combout ;
wire \Add5~58_combout ;
wire \Add5~37 ;
wire \Add5~39 ;
wire \Add5~40_combout ;
wire \Add5~60_combout ;
wire \Add5~41 ;
wire \Add5~42_combout ;
wire \Add5~61_combout ;
wire \Add5~43 ;
wire \Add5~44_combout ;
wire \Add5~62_combout ;
wire \Add5~45 ;
wire \Add5~46_combout ;
wire \Add5~63_combout ;
wire \Add5~47 ;
wire \Add5~48_combout ;
wire \Add5~64_combout ;
wire \Add5~49 ;
wire \Add5~50_combout ;
wire \Add5~65_combout ;
wire \Add5~51 ;
wire \Add5~52_combout ;
wire \Add5~56_combout ;
wire \Add5~53 ;
wire \Add5~54_combout ;
wire \Add5~57_combout ;
wire \SendFrameHeaderStatus~3_combout ;
wire \EN_SendFrame~2_combout ;
wire \EN_SendFrame~q ;
wire \OUTPUT_data_Reg~15_combout ;
wire \OUTPUT_data_Reg~23_combout ;
wire \OUTPUT_data_Reg[4]~17_combout ;
wire \OUTPUT_data_Reg[4]~18_combout ;
wire \RAM_Q[1]~input_o ;
wire \OUTPUT_data_Reg~25_combout ;
wire \OUTPUT_data_Reg~21_combout ;
wire \RAM_Q[3]~input_o ;
wire \OUTPUT_data_Reg~26_combout ;
wire \RAM_Q[4]~input_o ;
wire \OUTPUT_data_Reg~27_combout ;
wire \RAM_Q[5]~input_o ;
wire \OUTPUT_data_Reg~28_combout ;
wire \OUTPUT_data_Reg~29_combout ;
wire \RAM_Q[7]~input_o ;
wire \OUTPUT_data_Reg~22_combout ;
wire \Rx_Data[5]~input_o ;
wire \RAM_rdaddress_Reg[0]~32_combout ;
wire \RAM_rdaddress_Reg[1]~33_combout ;
wire \RAM_rdaddress_Reg[0]~93_combout ;
wire \RAM_rdaddress_Reg[1]~34 ;
wire \RAM_rdaddress_Reg[2]~35_combout ;
wire \RAM_rdaddress_Reg[2]~36 ;
wire \RAM_rdaddress_Reg[3]~37_combout ;
wire \RAM_rdaddress_Reg[3]~38 ;
wire \RAM_rdaddress_Reg[4]~39_combout ;
wire \RAM_rdaddress_Reg[4]~40 ;
wire \RAM_rdaddress_Reg[5]~41_combout ;
wire \RAM_rdaddress_Reg[5]~42 ;
wire \RAM_rdaddress_Reg[6]~43_combout ;
wire \RAM_rdaddress_Reg[6]~44 ;
wire \RAM_rdaddress_Reg[7]~45_combout ;
wire \RAM_rdaddress_Reg[7]~46 ;
wire \RAM_rdaddress_Reg[8]~47_combout ;
wire \RAM_rdaddress_Reg[8]~48 ;
wire \RAM_rdaddress_Reg[9]~49_combout ;
wire \RAM_rdaddress_Reg[9]~50 ;
wire \RAM_rdaddress_Reg[10]~51_combout ;
wire \RAM_rdaddress_Reg[10]~52 ;
wire \RAM_rdaddress_Reg[11]~53_combout ;
wire \RAM_rdaddress_Reg[11]~54 ;
wire \RAM_rdaddress_Reg[12]~55_combout ;
wire \RAM_rdaddress_Reg[12]~56 ;
wire \RAM_rdaddress_Reg[13]~57_combout ;
wire \RAM_rdaddress_Reg[13]~58 ;
wire \RAM_rdaddress_Reg[14]~59_combout ;
wire \RAM_rdaddress_Reg[14]~60 ;
wire \RAM_rdaddress_Reg[15]~61_combout ;
wire \RAM_rdaddress_Reg[15]~62 ;
wire \RAM_rdaddress_Reg[16]~63_combout ;
wire \RAM_rdaddress_Reg[16]~64 ;
wire \RAM_rdaddress_Reg[17]~65_combout ;
wire \RAM_rdaddress_Reg[17]~66 ;
wire \RAM_rdaddress_Reg[18]~67_combout ;
wire \RAM_rdaddress_Reg[18]~68 ;
wire \RAM_rdaddress_Reg[19]~69_combout ;
wire \RAM_rdaddress_Reg[19]~70 ;
wire \RAM_rdaddress_Reg[20]~71_combout ;
wire \RAM_rdaddress_Reg[20]~72 ;
wire \RAM_rdaddress_Reg[21]~73_combout ;
wire \RAM_rdaddress_Reg[21]~74 ;
wire \RAM_rdaddress_Reg[22]~75_combout ;
wire \RAM_rdaddress_Reg[22]~76 ;
wire \RAM_rdaddress_Reg[23]~77_combout ;
wire \RAM_rdaddress_Reg[23]~78 ;
wire \RAM_rdaddress_Reg[24]~79_combout ;
wire \RAM_rdaddress_Reg[24]~80 ;
wire \RAM_rdaddress_Reg[25]~81_combout ;
wire \RAM_rdaddress_Reg[25]~82 ;
wire \RAM_rdaddress_Reg[26]~83_combout ;
wire \RAM_rdaddress_Reg[26]~84 ;
wire \RAM_rdaddress_Reg[27]~85_combout ;
wire \RAM_rdaddress_Reg[27]~86 ;
wire \RAM_rdaddress_Reg[28]~87_combout ;
wire \RAM_rdaddress_Reg[28]~88 ;
wire \RAM_rdaddress_Reg[29]~89_combout ;
wire \RAM_rdaddress_Reg[29]~90 ;
wire \RAM_rdaddress_Reg[30]~91_combout ;
wire \RAM_wraddress_Reg[0]~30_combout ;
wire \RAM_wraddress_Reg[1]~31_combout ;
wire \RAM_wraddress_Reg[0]~33_combout ;
wire \RAM_wraddress_Reg[1]~32 ;
wire \RAM_wraddress_Reg[2]~34_combout ;
wire \RAM_wraddress_Reg[2]~35 ;
wire \RAM_wraddress_Reg[3]~36_combout ;
wire \RAM_wraddress_Reg[3]~37 ;
wire \RAM_wraddress_Reg[4]~38_combout ;
wire \RAM_wraddress_Reg[4]~39 ;
wire \RAM_wraddress_Reg[5]~40_combout ;
wire \RAM_wraddress_Reg[5]~41 ;
wire \RAM_wraddress_Reg[6]~42_combout ;
wire \RAM_wraddress_Reg[6]~43 ;
wire \RAM_wraddress_Reg[7]~44_combout ;
wire \RAM_wraddress_Reg[7]~45 ;
wire \RAM_wraddress_Reg[8]~46_combout ;
wire \RAM_wraddress_Reg[8]~47 ;
wire \RAM_wraddress_Reg[9]~48_combout ;
wire \RAM_wraddress_Reg[9]~49 ;
wire \RAM_wraddress_Reg[10]~50_combout ;
wire \RAM_wraddress_Reg[10]~51 ;
wire \RAM_wraddress_Reg[11]~52_combout ;
wire \RAM_wraddress_Reg[11]~53 ;
wire \RAM_wraddress_Reg[12]~54_combout ;
wire \RAM_wraddress_Reg[12]~55 ;
wire \RAM_wraddress_Reg[13]~56_combout ;
wire \RAM_wraddress_Reg[13]~57 ;
wire \RAM_wraddress_Reg[14]~58_combout ;
wire \RAM_wraddress_Reg[14]~59 ;
wire \RAM_wraddress_Reg[15]~60_combout ;
wire \RAM_wraddress_Reg[15]~61 ;
wire \RAM_wraddress_Reg[16]~62_combout ;
wire \RAM_wraddress_Reg[16]~63 ;
wire \RAM_wraddress_Reg[17]~64_combout ;
wire \RAM_wraddress_Reg[17]~65 ;
wire \RAM_wraddress_Reg[18]~66_combout ;
wire \RAM_wraddress_Reg[18]~67 ;
wire \RAM_wraddress_Reg[19]~68_combout ;
wire \RAM_wraddress_Reg[19]~69 ;
wire \RAM_wraddress_Reg[20]~70_combout ;
wire \RAM_wraddress_Reg[20]~71 ;
wire \RAM_wraddress_Reg[21]~72_combout ;
wire \RAM_wraddress_Reg[21]~73 ;
wire \RAM_wraddress_Reg[22]~74_combout ;
wire \RAM_wraddress_Reg[22]~75 ;
wire \RAM_wraddress_Reg[23]~76_combout ;
wire \RAM_wraddress_Reg[23]~77 ;
wire \RAM_wraddress_Reg[24]~78_combout ;
wire \RAM_wraddress_Reg[24]~79 ;
wire \RAM_wraddress_Reg[25]~80_combout ;
wire \RAM_wraddress_Reg[25]~81 ;
wire \RAM_wraddress_Reg[26]~82_combout ;
wire \RAM_wraddress_Reg[26]~83 ;
wire \RAM_wraddress_Reg[27]~84_combout ;
wire \RAM_wraddress_Reg[27]~85 ;
wire \RAM_wraddress_Reg[28]~86_combout ;
wire \RAM_wraddress_Reg[28]~87 ;
wire \RAM_wraddress_Reg[29]~88_combout ;
wire \RAM_wraddress_Reg[29]~89 ;
wire \RAM_wraddress_Reg[30]~90_combout ;
wire \CLK_Counter_R[2]~12_combout ;
wire \RAM_rden_Reg~0_combout ;
wire \RAM_rden_Reg~1_combout ;
wire \RAM_rden_Reg~2_combout ;
wire \RAM_rden_Reg~q ;
wire \RAM_wren_Reg~3_combout ;
wire \CLK_Counter_W[3]~14_combout ;
wire \RAM_wren_Reg~5_combout ;
wire \RAM_wren_Reg~4_combout ;
wire \RAM_wren_Reg~q ;
wire [15:0] SendFrameStatus;
wire [8:0] SendFrameHeaderStatus;
wire [15:0] ReceiveFrameStatus;
wire [8:0] ReceiveFrameHeaderStatus;
wire [31:0] RAM_wraddress_Reg;
wire [31:0] RAM_rdaddress_Reg;
wire [7:0] OUTPUT_data_Reg;
wire [1:0] Digtal_DATA_RD_Edge;
wire [1:0] Digtal_CS_Edge;
wire [7:0] CLK_Counter_W;
wire [7:0] CLK_Counter_R;


// Location: FF_X17_Y18_N11
dffeas \CLK_Counter_R[1] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_R[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CLK_Counter_R_EN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLK_Counter_R[1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_Counter_R[1] .is_wysiwyg = "true";
defparam \CLK_Counter_R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \CLK_Counter_R[1]~10 (
// Equation(s):
// \CLK_Counter_R[1]~10_combout  = (CLK_Counter_R[1] & (!\CLK_Counter_R[0]~9 )) # (!CLK_Counter_R[1] & ((\CLK_Counter_R[0]~9 ) # (GND)))
// \CLK_Counter_R[1]~11  = CARRY((!\CLK_Counter_R[0]~9 ) # (!CLK_Counter_R[1]))

	.dataa(CLK_Counter_R[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_Counter_R[0]~9 ),
	.combout(\CLK_Counter_R[1]~10_combout ),
	.cout(\CLK_Counter_R[1]~11 ));
// synopsys translate_off
defparam \CLK_Counter_R[1]~10 .lut_mask = 16'h5A5F;
defparam \CLK_Counter_R[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \ReceiveFrameStatus[0] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameStatus[0]~0_combout ),
	.asdata(\Add2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_wren_Reg~2_combout ),
	.ena(\ReceiveFrameStatus~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameStatus[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameStatus[0] .is_wysiwyg = "true";
defparam \ReceiveFrameStatus[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = ReceiveFrameStatus[0] $ (VCC)
// \Add2~1  = CARRY(ReceiveFrameStatus[0])

	.dataa(ReceiveFrameStatus[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h55AA;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (ReceiveFrameStatus[4] & (\Add2~7  $ (GND))) # (!ReceiveFrameStatus[4] & (!\Add2~7  & VCC))
// \Add2~9  = CARRY((ReceiveFrameStatus[4] & !\Add2~7 ))

	.dataa(ReceiveFrameStatus[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hA50A;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (ReceiveFrameStatus[7] & (!\Add2~13 )) # (!ReceiveFrameStatus[7] & ((\Add2~13 ) # (GND)))
// \Add2~15  = CARRY((!\Add2~13 ) # (!ReceiveFrameStatus[7]))

	.dataa(ReceiveFrameStatus[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h5A5F;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (ReceiveFrameStatus[9] & (!\Add2~17 )) # (!ReceiveFrameStatus[9] & ((\Add2~17 ) # (GND)))
// \Add2~19  = CARRY((!\Add2~17 ) # (!ReceiveFrameStatus[9]))

	.dataa(ReceiveFrameStatus[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'h5A5F;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = (ReceiveFrameStatus[10] & (\Add2~19  $ (GND))) # (!ReceiveFrameStatus[10] & (!\Add2~19  & VCC))
// \Add2~21  = CARRY((ReceiveFrameStatus[10] & !\Add2~19 ))

	.dataa(gnd),
	.datab(ReceiveFrameStatus[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~19 ),
	.combout(\Add2~20_combout ),
	.cout(\Add2~21 ));
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'hC30C;
defparam \Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \Add2~22 (
// Equation(s):
// \Add2~22_combout  = (ReceiveFrameStatus[11] & (!\Add2~21 )) # (!ReceiveFrameStatus[11] & ((\Add2~21 ) # (GND)))
// \Add2~23  = CARRY((!\Add2~21 ) # (!ReceiveFrameStatus[11]))

	.dataa(gnd),
	.datab(ReceiveFrameStatus[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~21 ),
	.combout(\Add2~22_combout ),
	.cout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~22 .lut_mask = 16'h3C3F;
defparam \Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \Add2~24 (
// Equation(s):
// \Add2~24_combout  = (ReceiveFrameStatus[12] & (\Add2~23  $ (GND))) # (!ReceiveFrameStatus[12] & (!\Add2~23  & VCC))
// \Add2~25  = CARRY((ReceiveFrameStatus[12] & !\Add2~23 ))

	.dataa(ReceiveFrameStatus[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~23 ),
	.combout(\Add2~24_combout ),
	.cout(\Add2~25 ));
// synopsys translate_off
defparam \Add2~24 .lut_mask = 16'hA50A;
defparam \Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \Add2~26 (
// Equation(s):
// \Add2~26_combout  = (ReceiveFrameStatus[13] & (!\Add2~25 )) # (!ReceiveFrameStatus[13] & ((\Add2~25 ) # (GND)))
// \Add2~27  = CARRY((!\Add2~25 ) # (!ReceiveFrameStatus[13]))

	.dataa(gnd),
	.datab(ReceiveFrameStatus[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~25 ),
	.combout(\Add2~26_combout ),
	.cout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~26 .lut_mask = 16'h3C3F;
defparam \Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \Add2~28 (
// Equation(s):
// \Add2~28_combout  = (ReceiveFrameStatus[14] & (\Add2~27  $ (GND))) # (!ReceiveFrameStatus[14] & (!\Add2~27  & VCC))
// \Add2~29  = CARRY((ReceiveFrameStatus[14] & !\Add2~27 ))

	.dataa(ReceiveFrameStatus[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~27 ),
	.combout(\Add2~28_combout ),
	.cout(\Add2~29 ));
// synopsys translate_off
defparam \Add2~28 .lut_mask = 16'hA50A;
defparam \Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \Add2~30 (
// Equation(s):
// \Add2~30_combout  = \Add2~29  $ (ReceiveFrameStatus[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(ReceiveFrameStatus[15]),
	.cin(\Add2~29 ),
	.combout(\Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~30 .lut_mask = 16'h0FF0;
defparam \Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \Add5~24 (
// Equation(s):
// \Add5~24_combout  = SendFrameStatus[0] $ (VCC)
// \Add5~25  = CARRY(SendFrameStatus[0])

	.dataa(SendFrameStatus[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~24_combout ),
	.cout(\Add5~25 ));
// synopsys translate_off
defparam \Add5~24 .lut_mask = 16'h55AA;
defparam \Add5~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \Add5~32 (
// Equation(s):
// \Add5~32_combout  = (SendFrameStatus[4] & (\Add5~31  $ (GND))) # (!SendFrameStatus[4] & (!\Add5~31  & VCC))
// \Add5~33  = CARRY((SendFrameStatus[4] & !\Add5~31 ))

	.dataa(SendFrameStatus[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~31 ),
	.combout(\Add5~32_combout ),
	.cout(\Add5~33 ));
// synopsys translate_off
defparam \Add5~32 .lut_mask = 16'hA50A;
defparam \Add5~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \Add5~38 (
// Equation(s):
// \Add5~38_combout  = (SendFrameStatus[7] & (!\Add5~37 )) # (!SendFrameStatus[7] & ((\Add5~37 ) # (GND)))
// \Add5~39  = CARRY((!\Add5~37 ) # (!SendFrameStatus[7]))

	.dataa(SendFrameStatus[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~37 ),
	.combout(\Add5~38_combout ),
	.cout(\Add5~39 ));
// synopsys translate_off
defparam \Add5~38 .lut_mask = 16'h5A5F;
defparam \Add5~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \ReceiveFrameStatus[0]~0 (
// Equation(s):
// \ReceiveFrameStatus[0]~0_combout  = (\ReceiveFrameStatus~59_combout  & ((\ReceiveFrameStatus~58_combout ))) # (!\ReceiveFrameStatus~59_combout  & (\Equal2~1_combout ))

	.dataa(\ReceiveFrameStatus~59_combout ),
	.datab(\Equal2~1_combout ),
	.datac(gnd),
	.datad(\ReceiveFrameStatus~58_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus[0]~0 .lut_mask = 16'hEE44;
defparam \ReceiveFrameStatus[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \ReceiveFrameStatus[14] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameStatus~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameStatus[10]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameStatus[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameStatus[14] .is_wysiwyg = "true";
defparam \ReceiveFrameStatus[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \ReceiveFrameStatus[15] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameStatus~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameStatus[10]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameStatus[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameStatus[15] .is_wysiwyg = "true";
defparam \ReceiveFrameStatus[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!ReceiveFrameStatus[15] & !ReceiveFrameStatus[14])

	.dataa(gnd),
	.datab(gnd),
	.datac(ReceiveFrameStatus[15]),
	.datad(ReceiveFrameStatus[14]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h000F;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \ReceiveFrameStatus[7] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameStatus~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameStatus[10]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameStatus[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameStatus[7] .is_wysiwyg = "true";
defparam \ReceiveFrameStatus[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N31
dffeas \ReceiveFrameStatus[10] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameStatus~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameStatus[10]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameStatus[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameStatus[10] .is_wysiwyg = "true";
defparam \ReceiveFrameStatus[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N21
dffeas \ReceiveFrameStatus[11] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameStatus~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameStatus[10]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameStatus[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameStatus[11] .is_wysiwyg = "true";
defparam \ReceiveFrameStatus[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \ReceiveFrameStatus[12] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameStatus~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameStatus[10]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameStatus[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameStatus[12] .is_wysiwyg = "true";
defparam \ReceiveFrameStatus[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N25
dffeas \ReceiveFrameStatus[13] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameStatus~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameStatus[10]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameStatus[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameStatus[13] .is_wysiwyg = "true";
defparam \ReceiveFrameStatus[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (!ReceiveFrameStatus[12] & (!ReceiveFrameStatus[13] & (!ReceiveFrameStatus[10] & !ReceiveFrameStatus[11])))

	.dataa(ReceiveFrameStatus[12]),
	.datab(ReceiveFrameStatus[13]),
	.datac(ReceiveFrameStatus[10]),
	.datad(ReceiveFrameStatus[11]),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'h0001;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \ReceiveFrameStatus[4] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameStatus~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameStatus[10]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameStatus[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameStatus[4] .is_wysiwyg = "true";
defparam \ReceiveFrameStatus[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneive_lcell_comb \OUTPUT_data_Reg~19 (
// Equation(s):
// \OUTPUT_data_Reg~19_combout  = (SendFrameHeaderStatus[2] & (\OUTPUT_data_Reg~14_combout  & SendFrameHeaderStatus[1]))

	.dataa(gnd),
	.datab(SendFrameHeaderStatus[2]),
	.datac(\OUTPUT_data_Reg~14_combout ),
	.datad(SendFrameHeaderStatus[1]),
	.cin(gnd),
	.combout(\OUTPUT_data_Reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_data_Reg~19 .lut_mask = 16'hC000;
defparam \OUTPUT_data_Reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \OUTPUT_data_Reg~20 (
// Equation(s):
// \OUTPUT_data_Reg~20_combout  = (!\OUTPUT_data_Reg~19_combout  & (SendFrameHeaderStatus[0] & ((\EN_SendFrame~q ) # (\EN_SendFrame~0_combout ))))

	.dataa(\OUTPUT_data_Reg~19_combout ),
	.datab(\EN_SendFrame~q ),
	.datac(SendFrameHeaderStatus[0]),
	.datad(\EN_SendFrame~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_data_Reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_data_Reg~20 .lut_mask = 16'h5040;
defparam \OUTPUT_data_Reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N31
dffeas \SendFrameStatus[7] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\Add5~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameStatus[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameStatus[7]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameStatus[7] .is_wysiwyg = "true";
defparam \SendFrameStatus[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \SendFrameStatus[4] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\Add5~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameStatus[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameStatus[4]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameStatus[4] .is_wysiwyg = "true";
defparam \SendFrameStatus[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = ((!SendFrameStatus[3] & (!SendFrameStatus[1] & !SendFrameStatus[2]))) # (!SendFrameStatus[4])

	.dataa(SendFrameStatus[3]),
	.datab(SendFrameStatus[1]),
	.datac(SendFrameStatus[4]),
	.datad(SendFrameStatus[2]),
	.cin(gnd),
	.combout(\LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = 16'h0F1F;
defparam \LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!\Rx_Data[5]~input_o  & (!\Rx_Data[3]~input_o  & (\Rx_Data[4]~input_o  & !\Rx_Data[6]~input_o )))

	.dataa(\Rx_Data[5]~input_o ),
	.datab(\Rx_Data[3]~input_o ),
	.datac(\Rx_Data[4]~input_o ),
	.datad(\Rx_Data[6]~input_o ),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0010;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneive_lcell_comb \SendFrameHeaderStatus~14 (
// Equation(s):
// \SendFrameHeaderStatus~14_combout  = (Digtal_CS_Edge[0] & SendFrameHeaderStatus[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(Digtal_CS_Edge[0]),
	.datad(SendFrameHeaderStatus[1]),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~14_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~14 .lut_mask = 16'hF000;
defparam \SendFrameHeaderStatus~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \CLK_Counter_W_EN~0 (
// Equation(s):
// \CLK_Counter_W_EN~0_combout  = (\CLK_Counter_W_EN~q  & ((Digtal_DATA_RD_Edge[0]) # (!Digtal_DATA_RD_Edge[1])))

	.dataa(gnd),
	.datab(Digtal_DATA_RD_Edge[0]),
	.datac(Digtal_DATA_RD_Edge[1]),
	.datad(\CLK_Counter_W_EN~q ),
	.cin(gnd),
	.combout(\CLK_Counter_W_EN~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_Counter_W_EN~0 .lut_mask = 16'hCF00;
defparam \CLK_Counter_W_EN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \SendFrameStatus[0] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\SendFrameStatus~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameStatus[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameStatus[0]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameStatus[0] .is_wysiwyg = "true";
defparam \SendFrameStatus[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \ReceiveFrameStatus~54 (
// Equation(s):
// \ReceiveFrameStatus~54_combout  = (\Equal2~1_combout  & (((ReceiveFrameHeaderStatus[3] & !\ReceiveFrameStatus~53_combout )) # (!ReceiveFrameHeaderStatus[2])))

	.dataa(ReceiveFrameHeaderStatus[2]),
	.datab(\Equal2~1_combout ),
	.datac(ReceiveFrameHeaderStatus[3]),
	.datad(\ReceiveFrameStatus~53_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~54_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~54 .lut_mask = 16'h44C4;
defparam \ReceiveFrameStatus~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \ReceiveFrameStatus~55 (
// Equation(s):
// \ReceiveFrameStatus~55_combout  = (ReceiveFrameHeaderStatus[3] & (\ReceiveFrameStatus~53_combout  & ReceiveFrameHeaderStatus[7]))

	.dataa(gnd),
	.datab(ReceiveFrameHeaderStatus[3]),
	.datac(\ReceiveFrameStatus~53_combout ),
	.datad(ReceiveFrameHeaderStatus[7]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~55_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~55 .lut_mask = 16'hC000;
defparam \ReceiveFrameStatus~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \ReceiveFrameStatus~56 (
// Equation(s):
// \ReceiveFrameStatus~56_combout  = (ReceiveFrameHeaderStatus[2] & (ReceiveFrameStatus[0] & \ReceiveFrameStatus~55_combout ))

	.dataa(ReceiveFrameHeaderStatus[2]),
	.datab(gnd),
	.datac(ReceiveFrameStatus[0]),
	.datad(\ReceiveFrameStatus~55_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~56_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~56 .lut_mask = 16'hA000;
defparam \ReceiveFrameStatus~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \ReceiveFrameStatus~57 (
// Equation(s):
// \ReceiveFrameStatus~57_combout  = ((\ReceiveFrameStatus~42_combout  & (!ReceiveFrameHeaderStatus[6] & ReceiveFrameHeaderStatus[5]))) # (!ReceiveFrameHeaderStatus[2])

	.dataa(ReceiveFrameHeaderStatus[2]),
	.datab(\ReceiveFrameStatus~42_combout ),
	.datac(ReceiveFrameHeaderStatus[6]),
	.datad(ReceiveFrameHeaderStatus[5]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~57_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~57 .lut_mask = 16'h5D55;
defparam \ReceiveFrameStatus~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \ReceiveFrameStatus~58 (
// Equation(s):
// \ReceiveFrameStatus~58_combout  = (\ReceiveFrameStatus~54_combout ) # ((\ReceiveFrameStatus~56_combout ) # ((\ReceiveFrameStatus~57_combout  & \Equal1~2_combout )))

	.dataa(\ReceiveFrameStatus~57_combout ),
	.datab(\Equal1~2_combout ),
	.datac(\ReceiveFrameStatus~54_combout ),
	.datad(\ReceiveFrameStatus~56_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~58_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~58 .lut_mask = 16'hFFF8;
defparam \ReceiveFrameStatus~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \ReceiveFrameStatus~59 (
// Equation(s):
// \ReceiveFrameStatus~59_combout  = (ReceiveFrameHeaderStatus[1] & ReceiveFrameHeaderStatus[0])

	.dataa(gnd),
	.datab(ReceiveFrameHeaderStatus[1]),
	.datac(ReceiveFrameHeaderStatus[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~59_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~59 .lut_mask = 16'hC0C0;
defparam \ReceiveFrameStatus~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~12 (
// Equation(s):
// \ReceiveFrameHeaderStatus~12_combout  = (ReceiveFrameHeaderStatus[4] & (\Equal1~2_combout  & (!\ReceiveFrameStatus[10]~43_combout ))) # (!ReceiveFrameHeaderStatus[4] & (((\Equal2~1_combout ))))

	.dataa(\Equal1~2_combout ),
	.datab(ReceiveFrameHeaderStatus[4]),
	.datac(\ReceiveFrameStatus[10]~43_combout ),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~12_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~12 .lut_mask = 16'h3B08;
defparam \ReceiveFrameHeaderStatus~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~16 (
// Equation(s):
// \ReceiveFrameHeaderStatus~16_combout  = (ReceiveFrameHeaderStatus[4] & (((!\ReceiveFrameStatus[10]~43_combout  & \Equal1~2_combout )))) # (!ReceiveFrameHeaderStatus[4] & (\Equal2~1_combout ))

	.dataa(ReceiveFrameHeaderStatus[4]),
	.datab(\Equal2~1_combout ),
	.datac(\ReceiveFrameStatus[10]~43_combout ),
	.datad(\Equal1~2_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~16_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~16 .lut_mask = 16'h4E44;
defparam \ReceiveFrameHeaderStatus~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~17 (
// Equation(s):
// \ReceiveFrameHeaderStatus~17_combout  = (\ReceiveFrameHeaderStatus~16_combout ) # ((ReceiveFrameHeaderStatus[4] & \ReceiveFrameHeaderStatus~34_combout ))

	.dataa(gnd),
	.datab(ReceiveFrameHeaderStatus[4]),
	.datac(\ReceiveFrameHeaderStatus~16_combout ),
	.datad(\ReceiveFrameHeaderStatus~34_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~17_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~17 .lut_mask = 16'hFCF0;
defparam \ReceiveFrameHeaderStatus~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~23 (
// Equation(s):
// \ReceiveFrameHeaderStatus~23_combout  = (\ReceiveFrameHeaderStatus~34_combout ) # ((\Equal1~2_combout  & (ReceiveFrameHeaderStatus[6] $ (ReceiveFrameHeaderStatus[5]))))

	.dataa(\Equal1~2_combout ),
	.datab(ReceiveFrameHeaderStatus[6]),
	.datac(ReceiveFrameHeaderStatus[5]),
	.datad(\ReceiveFrameHeaderStatus~34_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~23_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~23 .lut_mask = 16'hFF28;
defparam \ReceiveFrameHeaderStatus~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~25 (
// Equation(s):
// \ReceiveFrameHeaderStatus~25_combout  = (\Equal2~1_combout ) # ((\ReceiveFrameStatus~55_combout  & (!\ReceiveFrameStatus~39_combout  & ReceiveFrameHeaderStatus[0])))

	.dataa(\ReceiveFrameStatus~55_combout ),
	.datab(\ReceiveFrameStatus~39_combout ),
	.datac(ReceiveFrameHeaderStatus[0]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~25_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~25 .lut_mask = 16'hFF20;
defparam \ReceiveFrameHeaderStatus~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \SendFrameStatus~16 (
// Equation(s):
// \SendFrameStatus~16_combout  = (SendFrameHeaderStatus[3] & (((!SendFrameHeaderStatus[6] & SendFrameHeaderStatus[5])) # (!SendFrameHeaderStatus[4])))

	.dataa(SendFrameHeaderStatus[6]),
	.datab(SendFrameHeaderStatus[3]),
	.datac(SendFrameHeaderStatus[5]),
	.datad(SendFrameHeaderStatus[4]),
	.cin(gnd),
	.combout(\SendFrameStatus~16_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameStatus~16 .lut_mask = 16'h40CC;
defparam \SendFrameStatus~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \OUTPUT_data_Reg[4]~24 (
// Equation(s):
// \OUTPUT_data_Reg[4]~24_combout  = (CLK_Counter_R[1]) # (((!Digtal_CS_Edge[0]) # (!Digtal_CS_Edge[1])) # (!\Decoder1~1_combout ))

	.dataa(CLK_Counter_R[1]),
	.datab(\Decoder1~1_combout ),
	.datac(Digtal_CS_Edge[1]),
	.datad(Digtal_CS_Edge[0]),
	.cin(gnd),
	.combout(\OUTPUT_data_Reg[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_data_Reg[4]~24 .lut_mask = 16'hBFFF;
defparam \OUTPUT_data_Reg[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \ReceiveFrameStatus~60 (
// Equation(s):
// \ReceiveFrameStatus~60_combout  = (\Add2~28_combout  & ((Digtal_DATA_RD_Edge[1]) # (!Digtal_DATA_RD_Edge[0])))

	.dataa(Digtal_DATA_RD_Edge[1]),
	.datab(gnd),
	.datac(Digtal_DATA_RD_Edge[0]),
	.datad(\Add2~28_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~60_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~60 .lut_mask = 16'hAF00;
defparam \ReceiveFrameStatus~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \ReceiveFrameStatus~61 (
// Equation(s):
// \ReceiveFrameStatus~61_combout  = (\Add2~30_combout  & ((Digtal_DATA_RD_Edge[1]) # (!Digtal_DATA_RD_Edge[0])))

	.dataa(Digtal_DATA_RD_Edge[1]),
	.datab(gnd),
	.datac(Digtal_DATA_RD_Edge[0]),
	.datad(\Add2~30_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~61_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~61 .lut_mask = 16'hAF00;
defparam \ReceiveFrameStatus~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \ReceiveFrameStatus~63 (
// Equation(s):
// \ReceiveFrameStatus~63_combout  = (\Add2~14_combout  & ((Digtal_DATA_RD_Edge[1]) # (!Digtal_DATA_RD_Edge[0])))

	.dataa(Digtal_DATA_RD_Edge[0]),
	.datab(\Add2~14_combout ),
	.datac(gnd),
	.datad(Digtal_DATA_RD_Edge[1]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~63_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~63 .lut_mask = 16'hCC44;
defparam \ReceiveFrameStatus~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \ReceiveFrameStatus~66 (
// Equation(s):
// \ReceiveFrameStatus~66_combout  = (\Add2~20_combout  & ((Digtal_DATA_RD_Edge[1]) # (!Digtal_DATA_RD_Edge[0])))

	.dataa(Digtal_DATA_RD_Edge[1]),
	.datab(gnd),
	.datac(\Add2~20_combout ),
	.datad(Digtal_DATA_RD_Edge[0]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~66_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~66 .lut_mask = 16'hA0F0;
defparam \ReceiveFrameStatus~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \ReceiveFrameStatus~67 (
// Equation(s):
// \ReceiveFrameStatus~67_combout  = (\Add2~22_combout  & ((Digtal_DATA_RD_Edge[1]) # (!Digtal_DATA_RD_Edge[0])))

	.dataa(Digtal_DATA_RD_Edge[1]),
	.datab(gnd),
	.datac(\Add2~22_combout ),
	.datad(Digtal_DATA_RD_Edge[0]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~67_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~67 .lut_mask = 16'hA0F0;
defparam \ReceiveFrameStatus~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \ReceiveFrameStatus~68 (
// Equation(s):
// \ReceiveFrameStatus~68_combout  = (\Add2~24_combout  & ((Digtal_DATA_RD_Edge[1]) # (!Digtal_DATA_RD_Edge[0])))

	.dataa(Digtal_DATA_RD_Edge[0]),
	.datab(\Add2~24_combout ),
	.datac(gnd),
	.datad(Digtal_DATA_RD_Edge[1]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~68_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~68 .lut_mask = 16'hCC44;
defparam \ReceiveFrameStatus~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \ReceiveFrameStatus~69 (
// Equation(s):
// \ReceiveFrameStatus~69_combout  = (\Add2~26_combout  & ((Digtal_DATA_RD_Edge[1]) # (!Digtal_DATA_RD_Edge[0])))

	.dataa(Digtal_DATA_RD_Edge[0]),
	.datab(\Add2~26_combout ),
	.datac(gnd),
	.datad(Digtal_DATA_RD_Edge[1]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~69_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~69 .lut_mask = 16'hCC44;
defparam \ReceiveFrameStatus~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \ReceiveFrameStatus~74 (
// Equation(s):
// \ReceiveFrameStatus~74_combout  = (\Add2~8_combout  & ((Digtal_DATA_RD_Edge[1]) # (!Digtal_DATA_RD_Edge[0])))

	.dataa(Digtal_DATA_RD_Edge[1]),
	.datab(gnd),
	.datac(\Add2~8_combout ),
	.datad(Digtal_DATA_RD_Edge[0]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~74_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~74 .lut_mask = 16'hA0F0;
defparam \ReceiveFrameStatus~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \SendFrameHeaderStatus~21 (
// Equation(s):
// \SendFrameHeaderStatus~21_combout  = (Digtal_CS_Edge[0] & (!SendFrameHeaderStatus[8] & (\SendFrameStatus~11_combout  & !Digtal_CS_Edge[1])))

	.dataa(Digtal_CS_Edge[0]),
	.datab(SendFrameHeaderStatus[8]),
	.datac(\SendFrameStatus~11_combout ),
	.datad(Digtal_CS_Edge[1]),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~21_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~21 .lut_mask = 16'h0020;
defparam \SendFrameHeaderStatus~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \Add5~59 (
// Equation(s):
// \Add5~59_combout  = (Digtal_CS_Edge[0] & (Digtal_CS_Edge[1] & \Add5~38_combout ))

	.dataa(Digtal_CS_Edge[0]),
	.datab(Digtal_CS_Edge[1]),
	.datac(gnd),
	.datad(\Add5~38_combout ),
	.cin(gnd),
	.combout(\Add5~59_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~59 .lut_mask = 16'h8800;
defparam \Add5~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \SendFrameStatus~19 (
// Equation(s):
// \SendFrameStatus~19_combout  = (!Digtal_CS_Edge[1] & (\SendFrameStatus~11_combout  & Digtal_CS_Edge[0]))

	.dataa(Digtal_CS_Edge[1]),
	.datab(gnd),
	.datac(\SendFrameStatus~11_combout ),
	.datad(Digtal_CS_Edge[0]),
	.cin(gnd),
	.combout(\SendFrameStatus~19_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameStatus~19 .lut_mask = 16'h5000;
defparam \SendFrameStatus~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \Add5~66 (
// Equation(s):
// \Add5~66_combout  = (Digtal_CS_Edge[0] & (\Add5~32_combout  & Digtal_CS_Edge[1]))

	.dataa(Digtal_CS_Edge[0]),
	.datab(gnd),
	.datac(\Add5~32_combout ),
	.datad(Digtal_CS_Edge[1]),
	.cin(gnd),
	.combout(\Add5~66_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~66 .lut_mask = 16'hA000;
defparam \Add5~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneive_lcell_comb \SendFrameStatus~20 (
// Equation(s):
// \SendFrameStatus~20_combout  = ((SendFrameHeaderStatus[1] & ((\SendFrameStatus~16_combout ) # (!SendFrameHeaderStatus[2])))) # (!SendFrameHeaderStatus[0])

	.dataa(\SendFrameStatus~16_combout ),
	.datab(SendFrameHeaderStatus[2]),
	.datac(SendFrameHeaderStatus[0]),
	.datad(SendFrameHeaderStatus[1]),
	.cin(gnd),
	.combout(\SendFrameStatus~20_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameStatus~20 .lut_mask = 16'hBF0F;
defparam \SendFrameStatus~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \SendFrameStatus~21 (
// Equation(s):
// \SendFrameStatus~21_combout  = (Digtal_CS_Edge[0] & ((Digtal_CS_Edge[1] & ((\Add5~24_combout ))) # (!Digtal_CS_Edge[1] & (\SendFrameStatus~20_combout ))))

	.dataa(Digtal_CS_Edge[1]),
	.datab(\SendFrameStatus~20_combout ),
	.datac(\Add5~24_combout ),
	.datad(Digtal_CS_Edge[0]),
	.cin(gnd),
	.combout(\SendFrameStatus~21_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameStatus~21 .lut_mask = 16'hE400;
defparam \SendFrameStatus~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \RAM_Q[0]~input (
	.i(RAM_Q[0]),
	.ibar(gnd),
	.o(\RAM_Q[0]~input_o ));
// synopsys translate_off
defparam \RAM_Q[0]~input .bus_hold = "false";
defparam \RAM_Q[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N8
cycloneive_io_ibuf \RAM_Q[2]~input (
	.i(RAM_Q[2]),
	.ibar(gnd),
	.o(\RAM_Q[2]~input_o ));
// synopsys translate_off
defparam \RAM_Q[2]~input .bus_hold = "false";
defparam \RAM_Q[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N15
cycloneive_io_ibuf \RAM_Q[6]~input (
	.i(RAM_Q[6]),
	.ibar(gnd),
	.o(\RAM_Q[6]~input_o ));
// synopsys translate_off
defparam \RAM_Q[6]~input .bus_hold = "false";
defparam \RAM_Q[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \Out_Data[0]~output (
	.i(OUTPUT_data_Reg[0]),
	.oe(\CS~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_Data[0]~output .bus_hold = "false";
defparam \Out_Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \Out_Data[1]~output (
	.i(OUTPUT_data_Reg[1]),
	.oe(\CS~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_Data[1]~output .bus_hold = "false";
defparam \Out_Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \Out_Data[2]~output (
	.i(OUTPUT_data_Reg[2]),
	.oe(\CS~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_Data[2]~output .bus_hold = "false";
defparam \Out_Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \Out_Data[3]~output (
	.i(OUTPUT_data_Reg[3]),
	.oe(\CS~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_Data[3]~output .bus_hold = "false";
defparam \Out_Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \Out_Data[4]~output (
	.i(OUTPUT_data_Reg[4]),
	.oe(\CS~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_Data[4]~output .bus_hold = "false";
defparam \Out_Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \Out_Data[5]~output (
	.i(OUTPUT_data_Reg[5]),
	.oe(\CS~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_Data[5]~output .bus_hold = "false";
defparam \Out_Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \Out_Data[6]~output (
	.i(OUTPUT_data_Reg[6]),
	.oe(\CS~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_Data[6]~output .bus_hold = "false";
defparam \Out_Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \Out_Data[7]~output (
	.i(OUTPUT_data_Reg[7]),
	.oe(\CS~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_Data[7]~output .bus_hold = "false";
defparam \Out_Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneive_io_obuf \RAM_Data_In[0]~output (
	.i(\Rx_Data[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_Data_In[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_Data_In[0]~output .bus_hold = "false";
defparam \RAM_Data_In[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \RAM_Data_In[1]~output (
	.i(\Rx_Data[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_Data_In[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_Data_In[1]~output .bus_hold = "false";
defparam \RAM_Data_In[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneive_io_obuf \RAM_Data_In[2]~output (
	.i(\Rx_Data[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_Data_In[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_Data_In[2]~output .bus_hold = "false";
defparam \RAM_Data_In[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \RAM_Data_In[3]~output (
	.i(\Rx_Data[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_Data_In[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_Data_In[3]~output .bus_hold = "false";
defparam \RAM_Data_In[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \RAM_Data_In[4]~output (
	.i(\Rx_Data[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_Data_In[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_Data_In[4]~output .bus_hold = "false";
defparam \RAM_Data_In[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N23
cycloneive_io_obuf \RAM_Data_In[5]~output (
	.i(\Rx_Data[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_Data_In[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_Data_In[5]~output .bus_hold = "false";
defparam \RAM_Data_In[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \RAM_Data_In[6]~output (
	.i(\Rx_Data[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_Data_In[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_Data_In[6]~output .bus_hold = "false";
defparam \RAM_Data_In[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \RAM_Data_In[7]~output (
	.i(\Rx_Data[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_Data_In[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_Data_In[7]~output .bus_hold = "false";
defparam \RAM_Data_In[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneive_io_obuf \RAM_RDADD[0]~output (
	.i(RAM_rdaddress_Reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[0]~output .bus_hold = "false";
defparam \RAM_RDADD[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N9
cycloneive_io_obuf \RAM_RDADD[1]~output (
	.i(RAM_rdaddress_Reg[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[1]~output .bus_hold = "false";
defparam \RAM_RDADD[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \RAM_RDADD[2]~output (
	.i(RAM_rdaddress_Reg[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[2]~output .bus_hold = "false";
defparam \RAM_RDADD[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \RAM_RDADD[3]~output (
	.i(RAM_rdaddress_Reg[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[3]~output .bus_hold = "false";
defparam \RAM_RDADD[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \RAM_RDADD[4]~output (
	.i(RAM_rdaddress_Reg[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[4]~output .bus_hold = "false";
defparam \RAM_RDADD[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \RAM_RDADD[5]~output (
	.i(RAM_rdaddress_Reg[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[5]~output .bus_hold = "false";
defparam \RAM_RDADD[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \RAM_RDADD[6]~output (
	.i(RAM_rdaddress_Reg[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[6]~output .bus_hold = "false";
defparam \RAM_RDADD[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N9
cycloneive_io_obuf \RAM_RDADD[7]~output (
	.i(RAM_rdaddress_Reg[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[7]~output .bus_hold = "false";
defparam \RAM_RDADD[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \RAM_RDADD[8]~output (
	.i(RAM_rdaddress_Reg[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[8]~output .bus_hold = "false";
defparam \RAM_RDADD[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \RAM_RDADD[9]~output (
	.i(RAM_rdaddress_Reg[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[9]~output .bus_hold = "false";
defparam \RAM_RDADD[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N2
cycloneive_io_obuf \RAM_RDADD[10]~output (
	.i(RAM_rdaddress_Reg[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[10]~output .bus_hold = "false";
defparam \RAM_RDADD[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \RAM_RDADD[11]~output (
	.i(RAM_rdaddress_Reg[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[11]~output .bus_hold = "false";
defparam \RAM_RDADD[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \RAM_RDADD[12]~output (
	.i(RAM_rdaddress_Reg[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[12]~output .bus_hold = "false";
defparam \RAM_RDADD[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \RAM_RDADD[13]~output (
	.i(RAM_rdaddress_Reg[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[13]~output .bus_hold = "false";
defparam \RAM_RDADD[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N2
cycloneive_io_obuf \RAM_RDADD[14]~output (
	.i(RAM_rdaddress_Reg[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[14]~output .bus_hold = "false";
defparam \RAM_RDADD[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \RAM_RDADD[15]~output (
	.i(RAM_rdaddress_Reg[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[15]~output .bus_hold = "false";
defparam \RAM_RDADD[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \RAM_RDADD[16]~output (
	.i(RAM_rdaddress_Reg[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[16]~output .bus_hold = "false";
defparam \RAM_RDADD[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N16
cycloneive_io_obuf \RAM_RDADD[17]~output (
	.i(RAM_rdaddress_Reg[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[17]~output .bus_hold = "false";
defparam \RAM_RDADD[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \RAM_RDADD[18]~output (
	.i(RAM_rdaddress_Reg[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[18]~output .bus_hold = "false";
defparam \RAM_RDADD[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \RAM_RDADD[19]~output (
	.i(RAM_rdaddress_Reg[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[19]~output .bus_hold = "false";
defparam \RAM_RDADD[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N23
cycloneive_io_obuf \RAM_RDADD[20]~output (
	.i(RAM_rdaddress_Reg[20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[20]~output .bus_hold = "false";
defparam \RAM_RDADD[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \RAM_RDADD[21]~output (
	.i(RAM_rdaddress_Reg[21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[21]~output .bus_hold = "false";
defparam \RAM_RDADD[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \RAM_RDADD[22]~output (
	.i(RAM_rdaddress_Reg[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[22]~output .bus_hold = "false";
defparam \RAM_RDADD[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \RAM_RDADD[23]~output (
	.i(RAM_rdaddress_Reg[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[23]~output .bus_hold = "false";
defparam \RAM_RDADD[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \RAM_RDADD[24]~output (
	.i(RAM_rdaddress_Reg[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[24]~output .bus_hold = "false";
defparam \RAM_RDADD[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N16
cycloneive_io_obuf \RAM_RDADD[25]~output (
	.i(RAM_rdaddress_Reg[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[25]~output .bus_hold = "false";
defparam \RAM_RDADD[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N2
cycloneive_io_obuf \RAM_RDADD[26]~output (
	.i(RAM_rdaddress_Reg[26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[26]~output .bus_hold = "false";
defparam \RAM_RDADD[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \RAM_RDADD[27]~output (
	.i(RAM_rdaddress_Reg[27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[27]~output .bus_hold = "false";
defparam \RAM_RDADD[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \RAM_RDADD[28]~output (
	.i(RAM_rdaddress_Reg[28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[28]~output .bus_hold = "false";
defparam \RAM_RDADD[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \RAM_RDADD[29]~output (
	.i(RAM_rdaddress_Reg[29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[29]~output .bus_hold = "false";
defparam \RAM_RDADD[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N23
cycloneive_io_obuf \RAM_RDADD[30]~output (
	.i(RAM_rdaddress_Reg[30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDADD[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDADD[30]~output .bus_hold = "false";
defparam \RAM_RDADD[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cycloneive_io_obuf \RAM_WRADD[0]~output (
	.i(RAM_wraddress_Reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[0]~output .bus_hold = "false";
defparam \RAM_WRADD[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \RAM_WRADD[1]~output (
	.i(RAM_wraddress_Reg[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[1]~output .bus_hold = "false";
defparam \RAM_WRADD[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \RAM_WRADD[2]~output (
	.i(RAM_wraddress_Reg[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[2]~output .bus_hold = "false";
defparam \RAM_WRADD[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N9
cycloneive_io_obuf \RAM_WRADD[3]~output (
	.i(RAM_wraddress_Reg[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[3]~output .bus_hold = "false";
defparam \RAM_WRADD[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N2
cycloneive_io_obuf \RAM_WRADD[4]~output (
	.i(RAM_wraddress_Reg[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[4]~output .bus_hold = "false";
defparam \RAM_WRADD[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N23
cycloneive_io_obuf \RAM_WRADD[5]~output (
	.i(RAM_wraddress_Reg[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[5]~output .bus_hold = "false";
defparam \RAM_WRADD[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \RAM_WRADD[6]~output (
	.i(RAM_wraddress_Reg[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[6]~output .bus_hold = "false";
defparam \RAM_WRADD[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \RAM_WRADD[7]~output (
	.i(RAM_wraddress_Reg[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[7]~output .bus_hold = "false";
defparam \RAM_WRADD[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N16
cycloneive_io_obuf \RAM_WRADD[8]~output (
	.i(RAM_wraddress_Reg[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[8]~output .bus_hold = "false";
defparam \RAM_WRADD[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N9
cycloneive_io_obuf \RAM_WRADD[9]~output (
	.i(RAM_wraddress_Reg[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[9]~output .bus_hold = "false";
defparam \RAM_WRADD[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N2
cycloneive_io_obuf \RAM_WRADD[10]~output (
	.i(RAM_wraddress_Reg[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[10]~output .bus_hold = "false";
defparam \RAM_WRADD[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \RAM_WRADD[11]~output (
	.i(RAM_wraddress_Reg[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[11]~output .bus_hold = "false";
defparam \RAM_WRADD[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \RAM_WRADD[12]~output (
	.i(RAM_wraddress_Reg[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[12]~output .bus_hold = "false";
defparam \RAM_WRADD[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \RAM_WRADD[13]~output (
	.i(RAM_wraddress_Reg[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[13]~output .bus_hold = "false";
defparam \RAM_WRADD[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \RAM_WRADD[14]~output (
	.i(RAM_wraddress_Reg[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[14]~output .bus_hold = "false";
defparam \RAM_WRADD[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \RAM_WRADD[15]~output (
	.i(RAM_wraddress_Reg[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[15]~output .bus_hold = "false";
defparam \RAM_WRADD[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \RAM_WRADD[16]~output (
	.i(RAM_wraddress_Reg[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[16]~output .bus_hold = "false";
defparam \RAM_WRADD[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N2
cycloneive_io_obuf \RAM_WRADD[17]~output (
	.i(RAM_wraddress_Reg[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[17]~output .bus_hold = "false";
defparam \RAM_WRADD[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \RAM_WRADD[18]~output (
	.i(RAM_wraddress_Reg[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[18]~output .bus_hold = "false";
defparam \RAM_WRADD[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N23
cycloneive_io_obuf \RAM_WRADD[19]~output (
	.i(RAM_wraddress_Reg[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[19]~output .bus_hold = "false";
defparam \RAM_WRADD[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N23
cycloneive_io_obuf \RAM_WRADD[20]~output (
	.i(RAM_wraddress_Reg[20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[20]~output .bus_hold = "false";
defparam \RAM_WRADD[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N9
cycloneive_io_obuf \RAM_WRADD[21]~output (
	.i(RAM_wraddress_Reg[21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[21]~output .bus_hold = "false";
defparam \RAM_WRADD[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \RAM_WRADD[22]~output (
	.i(RAM_wraddress_Reg[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[22]~output .bus_hold = "false";
defparam \RAM_WRADD[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \RAM_WRADD[23]~output (
	.i(RAM_wraddress_Reg[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[23]~output .bus_hold = "false";
defparam \RAM_WRADD[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \RAM_WRADD[24]~output (
	.i(RAM_wraddress_Reg[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[24]~output .bus_hold = "false";
defparam \RAM_WRADD[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \RAM_WRADD[25]~output (
	.i(RAM_wraddress_Reg[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[25]~output .bus_hold = "false";
defparam \RAM_WRADD[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \RAM_WRADD[26]~output (
	.i(RAM_wraddress_Reg[26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[26]~output .bus_hold = "false";
defparam \RAM_WRADD[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \RAM_WRADD[27]~output (
	.i(RAM_wraddress_Reg[27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[27]~output .bus_hold = "false";
defparam \RAM_WRADD[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N16
cycloneive_io_obuf \RAM_WRADD[28]~output (
	.i(RAM_wraddress_Reg[28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[28]~output .bus_hold = "false";
defparam \RAM_WRADD[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \RAM_WRADD[29]~output (
	.i(RAM_wraddress_Reg[29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[29]~output .bus_hold = "false";
defparam \RAM_WRADD[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N16
cycloneive_io_obuf \RAM_WRADD[30]~output (
	.i(RAM_wraddress_Reg[30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WRADD[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WRADD[30]~output .bus_hold = "false";
defparam \RAM_WRADD[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \RAM_RDEN~output (
	.i(\RAM_rden_Reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_RDEN~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_RDEN~output .bus_hold = "false";
defparam \RAM_RDEN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \RAM_WREN~output (
	.i(\RAM_wren_Reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_WREN~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_WREN~output .bus_hold = "false";
defparam \RAM_WREN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \CLOCK_Digtal~input (
	.i(CLOCK_Digtal),
	.ibar(gnd),
	.o(\CLOCK_Digtal~input_o ));
// synopsys translate_off
defparam \CLOCK_Digtal~input .bus_hold = "false";
defparam \CLOCK_Digtal~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLOCK_Digtal~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_Digtal~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_Digtal~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_Digtal~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_Digtal~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N22
cycloneive_io_ibuf \CS~input (
	.i(CS),
	.ibar(gnd),
	.o(\CS~input_o ));
// synopsys translate_off
defparam \CS~input .bus_hold = "false";
defparam \CS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \Digtal_CS_Edge[0]~feeder (
// Equation(s):
// \Digtal_CS_Edge[0]~feeder_combout  = \CS~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CS~input_o ),
	.cin(gnd),
	.combout(\Digtal_CS_Edge[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Digtal_CS_Edge[0]~feeder .lut_mask = 16'hFF00;
defparam \Digtal_CS_Edge[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N9
dffeas \Digtal_CS_Edge[0] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\Digtal_CS_Edge[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Digtal_CS_Edge[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digtal_CS_Edge[0] .is_wysiwyg = "true";
defparam \Digtal_CS_Edge[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N15
dffeas \Digtal_CS_Edge[1] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Digtal_CS_Edge[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Digtal_CS_Edge[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Digtal_CS_Edge[1] .is_wysiwyg = "true";
defparam \Digtal_CS_Edge[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (!Digtal_CS_Edge[1] & Digtal_CS_Edge[0])

	.dataa(gnd),
	.datab(Digtal_CS_Edge[1]),
	.datac(Digtal_CS_Edge[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~1 .lut_mask = 16'h3030;
defparam \Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \SendFrameHeaderStatus~12 (
// Equation(s):
// \SendFrameHeaderStatus~12_combout  = (SendFrameHeaderStatus[3]) # (SendFrameHeaderStatus[4])

	.dataa(SendFrameHeaderStatus[3]),
	.datab(gnd),
	.datac(SendFrameHeaderStatus[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~12_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~12 .lut_mask = 16'hFAFA;
defparam \SendFrameHeaderStatus~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \RD~input (
	.i(RD),
	.ibar(gnd),
	.o(\RD~input_o ));
// synopsys translate_off
defparam \RD~input .bus_hold = "false";
defparam \RD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \Digtal_DATA_RD_Edge[0]~feeder (
// Equation(s):
// \Digtal_DATA_RD_Edge[0]~feeder_combout  = \RD~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RD~input_o ),
	.cin(gnd),
	.combout(\Digtal_DATA_RD_Edge[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Digtal_DATA_RD_Edge[0]~feeder .lut_mask = 16'hFF00;
defparam \Digtal_DATA_RD_Edge[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \Digtal_DATA_RD_Edge[0] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\Digtal_DATA_RD_Edge[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Digtal_DATA_RD_Edge[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digtal_DATA_RD_Edge[0] .is_wysiwyg = "true";
defparam \Digtal_DATA_RD_Edge[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \Digtal_DATA_RD_Edge[1] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Digtal_DATA_RD_Edge[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Digtal_DATA_RD_Edge[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Digtal_DATA_RD_Edge[1] .is_wysiwyg = "true";
defparam \Digtal_DATA_RD_Edge[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \RAM_wren_Reg~2 (
// Equation(s):
// \RAM_wren_Reg~2_combout  = Digtal_DATA_RD_Edge[0] $ (!Digtal_DATA_RD_Edge[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(Digtal_DATA_RD_Edge[0]),
	.datad(Digtal_DATA_RD_Edge[1]),
	.cin(gnd),
	.combout(\RAM_wren_Reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_wren_Reg~2 .lut_mask = 16'hF00F;
defparam \RAM_wren_Reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (ReceiveFrameStatus[1] & (!\Add2~1 )) # (!ReceiveFrameStatus[1] & ((\Add2~1 ) # (GND)))
// \Add2~3  = CARRY((!\Add2~1 ) # (!ReceiveFrameStatus[1]))

	.dataa(gnd),
	.datab(ReceiveFrameStatus[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h3C3F;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N22
cycloneive_io_ibuf \Rx_Data[1]~input (
	.i(Rx_Data[1]),
	.ibar(gnd),
	.o(\Rx_Data[1]~input_o ));
// synopsys translate_off
defparam \Rx_Data[1]~input .bus_hold = "false";
defparam \Rx_Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N22
cycloneive_io_ibuf \Rx_Data[3]~input (
	.i(Rx_Data[3]),
	.ibar(gnd),
	.o(\Rx_Data[3]~input_o ));
// synopsys translate_off
defparam \Rx_Data[3]~input .bus_hold = "false";
defparam \Rx_Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N8
cycloneive_io_ibuf \Rx_Data[4]~input (
	.i(Rx_Data[4]),
	.ibar(gnd),
	.o(\Rx_Data[4]~input_o ));
// synopsys translate_off
defparam \Rx_Data[4]~input .bus_hold = "false";
defparam \Rx_Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \Rx_Data[6]~input (
	.i(Rx_Data[6]),
	.ibar(gnd),
	.o(\Rx_Data[6]~input_o ));
// synopsys translate_off
defparam \Rx_Data[6]~input .bus_hold = "false";
defparam \Rx_Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (\Rx_Data[5]~input_o  & (\Rx_Data[3]~input_o  & (!\Rx_Data[4]~input_o  & \Rx_Data[6]~input_o )))

	.dataa(\Rx_Data[5]~input_o ),
	.datab(\Rx_Data[3]~input_o ),
	.datac(\Rx_Data[4]~input_o ),
	.datad(\Rx_Data[6]~input_o ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0800;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N22
cycloneive_io_ibuf \Rx_Data[0]~input (
	.i(Rx_Data[0]),
	.ibar(gnd),
	.o(\Rx_Data[0]~input_o ));
// synopsys translate_off
defparam \Rx_Data[0]~input .bus_hold = "false";
defparam \Rx_Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (\Equal1~0_combout  & (\Rx_Data[1]~input_o  & (\Equal2~0_combout  & \Rx_Data[0]~input_o )))

	.dataa(\Equal1~0_combout ),
	.datab(\Rx_Data[1]~input_o ),
	.datac(\Equal2~0_combout ),
	.datad(\Rx_Data[0]~input_o ),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h8000;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~15 (
// Equation(s):
// \ReceiveFrameHeaderStatus~15_combout  = (ReceiveFrameHeaderStatus[4] & \Equal2~1_combout )

	.dataa(gnd),
	.datab(ReceiveFrameHeaderStatus[4]),
	.datac(gnd),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~15_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~15 .lut_mask = 16'hCC00;
defparam \ReceiveFrameHeaderStatus~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \ReceiveFrameHeaderStatus[4]~2 (
// Equation(s):
// \ReceiveFrameHeaderStatus[4]~2_combout  = (ReceiveFrameHeaderStatus[3] & (\ReceiveFrameHeaderStatus~17_combout )) # (!ReceiveFrameHeaderStatus[3] & ((\ReceiveFrameHeaderStatus~15_combout )))

	.dataa(\ReceiveFrameHeaderStatus~17_combout ),
	.datab(\ReceiveFrameHeaderStatus~15_combout ),
	.datac(gnd),
	.datad(ReceiveFrameHeaderStatus[3]),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus[4]~2 .lut_mask = 16'hAACC;
defparam \ReceiveFrameHeaderStatus[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cycloneive_io_ibuf \Rx_Data[7]~input (
	.i(Rx_Data[7]),
	.ibar(gnd),
	.o(\Rx_Data[7]~input_o ));
// synopsys translate_off
defparam \Rx_Data[7]~input .bus_hold = "false";
defparam \Rx_Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y8_N15
cycloneive_io_ibuf \Rx_Data[2]~input (
	.i(Rx_Data[2]),
	.ibar(gnd),
	.o(\Rx_Data[2]~input_o ));
// synopsys translate_off
defparam \Rx_Data[2]~input .bus_hold = "false";
defparam \Rx_Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N0
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\Rx_Data[7]~input_o  & !\Rx_Data[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Rx_Data[7]~input_o ),
	.datad(\Rx_Data[2]~input_o ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h00F0;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (\Equal1~1_combout  & (!\Rx_Data[1]~input_o  & (\Equal1~0_combout  & !\Rx_Data[0]~input_o )))

	.dataa(\Equal1~1_combout ),
	.datab(\Rx_Data[1]~input_o ),
	.datac(\Equal1~0_combout ),
	.datad(\Rx_Data[0]~input_o ),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0020;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~18 (
// Equation(s):
// \ReceiveFrameHeaderStatus~18_combout  = (ReceiveFrameHeaderStatus[4] & \Equal1~2_combout )

	.dataa(gnd),
	.datab(ReceiveFrameHeaderStatus[4]),
	.datac(\Equal1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~18_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~18 .lut_mask = 16'hC0C0;
defparam \ReceiveFrameHeaderStatus~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \ReceiveFrameStatus~42 (
// Equation(s):
// \ReceiveFrameStatus~42_combout  = (ReceiveFrameHeaderStatus[4] & ReceiveFrameHeaderStatus[3])

	.dataa(gnd),
	.datab(ReceiveFrameHeaderStatus[4]),
	.datac(gnd),
	.datad(ReceiveFrameHeaderStatus[3]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~42_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~42 .lut_mask = 16'hCC00;
defparam \ReceiveFrameStatus~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~22 (
// Equation(s):
// \ReceiveFrameHeaderStatus~22_combout  = (\Equal2~1_combout  & ReceiveFrameHeaderStatus[6])

	.dataa(gnd),
	.datab(\Equal2~1_combout ),
	.datac(gnd),
	.datad(ReceiveFrameHeaderStatus[6]),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~22_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~22 .lut_mask = 16'hCC00;
defparam \ReceiveFrameHeaderStatus~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \ReceiveFrameHeaderStatus[6]~4 (
// Equation(s):
// \ReceiveFrameHeaderStatus[6]~4_combout  = (\ReceiveFrameStatus~42_combout  & (\ReceiveFrameHeaderStatus~23_combout )) # (!\ReceiveFrameStatus~42_combout  & ((\ReceiveFrameHeaderStatus~22_combout )))

	.dataa(\ReceiveFrameHeaderStatus~23_combout ),
	.datab(\ReceiveFrameHeaderStatus~22_combout ),
	.datac(gnd),
	.datad(\ReceiveFrameStatus~42_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus[6]~4 .lut_mask = 16'hAACC;
defparam \ReceiveFrameHeaderStatus[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~24 (
// Equation(s):
// \ReceiveFrameHeaderStatus~24_combout  = (\Equal1~2_combout  & ReceiveFrameHeaderStatus[6])

	.dataa(\Equal1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(ReceiveFrameHeaderStatus[6]),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~24_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~24 .lut_mask = 16'hAA00;
defparam \ReceiveFrameHeaderStatus~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \ReceiveFrameStatus[10]~38 (
// Equation(s):
// \ReceiveFrameStatus[10]~38_combout  = (ReceiveFrameHeaderStatus[4] & (ReceiveFrameHeaderStatus[3] & (ReceiveFrameHeaderStatus[6] & ReceiveFrameHeaderStatus[5])))

	.dataa(ReceiveFrameHeaderStatus[4]),
	.datab(ReceiveFrameHeaderStatus[3]),
	.datac(ReceiveFrameHeaderStatus[6]),
	.datad(ReceiveFrameHeaderStatus[5]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus[10]~38 .lut_mask = 16'h8000;
defparam \ReceiveFrameStatus[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~27 (
// Equation(s):
// \ReceiveFrameHeaderStatus~27_combout  = (\ReceiveFrameStatus~70_combout ) # ((\Equal2~1_combout  & ((\ReceiveFrameStatus[10]~38_combout ) # (!\ReceiveFrameStatus~42_combout ))))

	.dataa(\Equal2~1_combout ),
	.datab(\ReceiveFrameStatus[10]~38_combout ),
	.datac(\ReceiveFrameStatus~42_combout ),
	.datad(\ReceiveFrameStatus~70_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~27_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~27 .lut_mask = 16'hFF8A;
defparam \ReceiveFrameHeaderStatus~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~8 (
// Equation(s):
// \ReceiveFrameHeaderStatus~8_combout  = (\Equal2~1_combout  & ReceiveFrameHeaderStatus[7])

	.dataa(gnd),
	.datab(\Equal2~1_combout ),
	.datac(ReceiveFrameHeaderStatus[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~8_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~8 .lut_mask = 16'hC0C0;
defparam \ReceiveFrameHeaderStatus~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~9 (
// Equation(s):
// \ReceiveFrameHeaderStatus~9_combout  = (ReceiveFrameHeaderStatus[7] & ((\Equal1~2_combout ) # ((\ReceiveFrameStatus[10]~43_combout )))) # (!ReceiveFrameHeaderStatus[7] & (((\Equal2~1_combout  & \ReceiveFrameStatus[10]~43_combout ))))

	.dataa(\Equal1~2_combout ),
	.datab(\Equal2~1_combout ),
	.datac(ReceiveFrameHeaderStatus[7]),
	.datad(\ReceiveFrameStatus[10]~43_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~9_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~9 .lut_mask = 16'hFCA0;
defparam \ReceiveFrameHeaderStatus~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \ReceiveFrameHeaderStatus[7]~0 (
// Equation(s):
// \ReceiveFrameHeaderStatus[7]~0_combout  = (\ReceiveFrameStatus~42_combout  & ((\ReceiveFrameHeaderStatus~9_combout ))) # (!\ReceiveFrameStatus~42_combout  & (\ReceiveFrameHeaderStatus~8_combout ))

	.dataa(\ReceiveFrameStatus~42_combout ),
	.datab(\ReceiveFrameHeaderStatus~8_combout ),
	.datac(gnd),
	.datad(\ReceiveFrameHeaderStatus~9_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus[7]~0 .lut_mask = 16'hEE44;
defparam \ReceiveFrameHeaderStatus[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~10 (
// Equation(s):
// \ReceiveFrameHeaderStatus~10_combout  = (\Equal1~2_combout  & ReceiveFrameHeaderStatus[7])

	.dataa(\Equal1~2_combout ),
	.datab(gnd),
	.datac(ReceiveFrameHeaderStatus[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~10_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~10 .lut_mask = 16'hA0A0;
defparam \ReceiveFrameHeaderStatus~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (Digtal_DATA_RD_Edge[0] & !Digtal_DATA_RD_Edge[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(Digtal_DATA_RD_Edge[0]),
	.datad(Digtal_DATA_RD_Edge[1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h00F0;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~11 (
// Equation(s):
// \ReceiveFrameHeaderStatus~11_combout  = (\EN_SendFrame~0_combout ) # ((!ReceiveFrameHeaderStatus[8] & (!\RAM_wren_Reg~2_combout  & \Equal0~0_combout )))

	.dataa(ReceiveFrameHeaderStatus[8]),
	.datab(\RAM_wren_Reg~2_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\EN_SendFrame~0_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~11_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~11 .lut_mask = 16'hFF10;
defparam \ReceiveFrameHeaderStatus~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \ReceiveFrameHeaderStatus[7] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameHeaderStatus[7]~0_combout ),
	.asdata(\ReceiveFrameHeaderStatus~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ReceiveFrameHeaderStatus~7_combout ),
	.sload(\ReceiveFrameStatus~39_combout ),
	.ena(\ReceiveFrameHeaderStatus~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameHeaderStatus[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus[7] .is_wysiwyg = "true";
defparam \ReceiveFrameHeaderStatus[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~34 (
// Equation(s):
// \ReceiveFrameHeaderStatus~34_combout  = (ReceiveFrameHeaderStatus[5] & (ReceiveFrameHeaderStatus[6] & ((\Equal2~1_combout ) # (ReceiveFrameHeaderStatus[7]))))

	.dataa(ReceiveFrameHeaderStatus[5]),
	.datab(\Equal2~1_combout ),
	.datac(ReceiveFrameHeaderStatus[7]),
	.datad(ReceiveFrameHeaderStatus[6]),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~34_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~34 .lut_mask = 16'hA800;
defparam \ReceiveFrameHeaderStatus~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \ReceiveFrameStatus~72 (
// Equation(s):
// \ReceiveFrameStatus~72_combout  = (ReceiveFrameHeaderStatus[2] & (ReceiveFrameHeaderStatus[1] & (!\ReceiveFrameHeaderStatus~7_combout  & \Equal2~1_combout )))

	.dataa(ReceiveFrameHeaderStatus[2]),
	.datab(ReceiveFrameHeaderStatus[1]),
	.datac(\ReceiveFrameHeaderStatus~7_combout ),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~72_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~72 .lut_mask = 16'h0800;
defparam \ReceiveFrameStatus~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~29 (
// Equation(s):
// \ReceiveFrameHeaderStatus~29_combout  = (\ReceiveFrameStatus~42_combout  & (\ReceiveFrameStatus~71_combout  & (\ReceiveFrameHeaderStatus~34_combout ))) # (!\ReceiveFrameStatus~42_combout  & (((\ReceiveFrameStatus~72_combout ))))

	.dataa(\ReceiveFrameStatus~71_combout ),
	.datab(\ReceiveFrameHeaderStatus~34_combout ),
	.datac(\ReceiveFrameStatus~42_combout ),
	.datad(\ReceiveFrameStatus~72_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~29_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~29 .lut_mask = 16'h8F80;
defparam \ReceiveFrameHeaderStatus~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~30 (
// Equation(s):
// \ReceiveFrameHeaderStatus~30_combout  = (ReceiveFrameHeaderStatus[2] & (((\ReceiveFrameStatus~42_combout  & !\ReceiveFrameStatus[10]~43_combout )) # (!ReceiveFrameHeaderStatus[1]))) # (!ReceiveFrameHeaderStatus[2] & (((ReceiveFrameHeaderStatus[1]))))

	.dataa(ReceiveFrameHeaderStatus[2]),
	.datab(\ReceiveFrameStatus~42_combout ),
	.datac(\ReceiveFrameStatus[10]~43_combout ),
	.datad(ReceiveFrameHeaderStatus[1]),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~30_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~30 .lut_mask = 16'h5DAA;
defparam \ReceiveFrameHeaderStatus~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~31 (
// Equation(s):
// \ReceiveFrameHeaderStatus~31_combout  = (\ReceiveFrameHeaderStatus~29_combout ) # ((!\ReceiveFrameHeaderStatus~7_combout  & (\Equal1~2_combout  & \ReceiveFrameHeaderStatus~30_combout )))

	.dataa(\ReceiveFrameHeaderStatus~7_combout ),
	.datab(\Equal1~2_combout ),
	.datac(\ReceiveFrameHeaderStatus~29_combout ),
	.datad(\ReceiveFrameHeaderStatus~30_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~31_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~31 .lut_mask = 16'hF4F0;
defparam \ReceiveFrameHeaderStatus~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N7
dffeas \ReceiveFrameHeaderStatus[2] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameHeaderStatus~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameHeaderStatus~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameHeaderStatus[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus[2] .is_wysiwyg = "true";
defparam \ReceiveFrameHeaderStatus[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \ReceiveFrameStatus~71 (
// Equation(s):
// \ReceiveFrameStatus~71_combout  = (ReceiveFrameHeaderStatus[1] & (!\ReceiveFrameHeaderStatus~7_combout  & ReceiveFrameHeaderStatus[2]))

	.dataa(gnd),
	.datab(ReceiveFrameHeaderStatus[1]),
	.datac(\ReceiveFrameHeaderStatus~7_combout ),
	.datad(ReceiveFrameHeaderStatus[2]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~71_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~71 .lut_mask = 16'h0C00;
defparam \ReceiveFrameStatus~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~28 (
// Equation(s):
// \ReceiveFrameHeaderStatus~28_combout  = (\ReceiveFrameHeaderStatus~7_combout  & (\ReceiveFrameHeaderStatus~27_combout  & ((\ReceiveFrameStatus~71_combout )))) # (!\ReceiveFrameHeaderStatus~7_combout  & ((\ReceiveFrameStatus~44_combout ) # 
// ((\ReceiveFrameHeaderStatus~27_combout  & \ReceiveFrameStatus~71_combout ))))

	.dataa(\ReceiveFrameHeaderStatus~7_combout ),
	.datab(\ReceiveFrameHeaderStatus~27_combout ),
	.datac(\ReceiveFrameStatus~44_combout ),
	.datad(\ReceiveFrameStatus~71_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~28_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~28 .lut_mask = 16'hDC50;
defparam \ReceiveFrameHeaderStatus~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \ReceiveFrameHeaderStatus[1] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameHeaderStatus~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameHeaderStatus~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameHeaderStatus[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus[1] .is_wysiwyg = "true";
defparam \ReceiveFrameHeaderStatus[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneive_lcell_comb \ReceiveFrameStatus~39 (
// Equation(s):
// \ReceiveFrameStatus~39_combout  = (!ReceiveFrameHeaderStatus[2]) # (!ReceiveFrameHeaderStatus[1])

	.dataa(gnd),
	.datab(ReceiveFrameHeaderStatus[1]),
	.datac(gnd),
	.datad(ReceiveFrameHeaderStatus[2]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~39_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~39 .lut_mask = 16'h33FF;
defparam \ReceiveFrameStatus~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \ReceiveFrameHeaderStatus[6] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameHeaderStatus[6]~4_combout ),
	.asdata(\ReceiveFrameHeaderStatus~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ReceiveFrameHeaderStatus~7_combout ),
	.sload(\ReceiveFrameStatus~39_combout ),
	.ena(\ReceiveFrameHeaderStatus~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameHeaderStatus[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus[6] .is_wysiwyg = "true";
defparam \ReceiveFrameHeaderStatus[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~20 (
// Equation(s):
// \ReceiveFrameHeaderStatus~20_combout  = (\ReceiveFrameHeaderStatus~34_combout ) # ((\Equal1~2_combout  & ((!ReceiveFrameHeaderStatus[5]) # (!ReceiveFrameHeaderStatus[6]))))

	.dataa(\Equal1~2_combout ),
	.datab(ReceiveFrameHeaderStatus[6]),
	.datac(ReceiveFrameHeaderStatus[5]),
	.datad(\ReceiveFrameHeaderStatus~34_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~20_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~20 .lut_mask = 16'hFF2A;
defparam \ReceiveFrameHeaderStatus~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~19 (
// Equation(s):
// \ReceiveFrameHeaderStatus~19_combout  = (\Equal2~1_combout  & ReceiveFrameHeaderStatus[5])

	.dataa(gnd),
	.datab(\Equal2~1_combout ),
	.datac(ReceiveFrameHeaderStatus[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~19_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~19 .lut_mask = 16'hC0C0;
defparam \ReceiveFrameHeaderStatus~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \ReceiveFrameHeaderStatus[5]~3 (
// Equation(s):
// \ReceiveFrameHeaderStatus[5]~3_combout  = (\ReceiveFrameStatus~42_combout  & (\ReceiveFrameHeaderStatus~20_combout )) # (!\ReceiveFrameStatus~42_combout  & ((\ReceiveFrameHeaderStatus~19_combout )))

	.dataa(\ReceiveFrameStatus~42_combout ),
	.datab(\ReceiveFrameHeaderStatus~20_combout ),
	.datac(gnd),
	.datad(\ReceiveFrameHeaderStatus~19_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus[5]~3 .lut_mask = 16'hDD88;
defparam \ReceiveFrameHeaderStatus[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~21 (
// Equation(s):
// \ReceiveFrameHeaderStatus~21_combout  = (\Equal1~2_combout  & ReceiveFrameHeaderStatus[5])

	.dataa(\Equal1~2_combout ),
	.datab(gnd),
	.datac(ReceiveFrameHeaderStatus[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~21_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~21 .lut_mask = 16'hA0A0;
defparam \ReceiveFrameHeaderStatus~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \ReceiveFrameHeaderStatus[5] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameHeaderStatus[5]~3_combout ),
	.asdata(\ReceiveFrameHeaderStatus~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ReceiveFrameHeaderStatus~7_combout ),
	.sload(\ReceiveFrameStatus~39_combout ),
	.ena(\ReceiveFrameHeaderStatus~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameHeaderStatus[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus[5] .is_wysiwyg = "true";
defparam \ReceiveFrameHeaderStatus[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \ReceiveFrameStatus[10]~43 (
// Equation(s):
// \ReceiveFrameStatus[10]~43_combout  = (ReceiveFrameHeaderStatus[5] & ReceiveFrameHeaderStatus[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(ReceiveFrameHeaderStatus[5]),
	.datad(ReceiveFrameHeaderStatus[6]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus[10]~43 .lut_mask = 16'hF000;
defparam \ReceiveFrameStatus[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \ReceiveFrameStatus~44 (
// Equation(s):
// \ReceiveFrameStatus~44_combout  = (\Equal1~2_combout  & ((\ReceiveFrameStatus~39_combout ) # ((\ReceiveFrameStatus~42_combout  & !\ReceiveFrameStatus[10]~43_combout ))))

	.dataa(\Equal1~2_combout ),
	.datab(\ReceiveFrameStatus~42_combout ),
	.datac(\ReceiveFrameStatus[10]~43_combout ),
	.datad(\ReceiveFrameStatus~39_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~44_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~44 .lut_mask = 16'hAA08;
defparam \ReceiveFrameStatus~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~26 (
// Equation(s):
// \ReceiveFrameHeaderStatus~26_combout  = (!\RAM_wren_Reg~2_combout  & ((\ReceiveFrameHeaderStatus~25_combout ) # ((\ReceiveFrameStatus~44_combout  & ReceiveFrameHeaderStatus[0]))))

	.dataa(\ReceiveFrameHeaderStatus~25_combout ),
	.datab(\ReceiveFrameStatus~44_combout ),
	.datac(ReceiveFrameHeaderStatus[0]),
	.datad(\RAM_wren_Reg~2_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~26_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~26 .lut_mask = 16'h00EA;
defparam \ReceiveFrameHeaderStatus~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \ReceiveFrameHeaderStatus[0] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameHeaderStatus~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameHeaderStatus~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameHeaderStatus[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus[0] .is_wysiwyg = "true";
defparam \ReceiveFrameHeaderStatus[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~7 (
// Equation(s):
// \ReceiveFrameHeaderStatus~7_combout  = (Digtal_DATA_RD_Edge[0] $ (!Digtal_DATA_RD_Edge[1])) # (!ReceiveFrameHeaderStatus[0])

	.dataa(gnd),
	.datab(Digtal_DATA_RD_Edge[0]),
	.datac(ReceiveFrameHeaderStatus[0]),
	.datad(Digtal_DATA_RD_Edge[1]),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~7_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~7 .lut_mask = 16'hCF3F;
defparam \ReceiveFrameHeaderStatus~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N3
dffeas \ReceiveFrameHeaderStatus[4] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameHeaderStatus[4]~2_combout ),
	.asdata(\ReceiveFrameHeaderStatus~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ReceiveFrameHeaderStatus~7_combout ),
	.sload(\ReceiveFrameStatus~39_combout ),
	.ena(\ReceiveFrameHeaderStatus~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameHeaderStatus[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus[4] .is_wysiwyg = "true";
defparam \ReceiveFrameHeaderStatus[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~13 (
// Equation(s):
// \ReceiveFrameHeaderStatus~13_combout  = (\ReceiveFrameHeaderStatus~12_combout  & ((ReceiveFrameHeaderStatus[3]) # ((ReceiveFrameHeaderStatus[4] & \ReceiveFrameHeaderStatus~34_combout )))) # (!\ReceiveFrameHeaderStatus~12_combout  & 
// (((ReceiveFrameHeaderStatus[4] & \ReceiveFrameHeaderStatus~34_combout ))))

	.dataa(\ReceiveFrameHeaderStatus~12_combout ),
	.datab(ReceiveFrameHeaderStatus[3]),
	.datac(ReceiveFrameHeaderStatus[4]),
	.datad(\ReceiveFrameHeaderStatus~34_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~13_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~13 .lut_mask = 16'hF888;
defparam \ReceiveFrameHeaderStatus~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \ReceiveFrameHeaderStatus[3]~1 (
// Equation(s):
// \ReceiveFrameHeaderStatus[3]~1_combout  = (ReceiveFrameHeaderStatus[3] & ((\ReceiveFrameHeaderStatus~13_combout ))) # (!ReceiveFrameHeaderStatus[3] & (\Equal2~1_combout ))

	.dataa(gnd),
	.datab(\Equal2~1_combout ),
	.datac(ReceiveFrameHeaderStatus[3]),
	.datad(\ReceiveFrameHeaderStatus~13_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus[3]~1 .lut_mask = 16'hFC0C;
defparam \ReceiveFrameHeaderStatus[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \ReceiveFrameHeaderStatus~14 (
// Equation(s):
// \ReceiveFrameHeaderStatus~14_combout  = (ReceiveFrameHeaderStatus[3] & \Equal1~2_combout )

	.dataa(gnd),
	.datab(ReceiveFrameHeaderStatus[3]),
	.datac(\Equal1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus~14_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus~14 .lut_mask = 16'hC0C0;
defparam \ReceiveFrameHeaderStatus~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \ReceiveFrameHeaderStatus[3] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameHeaderStatus[3]~1_combout ),
	.asdata(\ReceiveFrameHeaderStatus~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ReceiveFrameHeaderStatus~7_combout ),
	.sload(\ReceiveFrameStatus~39_combout ),
	.ena(\ReceiveFrameHeaderStatus~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameHeaderStatus[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus[3] .is_wysiwyg = "true";
defparam \ReceiveFrameHeaderStatus[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \ReceiveFrameStatus~70 (
// Equation(s):
// \ReceiveFrameStatus~70_combout  = (ReceiveFrameHeaderStatus[7] & (ReceiveFrameHeaderStatus[3] & (ReceiveFrameHeaderStatus[4] & \ReceiveFrameStatus[10]~43_combout )))

	.dataa(ReceiveFrameHeaderStatus[7]),
	.datab(ReceiveFrameHeaderStatus[3]),
	.datac(ReceiveFrameHeaderStatus[4]),
	.datad(\ReceiveFrameStatus[10]~43_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~70_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~70 .lut_mask = 16'h8000;
defparam \ReceiveFrameStatus~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \ReceiveFrameStatus~45 (
// Equation(s):
// \ReceiveFrameStatus~45_combout  = (\ReceiveFrameStatus~44_combout ) # ((ReceiveFrameStatus[1] & (\ReceiveFrameStatus~70_combout  & !\ReceiveFrameStatus~39_combout )))

	.dataa(ReceiveFrameStatus[1]),
	.datab(\ReceiveFrameStatus~70_combout ),
	.datac(\ReceiveFrameStatus~44_combout ),
	.datad(\ReceiveFrameStatus~39_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~45_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~45 .lut_mask = 16'hF0F8;
defparam \ReceiveFrameStatus~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \ReceiveFrameStatus~46 (
// Equation(s):
// \ReceiveFrameStatus~46_combout  = (\ReceiveFrameHeaderStatus~7_combout  & (\RAM_wren_Reg~2_combout  & (\Add2~2_combout ))) # (!\ReceiveFrameHeaderStatus~7_combout  & ((\ReceiveFrameStatus~45_combout ) # ((\RAM_wren_Reg~2_combout  & \Add2~2_combout ))))

	.dataa(\ReceiveFrameHeaderStatus~7_combout ),
	.datab(\RAM_wren_Reg~2_combout ),
	.datac(\Add2~2_combout ),
	.datad(\ReceiveFrameStatus~45_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~46_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~46 .lut_mask = 16'hD5C0;
defparam \ReceiveFrameStatus~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \CLK_Counter_W[0]~8 (
// Equation(s):
// \CLK_Counter_W[0]~8_combout  = CLK_Counter_W[0] $ (VCC)
// \CLK_Counter_W[0]~9  = CARRY(CLK_Counter_W[0])

	.dataa(CLK_Counter_W[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CLK_Counter_W[0]~8_combout ),
	.cout(\CLK_Counter_W[0]~9 ));
// synopsys translate_off
defparam \CLK_Counter_W[0]~8 .lut_mask = 16'h55AA;
defparam \CLK_Counter_W[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \CLK_Counter_W[1]~10 (
// Equation(s):
// \CLK_Counter_W[1]~10_combout  = (CLK_Counter_W[1] & (!\CLK_Counter_W[0]~9 )) # (!CLK_Counter_W[1] & ((\CLK_Counter_W[0]~9 ) # (GND)))
// \CLK_Counter_W[1]~11  = CARRY((!\CLK_Counter_W[0]~9 ) # (!CLK_Counter_W[1]))

	.dataa(gnd),
	.datab(CLK_Counter_W[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_Counter_W[0]~9 ),
	.combout(\CLK_Counter_W[1]~10_combout ),
	.cout(\CLK_Counter_W[1]~11 ));
// synopsys translate_off
defparam \CLK_Counter_W[1]~10 .lut_mask = 16'h3C3F;
defparam \CLK_Counter_W[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \CLK_Counter_W[2]~12 (
// Equation(s):
// \CLK_Counter_W[2]~12_combout  = (CLK_Counter_W[2] & (\CLK_Counter_W[1]~11  $ (GND))) # (!CLK_Counter_W[2] & (!\CLK_Counter_W[1]~11  & VCC))
// \CLK_Counter_W[2]~13  = CARRY((CLK_Counter_W[2] & !\CLK_Counter_W[1]~11 ))

	.dataa(gnd),
	.datab(CLK_Counter_W[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_Counter_W[1]~11 ),
	.combout(\CLK_Counter_W[2]~12_combout ),
	.cout(\CLK_Counter_W[2]~13 ));
// synopsys translate_off
defparam \CLK_Counter_W[2]~12 .lut_mask = 16'hC30C;
defparam \CLK_Counter_W[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \CLK_Counter_W[2] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_W[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CLK_Counter_W_EN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLK_Counter_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_Counter_W[2] .is_wysiwyg = "true";
defparam \CLK_Counter_W[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \CLK_Counter_W[3]~14 (
// Equation(s):
// \CLK_Counter_W[3]~14_combout  = (CLK_Counter_W[3] & (!\CLK_Counter_W[2]~13 )) # (!CLK_Counter_W[3] & ((\CLK_Counter_W[2]~13 ) # (GND)))
// \CLK_Counter_W[3]~15  = CARRY((!\CLK_Counter_W[2]~13 ) # (!CLK_Counter_W[3]))

	.dataa(CLK_Counter_W[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_Counter_W[2]~13 ),
	.combout(\CLK_Counter_W[3]~14_combout ),
	.cout(\CLK_Counter_W[3]~15 ));
// synopsys translate_off
defparam \CLK_Counter_W[3]~14 .lut_mask = 16'h5A5F;
defparam \CLK_Counter_W[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \CLK_Counter_W[4]~16 (
// Equation(s):
// \CLK_Counter_W[4]~16_combout  = (CLK_Counter_W[4] & (\CLK_Counter_W[3]~15  $ (GND))) # (!CLK_Counter_W[4] & (!\CLK_Counter_W[3]~15  & VCC))
// \CLK_Counter_W[4]~17  = CARRY((CLK_Counter_W[4] & !\CLK_Counter_W[3]~15 ))

	.dataa(CLK_Counter_W[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_Counter_W[3]~15 ),
	.combout(\CLK_Counter_W[4]~16_combout ),
	.cout(\CLK_Counter_W[4]~17 ));
// synopsys translate_off
defparam \CLK_Counter_W[4]~16 .lut_mask = 16'hA50A;
defparam \CLK_Counter_W[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \CLK_Counter_W[4] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_W[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CLK_Counter_W_EN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLK_Counter_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_Counter_W[4] .is_wysiwyg = "true";
defparam \CLK_Counter_W[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \CLK_Counter_W[5]~18 (
// Equation(s):
// \CLK_Counter_W[5]~18_combout  = (CLK_Counter_W[5] & (!\CLK_Counter_W[4]~17 )) # (!CLK_Counter_W[5] & ((\CLK_Counter_W[4]~17 ) # (GND)))
// \CLK_Counter_W[5]~19  = CARRY((!\CLK_Counter_W[4]~17 ) # (!CLK_Counter_W[5]))

	.dataa(gnd),
	.datab(CLK_Counter_W[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_Counter_W[4]~17 ),
	.combout(\CLK_Counter_W[5]~18_combout ),
	.cout(\CLK_Counter_W[5]~19 ));
// synopsys translate_off
defparam \CLK_Counter_W[5]~18 .lut_mask = 16'h3C3F;
defparam \CLK_Counter_W[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \CLK_Counter_W[5] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_W[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CLK_Counter_W_EN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLK_Counter_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_Counter_W[5] .is_wysiwyg = "true";
defparam \CLK_Counter_W[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \CLK_Counter_W[6]~20 (
// Equation(s):
// \CLK_Counter_W[6]~20_combout  = (CLK_Counter_W[6] & (\CLK_Counter_W[5]~19  $ (GND))) # (!CLK_Counter_W[6] & (!\CLK_Counter_W[5]~19  & VCC))
// \CLK_Counter_W[6]~21  = CARRY((CLK_Counter_W[6] & !\CLK_Counter_W[5]~19 ))

	.dataa(gnd),
	.datab(CLK_Counter_W[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_Counter_W[5]~19 ),
	.combout(\CLK_Counter_W[6]~20_combout ),
	.cout(\CLK_Counter_W[6]~21 ));
// synopsys translate_off
defparam \CLK_Counter_W[6]~20 .lut_mask = 16'hC30C;
defparam \CLK_Counter_W[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \CLK_Counter_W[6] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_W[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CLK_Counter_W_EN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLK_Counter_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_Counter_W[6] .is_wysiwyg = "true";
defparam \CLK_Counter_W[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \CLK_Counter_W[7]~22 (
// Equation(s):
// \CLK_Counter_W[7]~22_combout  = CLK_Counter_W[7] $ (\CLK_Counter_W[6]~21 )

	.dataa(gnd),
	.datab(CLK_Counter_W[7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\CLK_Counter_W[6]~21 ),
	.combout(\CLK_Counter_W[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_Counter_W[7]~22 .lut_mask = 16'h3C3C;
defparam \CLK_Counter_W[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y18_N15
dffeas \CLK_Counter_W[7] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_W[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CLK_Counter_W_EN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLK_Counter_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_Counter_W[7] .is_wysiwyg = "true";
defparam \CLK_Counter_W[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (!CLK_Counter_W[6] & (!CLK_Counter_W[4] & (!CLK_Counter_W[7] & !CLK_Counter_W[5])))

	.dataa(CLK_Counter_W[6]),
	.datab(CLK_Counter_W[4]),
	.datac(CLK_Counter_W[7]),
	.datad(CLK_Counter_W[5]),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h0001;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \ReceiveFrameStatus~53 (
// Equation(s):
// \ReceiveFrameStatus~53_combout  = (ReceiveFrameHeaderStatus[4] & (ReceiveFrameHeaderStatus[6] & ReceiveFrameHeaderStatus[5]))

	.dataa(ReceiveFrameHeaderStatus[4]),
	.datab(gnd),
	.datac(ReceiveFrameHeaderStatus[6]),
	.datad(ReceiveFrameHeaderStatus[5]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~53_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~53 .lut_mask = 16'hA000;
defparam \ReceiveFrameStatus~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \ReceiveFrameHeaderStatus[8]~32 (
// Equation(s):
// \ReceiveFrameHeaderStatus[8]~32_combout  = (\Equal0~0_combout  & (((!ReceiveFrameHeaderStatus[7] & \ReceiveFrameStatus~53_combout )) # (!ReceiveFrameHeaderStatus[3])))

	.dataa(ReceiveFrameHeaderStatus[7]),
	.datab(\ReceiveFrameStatus~53_combout ),
	.datac(\Equal0~0_combout ),
	.datad(ReceiveFrameHeaderStatus[3]),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus[8]~32 .lut_mask = 16'h40F0;
defparam \ReceiveFrameHeaderStatus[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \ReceiveFrameHeaderStatus[8]~33 (
// Equation(s):
// \ReceiveFrameHeaderStatus[8]~33_combout  = (\ReceiveFrameStatus~72_combout  & ((\ReceiveFrameHeaderStatus[8]~32_combout ) # ((ReceiveFrameHeaderStatus[8] & !\EN_SendFrame~0_combout )))) # (!\ReceiveFrameStatus~72_combout  & (((ReceiveFrameHeaderStatus[8] 
// & !\EN_SendFrame~0_combout ))))

	.dataa(\ReceiveFrameStatus~72_combout ),
	.datab(\ReceiveFrameHeaderStatus[8]~32_combout ),
	.datac(ReceiveFrameHeaderStatus[8]),
	.datad(\EN_SendFrame~0_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameHeaderStatus[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus[8]~33 .lut_mask = 16'h88F8;
defparam \ReceiveFrameHeaderStatus[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \ReceiveFrameHeaderStatus[8] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameHeaderStatus[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameHeaderStatus[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameHeaderStatus[8] .is_wysiwyg = "true";
defparam \ReceiveFrameHeaderStatus[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \CLK_Counter_W_EN~1 (
// Equation(s):
// \CLK_Counter_W_EN~1_combout  = (\CLK_Counter_W_EN~0_combout  & ((\Decoder0~0_combout ) # ((\Equal0~0_combout  & ReceiveFrameHeaderStatus[8])))) # (!\CLK_Counter_W_EN~0_combout  & (\Equal0~0_combout  & ((ReceiveFrameHeaderStatus[8]))))

	.dataa(\CLK_Counter_W_EN~0_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Decoder0~0_combout ),
	.datad(ReceiveFrameHeaderStatus[8]),
	.cin(gnd),
	.combout(\CLK_Counter_W_EN~1_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_Counter_W_EN~1 .lut_mask = 16'hECA0;
defparam \CLK_Counter_W_EN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas CLK_Counter_W_EN(
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_W_EN~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_Counter_W_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam CLK_Counter_W_EN.is_wysiwyg = "true";
defparam CLK_Counter_W_EN.power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \CLK_Counter_W[1] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_W[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CLK_Counter_W_EN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLK_Counter_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_Counter_W[1] .is_wysiwyg = "true";
defparam \CLK_Counter_W[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = (!CLK_Counter_W[3] & (CLK_Counter_W[2] & \Decoder0~0_combout ))

	.dataa(CLK_Counter_W[3]),
	.datab(CLK_Counter_W[2]),
	.datac(\Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~3 .lut_mask = 16'h4040;
defparam \Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \ReceiveFrameStatus[10]~37 (
// Equation(s):
// \ReceiveFrameStatus[10]~37_combout  = ((CLK_Counter_W[1]) # ((!\RAM_wren_Reg~2_combout ) # (!\Decoder0~3_combout ))) # (!CLK_Counter_W[0])

	.dataa(CLK_Counter_W[0]),
	.datab(CLK_Counter_W[1]),
	.datac(\Decoder0~3_combout ),
	.datad(\RAM_wren_Reg~2_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus[10]~37 .lut_mask = 16'hDFFF;
defparam \ReceiveFrameStatus[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \ReceiveFrameStatus~47 (
// Equation(s):
// \ReceiveFrameStatus~47_combout  = ((!ReceiveFrameHeaderStatus[8] & (\Equal0~0_combout  & !\RAM_wren_Reg~2_combout ))) # (!\ReceiveFrameStatus[10]~37_combout )

	.dataa(ReceiveFrameHeaderStatus[8]),
	.datab(\Equal0~0_combout ),
	.datac(\RAM_wren_Reg~2_combout ),
	.datad(\ReceiveFrameStatus[10]~37_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~47_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~47 .lut_mask = 16'h04FF;
defparam \ReceiveFrameStatus~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \ReceiveFrameStatus[1] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameStatus~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameStatus~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameStatus[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameStatus[1] .is_wysiwyg = "true";
defparam \ReceiveFrameStatus[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (ReceiveFrameStatus[2] & (\Add2~3  $ (GND))) # (!ReceiveFrameStatus[2] & (!\Add2~3  & VCC))
// \Add2~5  = CARRY((ReceiveFrameStatus[2] & !\Add2~3 ))

	.dataa(gnd),
	.datab(ReceiveFrameStatus[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'hC30C;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \ReceiveFrameStatus~48 (
// Equation(s):
// \ReceiveFrameStatus~48_combout  = (\ReceiveFrameStatus[10]~43_combout  & (ReceiveFrameHeaderStatus[7] & ((ReceiveFrameStatus[2])))) # (!\ReceiveFrameStatus[10]~43_combout  & (((\Equal1~2_combout ))))

	.dataa(ReceiveFrameHeaderStatus[7]),
	.datab(\ReceiveFrameStatus[10]~43_combout ),
	.datac(\Equal1~2_combout ),
	.datad(ReceiveFrameStatus[2]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~48_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~48 .lut_mask = 16'hB830;
defparam \ReceiveFrameStatus~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \ReceiveFrameStatus~49 (
// Equation(s):
// \ReceiveFrameStatus~49_combout  = (\ReceiveFrameStatus~42_combout  & (\ReceiveFrameStatus~71_combout  & (\ReceiveFrameStatus~48_combout ))) # (!\ReceiveFrameStatus~42_combout  & (((\ReceiveFrameStatus~72_combout ))))

	.dataa(\ReceiveFrameStatus~71_combout ),
	.datab(\ReceiveFrameStatus~42_combout ),
	.datac(\ReceiveFrameStatus~48_combout ),
	.datad(\ReceiveFrameStatus~72_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~49_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~49 .lut_mask = 16'hB380;
defparam \ReceiveFrameStatus~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \ReceiveFrameStatus~73 (
// Equation(s):
// \ReceiveFrameStatus~73_combout  = (\ReceiveFrameStatus~49_combout ) # ((\Add2~4_combout  & (Digtal_DATA_RD_Edge[0] $ (!Digtal_DATA_RD_Edge[1]))))

	.dataa(Digtal_DATA_RD_Edge[0]),
	.datab(Digtal_DATA_RD_Edge[1]),
	.datac(\Add2~4_combout ),
	.datad(\ReceiveFrameStatus~49_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~73_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~73 .lut_mask = 16'hFF90;
defparam \ReceiveFrameStatus~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N15
dffeas \ReceiveFrameStatus[2] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameStatus~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameStatus~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameStatus[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameStatus[2] .is_wysiwyg = "true";
defparam \ReceiveFrameStatus[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (ReceiveFrameStatus[3] & (!\Add2~5 )) # (!ReceiveFrameStatus[3] & ((\Add2~5 ) # (GND)))
// \Add2~7  = CARRY((!\Add2~5 ) # (!ReceiveFrameStatus[3]))

	.dataa(ReceiveFrameStatus[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h5A5F;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (ReceiveFrameStatus[5] & (!\Add2~9 )) # (!ReceiveFrameStatus[5] & ((\Add2~9 ) # (GND)))
// \Add2~11  = CARRY((!\Add2~9 ) # (!ReceiveFrameStatus[5]))

	.dataa(gnd),
	.datab(ReceiveFrameStatus[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h3C3F;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \ReceiveFrameStatus~75 (
// Equation(s):
// \ReceiveFrameStatus~75_combout  = (\Add2~10_combout  & ((Digtal_DATA_RD_Edge[1]) # (!Digtal_DATA_RD_Edge[0])))

	.dataa(Digtal_DATA_RD_Edge[0]),
	.datab(\Add2~10_combout ),
	.datac(gnd),
	.datad(Digtal_DATA_RD_Edge[1]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~75_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~75 .lut_mask = 16'hCC44;
defparam \ReceiveFrameStatus~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \ReceiveFrameStatus~40 (
// Equation(s):
// \ReceiveFrameStatus~40_combout  = (ReceiveFrameHeaderStatus[7] & (\ReceiveFrameStatus[10]~38_combout  & (ReceiveFrameHeaderStatus[0] & !\ReceiveFrameStatus~39_combout )))

	.dataa(ReceiveFrameHeaderStatus[7]),
	.datab(\ReceiveFrameStatus[10]~38_combout ),
	.datac(ReceiveFrameHeaderStatus[0]),
	.datad(\ReceiveFrameStatus~39_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~40_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~40 .lut_mask = 16'h0080;
defparam \ReceiveFrameStatus~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \ReceiveFrameStatus[10]~41 (
// Equation(s):
// \ReceiveFrameStatus[10]~41_combout  = ((!ReceiveFrameHeaderStatus[8] & (!\ReceiveFrameStatus~40_combout  & \Equal0~0_combout ))) # (!\ReceiveFrameStatus[10]~37_combout )

	.dataa(ReceiveFrameHeaderStatus[8]),
	.datab(\ReceiveFrameStatus~40_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\ReceiveFrameStatus[10]~37_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus[10]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus[10]~41 .lut_mask = 16'h10FF;
defparam \ReceiveFrameStatus[10]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \ReceiveFrameStatus[5] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameStatus~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameStatus[10]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameStatus[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameStatus[5] .is_wysiwyg = "true";
defparam \ReceiveFrameStatus[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (ReceiveFrameStatus[6] & (\Add2~11  $ (GND))) # (!ReceiveFrameStatus[6] & (!\Add2~11  & VCC))
// \Add2~13  = CARRY((ReceiveFrameStatus[6] & !\Add2~11 ))

	.dataa(ReceiveFrameStatus[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'hA50A;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = (ReceiveFrameStatus[8] & (\Add2~15  $ (GND))) # (!ReceiveFrameStatus[8] & (!\Add2~15  & VCC))
// \Add2~17  = CARRY((ReceiveFrameStatus[8] & !\Add2~15 ))

	.dataa(gnd),
	.datab(ReceiveFrameStatus[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'hC30C;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \ReceiveFrameStatus~64 (
// Equation(s):
// \ReceiveFrameStatus~64_combout  = (\Add2~16_combout  & ((Digtal_DATA_RD_Edge[1]) # (!Digtal_DATA_RD_Edge[0])))

	.dataa(Digtal_DATA_RD_Edge[0]),
	.datab(gnd),
	.datac(\Add2~16_combout ),
	.datad(Digtal_DATA_RD_Edge[1]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~64_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~64 .lut_mask = 16'hF050;
defparam \ReceiveFrameStatus~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N29
dffeas \ReceiveFrameStatus[8] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameStatus~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameStatus[10]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameStatus[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameStatus[8] .is_wysiwyg = "true";
defparam \ReceiveFrameStatus[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \ReceiveFrameStatus~62 (
// Equation(s):
// \ReceiveFrameStatus~62_combout  = (\Add2~12_combout  & ((Digtal_DATA_RD_Edge[1]) # (!Digtal_DATA_RD_Edge[0])))

	.dataa(Digtal_DATA_RD_Edge[1]),
	.datab(gnd),
	.datac(\Add2~12_combout ),
	.datad(Digtal_DATA_RD_Edge[0]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~62_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~62 .lut_mask = 16'hA0F0;
defparam \ReceiveFrameStatus~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \ReceiveFrameStatus[6] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameStatus~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameStatus[10]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameStatus[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameStatus[6] .is_wysiwyg = "true";
defparam \ReceiveFrameStatus[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \ReceiveFrameStatus~65 (
// Equation(s):
// \ReceiveFrameStatus~65_combout  = (\Add2~18_combout  & ((Digtal_DATA_RD_Edge[1]) # (!Digtal_DATA_RD_Edge[0])))

	.dataa(Digtal_DATA_RD_Edge[0]),
	.datab(gnd),
	.datac(\Add2~18_combout ),
	.datad(Digtal_DATA_RD_Edge[1]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~65_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~65 .lut_mask = 16'hF050;
defparam \ReceiveFrameStatus~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N19
dffeas \ReceiveFrameStatus[9] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameStatus~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameStatus[10]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameStatus[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameStatus[9] .is_wysiwyg = "true";
defparam \ReceiveFrameStatus[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (!ReceiveFrameStatus[7] & (!ReceiveFrameStatus[8] & (!ReceiveFrameStatus[6] & !ReceiveFrameStatus[9])))

	.dataa(ReceiveFrameStatus[7]),
	.datab(ReceiveFrameStatus[8]),
	.datac(ReceiveFrameStatus[6]),
	.datad(ReceiveFrameStatus[9]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h0001;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \ReceiveFrameStatus~51 (
// Equation(s):
// \ReceiveFrameStatus~51_combout  = (\Equal2~1_combout  & (!\ReceiveFrameStatus~39_combout  & (ReceiveFrameHeaderStatus[0] & \ReceiveFrameStatus[10]~38_combout )))

	.dataa(\Equal2~1_combout ),
	.datab(\ReceiveFrameStatus~39_combout ),
	.datac(ReceiveFrameHeaderStatus[0]),
	.datad(\ReceiveFrameStatus[10]~38_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~51_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~51 .lut_mask = 16'h2000;
defparam \ReceiveFrameStatus~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \ReceiveFrameStatus~50 (
// Equation(s):
// \ReceiveFrameStatus~50_combout  = (\RAM_wren_Reg~2_combout  & (((\Add2~6_combout )))) # (!\RAM_wren_Reg~2_combout  & (\ReceiveFrameStatus~40_combout  & ((ReceiveFrameStatus[3]))))

	.dataa(\RAM_wren_Reg~2_combout ),
	.datab(\ReceiveFrameStatus~40_combout ),
	.datac(\Add2~6_combout ),
	.datad(ReceiveFrameStatus[3]),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~50_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~50 .lut_mask = 16'hE4A0;
defparam \ReceiveFrameStatus~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \ReceiveFrameStatus~52 (
// Equation(s):
// \ReceiveFrameStatus~52_combout  = (\ReceiveFrameStatus~50_combout ) # ((!ReceiveFrameHeaderStatus[7] & (\ReceiveFrameStatus~51_combout  & !\RAM_wren_Reg~2_combout )))

	.dataa(ReceiveFrameHeaderStatus[7]),
	.datab(\ReceiveFrameStatus~51_combout ),
	.datac(\RAM_wren_Reg~2_combout ),
	.datad(\ReceiveFrameStatus~50_combout ),
	.cin(gnd),
	.combout(\ReceiveFrameStatus~52_combout ),
	.cout());
// synopsys translate_off
defparam \ReceiveFrameStatus~52 .lut_mask = 16'hFF04;
defparam \ReceiveFrameStatus~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \ReceiveFrameStatus[3] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\ReceiveFrameStatus~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ReceiveFrameStatus~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReceiveFrameStatus[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ReceiveFrameStatus[3] .is_wysiwyg = "true";
defparam \ReceiveFrameStatus[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ((!ReceiveFrameStatus[1] & (!ReceiveFrameStatus[2] & !ReceiveFrameStatus[3]))) # (!ReceiveFrameStatus[4])

	.dataa(ReceiveFrameStatus[4]),
	.datab(ReceiveFrameStatus[1]),
	.datac(ReceiveFrameStatus[2]),
	.datad(ReceiveFrameStatus[3]),
	.cin(gnd),
	.combout(\LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'h5557;
defparam \LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = (\LessThan1~2_combout  & (\LessThan1~1_combout  & ((\LessThan1~3_combout ) # (!ReceiveFrameStatus[5]))))

	.dataa(\LessThan1~2_combout ),
	.datab(ReceiveFrameStatus[5]),
	.datac(\LessThan1~1_combout ),
	.datad(\LessThan1~3_combout ),
	.cin(gnd),
	.combout(\LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = 16'hA020;
defparam \LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \CLK_Counter_W[0] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_W[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CLK_Counter_W_EN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLK_Counter_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_Counter_W[0] .is_wysiwyg = "true";
defparam \CLK_Counter_W[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (!CLK_Counter_W[0] & CLK_Counter_W[1])

	.dataa(gnd),
	.datab(CLK_Counter_W[0]),
	.datac(gnd),
	.datad(CLK_Counter_W[1]),
	.cin(gnd),
	.combout(\Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = 16'h3300;
defparam \Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = (!CLK_Counter_W[3] & (CLK_Counter_W[2] & (\Decoder0~0_combout  & \Decoder0~1_combout )))

	.dataa(CLK_Counter_W[3]),
	.datab(CLK_Counter_W[2]),
	.datac(\Decoder0~0_combout ),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~2 .lut_mask = 16'h4000;
defparam \Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \EN_SendFrame~0 (
// Equation(s):
// \EN_SendFrame~0_combout  = (\RAM_wren_Reg~2_combout  & (\Decoder0~2_combout  & ((!\LessThan1~4_combout ) # (!\LessThan1~0_combout ))))

	.dataa(\LessThan1~0_combout ),
	.datab(\RAM_wren_Reg~2_combout ),
	.datac(\LessThan1~4_combout ),
	.datad(\Decoder0~2_combout ),
	.cin(gnd),
	.combout(\EN_SendFrame~0_combout ),
	.cout());
// synopsys translate_off
defparam \EN_SendFrame~0 .lut_mask = 16'h4C00;
defparam \EN_SendFrame~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \EN_SendFrame~1 (
// Equation(s):
// \EN_SendFrame~1_combout  = (\EN_SendFrame~q ) # (\EN_SendFrame~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EN_SendFrame~q ),
	.datad(\EN_SendFrame~0_combout ),
	.cin(gnd),
	.combout(\EN_SendFrame~1_combout ),
	.cout());
// synopsys translate_off
defparam \EN_SendFrame~1 .lut_mask = 16'hFFF0;
defparam \EN_SendFrame~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \SendFrameHeaderStatus~8 (
// Equation(s):
// \SendFrameHeaderStatus~8_combout  = (\SendFrameHeaderStatus~21_combout  & ((\EN_SendFrame~1_combout ) # ((Digtal_CS_Edge[1] & \SendFrameHeaderStatus~3_combout )))) # (!\SendFrameHeaderStatus~21_combout  & (Digtal_CS_Edge[1] & 
// (\SendFrameHeaderStatus~3_combout )))

	.dataa(\SendFrameHeaderStatus~21_combout ),
	.datab(Digtal_CS_Edge[1]),
	.datac(\SendFrameHeaderStatus~3_combout ),
	.datad(\EN_SendFrame~1_combout ),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~8_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~8 .lut_mask = 16'hEAC0;
defparam \SendFrameHeaderStatus~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \SendFrameHeaderStatus[4] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\SendFrameHeaderStatus~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!Digtal_CS_Edge[0]),
	.sload(gnd),
	.ena(\SendFrameHeaderStatus~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameHeaderStatus[4]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameHeaderStatus[4] .is_wysiwyg = "true";
defparam \SendFrameHeaderStatus[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \SendFrameHeaderStatus~7 (
// Equation(s):
// \SendFrameHeaderStatus~7_combout  = (SendFrameHeaderStatus[5]) # ((SendFrameHeaderStatus[3] & SendFrameHeaderStatus[4]))

	.dataa(SendFrameHeaderStatus[3]),
	.datab(gnd),
	.datac(SendFrameHeaderStatus[5]),
	.datad(SendFrameHeaderStatus[4]),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~7_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~7 .lut_mask = 16'hFAF0;
defparam \SendFrameHeaderStatus~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \SendFrameHeaderStatus[5] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\SendFrameHeaderStatus~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!Digtal_CS_Edge[0]),
	.sload(gnd),
	.ena(\SendFrameHeaderStatus~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameHeaderStatus[5]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameHeaderStatus[5] .is_wysiwyg = "true";
defparam \SendFrameHeaderStatus[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \SendFrameHeaderStatus~9 (
// Equation(s):
// \SendFrameHeaderStatus~9_combout  = (SendFrameHeaderStatus[6]) # ((SendFrameHeaderStatus[3] & (SendFrameHeaderStatus[5] & SendFrameHeaderStatus[4])))

	.dataa(SendFrameHeaderStatus[3]),
	.datab(SendFrameHeaderStatus[5]),
	.datac(SendFrameHeaderStatus[6]),
	.datad(SendFrameHeaderStatus[4]),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~9_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~9 .lut_mask = 16'hF8F0;
defparam \SendFrameHeaderStatus~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \SendFrameHeaderStatus[6] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\SendFrameHeaderStatus~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!Digtal_CS_Edge[0]),
	.sload(gnd),
	.ena(\SendFrameHeaderStatus~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameHeaderStatus[6]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameHeaderStatus[6] .is_wysiwyg = "true";
defparam \SendFrameHeaderStatus[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \SendFrameHeaderStatus~10 (
// Equation(s):
// \SendFrameHeaderStatus~10_combout  = (!SendFrameHeaderStatus[7] & (SendFrameHeaderStatus[5] & (SendFrameHeaderStatus[6] & SendFrameHeaderStatus[4])))

	.dataa(SendFrameHeaderStatus[7]),
	.datab(SendFrameHeaderStatus[5]),
	.datac(SendFrameHeaderStatus[6]),
	.datad(SendFrameHeaderStatus[4]),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~10_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~10 .lut_mask = 16'h4000;
defparam \SendFrameHeaderStatus~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneive_lcell_comb \SendFrameHeaderStatus~11 (
// Equation(s):
// \SendFrameHeaderStatus~11_combout  = (SendFrameHeaderStatus[3]) # (\SendFrameHeaderStatus~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(SendFrameHeaderStatus[3]),
	.datad(\SendFrameHeaderStatus~10_combout ),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~11_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~11 .lut_mask = 16'hFFF0;
defparam \SendFrameHeaderStatus~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N1
dffeas \SendFrameHeaderStatus[3] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\SendFrameHeaderStatus~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!Digtal_CS_Edge[0]),
	.sload(!SendFrameHeaderStatus[3]),
	.ena(\SendFrameHeaderStatus~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameHeaderStatus[3]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameHeaderStatus[3] .is_wysiwyg = "true";
defparam \SendFrameHeaderStatus[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \SendFrameHeaderStatus~2 (
// Equation(s):
// \SendFrameHeaderStatus~2_combout  = (SendFrameHeaderStatus[6] & (SendFrameHeaderStatus[5] & (SendFrameHeaderStatus[3] & SendFrameHeaderStatus[4])))

	.dataa(SendFrameHeaderStatus[6]),
	.datab(SendFrameHeaderStatus[5]),
	.datac(SendFrameHeaderStatus[3]),
	.datad(SendFrameHeaderStatus[4]),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~2_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~2 .lut_mask = 16'h8000;
defparam \SendFrameHeaderStatus~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (Digtal_CS_Edge[0] & Digtal_CS_Edge[1])

	.dataa(Digtal_CS_Edge[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(Digtal_CS_Edge[1]),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'hAA00;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \OUTPUT_data_Reg~14 (
// Equation(s):
// \OUTPUT_data_Reg~14_combout  = (((SendFrameHeaderStatus[6] & SendFrameHeaderStatus[5])) # (!SendFrameHeaderStatus[4])) # (!SendFrameHeaderStatus[3])

	.dataa(SendFrameHeaderStatus[6]),
	.datab(SendFrameHeaderStatus[3]),
	.datac(SendFrameHeaderStatus[5]),
	.datad(SendFrameHeaderStatus[4]),
	.cin(gnd),
	.combout(\OUTPUT_data_Reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_data_Reg~14 .lut_mask = 16'hB3FF;
defparam \OUTPUT_data_Reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \SendFrameHeaderStatus~16 (
// Equation(s):
// \SendFrameHeaderStatus~16_combout  = (SendFrameHeaderStatus[1]) # ((SendFrameHeaderStatus[0] & (!SendFrameHeaderStatus[8] & \EN_SendFrame~1_combout )))

	.dataa(SendFrameHeaderStatus[0]),
	.datab(SendFrameHeaderStatus[8]),
	.datac(SendFrameHeaderStatus[1]),
	.datad(\EN_SendFrame~1_combout ),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~16_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~16 .lut_mask = 16'hF2F0;
defparam \SendFrameHeaderStatus~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (!SendFrameStatus[10] & (!SendFrameStatus[12] & (!SendFrameStatus[11] & !SendFrameStatus[13])))

	.dataa(SendFrameStatus[10]),
	.datab(SendFrameStatus[12]),
	.datac(SendFrameStatus[11]),
	.datad(SendFrameStatus[13]),
	.cin(gnd),
	.combout(\LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'h0001;
defparam \LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (!SendFrameStatus[7] & (!SendFrameStatus[6] & (!SendFrameStatus[9] & !SendFrameStatus[8])))

	.dataa(SendFrameStatus[7]),
	.datab(SendFrameStatus[6]),
	.datac(SendFrameStatus[9]),
	.datad(SendFrameStatus[8]),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = 16'h0001;
defparam \LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_combout  = (\LessThan2~1_combout  & (\LessThan2~0_combout  & ((\LessThan2~2_combout ) # (!SendFrameStatus[5]))))

	.dataa(\LessThan2~2_combout ),
	.datab(\LessThan2~1_combout ),
	.datac(SendFrameStatus[5]),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~3 .lut_mask = 16'h8C00;
defparam \LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \LessThan2~4 (
// Equation(s):
// \LessThan2~4_combout  = (!SendFrameStatus[15] & (!SendFrameStatus[14] & \LessThan2~3_combout ))

	.dataa(SendFrameStatus[15]),
	.datab(gnd),
	.datac(SendFrameStatus[14]),
	.datad(\LessThan2~3_combout ),
	.cin(gnd),
	.combout(\LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~4 .lut_mask = 16'h0500;
defparam \LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \SendFrameHeaderStatus~17 (
// Equation(s):
// \SendFrameHeaderStatus~17_combout  = (Digtal_CS_Edge[1] & (!Digtal_CS_Edge[0] & !\LessThan2~4_combout )) # (!Digtal_CS_Edge[1] & (Digtal_CS_Edge[0]))

	.dataa(Digtal_CS_Edge[1]),
	.datab(gnd),
	.datac(Digtal_CS_Edge[0]),
	.datad(\LessThan2~4_combout ),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~17_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~17 .lut_mask = 16'h505A;
defparam \SendFrameHeaderStatus~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \SendFrameHeaderStatus[1] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\SendFrameHeaderStatus~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!Digtal_CS_Edge[0]),
	.sload(gnd),
	.ena(\SendFrameHeaderStatus~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameHeaderStatus[1]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameHeaderStatus[1] .is_wysiwyg = "true";
defparam \SendFrameHeaderStatus[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \SendFrameStatus~11 (
// Equation(s):
// \SendFrameStatus~11_combout  = (SendFrameHeaderStatus[2] & (SendFrameHeaderStatus[1] & SendFrameHeaderStatus[0]))

	.dataa(SendFrameHeaderStatus[2]),
	.datab(gnd),
	.datac(SendFrameHeaderStatus[1]),
	.datad(SendFrameHeaderStatus[0]),
	.cin(gnd),
	.combout(\SendFrameStatus~11_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameStatus~11 .lut_mask = 16'hA000;
defparam \SendFrameStatus~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \SendFrameHeaderStatus~18 (
// Equation(s):
// \SendFrameHeaderStatus~18_combout  = (\SendFrameStatus~11_combout  & (\EN_SendFrame~1_combout  & ((\SendFrameHeaderStatus~10_combout ) # (!SendFrameHeaderStatus[3]))))

	.dataa(SendFrameHeaderStatus[3]),
	.datab(\SendFrameHeaderStatus~10_combout ),
	.datac(\SendFrameStatus~11_combout ),
	.datad(\EN_SendFrame~1_combout ),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~18_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~18 .lut_mask = 16'hD000;
defparam \SendFrameHeaderStatus~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \SendFrameHeaderStatus~19 (
// Equation(s):
// \SendFrameHeaderStatus~19_combout  = (SendFrameHeaderStatus[8]) # (\SendFrameHeaderStatus~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(SendFrameHeaderStatus[8]),
	.datad(\SendFrameHeaderStatus~18_combout ),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~19_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~19 .lut_mask = 16'hFFF0;
defparam \SendFrameHeaderStatus~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \SendFrameHeaderStatus[8] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\SendFrameHeaderStatus~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!Digtal_CS_Edge[0]),
	.sload(gnd),
	.ena(\SendFrameHeaderStatus~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameHeaderStatus[8]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameHeaderStatus[8] .is_wysiwyg = "true";
defparam \SendFrameHeaderStatus[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneive_lcell_comb \SendFrameHeaderStatus~4 (
// Equation(s):
// \SendFrameHeaderStatus~4_combout  = (Digtal_CS_Edge[0] & !SendFrameHeaderStatus[8])

	.dataa(Digtal_CS_Edge[0]),
	.datab(gnd),
	.datac(SendFrameHeaderStatus[8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~4_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~4 .lut_mask = 16'h0A0A;
defparam \SendFrameHeaderStatus~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_lcell_comb \SendFrameHeaderStatus~5 (
// Equation(s):
// \SendFrameHeaderStatus~5_combout  = (\EN_SendFrame~1_combout  & ((\SendFrameHeaderStatus~4_combout ) # ((!\SendFrameHeaderStatus~3_combout  & SendFrameHeaderStatus[0])))) # (!\EN_SendFrame~1_combout  & (!\SendFrameHeaderStatus~3_combout  & 
// (SendFrameHeaderStatus[0])))

	.dataa(\EN_SendFrame~1_combout ),
	.datab(\SendFrameHeaderStatus~3_combout ),
	.datac(SendFrameHeaderStatus[0]),
	.datad(\SendFrameHeaderStatus~4_combout ),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~5_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~5 .lut_mask = 16'hBA30;
defparam \SendFrameHeaderStatus~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \SendFrameHeaderStatus~6 (
// Equation(s):
// \SendFrameHeaderStatus~6_combout  = Digtal_CS_Edge[0] $ (Digtal_CS_Edge[1])

	.dataa(Digtal_CS_Edge[0]),
	.datab(gnd),
	.datac(Digtal_CS_Edge[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~6_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~6 .lut_mask = 16'h5A5A;
defparam \SendFrameHeaderStatus~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \SendFrameHeaderStatus[0] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\SendFrameHeaderStatus~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameHeaderStatus~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameHeaderStatus[0]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameHeaderStatus[0] .is_wysiwyg = "true";
defparam \SendFrameHeaderStatus[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \SendFrameHeaderStatus~13 (
// Equation(s):
// \SendFrameHeaderStatus~13_combout  = (!SendFrameHeaderStatus[8] & (SendFrameHeaderStatus[0] & ((\EN_SendFrame~0_combout ) # (\EN_SendFrame~q ))))

	.dataa(SendFrameHeaderStatus[8]),
	.datab(SendFrameHeaderStatus[0]),
	.datac(\EN_SendFrame~0_combout ),
	.datad(\EN_SendFrame~q ),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~13_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~13 .lut_mask = 16'h4440;
defparam \SendFrameHeaderStatus~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneive_lcell_comb \SendFrameHeaderStatus~15 (
// Equation(s):
// \SendFrameHeaderStatus~15_combout  = (\SendFrameHeaderStatus~14_combout  & ((\SendFrameHeaderStatus~13_combout ) # ((!\SendFrameHeaderStatus~3_combout  & SendFrameHeaderStatus[2])))) # (!\SendFrameHeaderStatus~14_combout  & 
// (!\SendFrameHeaderStatus~3_combout  & (SendFrameHeaderStatus[2])))

	.dataa(\SendFrameHeaderStatus~14_combout ),
	.datab(\SendFrameHeaderStatus~3_combout ),
	.datac(SendFrameHeaderStatus[2]),
	.datad(\SendFrameHeaderStatus~13_combout ),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~15_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~15 .lut_mask = 16'hBA30;
defparam \SendFrameHeaderStatus~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N3
dffeas \SendFrameHeaderStatus[2] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\SendFrameHeaderStatus~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameHeaderStatus~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameHeaderStatus[2]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameHeaderStatus[2] .is_wysiwyg = "true";
defparam \SendFrameHeaderStatus[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_lcell_comb \SendFrameStatus~10 (
// Equation(s):
// \SendFrameStatus~10_combout  = (SendFrameHeaderStatus[0] & (((!SendFrameHeaderStatus[2]) # (!\OUTPUT_data_Reg~14_combout )) # (!SendFrameHeaderStatus[1])))

	.dataa(SendFrameHeaderStatus[1]),
	.datab(\OUTPUT_data_Reg~14_combout ),
	.datac(SendFrameHeaderStatus[0]),
	.datad(SendFrameHeaderStatus[2]),
	.cin(gnd),
	.combout(\SendFrameStatus~10_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameStatus~10 .lut_mask = 16'h70F0;
defparam \SendFrameStatus~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \Add5~26 (
// Equation(s):
// \Add5~26_combout  = (SendFrameStatus[1] & (!\Add5~25 )) # (!SendFrameStatus[1] & ((\Add5~25 ) # (GND)))
// \Add5~27  = CARRY((!\Add5~25 ) # (!SendFrameStatus[1]))

	.dataa(gnd),
	.datab(SendFrameStatus[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~25 ),
	.combout(\Add5~26_combout ),
	.cout(\Add5~27 ));
// synopsys translate_off
defparam \Add5~26 .lut_mask = 16'h3C3F;
defparam \Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \SendFrameStatus~18 (
// Equation(s):
// \SendFrameStatus~18_combout  = (Digtal_CS_Edge[0] & ((Digtal_CS_Edge[1] & ((\Add5~26_combout ))) # (!Digtal_CS_Edge[1] & (\SendFrameStatus~10_combout ))))

	.dataa(Digtal_CS_Edge[1]),
	.datab(\SendFrameStatus~10_combout ),
	.datac(\Add5~26_combout ),
	.datad(Digtal_CS_Edge[0]),
	.cin(gnd),
	.combout(\SendFrameStatus~18_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameStatus~18 .lut_mask = 16'hE400;
defparam \SendFrameStatus~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \CLK_Counter_R[0]~8 (
// Equation(s):
// \CLK_Counter_R[0]~8_combout  = CLK_Counter_R[0] $ (VCC)
// \CLK_Counter_R[0]~9  = CARRY(CLK_Counter_R[0])

	.dataa(gnd),
	.datab(CLK_Counter_R[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CLK_Counter_R[0]~8_combout ),
	.cout(\CLK_Counter_R[0]~9 ));
// synopsys translate_off
defparam \CLK_Counter_R[0]~8 .lut_mask = 16'h33CC;
defparam \CLK_Counter_R[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \CLK_Counter_R_EN~0 (
// Equation(s):
// \CLK_Counter_R_EN~0_combout  = (\CLK_Counter_R_EN~q  & ((Digtal_CS_Edge[1] & ((!Digtal_CS_Edge[0]) # (!\Decoder1~2_combout ))) # (!Digtal_CS_Edge[1] & ((Digtal_CS_Edge[0])))))

	.dataa(Digtal_CS_Edge[1]),
	.datab(\Decoder1~2_combout ),
	.datac(\CLK_Counter_R_EN~q ),
	.datad(Digtal_CS_Edge[0]),
	.cin(gnd),
	.combout(\CLK_Counter_R_EN~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_Counter_R_EN~0 .lut_mask = 16'h70A0;
defparam \CLK_Counter_R_EN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \CLK_Counter_R_EN~1 (
// Equation(s):
// \CLK_Counter_R_EN~1_combout  = (\CLK_Counter_R_EN~0_combout ) # ((SendFrameHeaderStatus[8] & (\Equal6~1_combout  & \EN_SendFrame~1_combout )))

	.dataa(SendFrameHeaderStatus[8]),
	.datab(\Equal6~1_combout ),
	.datac(\EN_SendFrame~1_combout ),
	.datad(\CLK_Counter_R_EN~0_combout ),
	.cin(gnd),
	.combout(\CLK_Counter_R_EN~1_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_Counter_R_EN~1 .lut_mask = 16'hFF80;
defparam \CLK_Counter_R_EN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas CLK_Counter_R_EN(
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_R_EN~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_Counter_R_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam CLK_Counter_R_EN.is_wysiwyg = "true";
defparam CLK_Counter_R_EN.power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \CLK_Counter_R[0] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_R[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CLK_Counter_R_EN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLK_Counter_R[0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_Counter_R[0] .is_wysiwyg = "true";
defparam \CLK_Counter_R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \CLK_Counter_R[2]~12 (
// Equation(s):
// \CLK_Counter_R[2]~12_combout  = (CLK_Counter_R[2] & (\CLK_Counter_R[1]~11  $ (GND))) # (!CLK_Counter_R[2] & (!\CLK_Counter_R[1]~11  & VCC))
// \CLK_Counter_R[2]~13  = CARRY((CLK_Counter_R[2] & !\CLK_Counter_R[1]~11 ))

	.dataa(CLK_Counter_R[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_Counter_R[1]~11 ),
	.combout(\CLK_Counter_R[2]~12_combout ),
	.cout(\CLK_Counter_R[2]~13 ));
// synopsys translate_off
defparam \CLK_Counter_R[2]~12 .lut_mask = 16'hA50A;
defparam \CLK_Counter_R[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \CLK_Counter_R[3]~14 (
// Equation(s):
// \CLK_Counter_R[3]~14_combout  = (CLK_Counter_R[3] & (!\CLK_Counter_R[2]~13 )) # (!CLK_Counter_R[3] & ((\CLK_Counter_R[2]~13 ) # (GND)))
// \CLK_Counter_R[3]~15  = CARRY((!\CLK_Counter_R[2]~13 ) # (!CLK_Counter_R[3]))

	.dataa(gnd),
	.datab(CLK_Counter_R[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_Counter_R[2]~13 ),
	.combout(\CLK_Counter_R[3]~14_combout ),
	.cout(\CLK_Counter_R[3]~15 ));
// synopsys translate_off
defparam \CLK_Counter_R[3]~14 .lut_mask = 16'h3C3F;
defparam \CLK_Counter_R[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \CLK_Counter_R[3] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_R[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CLK_Counter_R_EN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLK_Counter_R[3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_Counter_R[3] .is_wysiwyg = "true";
defparam \CLK_Counter_R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \CLK_Counter_R[4]~16 (
// Equation(s):
// \CLK_Counter_R[4]~16_combout  = (CLK_Counter_R[4] & (\CLK_Counter_R[3]~15  $ (GND))) # (!CLK_Counter_R[4] & (!\CLK_Counter_R[3]~15  & VCC))
// \CLK_Counter_R[4]~17  = CARRY((CLK_Counter_R[4] & !\CLK_Counter_R[3]~15 ))

	.dataa(gnd),
	.datab(CLK_Counter_R[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_Counter_R[3]~15 ),
	.combout(\CLK_Counter_R[4]~16_combout ),
	.cout(\CLK_Counter_R[4]~17 ));
// synopsys translate_off
defparam \CLK_Counter_R[4]~16 .lut_mask = 16'hC30C;
defparam \CLK_Counter_R[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \CLK_Counter_R[4] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_R[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CLK_Counter_R_EN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLK_Counter_R[4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_Counter_R[4] .is_wysiwyg = "true";
defparam \CLK_Counter_R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \CLK_Counter_R[5]~18 (
// Equation(s):
// \CLK_Counter_R[5]~18_combout  = (CLK_Counter_R[5] & (!\CLK_Counter_R[4]~17 )) # (!CLK_Counter_R[5] & ((\CLK_Counter_R[4]~17 ) # (GND)))
// \CLK_Counter_R[5]~19  = CARRY((!\CLK_Counter_R[4]~17 ) # (!CLK_Counter_R[5]))

	.dataa(gnd),
	.datab(CLK_Counter_R[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_Counter_R[4]~17 ),
	.combout(\CLK_Counter_R[5]~18_combout ),
	.cout(\CLK_Counter_R[5]~19 ));
// synopsys translate_off
defparam \CLK_Counter_R[5]~18 .lut_mask = 16'h3C3F;
defparam \CLK_Counter_R[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \CLK_Counter_R[5] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_R[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CLK_Counter_R_EN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLK_Counter_R[5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_Counter_R[5] .is_wysiwyg = "true";
defparam \CLK_Counter_R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \CLK_Counter_R[6]~20 (
// Equation(s):
// \CLK_Counter_R[6]~20_combout  = (CLK_Counter_R[6] & (\CLK_Counter_R[5]~19  $ (GND))) # (!CLK_Counter_R[6] & (!\CLK_Counter_R[5]~19  & VCC))
// \CLK_Counter_R[6]~21  = CARRY((CLK_Counter_R[6] & !\CLK_Counter_R[5]~19 ))

	.dataa(gnd),
	.datab(CLK_Counter_R[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_Counter_R[5]~19 ),
	.combout(\CLK_Counter_R[6]~20_combout ),
	.cout(\CLK_Counter_R[6]~21 ));
// synopsys translate_off
defparam \CLK_Counter_R[6]~20 .lut_mask = 16'hC30C;
defparam \CLK_Counter_R[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N21
dffeas \CLK_Counter_R[6] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_R[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CLK_Counter_R_EN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLK_Counter_R[6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_Counter_R[6] .is_wysiwyg = "true";
defparam \CLK_Counter_R[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \CLK_Counter_R[7]~22 (
// Equation(s):
// \CLK_Counter_R[7]~22_combout  = CLK_Counter_R[7] $ (\CLK_Counter_R[6]~21 )

	.dataa(CLK_Counter_R[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CLK_Counter_R[6]~21 ),
	.combout(\CLK_Counter_R[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_Counter_R[7]~22 .lut_mask = 16'h5A5A;
defparam \CLK_Counter_R[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \CLK_Counter_R[7] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_R[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CLK_Counter_R_EN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLK_Counter_R[7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_Counter_R[7] .is_wysiwyg = "true";
defparam \CLK_Counter_R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = (!CLK_Counter_R[4] & (!CLK_Counter_R[5] & (!CLK_Counter_R[3] & !CLK_Counter_R[6])))

	.dataa(CLK_Counter_R[4]),
	.datab(CLK_Counter_R[5]),
	.datac(CLK_Counter_R[3]),
	.datad(CLK_Counter_R[6]),
	.cin(gnd),
	.combout(\Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~0 .lut_mask = 16'h0001;
defparam \Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = (CLK_Counter_R[2] & (!CLK_Counter_R[0] & (!CLK_Counter_R[7] & \Decoder1~0_combout )))

	.dataa(CLK_Counter_R[2]),
	.datab(CLK_Counter_R[0]),
	.datac(CLK_Counter_R[7]),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~1 .lut_mask = 16'h0200;
defparam \Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \Decoder1~2 (
// Equation(s):
// \Decoder1~2_combout  = (CLK_Counter_R[1] & \Decoder1~1_combout )

	.dataa(CLK_Counter_R[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~1_combout ),
	.cin(gnd),
	.combout(\Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~2 .lut_mask = 16'hAA00;
defparam \Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \SendFrameHeaderStatus~20 (
// Equation(s):
// \SendFrameHeaderStatus~20_combout  = (\SendFrameHeaderStatus~2_combout ) # (SendFrameHeaderStatus[7])

	.dataa(\SendFrameHeaderStatus~2_combout ),
	.datab(gnd),
	.datac(SendFrameHeaderStatus[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~20_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~20 .lut_mask = 16'hFAFA;
defparam \SendFrameHeaderStatus~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \SendFrameHeaderStatus[7] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\SendFrameHeaderStatus~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!Digtal_CS_Edge[0]),
	.sload(gnd),
	.ena(\SendFrameHeaderStatus~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameHeaderStatus[7]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameHeaderStatus[7] .is_wysiwyg = "true";
defparam \SendFrameHeaderStatus[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_lcell_comb \OUTPUT_data_Reg[4]~16 (
// Equation(s):
// \OUTPUT_data_Reg[4]~16_combout  = (SendFrameHeaderStatus[1] & (SendFrameHeaderStatus[0] & (SendFrameHeaderStatus[7] & SendFrameHeaderStatus[2])))

	.dataa(SendFrameHeaderStatus[1]),
	.datab(SendFrameHeaderStatus[0]),
	.datac(SendFrameHeaderStatus[7]),
	.datad(SendFrameHeaderStatus[2]),
	.cin(gnd),
	.combout(\OUTPUT_data_Reg[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_data_Reg[4]~16 .lut_mask = 16'h8000;
defparam \OUTPUT_data_Reg[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \SendFrameStatus[4]~12 (
// Equation(s):
// \SendFrameStatus[4]~12_combout  = (!SendFrameHeaderStatus[8] & (\EN_SendFrame~1_combout  & ((!\OUTPUT_data_Reg[4]~16_combout ) # (!\SendFrameHeaderStatus~2_combout ))))

	.dataa(SendFrameHeaderStatus[8]),
	.datab(\SendFrameHeaderStatus~2_combout ),
	.datac(\OUTPUT_data_Reg[4]~16_combout ),
	.datad(\EN_SendFrame~1_combout ),
	.cin(gnd),
	.combout(\SendFrameStatus[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameStatus[4]~12 .lut_mask = 16'h1500;
defparam \SendFrameStatus[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \SendFrameStatus[4]~13 (
// Equation(s):
// \SendFrameStatus[4]~13_combout  = (Digtal_CS_Edge[0] & ((Digtal_CS_Edge[1]) # ((\SendFrameStatus[4]~12_combout )))) # (!Digtal_CS_Edge[0] & (Digtal_CS_Edge[1] & (!\LessThan2~4_combout )))

	.dataa(Digtal_CS_Edge[0]),
	.datab(Digtal_CS_Edge[1]),
	.datac(\LessThan2~4_combout ),
	.datad(\SendFrameStatus[4]~12_combout ),
	.cin(gnd),
	.combout(\SendFrameStatus[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameStatus[4]~13 .lut_mask = 16'hAE8C;
defparam \SendFrameStatus[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \SendFrameStatus[4]~17 (
// Equation(s):
// \SendFrameStatus[4]~17_combout  = (\SendFrameStatus[4]~13_combout  & (((\Decoder1~2_combout ) # (!Digtal_CS_Edge[1])) # (!Digtal_CS_Edge[0])))

	.dataa(Digtal_CS_Edge[0]),
	.datab(Digtal_CS_Edge[1]),
	.datac(\Decoder1~2_combout ),
	.datad(\SendFrameStatus[4]~13_combout ),
	.cin(gnd),
	.combout(\SendFrameStatus[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameStatus[4]~17 .lut_mask = 16'hF700;
defparam \SendFrameStatus[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N1
dffeas \SendFrameStatus[1] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\SendFrameStatus~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameStatus[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameStatus[1]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameStatus[1] .is_wysiwyg = "true";
defparam \SendFrameStatus[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \Add5~28 (
// Equation(s):
// \Add5~28_combout  = (SendFrameStatus[2] & (\Add5~27  $ (GND))) # (!SendFrameStatus[2] & (!\Add5~27  & VCC))
// \Add5~29  = CARRY((SendFrameStatus[2] & !\Add5~27 ))

	.dataa(gnd),
	.datab(SendFrameStatus[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~27 ),
	.combout(\Add5~28_combout ),
	.cout(\Add5~29 ));
// synopsys translate_off
defparam \Add5~28 .lut_mask = 16'hC30C;
defparam \Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \SendFrameStatus~14 (
// Equation(s):
// \SendFrameStatus~14_combout  = (\SendFrameStatus~19_combout  & (((\Equal6~0_combout  & \Add5~28_combout )) # (!\SendFrameHeaderStatus~2_combout ))) # (!\SendFrameStatus~19_combout  & (\Equal6~0_combout  & (\Add5~28_combout )))

	.dataa(\SendFrameStatus~19_combout ),
	.datab(\Equal6~0_combout ),
	.datac(\Add5~28_combout ),
	.datad(\SendFrameHeaderStatus~2_combout ),
	.cin(gnd),
	.combout(\SendFrameStatus~14_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameStatus~14 .lut_mask = 16'hC0EA;
defparam \SendFrameStatus~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \SendFrameStatus[2] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\SendFrameStatus~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameStatus[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameStatus[2]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameStatus[2] .is_wysiwyg = "true";
defparam \SendFrameStatus[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \Add5~30 (
// Equation(s):
// \Add5~30_combout  = (SendFrameStatus[3] & (!\Add5~29 )) # (!SendFrameStatus[3] & ((\Add5~29 ) # (GND)))
// \Add5~31  = CARRY((!\Add5~29 ) # (!SendFrameStatus[3]))

	.dataa(gnd),
	.datab(SendFrameStatus[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~29 ),
	.combout(\Add5~30_combout ),
	.cout(\Add5~31 ));
// synopsys translate_off
defparam \Add5~30 .lut_mask = 16'h3C3F;
defparam \Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \SendFrameStatus~15 (
// Equation(s):
// \SendFrameStatus~15_combout  = (\SendFrameStatus~19_combout  & ((\SendFrameHeaderStatus~2_combout ) # ((\Equal6~0_combout  & \Add5~30_combout )))) # (!\SendFrameStatus~19_combout  & (((\Equal6~0_combout  & \Add5~30_combout ))))

	.dataa(\SendFrameStatus~19_combout ),
	.datab(\SendFrameHeaderStatus~2_combout ),
	.datac(\Equal6~0_combout ),
	.datad(\Add5~30_combout ),
	.cin(gnd),
	.combout(\SendFrameStatus~15_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameStatus~15 .lut_mask = 16'hF888;
defparam \SendFrameStatus~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \SendFrameStatus[3] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\SendFrameStatus~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameStatus[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameStatus[3]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameStatus[3] .is_wysiwyg = "true";
defparam \SendFrameStatus[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \Add5~34 (
// Equation(s):
// \Add5~34_combout  = (SendFrameStatus[5] & (!\Add5~33 )) # (!SendFrameStatus[5] & ((\Add5~33 ) # (GND)))
// \Add5~35  = CARRY((!\Add5~33 ) # (!SendFrameStatus[5]))

	.dataa(gnd),
	.datab(SendFrameStatus[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~33 ),
	.combout(\Add5~34_combout ),
	.cout(\Add5~35 ));
// synopsys translate_off
defparam \Add5~34 .lut_mask = 16'h3C3F;
defparam \Add5~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \Add5~67 (
// Equation(s):
// \Add5~67_combout  = (Digtal_CS_Edge[0] & (Digtal_CS_Edge[1] & \Add5~34_combout ))

	.dataa(Digtal_CS_Edge[0]),
	.datab(Digtal_CS_Edge[1]),
	.datac(gnd),
	.datad(\Add5~34_combout ),
	.cin(gnd),
	.combout(\Add5~67_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~67 .lut_mask = 16'h8800;
defparam \Add5~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \SendFrameStatus[5] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\Add5~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameStatus[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameStatus[5]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameStatus[5] .is_wysiwyg = "true";
defparam \SendFrameStatus[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \Add5~36 (
// Equation(s):
// \Add5~36_combout  = (SendFrameStatus[6] & (\Add5~35  $ (GND))) # (!SendFrameStatus[6] & (!\Add5~35  & VCC))
// \Add5~37  = CARRY((SendFrameStatus[6] & !\Add5~35 ))

	.dataa(gnd),
	.datab(SendFrameStatus[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~35 ),
	.combout(\Add5~36_combout ),
	.cout(\Add5~37 ));
// synopsys translate_off
defparam \Add5~36 .lut_mask = 16'hC30C;
defparam \Add5~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \Add5~58 (
// Equation(s):
// \Add5~58_combout  = (Digtal_CS_Edge[0] & (Digtal_CS_Edge[1] & \Add5~36_combout ))

	.dataa(Digtal_CS_Edge[0]),
	.datab(Digtal_CS_Edge[1]),
	.datac(gnd),
	.datad(\Add5~36_combout ),
	.cin(gnd),
	.combout(\Add5~58_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~58 .lut_mask = 16'h8800;
defparam \Add5~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \SendFrameStatus[6] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\Add5~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameStatus[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameStatus[6]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameStatus[6] .is_wysiwyg = "true";
defparam \SendFrameStatus[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \Add5~40 (
// Equation(s):
// \Add5~40_combout  = (SendFrameStatus[8] & (\Add5~39  $ (GND))) # (!SendFrameStatus[8] & (!\Add5~39  & VCC))
// \Add5~41  = CARRY((SendFrameStatus[8] & !\Add5~39 ))

	.dataa(gnd),
	.datab(SendFrameStatus[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~39 ),
	.combout(\Add5~40_combout ),
	.cout(\Add5~41 ));
// synopsys translate_off
defparam \Add5~40 .lut_mask = 16'hC30C;
defparam \Add5~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \Add5~60 (
// Equation(s):
// \Add5~60_combout  = (Digtal_CS_Edge[1] & (\Add5~40_combout  & Digtal_CS_Edge[0]))

	.dataa(gnd),
	.datab(Digtal_CS_Edge[1]),
	.datac(\Add5~40_combout ),
	.datad(Digtal_CS_Edge[0]),
	.cin(gnd),
	.combout(\Add5~60_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~60 .lut_mask = 16'hC000;
defparam \Add5~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \SendFrameStatus[8] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\Add5~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameStatus[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameStatus[8]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameStatus[8] .is_wysiwyg = "true";
defparam \SendFrameStatus[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \Add5~42 (
// Equation(s):
// \Add5~42_combout  = (SendFrameStatus[9] & (!\Add5~41 )) # (!SendFrameStatus[9] & ((\Add5~41 ) # (GND)))
// \Add5~43  = CARRY((!\Add5~41 ) # (!SendFrameStatus[9]))

	.dataa(gnd),
	.datab(SendFrameStatus[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~41 ),
	.combout(\Add5~42_combout ),
	.cout(\Add5~43 ));
// synopsys translate_off
defparam \Add5~42 .lut_mask = 16'h3C3F;
defparam \Add5~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \Add5~61 (
// Equation(s):
// \Add5~61_combout  = (Digtal_CS_Edge[0] & (Digtal_CS_Edge[1] & \Add5~42_combout ))

	.dataa(Digtal_CS_Edge[0]),
	.datab(Digtal_CS_Edge[1]),
	.datac(gnd),
	.datad(\Add5~42_combout ),
	.cin(gnd),
	.combout(\Add5~61_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~61 .lut_mask = 16'h8800;
defparam \Add5~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N15
dffeas \SendFrameStatus[9] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\Add5~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameStatus[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameStatus[9]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameStatus[9] .is_wysiwyg = "true";
defparam \SendFrameStatus[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \Add5~44 (
// Equation(s):
// \Add5~44_combout  = (SendFrameStatus[10] & (\Add5~43  $ (GND))) # (!SendFrameStatus[10] & (!\Add5~43  & VCC))
// \Add5~45  = CARRY((SendFrameStatus[10] & !\Add5~43 ))

	.dataa(gnd),
	.datab(SendFrameStatus[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~43 ),
	.combout(\Add5~44_combout ),
	.cout(\Add5~45 ));
// synopsys translate_off
defparam \Add5~44 .lut_mask = 16'hC30C;
defparam \Add5~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \Add5~62 (
// Equation(s):
// \Add5~62_combout  = (Digtal_CS_Edge[0] & (Digtal_CS_Edge[1] & \Add5~44_combout ))

	.dataa(Digtal_CS_Edge[0]),
	.datab(Digtal_CS_Edge[1]),
	.datac(gnd),
	.datad(\Add5~44_combout ),
	.cin(gnd),
	.combout(\Add5~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~62 .lut_mask = 16'h8800;
defparam \Add5~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \SendFrameStatus[10] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\Add5~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameStatus[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameStatus[10]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameStatus[10] .is_wysiwyg = "true";
defparam \SendFrameStatus[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \Add5~46 (
// Equation(s):
// \Add5~46_combout  = (SendFrameStatus[11] & (!\Add5~45 )) # (!SendFrameStatus[11] & ((\Add5~45 ) # (GND)))
// \Add5~47  = CARRY((!\Add5~45 ) # (!SendFrameStatus[11]))

	.dataa(gnd),
	.datab(SendFrameStatus[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~45 ),
	.combout(\Add5~46_combout ),
	.cout(\Add5~47 ));
// synopsys translate_off
defparam \Add5~46 .lut_mask = 16'h3C3F;
defparam \Add5~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \Add5~63 (
// Equation(s):
// \Add5~63_combout  = (Digtal_CS_Edge[0] & (Digtal_CS_Edge[1] & \Add5~46_combout ))

	.dataa(Digtal_CS_Edge[0]),
	.datab(Digtal_CS_Edge[1]),
	.datac(gnd),
	.datad(\Add5~46_combout ),
	.cin(gnd),
	.combout(\Add5~63_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~63 .lut_mask = 16'h8800;
defparam \Add5~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \SendFrameStatus[11] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\Add5~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameStatus[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameStatus[11]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameStatus[11] .is_wysiwyg = "true";
defparam \SendFrameStatus[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \Add5~48 (
// Equation(s):
// \Add5~48_combout  = (SendFrameStatus[12] & (\Add5~47  $ (GND))) # (!SendFrameStatus[12] & (!\Add5~47  & VCC))
// \Add5~49  = CARRY((SendFrameStatus[12] & !\Add5~47 ))

	.dataa(gnd),
	.datab(SendFrameStatus[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~47 ),
	.combout(\Add5~48_combout ),
	.cout(\Add5~49 ));
// synopsys translate_off
defparam \Add5~48 .lut_mask = 16'hC30C;
defparam \Add5~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \Add5~64 (
// Equation(s):
// \Add5~64_combout  = (Digtal_CS_Edge[0] & (Digtal_CS_Edge[1] & \Add5~48_combout ))

	.dataa(Digtal_CS_Edge[0]),
	.datab(Digtal_CS_Edge[1]),
	.datac(gnd),
	.datad(\Add5~48_combout ),
	.cin(gnd),
	.combout(\Add5~64_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~64 .lut_mask = 16'h8800;
defparam \Add5~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \SendFrameStatus[12] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\Add5~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameStatus[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameStatus[12]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameStatus[12] .is_wysiwyg = "true";
defparam \SendFrameStatus[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \Add5~50 (
// Equation(s):
// \Add5~50_combout  = (SendFrameStatus[13] & (!\Add5~49 )) # (!SendFrameStatus[13] & ((\Add5~49 ) # (GND)))
// \Add5~51  = CARRY((!\Add5~49 ) # (!SendFrameStatus[13]))

	.dataa(gnd),
	.datab(SendFrameStatus[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~49 ),
	.combout(\Add5~50_combout ),
	.cout(\Add5~51 ));
// synopsys translate_off
defparam \Add5~50 .lut_mask = 16'h3C3F;
defparam \Add5~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \Add5~65 (
// Equation(s):
// \Add5~65_combout  = (Digtal_CS_Edge[1] & (\Add5~50_combout  & Digtal_CS_Edge[0]))

	.dataa(gnd),
	.datab(Digtal_CS_Edge[1]),
	.datac(\Add5~50_combout ),
	.datad(Digtal_CS_Edge[0]),
	.cin(gnd),
	.combout(\Add5~65_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~65 .lut_mask = 16'hC000;
defparam \Add5~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \SendFrameStatus[13] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\Add5~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameStatus[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameStatus[13]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameStatus[13] .is_wysiwyg = "true";
defparam \SendFrameStatus[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \Add5~52 (
// Equation(s):
// \Add5~52_combout  = (SendFrameStatus[14] & (\Add5~51  $ (GND))) # (!SendFrameStatus[14] & (!\Add5~51  & VCC))
// \Add5~53  = CARRY((SendFrameStatus[14] & !\Add5~51 ))

	.dataa(SendFrameStatus[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~51 ),
	.combout(\Add5~52_combout ),
	.cout(\Add5~53 ));
// synopsys translate_off
defparam \Add5~52 .lut_mask = 16'hA50A;
defparam \Add5~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \Add5~56 (
// Equation(s):
// \Add5~56_combout  = (Digtal_CS_Edge[0] & (Digtal_CS_Edge[1] & \Add5~52_combout ))

	.dataa(Digtal_CS_Edge[0]),
	.datab(Digtal_CS_Edge[1]),
	.datac(gnd),
	.datad(\Add5~52_combout ),
	.cin(gnd),
	.combout(\Add5~56_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~56 .lut_mask = 16'h8800;
defparam \Add5~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \SendFrameStatus[14] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\Add5~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameStatus[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameStatus[14]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameStatus[14] .is_wysiwyg = "true";
defparam \SendFrameStatus[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \Add5~54 (
// Equation(s):
// \Add5~54_combout  = \Add5~53  $ (SendFrameStatus[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(SendFrameStatus[15]),
	.cin(\Add5~53 ),
	.combout(\Add5~54_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~54 .lut_mask = 16'h0FF0;
defparam \Add5~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \Add5~57 (
// Equation(s):
// \Add5~57_combout  = (Digtal_CS_Edge[0] & (Digtal_CS_Edge[1] & \Add5~54_combout ))

	.dataa(Digtal_CS_Edge[0]),
	.datab(Digtal_CS_Edge[1]),
	.datac(gnd),
	.datad(\Add5~54_combout ),
	.cin(gnd),
	.combout(\Add5~57_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~57 .lut_mask = 16'h8800;
defparam \Add5~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \SendFrameStatus[15] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\Add5~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SendFrameStatus[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SendFrameStatus[15]),
	.prn(vcc));
// synopsys translate_off
defparam \SendFrameStatus[15] .is_wysiwyg = "true";
defparam \SendFrameStatus[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \SendFrameHeaderStatus~3 (
// Equation(s):
// \SendFrameHeaderStatus~3_combout  = (!Digtal_CS_Edge[0] & ((SendFrameStatus[14]) # ((SendFrameStatus[15]) # (!\LessThan2~3_combout ))))

	.dataa(Digtal_CS_Edge[0]),
	.datab(SendFrameStatus[14]),
	.datac(SendFrameStatus[15]),
	.datad(\LessThan2~3_combout ),
	.cin(gnd),
	.combout(\SendFrameHeaderStatus~3_combout ),
	.cout());
// synopsys translate_off
defparam \SendFrameHeaderStatus~3 .lut_mask = 16'h5455;
defparam \SendFrameHeaderStatus~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \EN_SendFrame~2 (
// Equation(s):
// \EN_SendFrame~2_combout  = (Digtal_CS_Edge[1] & (!\SendFrameHeaderStatus~3_combout  & ((\EN_SendFrame~q ) # (\EN_SendFrame~0_combout )))) # (!Digtal_CS_Edge[1] & (((\EN_SendFrame~q ) # (\EN_SendFrame~0_combout ))))

	.dataa(Digtal_CS_Edge[1]),
	.datab(\SendFrameHeaderStatus~3_combout ),
	.datac(\EN_SendFrame~q ),
	.datad(\EN_SendFrame~0_combout ),
	.cin(gnd),
	.combout(\EN_SendFrame~2_combout ),
	.cout());
// synopsys translate_off
defparam \EN_SendFrame~2 .lut_mask = 16'h7770;
defparam \EN_SendFrame~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas EN_SendFrame(
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\EN_SendFrame~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EN_SendFrame~q ),
	.prn(vcc));
// synopsys translate_off
defparam EN_SendFrame.is_wysiwyg = "true";
defparam EN_SendFrame.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \OUTPUT_data_Reg~15 (
// Equation(s):
// \OUTPUT_data_Reg~15_combout  = (!\SendFrameStatus~10_combout  & (\Equal6~1_combout  & ((\EN_SendFrame~q ) # (\EN_SendFrame~0_combout ))))

	.dataa(\SendFrameStatus~10_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\EN_SendFrame~q ),
	.datad(\EN_SendFrame~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_data_Reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_data_Reg~15 .lut_mask = 16'h4440;
defparam \OUTPUT_data_Reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \OUTPUT_data_Reg~23 (
// Equation(s):
// \OUTPUT_data_Reg~23_combout  = (\OUTPUT_data_Reg~15_combout ) # ((\RAM_Q[0]~input_o  & ((Digtal_CS_Edge[1]) # (!Digtal_CS_Edge[0]))))

	.dataa(\RAM_Q[0]~input_o ),
	.datab(\OUTPUT_data_Reg~15_combout ),
	.datac(Digtal_CS_Edge[1]),
	.datad(Digtal_CS_Edge[0]),
	.cin(gnd),
	.combout(\OUTPUT_data_Reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_data_Reg~23 .lut_mask = 16'hECEE;
defparam \OUTPUT_data_Reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \OUTPUT_data_Reg[4]~17 (
// Equation(s):
// \OUTPUT_data_Reg[4]~17_combout  = (SendFrameHeaderStatus[8]) # ((\OUTPUT_data_Reg[4]~16_combout  & \SendFrameHeaderStatus~2_combout ))

	.dataa(\OUTPUT_data_Reg[4]~16_combout ),
	.datab(gnd),
	.datac(SendFrameHeaderStatus[8]),
	.datad(\SendFrameHeaderStatus~2_combout ),
	.cin(gnd),
	.combout(\OUTPUT_data_Reg[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_data_Reg[4]~17 .lut_mask = 16'hFAF0;
defparam \OUTPUT_data_Reg[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \OUTPUT_data_Reg[4]~18 (
// Equation(s):
// \OUTPUT_data_Reg[4]~18_combout  = ((\Equal6~1_combout  & ((!\OUTPUT_data_Reg[4]~17_combout ) # (!\EN_SendFrame~1_combout )))) # (!\OUTPUT_data_Reg[4]~24_combout )

	.dataa(\OUTPUT_data_Reg[4]~24_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\EN_SendFrame~1_combout ),
	.datad(\OUTPUT_data_Reg[4]~17_combout ),
	.cin(gnd),
	.combout(\OUTPUT_data_Reg[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_data_Reg[4]~18 .lut_mask = 16'h5DDD;
defparam \OUTPUT_data_Reg[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N1
dffeas \OUTPUT_data_Reg[0] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\OUTPUT_data_Reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTPUT_data_Reg[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OUTPUT_data_Reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_data_Reg[0] .is_wysiwyg = "true";
defparam \OUTPUT_data_Reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \RAM_Q[1]~input (
	.i(RAM_Q[1]),
	.ibar(gnd),
	.o(\RAM_Q[1]~input_o ));
// synopsys translate_off
defparam \RAM_Q[1]~input .bus_hold = "false";
defparam \RAM_Q[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \OUTPUT_data_Reg~25 (
// Equation(s):
// \OUTPUT_data_Reg~25_combout  = (Digtal_CS_Edge[1] & (((\RAM_Q[1]~input_o )))) # (!Digtal_CS_Edge[1] & ((Digtal_CS_Edge[0] & (!\OUTPUT_data_Reg~20_combout )) # (!Digtal_CS_Edge[0] & ((\RAM_Q[1]~input_o )))))

	.dataa(\OUTPUT_data_Reg~20_combout ),
	.datab(\RAM_Q[1]~input_o ),
	.datac(Digtal_CS_Edge[1]),
	.datad(Digtal_CS_Edge[0]),
	.cin(gnd),
	.combout(\OUTPUT_data_Reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_data_Reg~25 .lut_mask = 16'hC5CC;
defparam \OUTPUT_data_Reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N3
dffeas \OUTPUT_data_Reg[1] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\OUTPUT_data_Reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTPUT_data_Reg[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OUTPUT_data_Reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_data_Reg[1] .is_wysiwyg = "true";
defparam \OUTPUT_data_Reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \OUTPUT_data_Reg~21 (
// Equation(s):
// \OUTPUT_data_Reg~21_combout  = (\RAM_Q[2]~input_o  & ((Digtal_CS_Edge[1]) # (!Digtal_CS_Edge[0])))

	.dataa(\RAM_Q[2]~input_o ),
	.datab(gnd),
	.datac(Digtal_CS_Edge[1]),
	.datad(Digtal_CS_Edge[0]),
	.cin(gnd),
	.combout(\OUTPUT_data_Reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_data_Reg~21 .lut_mask = 16'hA0AA;
defparam \OUTPUT_data_Reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N17
dffeas \OUTPUT_data_Reg[2] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\OUTPUT_data_Reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTPUT_data_Reg[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OUTPUT_data_Reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_data_Reg[2] .is_wysiwyg = "true";
defparam \OUTPUT_data_Reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
cycloneive_io_ibuf \RAM_Q[3]~input (
	.i(RAM_Q[3]),
	.ibar(gnd),
	.o(\RAM_Q[3]~input_o ));
// synopsys translate_off
defparam \RAM_Q[3]~input .bus_hold = "false";
defparam \RAM_Q[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \OUTPUT_data_Reg~26 (
// Equation(s):
// \OUTPUT_data_Reg~26_combout  = (Digtal_CS_Edge[1] & (((\RAM_Q[3]~input_o )))) # (!Digtal_CS_Edge[1] & ((Digtal_CS_Edge[0] & (!\OUTPUT_data_Reg~20_combout )) # (!Digtal_CS_Edge[0] & ((\RAM_Q[3]~input_o )))))

	.dataa(\OUTPUT_data_Reg~20_combout ),
	.datab(\RAM_Q[3]~input_o ),
	.datac(Digtal_CS_Edge[1]),
	.datad(Digtal_CS_Edge[0]),
	.cin(gnd),
	.combout(\OUTPUT_data_Reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_data_Reg~26 .lut_mask = 16'hC5CC;
defparam \OUTPUT_data_Reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N27
dffeas \OUTPUT_data_Reg[3] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\OUTPUT_data_Reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTPUT_data_Reg[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OUTPUT_data_Reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_data_Reg[3] .is_wysiwyg = "true";
defparam \OUTPUT_data_Reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneive_io_ibuf \RAM_Q[4]~input (
	.i(RAM_Q[4]),
	.ibar(gnd),
	.o(\RAM_Q[4]~input_o ));
// synopsys translate_off
defparam \RAM_Q[4]~input .bus_hold = "false";
defparam \RAM_Q[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \OUTPUT_data_Reg~27 (
// Equation(s):
// \OUTPUT_data_Reg~27_combout  = (Digtal_CS_Edge[1] & (((\RAM_Q[4]~input_o )))) # (!Digtal_CS_Edge[1] & ((Digtal_CS_Edge[0] & (\OUTPUT_data_Reg~20_combout )) # (!Digtal_CS_Edge[0] & ((\RAM_Q[4]~input_o )))))

	.dataa(\OUTPUT_data_Reg~20_combout ),
	.datab(\RAM_Q[4]~input_o ),
	.datac(Digtal_CS_Edge[1]),
	.datad(Digtal_CS_Edge[0]),
	.cin(gnd),
	.combout(\OUTPUT_data_Reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_data_Reg~27 .lut_mask = 16'hCACC;
defparam \OUTPUT_data_Reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N21
dffeas \OUTPUT_data_Reg[4] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\OUTPUT_data_Reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTPUT_data_Reg[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OUTPUT_data_Reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_data_Reg[4] .is_wysiwyg = "true";
defparam \OUTPUT_data_Reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N1
cycloneive_io_ibuf \RAM_Q[5]~input (
	.i(RAM_Q[5]),
	.ibar(gnd),
	.o(\RAM_Q[5]~input_o ));
// synopsys translate_off
defparam \RAM_Q[5]~input .bus_hold = "false";
defparam \RAM_Q[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \OUTPUT_data_Reg~28 (
// Equation(s):
// \OUTPUT_data_Reg~28_combout  = (Digtal_CS_Edge[1] & (((\RAM_Q[5]~input_o )))) # (!Digtal_CS_Edge[1] & ((Digtal_CS_Edge[0] & (!\OUTPUT_data_Reg~20_combout )) # (!Digtal_CS_Edge[0] & ((\RAM_Q[5]~input_o )))))

	.dataa(\OUTPUT_data_Reg~20_combout ),
	.datab(\RAM_Q[5]~input_o ),
	.datac(Digtal_CS_Edge[1]),
	.datad(Digtal_CS_Edge[0]),
	.cin(gnd),
	.combout(\OUTPUT_data_Reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_data_Reg~28 .lut_mask = 16'hC5CC;
defparam \OUTPUT_data_Reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N7
dffeas \OUTPUT_data_Reg[5] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\OUTPUT_data_Reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTPUT_data_Reg[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OUTPUT_data_Reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_data_Reg[5] .is_wysiwyg = "true";
defparam \OUTPUT_data_Reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \OUTPUT_data_Reg~29 (
// Equation(s):
// \OUTPUT_data_Reg~29_combout  = (\OUTPUT_data_Reg~15_combout ) # ((\RAM_Q[6]~input_o  & ((Digtal_CS_Edge[1]) # (!Digtal_CS_Edge[0]))))

	.dataa(\RAM_Q[6]~input_o ),
	.datab(\OUTPUT_data_Reg~15_combout ),
	.datac(Digtal_CS_Edge[1]),
	.datad(Digtal_CS_Edge[0]),
	.cin(gnd),
	.combout(\OUTPUT_data_Reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_data_Reg~29 .lut_mask = 16'hECEE;
defparam \OUTPUT_data_Reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N13
dffeas \OUTPUT_data_Reg[6] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\OUTPUT_data_Reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTPUT_data_Reg[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OUTPUT_data_Reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_data_Reg[6] .is_wysiwyg = "true";
defparam \OUTPUT_data_Reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N8
cycloneive_io_ibuf \RAM_Q[7]~input (
	.i(RAM_Q[7]),
	.ibar(gnd),
	.o(\RAM_Q[7]~input_o ));
// synopsys translate_off
defparam \RAM_Q[7]~input .bus_hold = "false";
defparam \RAM_Q[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \OUTPUT_data_Reg~22 (
// Equation(s):
// \OUTPUT_data_Reg~22_combout  = (\RAM_Q[7]~input_o ) # ((!Digtal_CS_Edge[1] & Digtal_CS_Edge[0]))

	.dataa(gnd),
	.datab(Digtal_CS_Edge[1]),
	.datac(Digtal_CS_Edge[0]),
	.datad(\RAM_Q[7]~input_o ),
	.cin(gnd),
	.combout(\OUTPUT_data_Reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_data_Reg~22 .lut_mask = 16'hFF30;
defparam \OUTPUT_data_Reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N23
dffeas \OUTPUT_data_Reg[7] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\OUTPUT_data_Reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTPUT_data_Reg[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OUTPUT_data_Reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_data_Reg[7] .is_wysiwyg = "true";
defparam \OUTPUT_data_Reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y5_N15
cycloneive_io_ibuf \Rx_Data[5]~input (
	.i(Rx_Data[5]),
	.ibar(gnd),
	.o(\Rx_Data[5]~input_o ));
// synopsys translate_off
defparam \Rx_Data[5]~input .bus_hold = "false";
defparam \Rx_Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N0
cycloneive_lcell_comb \RAM_rdaddress_Reg[0]~32 (
// Equation(s):
// \RAM_rdaddress_Reg[0]~32_combout  = RAM_rdaddress_Reg[0] $ (((CLK_Counter_R[1] & (\Decoder1~1_combout  & \Equal6~0_combout ))))

	.dataa(CLK_Counter_R[1]),
	.datab(\Decoder1~1_combout ),
	.datac(RAM_rdaddress_Reg[0]),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\RAM_rdaddress_Reg[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_rdaddress_Reg[0]~32 .lut_mask = 16'h78F0;
defparam \RAM_rdaddress_Reg[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N1
dffeas \RAM_rdaddress_Reg[0] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[0] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N2
cycloneive_lcell_comb \RAM_rdaddress_Reg[1]~33 (
// Equation(s):
// \RAM_rdaddress_Reg[1]~33_combout  = (RAM_rdaddress_Reg[0] & (RAM_rdaddress_Reg[1] $ (VCC))) # (!RAM_rdaddress_Reg[0] & (RAM_rdaddress_Reg[1] & VCC))
// \RAM_rdaddress_Reg[1]~34  = CARRY((RAM_rdaddress_Reg[0] & RAM_rdaddress_Reg[1]))

	.dataa(RAM_rdaddress_Reg[0]),
	.datab(RAM_rdaddress_Reg[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RAM_rdaddress_Reg[1]~33_combout ),
	.cout(\RAM_rdaddress_Reg[1]~34 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[1]~33 .lut_mask = 16'h6688;
defparam \RAM_rdaddress_Reg[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \RAM_rdaddress_Reg[0]~93 (
// Equation(s):
// \RAM_rdaddress_Reg[0]~93_combout  = (CLK_Counter_R[1] & (Digtal_CS_Edge[0] & (Digtal_CS_Edge[1] & \Decoder1~1_combout )))

	.dataa(CLK_Counter_R[1]),
	.datab(Digtal_CS_Edge[0]),
	.datac(Digtal_CS_Edge[1]),
	.datad(\Decoder1~1_combout ),
	.cin(gnd),
	.combout(\RAM_rdaddress_Reg[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_rdaddress_Reg[0]~93 .lut_mask = 16'h8000;
defparam \RAM_rdaddress_Reg[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N3
dffeas \RAM_rdaddress_Reg[1] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[1]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[1] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N4
cycloneive_lcell_comb \RAM_rdaddress_Reg[2]~35 (
// Equation(s):
// \RAM_rdaddress_Reg[2]~35_combout  = (RAM_rdaddress_Reg[2] & (!\RAM_rdaddress_Reg[1]~34 )) # (!RAM_rdaddress_Reg[2] & ((\RAM_rdaddress_Reg[1]~34 ) # (GND)))
// \RAM_rdaddress_Reg[2]~36  = CARRY((!\RAM_rdaddress_Reg[1]~34 ) # (!RAM_rdaddress_Reg[2]))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[1]~34 ),
	.combout(\RAM_rdaddress_Reg[2]~35_combout ),
	.cout(\RAM_rdaddress_Reg[2]~36 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[2]~35 .lut_mask = 16'h3C3F;
defparam \RAM_rdaddress_Reg[2]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N5
dffeas \RAM_rdaddress_Reg[2] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[2]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[2] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N6
cycloneive_lcell_comb \RAM_rdaddress_Reg[3]~37 (
// Equation(s):
// \RAM_rdaddress_Reg[3]~37_combout  = (RAM_rdaddress_Reg[3] & (\RAM_rdaddress_Reg[2]~36  $ (GND))) # (!RAM_rdaddress_Reg[3] & (!\RAM_rdaddress_Reg[2]~36  & VCC))
// \RAM_rdaddress_Reg[3]~38  = CARRY((RAM_rdaddress_Reg[3] & !\RAM_rdaddress_Reg[2]~36 ))

	.dataa(RAM_rdaddress_Reg[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[2]~36 ),
	.combout(\RAM_rdaddress_Reg[3]~37_combout ),
	.cout(\RAM_rdaddress_Reg[3]~38 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[3]~37 .lut_mask = 16'hA50A;
defparam \RAM_rdaddress_Reg[3]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N7
dffeas \RAM_rdaddress_Reg[3] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[3]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[3] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N8
cycloneive_lcell_comb \RAM_rdaddress_Reg[4]~39 (
// Equation(s):
// \RAM_rdaddress_Reg[4]~39_combout  = (RAM_rdaddress_Reg[4] & (!\RAM_rdaddress_Reg[3]~38 )) # (!RAM_rdaddress_Reg[4] & ((\RAM_rdaddress_Reg[3]~38 ) # (GND)))
// \RAM_rdaddress_Reg[4]~40  = CARRY((!\RAM_rdaddress_Reg[3]~38 ) # (!RAM_rdaddress_Reg[4]))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[3]~38 ),
	.combout(\RAM_rdaddress_Reg[4]~39_combout ),
	.cout(\RAM_rdaddress_Reg[4]~40 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[4]~39 .lut_mask = 16'h3C3F;
defparam \RAM_rdaddress_Reg[4]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N9
dffeas \RAM_rdaddress_Reg[4] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[4]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[4] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N10
cycloneive_lcell_comb \RAM_rdaddress_Reg[5]~41 (
// Equation(s):
// \RAM_rdaddress_Reg[5]~41_combout  = (RAM_rdaddress_Reg[5] & (\RAM_rdaddress_Reg[4]~40  $ (GND))) # (!RAM_rdaddress_Reg[5] & (!\RAM_rdaddress_Reg[4]~40  & VCC))
// \RAM_rdaddress_Reg[5]~42  = CARRY((RAM_rdaddress_Reg[5] & !\RAM_rdaddress_Reg[4]~40 ))

	.dataa(RAM_rdaddress_Reg[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[4]~40 ),
	.combout(\RAM_rdaddress_Reg[5]~41_combout ),
	.cout(\RAM_rdaddress_Reg[5]~42 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[5]~41 .lut_mask = 16'hA50A;
defparam \RAM_rdaddress_Reg[5]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N11
dffeas \RAM_rdaddress_Reg[5] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[5]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[5] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N12
cycloneive_lcell_comb \RAM_rdaddress_Reg[6]~43 (
// Equation(s):
// \RAM_rdaddress_Reg[6]~43_combout  = (RAM_rdaddress_Reg[6] & (!\RAM_rdaddress_Reg[5]~42 )) # (!RAM_rdaddress_Reg[6] & ((\RAM_rdaddress_Reg[5]~42 ) # (GND)))
// \RAM_rdaddress_Reg[6]~44  = CARRY((!\RAM_rdaddress_Reg[5]~42 ) # (!RAM_rdaddress_Reg[6]))

	.dataa(RAM_rdaddress_Reg[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[5]~42 ),
	.combout(\RAM_rdaddress_Reg[6]~43_combout ),
	.cout(\RAM_rdaddress_Reg[6]~44 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[6]~43 .lut_mask = 16'h5A5F;
defparam \RAM_rdaddress_Reg[6]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N13
dffeas \RAM_rdaddress_Reg[6] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[6]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[6] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N14
cycloneive_lcell_comb \RAM_rdaddress_Reg[7]~45 (
// Equation(s):
// \RAM_rdaddress_Reg[7]~45_combout  = (RAM_rdaddress_Reg[7] & (\RAM_rdaddress_Reg[6]~44  $ (GND))) # (!RAM_rdaddress_Reg[7] & (!\RAM_rdaddress_Reg[6]~44  & VCC))
// \RAM_rdaddress_Reg[7]~46  = CARRY((RAM_rdaddress_Reg[7] & !\RAM_rdaddress_Reg[6]~44 ))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[6]~44 ),
	.combout(\RAM_rdaddress_Reg[7]~45_combout ),
	.cout(\RAM_rdaddress_Reg[7]~46 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[7]~45 .lut_mask = 16'hC30C;
defparam \RAM_rdaddress_Reg[7]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N15
dffeas \RAM_rdaddress_Reg[7] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[7]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[7] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N16
cycloneive_lcell_comb \RAM_rdaddress_Reg[8]~47 (
// Equation(s):
// \RAM_rdaddress_Reg[8]~47_combout  = (RAM_rdaddress_Reg[8] & (!\RAM_rdaddress_Reg[7]~46 )) # (!RAM_rdaddress_Reg[8] & ((\RAM_rdaddress_Reg[7]~46 ) # (GND)))
// \RAM_rdaddress_Reg[8]~48  = CARRY((!\RAM_rdaddress_Reg[7]~46 ) # (!RAM_rdaddress_Reg[8]))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[7]~46 ),
	.combout(\RAM_rdaddress_Reg[8]~47_combout ),
	.cout(\RAM_rdaddress_Reg[8]~48 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[8]~47 .lut_mask = 16'h3C3F;
defparam \RAM_rdaddress_Reg[8]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N17
dffeas \RAM_rdaddress_Reg[8] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[8]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[8] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N18
cycloneive_lcell_comb \RAM_rdaddress_Reg[9]~49 (
// Equation(s):
// \RAM_rdaddress_Reg[9]~49_combout  = (RAM_rdaddress_Reg[9] & (\RAM_rdaddress_Reg[8]~48  $ (GND))) # (!RAM_rdaddress_Reg[9] & (!\RAM_rdaddress_Reg[8]~48  & VCC))
// \RAM_rdaddress_Reg[9]~50  = CARRY((RAM_rdaddress_Reg[9] & !\RAM_rdaddress_Reg[8]~48 ))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[8]~48 ),
	.combout(\RAM_rdaddress_Reg[9]~49_combout ),
	.cout(\RAM_rdaddress_Reg[9]~50 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[9]~49 .lut_mask = 16'hC30C;
defparam \RAM_rdaddress_Reg[9]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N19
dffeas \RAM_rdaddress_Reg[9] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[9]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[9] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N20
cycloneive_lcell_comb \RAM_rdaddress_Reg[10]~51 (
// Equation(s):
// \RAM_rdaddress_Reg[10]~51_combout  = (RAM_rdaddress_Reg[10] & (!\RAM_rdaddress_Reg[9]~50 )) # (!RAM_rdaddress_Reg[10] & ((\RAM_rdaddress_Reg[9]~50 ) # (GND)))
// \RAM_rdaddress_Reg[10]~52  = CARRY((!\RAM_rdaddress_Reg[9]~50 ) # (!RAM_rdaddress_Reg[10]))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[9]~50 ),
	.combout(\RAM_rdaddress_Reg[10]~51_combout ),
	.cout(\RAM_rdaddress_Reg[10]~52 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[10]~51 .lut_mask = 16'h3C3F;
defparam \RAM_rdaddress_Reg[10]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N21
dffeas \RAM_rdaddress_Reg[10] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[10]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[10] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N22
cycloneive_lcell_comb \RAM_rdaddress_Reg[11]~53 (
// Equation(s):
// \RAM_rdaddress_Reg[11]~53_combout  = (RAM_rdaddress_Reg[11] & (\RAM_rdaddress_Reg[10]~52  $ (GND))) # (!RAM_rdaddress_Reg[11] & (!\RAM_rdaddress_Reg[10]~52  & VCC))
// \RAM_rdaddress_Reg[11]~54  = CARRY((RAM_rdaddress_Reg[11] & !\RAM_rdaddress_Reg[10]~52 ))

	.dataa(RAM_rdaddress_Reg[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[10]~52 ),
	.combout(\RAM_rdaddress_Reg[11]~53_combout ),
	.cout(\RAM_rdaddress_Reg[11]~54 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[11]~53 .lut_mask = 16'hA50A;
defparam \RAM_rdaddress_Reg[11]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N23
dffeas \RAM_rdaddress_Reg[11] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[11]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[11] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N24
cycloneive_lcell_comb \RAM_rdaddress_Reg[12]~55 (
// Equation(s):
// \RAM_rdaddress_Reg[12]~55_combout  = (RAM_rdaddress_Reg[12] & (!\RAM_rdaddress_Reg[11]~54 )) # (!RAM_rdaddress_Reg[12] & ((\RAM_rdaddress_Reg[11]~54 ) # (GND)))
// \RAM_rdaddress_Reg[12]~56  = CARRY((!\RAM_rdaddress_Reg[11]~54 ) # (!RAM_rdaddress_Reg[12]))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[11]~54 ),
	.combout(\RAM_rdaddress_Reg[12]~55_combout ),
	.cout(\RAM_rdaddress_Reg[12]~56 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[12]~55 .lut_mask = 16'h3C3F;
defparam \RAM_rdaddress_Reg[12]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N25
dffeas \RAM_rdaddress_Reg[12] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[12]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[12] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N26
cycloneive_lcell_comb \RAM_rdaddress_Reg[13]~57 (
// Equation(s):
// \RAM_rdaddress_Reg[13]~57_combout  = (RAM_rdaddress_Reg[13] & (\RAM_rdaddress_Reg[12]~56  $ (GND))) # (!RAM_rdaddress_Reg[13] & (!\RAM_rdaddress_Reg[12]~56  & VCC))
// \RAM_rdaddress_Reg[13]~58  = CARRY((RAM_rdaddress_Reg[13] & !\RAM_rdaddress_Reg[12]~56 ))

	.dataa(RAM_rdaddress_Reg[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[12]~56 ),
	.combout(\RAM_rdaddress_Reg[13]~57_combout ),
	.cout(\RAM_rdaddress_Reg[13]~58 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[13]~57 .lut_mask = 16'hA50A;
defparam \RAM_rdaddress_Reg[13]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N27
dffeas \RAM_rdaddress_Reg[13] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[13]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[13] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N28
cycloneive_lcell_comb \RAM_rdaddress_Reg[14]~59 (
// Equation(s):
// \RAM_rdaddress_Reg[14]~59_combout  = (RAM_rdaddress_Reg[14] & (!\RAM_rdaddress_Reg[13]~58 )) # (!RAM_rdaddress_Reg[14] & ((\RAM_rdaddress_Reg[13]~58 ) # (GND)))
// \RAM_rdaddress_Reg[14]~60  = CARRY((!\RAM_rdaddress_Reg[13]~58 ) # (!RAM_rdaddress_Reg[14]))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[13]~58 ),
	.combout(\RAM_rdaddress_Reg[14]~59_combout ),
	.cout(\RAM_rdaddress_Reg[14]~60 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[14]~59 .lut_mask = 16'h3C3F;
defparam \RAM_rdaddress_Reg[14]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N29
dffeas \RAM_rdaddress_Reg[14] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[14]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[14] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N30
cycloneive_lcell_comb \RAM_rdaddress_Reg[15]~61 (
// Equation(s):
// \RAM_rdaddress_Reg[15]~61_combout  = (RAM_rdaddress_Reg[15] & (\RAM_rdaddress_Reg[14]~60  $ (GND))) # (!RAM_rdaddress_Reg[15] & (!\RAM_rdaddress_Reg[14]~60  & VCC))
// \RAM_rdaddress_Reg[15]~62  = CARRY((RAM_rdaddress_Reg[15] & !\RAM_rdaddress_Reg[14]~60 ))

	.dataa(RAM_rdaddress_Reg[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[14]~60 ),
	.combout(\RAM_rdaddress_Reg[15]~61_combout ),
	.cout(\RAM_rdaddress_Reg[15]~62 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[15]~61 .lut_mask = 16'hA50A;
defparam \RAM_rdaddress_Reg[15]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N31
dffeas \RAM_rdaddress_Reg[15] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[15]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[15] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N0
cycloneive_lcell_comb \RAM_rdaddress_Reg[16]~63 (
// Equation(s):
// \RAM_rdaddress_Reg[16]~63_combout  = (RAM_rdaddress_Reg[16] & (!\RAM_rdaddress_Reg[15]~62 )) # (!RAM_rdaddress_Reg[16] & ((\RAM_rdaddress_Reg[15]~62 ) # (GND)))
// \RAM_rdaddress_Reg[16]~64  = CARRY((!\RAM_rdaddress_Reg[15]~62 ) # (!RAM_rdaddress_Reg[16]))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[15]~62 ),
	.combout(\RAM_rdaddress_Reg[16]~63_combout ),
	.cout(\RAM_rdaddress_Reg[16]~64 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[16]~63 .lut_mask = 16'h3C3F;
defparam \RAM_rdaddress_Reg[16]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N1
dffeas \RAM_rdaddress_Reg[16] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[16]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[16] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N2
cycloneive_lcell_comb \RAM_rdaddress_Reg[17]~65 (
// Equation(s):
// \RAM_rdaddress_Reg[17]~65_combout  = (RAM_rdaddress_Reg[17] & (\RAM_rdaddress_Reg[16]~64  $ (GND))) # (!RAM_rdaddress_Reg[17] & (!\RAM_rdaddress_Reg[16]~64  & VCC))
// \RAM_rdaddress_Reg[17]~66  = CARRY((RAM_rdaddress_Reg[17] & !\RAM_rdaddress_Reg[16]~64 ))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[16]~64 ),
	.combout(\RAM_rdaddress_Reg[17]~65_combout ),
	.cout(\RAM_rdaddress_Reg[17]~66 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[17]~65 .lut_mask = 16'hC30C;
defparam \RAM_rdaddress_Reg[17]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N3
dffeas \RAM_rdaddress_Reg[17] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[17]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[17] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N4
cycloneive_lcell_comb \RAM_rdaddress_Reg[18]~67 (
// Equation(s):
// \RAM_rdaddress_Reg[18]~67_combout  = (RAM_rdaddress_Reg[18] & (!\RAM_rdaddress_Reg[17]~66 )) # (!RAM_rdaddress_Reg[18] & ((\RAM_rdaddress_Reg[17]~66 ) # (GND)))
// \RAM_rdaddress_Reg[18]~68  = CARRY((!\RAM_rdaddress_Reg[17]~66 ) # (!RAM_rdaddress_Reg[18]))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[17]~66 ),
	.combout(\RAM_rdaddress_Reg[18]~67_combout ),
	.cout(\RAM_rdaddress_Reg[18]~68 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[18]~67 .lut_mask = 16'h3C3F;
defparam \RAM_rdaddress_Reg[18]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N5
dffeas \RAM_rdaddress_Reg[18] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[18]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[18] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N6
cycloneive_lcell_comb \RAM_rdaddress_Reg[19]~69 (
// Equation(s):
// \RAM_rdaddress_Reg[19]~69_combout  = (RAM_rdaddress_Reg[19] & (\RAM_rdaddress_Reg[18]~68  $ (GND))) # (!RAM_rdaddress_Reg[19] & (!\RAM_rdaddress_Reg[18]~68  & VCC))
// \RAM_rdaddress_Reg[19]~70  = CARRY((RAM_rdaddress_Reg[19] & !\RAM_rdaddress_Reg[18]~68 ))

	.dataa(RAM_rdaddress_Reg[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[18]~68 ),
	.combout(\RAM_rdaddress_Reg[19]~69_combout ),
	.cout(\RAM_rdaddress_Reg[19]~70 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[19]~69 .lut_mask = 16'hA50A;
defparam \RAM_rdaddress_Reg[19]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N7
dffeas \RAM_rdaddress_Reg[19] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[19]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[19] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N8
cycloneive_lcell_comb \RAM_rdaddress_Reg[20]~71 (
// Equation(s):
// \RAM_rdaddress_Reg[20]~71_combout  = (RAM_rdaddress_Reg[20] & (!\RAM_rdaddress_Reg[19]~70 )) # (!RAM_rdaddress_Reg[20] & ((\RAM_rdaddress_Reg[19]~70 ) # (GND)))
// \RAM_rdaddress_Reg[20]~72  = CARRY((!\RAM_rdaddress_Reg[19]~70 ) # (!RAM_rdaddress_Reg[20]))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[19]~70 ),
	.combout(\RAM_rdaddress_Reg[20]~71_combout ),
	.cout(\RAM_rdaddress_Reg[20]~72 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[20]~71 .lut_mask = 16'h3C3F;
defparam \RAM_rdaddress_Reg[20]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N9
dffeas \RAM_rdaddress_Reg[20] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[20]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[20] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N10
cycloneive_lcell_comb \RAM_rdaddress_Reg[21]~73 (
// Equation(s):
// \RAM_rdaddress_Reg[21]~73_combout  = (RAM_rdaddress_Reg[21] & (\RAM_rdaddress_Reg[20]~72  $ (GND))) # (!RAM_rdaddress_Reg[21] & (!\RAM_rdaddress_Reg[20]~72  & VCC))
// \RAM_rdaddress_Reg[21]~74  = CARRY((RAM_rdaddress_Reg[21] & !\RAM_rdaddress_Reg[20]~72 ))

	.dataa(RAM_rdaddress_Reg[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[20]~72 ),
	.combout(\RAM_rdaddress_Reg[21]~73_combout ),
	.cout(\RAM_rdaddress_Reg[21]~74 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[21]~73 .lut_mask = 16'hA50A;
defparam \RAM_rdaddress_Reg[21]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N11
dffeas \RAM_rdaddress_Reg[21] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[21]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[21] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N12
cycloneive_lcell_comb \RAM_rdaddress_Reg[22]~75 (
// Equation(s):
// \RAM_rdaddress_Reg[22]~75_combout  = (RAM_rdaddress_Reg[22] & (!\RAM_rdaddress_Reg[21]~74 )) # (!RAM_rdaddress_Reg[22] & ((\RAM_rdaddress_Reg[21]~74 ) # (GND)))
// \RAM_rdaddress_Reg[22]~76  = CARRY((!\RAM_rdaddress_Reg[21]~74 ) # (!RAM_rdaddress_Reg[22]))

	.dataa(RAM_rdaddress_Reg[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[21]~74 ),
	.combout(\RAM_rdaddress_Reg[22]~75_combout ),
	.cout(\RAM_rdaddress_Reg[22]~76 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[22]~75 .lut_mask = 16'h5A5F;
defparam \RAM_rdaddress_Reg[22]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N13
dffeas \RAM_rdaddress_Reg[22] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[22]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[22] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N14
cycloneive_lcell_comb \RAM_rdaddress_Reg[23]~77 (
// Equation(s):
// \RAM_rdaddress_Reg[23]~77_combout  = (RAM_rdaddress_Reg[23] & (\RAM_rdaddress_Reg[22]~76  $ (GND))) # (!RAM_rdaddress_Reg[23] & (!\RAM_rdaddress_Reg[22]~76  & VCC))
// \RAM_rdaddress_Reg[23]~78  = CARRY((RAM_rdaddress_Reg[23] & !\RAM_rdaddress_Reg[22]~76 ))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[22]~76 ),
	.combout(\RAM_rdaddress_Reg[23]~77_combout ),
	.cout(\RAM_rdaddress_Reg[23]~78 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[23]~77 .lut_mask = 16'hC30C;
defparam \RAM_rdaddress_Reg[23]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N15
dffeas \RAM_rdaddress_Reg[23] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[23]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[23] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N16
cycloneive_lcell_comb \RAM_rdaddress_Reg[24]~79 (
// Equation(s):
// \RAM_rdaddress_Reg[24]~79_combout  = (RAM_rdaddress_Reg[24] & (!\RAM_rdaddress_Reg[23]~78 )) # (!RAM_rdaddress_Reg[24] & ((\RAM_rdaddress_Reg[23]~78 ) # (GND)))
// \RAM_rdaddress_Reg[24]~80  = CARRY((!\RAM_rdaddress_Reg[23]~78 ) # (!RAM_rdaddress_Reg[24]))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[23]~78 ),
	.combout(\RAM_rdaddress_Reg[24]~79_combout ),
	.cout(\RAM_rdaddress_Reg[24]~80 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[24]~79 .lut_mask = 16'h3C3F;
defparam \RAM_rdaddress_Reg[24]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N17
dffeas \RAM_rdaddress_Reg[24] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[24]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[24] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N18
cycloneive_lcell_comb \RAM_rdaddress_Reg[25]~81 (
// Equation(s):
// \RAM_rdaddress_Reg[25]~81_combout  = (RAM_rdaddress_Reg[25] & (\RAM_rdaddress_Reg[24]~80  $ (GND))) # (!RAM_rdaddress_Reg[25] & (!\RAM_rdaddress_Reg[24]~80  & VCC))
// \RAM_rdaddress_Reg[25]~82  = CARRY((RAM_rdaddress_Reg[25] & !\RAM_rdaddress_Reg[24]~80 ))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[24]~80 ),
	.combout(\RAM_rdaddress_Reg[25]~81_combout ),
	.cout(\RAM_rdaddress_Reg[25]~82 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[25]~81 .lut_mask = 16'hC30C;
defparam \RAM_rdaddress_Reg[25]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N19
dffeas \RAM_rdaddress_Reg[25] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[25]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[25] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N20
cycloneive_lcell_comb \RAM_rdaddress_Reg[26]~83 (
// Equation(s):
// \RAM_rdaddress_Reg[26]~83_combout  = (RAM_rdaddress_Reg[26] & (!\RAM_rdaddress_Reg[25]~82 )) # (!RAM_rdaddress_Reg[26] & ((\RAM_rdaddress_Reg[25]~82 ) # (GND)))
// \RAM_rdaddress_Reg[26]~84  = CARRY((!\RAM_rdaddress_Reg[25]~82 ) # (!RAM_rdaddress_Reg[26]))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[25]~82 ),
	.combout(\RAM_rdaddress_Reg[26]~83_combout ),
	.cout(\RAM_rdaddress_Reg[26]~84 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[26]~83 .lut_mask = 16'h3C3F;
defparam \RAM_rdaddress_Reg[26]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N21
dffeas \RAM_rdaddress_Reg[26] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[26]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[26] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N22
cycloneive_lcell_comb \RAM_rdaddress_Reg[27]~85 (
// Equation(s):
// \RAM_rdaddress_Reg[27]~85_combout  = (RAM_rdaddress_Reg[27] & (\RAM_rdaddress_Reg[26]~84  $ (GND))) # (!RAM_rdaddress_Reg[27] & (!\RAM_rdaddress_Reg[26]~84  & VCC))
// \RAM_rdaddress_Reg[27]~86  = CARRY((RAM_rdaddress_Reg[27] & !\RAM_rdaddress_Reg[26]~84 ))

	.dataa(RAM_rdaddress_Reg[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[26]~84 ),
	.combout(\RAM_rdaddress_Reg[27]~85_combout ),
	.cout(\RAM_rdaddress_Reg[27]~86 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[27]~85 .lut_mask = 16'hA50A;
defparam \RAM_rdaddress_Reg[27]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N23
dffeas \RAM_rdaddress_Reg[27] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[27]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[27] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N24
cycloneive_lcell_comb \RAM_rdaddress_Reg[28]~87 (
// Equation(s):
// \RAM_rdaddress_Reg[28]~87_combout  = (RAM_rdaddress_Reg[28] & (!\RAM_rdaddress_Reg[27]~86 )) # (!RAM_rdaddress_Reg[28] & ((\RAM_rdaddress_Reg[27]~86 ) # (GND)))
// \RAM_rdaddress_Reg[28]~88  = CARRY((!\RAM_rdaddress_Reg[27]~86 ) # (!RAM_rdaddress_Reg[28]))

	.dataa(gnd),
	.datab(RAM_rdaddress_Reg[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[27]~86 ),
	.combout(\RAM_rdaddress_Reg[28]~87_combout ),
	.cout(\RAM_rdaddress_Reg[28]~88 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[28]~87 .lut_mask = 16'h3C3F;
defparam \RAM_rdaddress_Reg[28]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N25
dffeas \RAM_rdaddress_Reg[28] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[28]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[28] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N26
cycloneive_lcell_comb \RAM_rdaddress_Reg[29]~89 (
// Equation(s):
// \RAM_rdaddress_Reg[29]~89_combout  = (RAM_rdaddress_Reg[29] & (\RAM_rdaddress_Reg[28]~88  $ (GND))) # (!RAM_rdaddress_Reg[29] & (!\RAM_rdaddress_Reg[28]~88  & VCC))
// \RAM_rdaddress_Reg[29]~90  = CARRY((RAM_rdaddress_Reg[29] & !\RAM_rdaddress_Reg[28]~88 ))

	.dataa(RAM_rdaddress_Reg[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_rdaddress_Reg[28]~88 ),
	.combout(\RAM_rdaddress_Reg[29]~89_combout ),
	.cout(\RAM_rdaddress_Reg[29]~90 ));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[29]~89 .lut_mask = 16'hA50A;
defparam \RAM_rdaddress_Reg[29]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N27
dffeas \RAM_rdaddress_Reg[29] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[29]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[29] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N28
cycloneive_lcell_comb \RAM_rdaddress_Reg[30]~91 (
// Equation(s):
// \RAM_rdaddress_Reg[30]~91_combout  = \RAM_rdaddress_Reg[29]~90  $ (RAM_rdaddress_Reg[30])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(RAM_rdaddress_Reg[30]),
	.cin(\RAM_rdaddress_Reg[29]~90 ),
	.combout(\RAM_rdaddress_Reg[30]~91_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_rdaddress_Reg[30]~91 .lut_mask = 16'h0FF0;
defparam \RAM_rdaddress_Reg[30]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N29
dffeas \RAM_rdaddress_Reg[30] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rdaddress_Reg[30]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_rdaddress_Reg[0]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rdaddress_Reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rdaddress_Reg[30] .is_wysiwyg = "true";
defparam \RAM_rdaddress_Reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \RAM_wraddress_Reg[0]~30 (
// Equation(s):
// \RAM_wraddress_Reg[0]~30_combout  = RAM_wraddress_Reg[0] $ (((\Decoder0~2_combout  & (Digtal_DATA_RD_Edge[1] $ (!Digtal_DATA_RD_Edge[0])))))

	.dataa(Digtal_DATA_RD_Edge[1]),
	.datab(\Decoder0~2_combout ),
	.datac(RAM_wraddress_Reg[0]),
	.datad(Digtal_DATA_RD_Edge[0]),
	.cin(gnd),
	.combout(\RAM_wraddress_Reg[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_wraddress_Reg[0]~30 .lut_mask = 16'h78B4;
defparam \RAM_wraddress_Reg[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N1
dffeas \RAM_wraddress_Reg[0] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[0]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[0] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \RAM_wraddress_Reg[1]~31 (
// Equation(s):
// \RAM_wraddress_Reg[1]~31_combout  = (RAM_wraddress_Reg[0] & (RAM_wraddress_Reg[1] $ (VCC))) # (!RAM_wraddress_Reg[0] & (RAM_wraddress_Reg[1] & VCC))
// \RAM_wraddress_Reg[1]~32  = CARRY((RAM_wraddress_Reg[0] & RAM_wraddress_Reg[1]))

	.dataa(RAM_wraddress_Reg[0]),
	.datab(RAM_wraddress_Reg[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RAM_wraddress_Reg[1]~31_combout ),
	.cout(\RAM_wraddress_Reg[1]~32 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[1]~31 .lut_mask = 16'h6688;
defparam \RAM_wraddress_Reg[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \RAM_wraddress_Reg[0]~33 (
// Equation(s):
// \RAM_wraddress_Reg[0]~33_combout  = (\Decoder0~2_combout  & (Digtal_DATA_RD_Edge[0] $ (!Digtal_DATA_RD_Edge[1])))

	.dataa(\Decoder0~2_combout ),
	.datab(gnd),
	.datac(Digtal_DATA_RD_Edge[0]),
	.datad(Digtal_DATA_RD_Edge[1]),
	.cin(gnd),
	.combout(\RAM_wraddress_Reg[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_wraddress_Reg[0]~33 .lut_mask = 16'hA00A;
defparam \RAM_wraddress_Reg[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N3
dffeas \RAM_wraddress_Reg[1] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[1]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[1] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \RAM_wraddress_Reg[2]~34 (
// Equation(s):
// \RAM_wraddress_Reg[2]~34_combout  = (RAM_wraddress_Reg[2] & (!\RAM_wraddress_Reg[1]~32 )) # (!RAM_wraddress_Reg[2] & ((\RAM_wraddress_Reg[1]~32 ) # (GND)))
// \RAM_wraddress_Reg[2]~35  = CARRY((!\RAM_wraddress_Reg[1]~32 ) # (!RAM_wraddress_Reg[2]))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[1]~32 ),
	.combout(\RAM_wraddress_Reg[2]~34_combout ),
	.cout(\RAM_wraddress_Reg[2]~35 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[2]~34 .lut_mask = 16'h3C3F;
defparam \RAM_wraddress_Reg[2]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N5
dffeas \RAM_wraddress_Reg[2] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[2]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[2] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \RAM_wraddress_Reg[3]~36 (
// Equation(s):
// \RAM_wraddress_Reg[3]~36_combout  = (RAM_wraddress_Reg[3] & (\RAM_wraddress_Reg[2]~35  $ (GND))) # (!RAM_wraddress_Reg[3] & (!\RAM_wraddress_Reg[2]~35  & VCC))
// \RAM_wraddress_Reg[3]~37  = CARRY((RAM_wraddress_Reg[3] & !\RAM_wraddress_Reg[2]~35 ))

	.dataa(RAM_wraddress_Reg[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[2]~35 ),
	.combout(\RAM_wraddress_Reg[3]~36_combout ),
	.cout(\RAM_wraddress_Reg[3]~37 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[3]~36 .lut_mask = 16'hA50A;
defparam \RAM_wraddress_Reg[3]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N7
dffeas \RAM_wraddress_Reg[3] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[3]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[3] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \RAM_wraddress_Reg[4]~38 (
// Equation(s):
// \RAM_wraddress_Reg[4]~38_combout  = (RAM_wraddress_Reg[4] & (!\RAM_wraddress_Reg[3]~37 )) # (!RAM_wraddress_Reg[4] & ((\RAM_wraddress_Reg[3]~37 ) # (GND)))
// \RAM_wraddress_Reg[4]~39  = CARRY((!\RAM_wraddress_Reg[3]~37 ) # (!RAM_wraddress_Reg[4]))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[3]~37 ),
	.combout(\RAM_wraddress_Reg[4]~38_combout ),
	.cout(\RAM_wraddress_Reg[4]~39 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[4]~38 .lut_mask = 16'h3C3F;
defparam \RAM_wraddress_Reg[4]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N9
dffeas \RAM_wraddress_Reg[4] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[4]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[4] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \RAM_wraddress_Reg[5]~40 (
// Equation(s):
// \RAM_wraddress_Reg[5]~40_combout  = (RAM_wraddress_Reg[5] & (\RAM_wraddress_Reg[4]~39  $ (GND))) # (!RAM_wraddress_Reg[5] & (!\RAM_wraddress_Reg[4]~39  & VCC))
// \RAM_wraddress_Reg[5]~41  = CARRY((RAM_wraddress_Reg[5] & !\RAM_wraddress_Reg[4]~39 ))

	.dataa(RAM_wraddress_Reg[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[4]~39 ),
	.combout(\RAM_wraddress_Reg[5]~40_combout ),
	.cout(\RAM_wraddress_Reg[5]~41 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[5]~40 .lut_mask = 16'hA50A;
defparam \RAM_wraddress_Reg[5]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \RAM_wraddress_Reg[5] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[5]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[5] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \RAM_wraddress_Reg[6]~42 (
// Equation(s):
// \RAM_wraddress_Reg[6]~42_combout  = (RAM_wraddress_Reg[6] & (!\RAM_wraddress_Reg[5]~41 )) # (!RAM_wraddress_Reg[6] & ((\RAM_wraddress_Reg[5]~41 ) # (GND)))
// \RAM_wraddress_Reg[6]~43  = CARRY((!\RAM_wraddress_Reg[5]~41 ) # (!RAM_wraddress_Reg[6]))

	.dataa(RAM_wraddress_Reg[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[5]~41 ),
	.combout(\RAM_wraddress_Reg[6]~42_combout ),
	.cout(\RAM_wraddress_Reg[6]~43 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[6]~42 .lut_mask = 16'h5A5F;
defparam \RAM_wraddress_Reg[6]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N13
dffeas \RAM_wraddress_Reg[6] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[6]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[6] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \RAM_wraddress_Reg[7]~44 (
// Equation(s):
// \RAM_wraddress_Reg[7]~44_combout  = (RAM_wraddress_Reg[7] & (\RAM_wraddress_Reg[6]~43  $ (GND))) # (!RAM_wraddress_Reg[7] & (!\RAM_wraddress_Reg[6]~43  & VCC))
// \RAM_wraddress_Reg[7]~45  = CARRY((RAM_wraddress_Reg[7] & !\RAM_wraddress_Reg[6]~43 ))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[6]~43 ),
	.combout(\RAM_wraddress_Reg[7]~44_combout ),
	.cout(\RAM_wraddress_Reg[7]~45 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[7]~44 .lut_mask = 16'hC30C;
defparam \RAM_wraddress_Reg[7]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N15
dffeas \RAM_wraddress_Reg[7] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[7]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[7] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \RAM_wraddress_Reg[8]~46 (
// Equation(s):
// \RAM_wraddress_Reg[8]~46_combout  = (RAM_wraddress_Reg[8] & (!\RAM_wraddress_Reg[7]~45 )) # (!RAM_wraddress_Reg[8] & ((\RAM_wraddress_Reg[7]~45 ) # (GND)))
// \RAM_wraddress_Reg[8]~47  = CARRY((!\RAM_wraddress_Reg[7]~45 ) # (!RAM_wraddress_Reg[8]))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[7]~45 ),
	.combout(\RAM_wraddress_Reg[8]~46_combout ),
	.cout(\RAM_wraddress_Reg[8]~47 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[8]~46 .lut_mask = 16'h3C3F;
defparam \RAM_wraddress_Reg[8]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \RAM_wraddress_Reg[8] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[8]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[8] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \RAM_wraddress_Reg[9]~48 (
// Equation(s):
// \RAM_wraddress_Reg[9]~48_combout  = (RAM_wraddress_Reg[9] & (\RAM_wraddress_Reg[8]~47  $ (GND))) # (!RAM_wraddress_Reg[9] & (!\RAM_wraddress_Reg[8]~47  & VCC))
// \RAM_wraddress_Reg[9]~49  = CARRY((RAM_wraddress_Reg[9] & !\RAM_wraddress_Reg[8]~47 ))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[8]~47 ),
	.combout(\RAM_wraddress_Reg[9]~48_combout ),
	.cout(\RAM_wraddress_Reg[9]~49 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[9]~48 .lut_mask = 16'hC30C;
defparam \RAM_wraddress_Reg[9]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N19
dffeas \RAM_wraddress_Reg[9] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[9]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[9] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \RAM_wraddress_Reg[10]~50 (
// Equation(s):
// \RAM_wraddress_Reg[10]~50_combout  = (RAM_wraddress_Reg[10] & (!\RAM_wraddress_Reg[9]~49 )) # (!RAM_wraddress_Reg[10] & ((\RAM_wraddress_Reg[9]~49 ) # (GND)))
// \RAM_wraddress_Reg[10]~51  = CARRY((!\RAM_wraddress_Reg[9]~49 ) # (!RAM_wraddress_Reg[10]))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[9]~49 ),
	.combout(\RAM_wraddress_Reg[10]~50_combout ),
	.cout(\RAM_wraddress_Reg[10]~51 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[10]~50 .lut_mask = 16'h3C3F;
defparam \RAM_wraddress_Reg[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N21
dffeas \RAM_wraddress_Reg[10] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[10]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[10] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \RAM_wraddress_Reg[11]~52 (
// Equation(s):
// \RAM_wraddress_Reg[11]~52_combout  = (RAM_wraddress_Reg[11] & (\RAM_wraddress_Reg[10]~51  $ (GND))) # (!RAM_wraddress_Reg[11] & (!\RAM_wraddress_Reg[10]~51  & VCC))
// \RAM_wraddress_Reg[11]~53  = CARRY((RAM_wraddress_Reg[11] & !\RAM_wraddress_Reg[10]~51 ))

	.dataa(RAM_wraddress_Reg[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[10]~51 ),
	.combout(\RAM_wraddress_Reg[11]~52_combout ),
	.cout(\RAM_wraddress_Reg[11]~53 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[11]~52 .lut_mask = 16'hA50A;
defparam \RAM_wraddress_Reg[11]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \RAM_wraddress_Reg[11] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[11]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[11] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \RAM_wraddress_Reg[12]~54 (
// Equation(s):
// \RAM_wraddress_Reg[12]~54_combout  = (RAM_wraddress_Reg[12] & (!\RAM_wraddress_Reg[11]~53 )) # (!RAM_wraddress_Reg[12] & ((\RAM_wraddress_Reg[11]~53 ) # (GND)))
// \RAM_wraddress_Reg[12]~55  = CARRY((!\RAM_wraddress_Reg[11]~53 ) # (!RAM_wraddress_Reg[12]))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[11]~53 ),
	.combout(\RAM_wraddress_Reg[12]~54_combout ),
	.cout(\RAM_wraddress_Reg[12]~55 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[12]~54 .lut_mask = 16'h3C3F;
defparam \RAM_wraddress_Reg[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N25
dffeas \RAM_wraddress_Reg[12] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[12]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[12] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \RAM_wraddress_Reg[13]~56 (
// Equation(s):
// \RAM_wraddress_Reg[13]~56_combout  = (RAM_wraddress_Reg[13] & (\RAM_wraddress_Reg[12]~55  $ (GND))) # (!RAM_wraddress_Reg[13] & (!\RAM_wraddress_Reg[12]~55  & VCC))
// \RAM_wraddress_Reg[13]~57  = CARRY((RAM_wraddress_Reg[13] & !\RAM_wraddress_Reg[12]~55 ))

	.dataa(RAM_wraddress_Reg[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[12]~55 ),
	.combout(\RAM_wraddress_Reg[13]~56_combout ),
	.cout(\RAM_wraddress_Reg[13]~57 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[13]~56 .lut_mask = 16'hA50A;
defparam \RAM_wraddress_Reg[13]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \RAM_wraddress_Reg[13] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[13]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[13] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \RAM_wraddress_Reg[14]~58 (
// Equation(s):
// \RAM_wraddress_Reg[14]~58_combout  = (RAM_wraddress_Reg[14] & (!\RAM_wraddress_Reg[13]~57 )) # (!RAM_wraddress_Reg[14] & ((\RAM_wraddress_Reg[13]~57 ) # (GND)))
// \RAM_wraddress_Reg[14]~59  = CARRY((!\RAM_wraddress_Reg[13]~57 ) # (!RAM_wraddress_Reg[14]))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[13]~57 ),
	.combout(\RAM_wraddress_Reg[14]~58_combout ),
	.cout(\RAM_wraddress_Reg[14]~59 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[14]~58 .lut_mask = 16'h3C3F;
defparam \RAM_wraddress_Reg[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N29
dffeas \RAM_wraddress_Reg[14] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[14]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[14] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \RAM_wraddress_Reg[15]~60 (
// Equation(s):
// \RAM_wraddress_Reg[15]~60_combout  = (RAM_wraddress_Reg[15] & (\RAM_wraddress_Reg[14]~59  $ (GND))) # (!RAM_wraddress_Reg[15] & (!\RAM_wraddress_Reg[14]~59  & VCC))
// \RAM_wraddress_Reg[15]~61  = CARRY((RAM_wraddress_Reg[15] & !\RAM_wraddress_Reg[14]~59 ))

	.dataa(RAM_wraddress_Reg[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[14]~59 ),
	.combout(\RAM_wraddress_Reg[15]~60_combout ),
	.cout(\RAM_wraddress_Reg[15]~61 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[15]~60 .lut_mask = 16'hA50A;
defparam \RAM_wraddress_Reg[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N31
dffeas \RAM_wraddress_Reg[15] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[15]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[15] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \RAM_wraddress_Reg[16]~62 (
// Equation(s):
// \RAM_wraddress_Reg[16]~62_combout  = (RAM_wraddress_Reg[16] & (!\RAM_wraddress_Reg[15]~61 )) # (!RAM_wraddress_Reg[16] & ((\RAM_wraddress_Reg[15]~61 ) # (GND)))
// \RAM_wraddress_Reg[16]~63  = CARRY((!\RAM_wraddress_Reg[15]~61 ) # (!RAM_wraddress_Reg[16]))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[15]~61 ),
	.combout(\RAM_wraddress_Reg[16]~62_combout ),
	.cout(\RAM_wraddress_Reg[16]~63 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[16]~62 .lut_mask = 16'h3C3F;
defparam \RAM_wraddress_Reg[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N1
dffeas \RAM_wraddress_Reg[16] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[16]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[16] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \RAM_wraddress_Reg[17]~64 (
// Equation(s):
// \RAM_wraddress_Reg[17]~64_combout  = (RAM_wraddress_Reg[17] & (\RAM_wraddress_Reg[16]~63  $ (GND))) # (!RAM_wraddress_Reg[17] & (!\RAM_wraddress_Reg[16]~63  & VCC))
// \RAM_wraddress_Reg[17]~65  = CARRY((RAM_wraddress_Reg[17] & !\RAM_wraddress_Reg[16]~63 ))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[16]~63 ),
	.combout(\RAM_wraddress_Reg[17]~64_combout ),
	.cout(\RAM_wraddress_Reg[17]~65 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[17]~64 .lut_mask = 16'hC30C;
defparam \RAM_wraddress_Reg[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N3
dffeas \RAM_wraddress_Reg[17] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[17]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[17] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \RAM_wraddress_Reg[18]~66 (
// Equation(s):
// \RAM_wraddress_Reg[18]~66_combout  = (RAM_wraddress_Reg[18] & (!\RAM_wraddress_Reg[17]~65 )) # (!RAM_wraddress_Reg[18] & ((\RAM_wraddress_Reg[17]~65 ) # (GND)))
// \RAM_wraddress_Reg[18]~67  = CARRY((!\RAM_wraddress_Reg[17]~65 ) # (!RAM_wraddress_Reg[18]))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[17]~65 ),
	.combout(\RAM_wraddress_Reg[18]~66_combout ),
	.cout(\RAM_wraddress_Reg[18]~67 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[18]~66 .lut_mask = 16'h3C3F;
defparam \RAM_wraddress_Reg[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N5
dffeas \RAM_wraddress_Reg[18] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[18]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[18] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \RAM_wraddress_Reg[19]~68 (
// Equation(s):
// \RAM_wraddress_Reg[19]~68_combout  = (RAM_wraddress_Reg[19] & (\RAM_wraddress_Reg[18]~67  $ (GND))) # (!RAM_wraddress_Reg[19] & (!\RAM_wraddress_Reg[18]~67  & VCC))
// \RAM_wraddress_Reg[19]~69  = CARRY((RAM_wraddress_Reg[19] & !\RAM_wraddress_Reg[18]~67 ))

	.dataa(RAM_wraddress_Reg[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[18]~67 ),
	.combout(\RAM_wraddress_Reg[19]~68_combout ),
	.cout(\RAM_wraddress_Reg[19]~69 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[19]~68 .lut_mask = 16'hA50A;
defparam \RAM_wraddress_Reg[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N7
dffeas \RAM_wraddress_Reg[19] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[19]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[19] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \RAM_wraddress_Reg[20]~70 (
// Equation(s):
// \RAM_wraddress_Reg[20]~70_combout  = (RAM_wraddress_Reg[20] & (!\RAM_wraddress_Reg[19]~69 )) # (!RAM_wraddress_Reg[20] & ((\RAM_wraddress_Reg[19]~69 ) # (GND)))
// \RAM_wraddress_Reg[20]~71  = CARRY((!\RAM_wraddress_Reg[19]~69 ) # (!RAM_wraddress_Reg[20]))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[19]~69 ),
	.combout(\RAM_wraddress_Reg[20]~70_combout ),
	.cout(\RAM_wraddress_Reg[20]~71 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[20]~70 .lut_mask = 16'h3C3F;
defparam \RAM_wraddress_Reg[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \RAM_wraddress_Reg[20] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[20]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[20] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \RAM_wraddress_Reg[21]~72 (
// Equation(s):
// \RAM_wraddress_Reg[21]~72_combout  = (RAM_wraddress_Reg[21] & (\RAM_wraddress_Reg[20]~71  $ (GND))) # (!RAM_wraddress_Reg[21] & (!\RAM_wraddress_Reg[20]~71  & VCC))
// \RAM_wraddress_Reg[21]~73  = CARRY((RAM_wraddress_Reg[21] & !\RAM_wraddress_Reg[20]~71 ))

	.dataa(RAM_wraddress_Reg[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[20]~71 ),
	.combout(\RAM_wraddress_Reg[21]~72_combout ),
	.cout(\RAM_wraddress_Reg[21]~73 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[21]~72 .lut_mask = 16'hA50A;
defparam \RAM_wraddress_Reg[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N11
dffeas \RAM_wraddress_Reg[21] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[21]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[21] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \RAM_wraddress_Reg[22]~74 (
// Equation(s):
// \RAM_wraddress_Reg[22]~74_combout  = (RAM_wraddress_Reg[22] & (!\RAM_wraddress_Reg[21]~73 )) # (!RAM_wraddress_Reg[22] & ((\RAM_wraddress_Reg[21]~73 ) # (GND)))
// \RAM_wraddress_Reg[22]~75  = CARRY((!\RAM_wraddress_Reg[21]~73 ) # (!RAM_wraddress_Reg[22]))

	.dataa(RAM_wraddress_Reg[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[21]~73 ),
	.combout(\RAM_wraddress_Reg[22]~74_combout ),
	.cout(\RAM_wraddress_Reg[22]~75 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[22]~74 .lut_mask = 16'h5A5F;
defparam \RAM_wraddress_Reg[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N13
dffeas \RAM_wraddress_Reg[22] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[22]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[22] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \RAM_wraddress_Reg[23]~76 (
// Equation(s):
// \RAM_wraddress_Reg[23]~76_combout  = (RAM_wraddress_Reg[23] & (\RAM_wraddress_Reg[22]~75  $ (GND))) # (!RAM_wraddress_Reg[23] & (!\RAM_wraddress_Reg[22]~75  & VCC))
// \RAM_wraddress_Reg[23]~77  = CARRY((RAM_wraddress_Reg[23] & !\RAM_wraddress_Reg[22]~75 ))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[22]~75 ),
	.combout(\RAM_wraddress_Reg[23]~76_combout ),
	.cout(\RAM_wraddress_Reg[23]~77 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[23]~76 .lut_mask = 16'hC30C;
defparam \RAM_wraddress_Reg[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N15
dffeas \RAM_wraddress_Reg[23] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[23]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[23] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \RAM_wraddress_Reg[24]~78 (
// Equation(s):
// \RAM_wraddress_Reg[24]~78_combout  = (RAM_wraddress_Reg[24] & (!\RAM_wraddress_Reg[23]~77 )) # (!RAM_wraddress_Reg[24] & ((\RAM_wraddress_Reg[23]~77 ) # (GND)))
// \RAM_wraddress_Reg[24]~79  = CARRY((!\RAM_wraddress_Reg[23]~77 ) # (!RAM_wraddress_Reg[24]))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[23]~77 ),
	.combout(\RAM_wraddress_Reg[24]~78_combout ),
	.cout(\RAM_wraddress_Reg[24]~79 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[24]~78 .lut_mask = 16'h3C3F;
defparam \RAM_wraddress_Reg[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N17
dffeas \RAM_wraddress_Reg[24] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[24]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[24] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \RAM_wraddress_Reg[25]~80 (
// Equation(s):
// \RAM_wraddress_Reg[25]~80_combout  = (RAM_wraddress_Reg[25] & (\RAM_wraddress_Reg[24]~79  $ (GND))) # (!RAM_wraddress_Reg[25] & (!\RAM_wraddress_Reg[24]~79  & VCC))
// \RAM_wraddress_Reg[25]~81  = CARRY((RAM_wraddress_Reg[25] & !\RAM_wraddress_Reg[24]~79 ))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[24]~79 ),
	.combout(\RAM_wraddress_Reg[25]~80_combout ),
	.cout(\RAM_wraddress_Reg[25]~81 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[25]~80 .lut_mask = 16'hC30C;
defparam \RAM_wraddress_Reg[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N19
dffeas \RAM_wraddress_Reg[25] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[25]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[25] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \RAM_wraddress_Reg[26]~82 (
// Equation(s):
// \RAM_wraddress_Reg[26]~82_combout  = (RAM_wraddress_Reg[26] & (!\RAM_wraddress_Reg[25]~81 )) # (!RAM_wraddress_Reg[26] & ((\RAM_wraddress_Reg[25]~81 ) # (GND)))
// \RAM_wraddress_Reg[26]~83  = CARRY((!\RAM_wraddress_Reg[25]~81 ) # (!RAM_wraddress_Reg[26]))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[25]~81 ),
	.combout(\RAM_wraddress_Reg[26]~82_combout ),
	.cout(\RAM_wraddress_Reg[26]~83 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[26]~82 .lut_mask = 16'h3C3F;
defparam \RAM_wraddress_Reg[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N21
dffeas \RAM_wraddress_Reg[26] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[26]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[26] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \RAM_wraddress_Reg[27]~84 (
// Equation(s):
// \RAM_wraddress_Reg[27]~84_combout  = (RAM_wraddress_Reg[27] & (\RAM_wraddress_Reg[26]~83  $ (GND))) # (!RAM_wraddress_Reg[27] & (!\RAM_wraddress_Reg[26]~83  & VCC))
// \RAM_wraddress_Reg[27]~85  = CARRY((RAM_wraddress_Reg[27] & !\RAM_wraddress_Reg[26]~83 ))

	.dataa(RAM_wraddress_Reg[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[26]~83 ),
	.combout(\RAM_wraddress_Reg[27]~84_combout ),
	.cout(\RAM_wraddress_Reg[27]~85 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[27]~84 .lut_mask = 16'hA50A;
defparam \RAM_wraddress_Reg[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N23
dffeas \RAM_wraddress_Reg[27] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[27]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[27] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \RAM_wraddress_Reg[28]~86 (
// Equation(s):
// \RAM_wraddress_Reg[28]~86_combout  = (RAM_wraddress_Reg[28] & (!\RAM_wraddress_Reg[27]~85 )) # (!RAM_wraddress_Reg[28] & ((\RAM_wraddress_Reg[27]~85 ) # (GND)))
// \RAM_wraddress_Reg[28]~87  = CARRY((!\RAM_wraddress_Reg[27]~85 ) # (!RAM_wraddress_Reg[28]))

	.dataa(gnd),
	.datab(RAM_wraddress_Reg[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[27]~85 ),
	.combout(\RAM_wraddress_Reg[28]~86_combout ),
	.cout(\RAM_wraddress_Reg[28]~87 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[28]~86 .lut_mask = 16'h3C3F;
defparam \RAM_wraddress_Reg[28]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \RAM_wraddress_Reg[28] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[28]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[28] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \RAM_wraddress_Reg[29]~88 (
// Equation(s):
// \RAM_wraddress_Reg[29]~88_combout  = (RAM_wraddress_Reg[29] & (\RAM_wraddress_Reg[28]~87  $ (GND))) # (!RAM_wraddress_Reg[29] & (!\RAM_wraddress_Reg[28]~87  & VCC))
// \RAM_wraddress_Reg[29]~89  = CARRY((RAM_wraddress_Reg[29] & !\RAM_wraddress_Reg[28]~87 ))

	.dataa(RAM_wraddress_Reg[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM_wraddress_Reg[28]~87 ),
	.combout(\RAM_wraddress_Reg[29]~88_combout ),
	.cout(\RAM_wraddress_Reg[29]~89 ));
// synopsys translate_off
defparam \RAM_wraddress_Reg[29]~88 .lut_mask = 16'hA50A;
defparam \RAM_wraddress_Reg[29]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N27
dffeas \RAM_wraddress_Reg[29] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[29]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[29] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \RAM_wraddress_Reg[30]~90 (
// Equation(s):
// \RAM_wraddress_Reg[30]~90_combout  = \RAM_wraddress_Reg[29]~89  $ (RAM_wraddress_Reg[30])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(RAM_wraddress_Reg[30]),
	.cin(\RAM_wraddress_Reg[29]~89 ),
	.combout(\RAM_wraddress_Reg[30]~90_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_wraddress_Reg[30]~90 .lut_mask = 16'h0FF0;
defparam \RAM_wraddress_Reg[30]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N29
dffeas \RAM_wraddress_Reg[30] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wraddress_Reg[30]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_wraddress_Reg[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_wraddress_Reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_wraddress_Reg[30] .is_wysiwyg = "true";
defparam \RAM_wraddress_Reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \CLK_Counter_R[2] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_R[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CLK_Counter_R_EN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLK_Counter_R[2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_Counter_R[2] .is_wysiwyg = "true";
defparam \CLK_Counter_R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \RAM_rden_Reg~0 (
// Equation(s):
// \RAM_rden_Reg~0_combout  = (\Equal6~0_combout  & ((CLK_Counter_R[1] & ((!CLK_Counter_R[2]))) # (!CLK_Counter_R[1] & ((CLK_Counter_R[0]) # (CLK_Counter_R[2])))))

	.dataa(CLK_Counter_R[1]),
	.datab(CLK_Counter_R[0]),
	.datac(\Equal6~0_combout ),
	.datad(CLK_Counter_R[2]),
	.cin(gnd),
	.combout(\RAM_rden_Reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_rden_Reg~0 .lut_mask = 16'h50E0;
defparam \RAM_rden_Reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \RAM_rden_Reg~1 (
// Equation(s):
// \RAM_rden_Reg~1_combout  = (\Decoder1~0_combout  & (!CLK_Counter_R[7] & \RAM_rden_Reg~0_combout ))

	.dataa(\Decoder1~0_combout ),
	.datab(gnd),
	.datac(CLK_Counter_R[7]),
	.datad(\RAM_rden_Reg~0_combout ),
	.cin(gnd),
	.combout(\RAM_rden_Reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_rden_Reg~1 .lut_mask = 16'h0A00;
defparam \RAM_rden_Reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \RAM_rden_Reg~2 (
// Equation(s):
// \RAM_rden_Reg~2_combout  = (\RAM_rden_Reg~1_combout  & (((!CLK_Counter_R[0])) # (!CLK_Counter_R[2]))) # (!\RAM_rden_Reg~1_combout  & (((\RAM_rden_Reg~q ))))

	.dataa(CLK_Counter_R[2]),
	.datab(CLK_Counter_R[0]),
	.datac(\RAM_rden_Reg~q ),
	.datad(\RAM_rden_Reg~1_combout ),
	.cin(gnd),
	.combout(\RAM_rden_Reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_rden_Reg~2 .lut_mask = 16'h77F0;
defparam \RAM_rden_Reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas RAM_rden_Reg(
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_rden_Reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_rden_Reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam RAM_rden_Reg.is_wysiwyg = "true";
defparam RAM_rden_Reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \RAM_wren_Reg~3 (
// Equation(s):
// \RAM_wren_Reg~3_combout  = (CLK_Counter_W[2] & ((CLK_Counter_W[0] & ((\RAM_wren_Reg~q ))) # (!CLK_Counter_W[0] & (!CLK_Counter_W[1] & !\RAM_wren_Reg~q )))) # (!CLK_Counter_W[2] & (((CLK_Counter_W[1] & !\RAM_wren_Reg~q ))))

	.dataa(CLK_Counter_W[0]),
	.datab(CLK_Counter_W[1]),
	.datac(CLK_Counter_W[2]),
	.datad(\RAM_wren_Reg~q ),
	.cin(gnd),
	.combout(\RAM_wren_Reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_wren_Reg~3 .lut_mask = 16'hA01C;
defparam \RAM_wren_Reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \CLK_Counter_W[3] (
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\CLK_Counter_W[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CLK_Counter_W_EN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLK_Counter_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_Counter_W[3] .is_wysiwyg = "true";
defparam \CLK_Counter_W[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \RAM_wren_Reg~5 (
// Equation(s):
// \RAM_wren_Reg~5_combout  = (!CLK_Counter_W[3] & (\Decoder0~0_combout  & (Digtal_DATA_RD_Edge[1] $ (!Digtal_DATA_RD_Edge[0]))))

	.dataa(Digtal_DATA_RD_Edge[1]),
	.datab(CLK_Counter_W[3]),
	.datac(Digtal_DATA_RD_Edge[0]),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(\RAM_wren_Reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_wren_Reg~5 .lut_mask = 16'h2100;
defparam \RAM_wren_Reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \RAM_wren_Reg~4 (
// Equation(s):
// \RAM_wren_Reg~4_combout  = \RAM_wren_Reg~q  $ (((\RAM_wren_Reg~3_combout  & \RAM_wren_Reg~5_combout )))

	.dataa(gnd),
	.datab(\RAM_wren_Reg~3_combout ),
	.datac(\RAM_wren_Reg~q ),
	.datad(\RAM_wren_Reg~5_combout ),
	.cin(gnd),
	.combout(\RAM_wren_Reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_wren_Reg~4 .lut_mask = 16'h3CF0;
defparam \RAM_wren_Reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas RAM_wren_Reg(
	.clk(\CLOCK_Digtal~inputclkctrl_outclk ),
	.d(\RAM_wren_Reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_wren_Reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam RAM_wren_Reg.is_wysiwyg = "true";
defparam RAM_wren_Reg.power_up = "low";
// synopsys translate_on

assign Out_Data[0] = \Out_Data[0]~output_o ;

assign Out_Data[1] = \Out_Data[1]~output_o ;

assign Out_Data[2] = \Out_Data[2]~output_o ;

assign Out_Data[3] = \Out_Data[3]~output_o ;

assign Out_Data[4] = \Out_Data[4]~output_o ;

assign Out_Data[5] = \Out_Data[5]~output_o ;

assign Out_Data[6] = \Out_Data[6]~output_o ;

assign Out_Data[7] = \Out_Data[7]~output_o ;

assign RAM_Data_In[0] = \RAM_Data_In[0]~output_o ;

assign RAM_Data_In[1] = \RAM_Data_In[1]~output_o ;

assign RAM_Data_In[2] = \RAM_Data_In[2]~output_o ;

assign RAM_Data_In[3] = \RAM_Data_In[3]~output_o ;

assign RAM_Data_In[4] = \RAM_Data_In[4]~output_o ;

assign RAM_Data_In[5] = \RAM_Data_In[5]~output_o ;

assign RAM_Data_In[6] = \RAM_Data_In[6]~output_o ;

assign RAM_Data_In[7] = \RAM_Data_In[7]~output_o ;

assign RAM_RDADD[0] = \RAM_RDADD[0]~output_o ;

assign RAM_RDADD[1] = \RAM_RDADD[1]~output_o ;

assign RAM_RDADD[2] = \RAM_RDADD[2]~output_o ;

assign RAM_RDADD[3] = \RAM_RDADD[3]~output_o ;

assign RAM_RDADD[4] = \RAM_RDADD[4]~output_o ;

assign RAM_RDADD[5] = \RAM_RDADD[5]~output_o ;

assign RAM_RDADD[6] = \RAM_RDADD[6]~output_o ;

assign RAM_RDADD[7] = \RAM_RDADD[7]~output_o ;

assign RAM_RDADD[8] = \RAM_RDADD[8]~output_o ;

assign RAM_RDADD[9] = \RAM_RDADD[9]~output_o ;

assign RAM_RDADD[10] = \RAM_RDADD[10]~output_o ;

assign RAM_RDADD[11] = \RAM_RDADD[11]~output_o ;

assign RAM_RDADD[12] = \RAM_RDADD[12]~output_o ;

assign RAM_RDADD[13] = \RAM_RDADD[13]~output_o ;

assign RAM_RDADD[14] = \RAM_RDADD[14]~output_o ;

assign RAM_RDADD[15] = \RAM_RDADD[15]~output_o ;

assign RAM_RDADD[16] = \RAM_RDADD[16]~output_o ;

assign RAM_RDADD[17] = \RAM_RDADD[17]~output_o ;

assign RAM_RDADD[18] = \RAM_RDADD[18]~output_o ;

assign RAM_RDADD[19] = \RAM_RDADD[19]~output_o ;

assign RAM_RDADD[20] = \RAM_RDADD[20]~output_o ;

assign RAM_RDADD[21] = \RAM_RDADD[21]~output_o ;

assign RAM_RDADD[22] = \RAM_RDADD[22]~output_o ;

assign RAM_RDADD[23] = \RAM_RDADD[23]~output_o ;

assign RAM_RDADD[24] = \RAM_RDADD[24]~output_o ;

assign RAM_RDADD[25] = \RAM_RDADD[25]~output_o ;

assign RAM_RDADD[26] = \RAM_RDADD[26]~output_o ;

assign RAM_RDADD[27] = \RAM_RDADD[27]~output_o ;

assign RAM_RDADD[28] = \RAM_RDADD[28]~output_o ;

assign RAM_RDADD[29] = \RAM_RDADD[29]~output_o ;

assign RAM_RDADD[30] = \RAM_RDADD[30]~output_o ;

assign RAM_WRADD[0] = \RAM_WRADD[0]~output_o ;

assign RAM_WRADD[1] = \RAM_WRADD[1]~output_o ;

assign RAM_WRADD[2] = \RAM_WRADD[2]~output_o ;

assign RAM_WRADD[3] = \RAM_WRADD[3]~output_o ;

assign RAM_WRADD[4] = \RAM_WRADD[4]~output_o ;

assign RAM_WRADD[5] = \RAM_WRADD[5]~output_o ;

assign RAM_WRADD[6] = \RAM_WRADD[6]~output_o ;

assign RAM_WRADD[7] = \RAM_WRADD[7]~output_o ;

assign RAM_WRADD[8] = \RAM_WRADD[8]~output_o ;

assign RAM_WRADD[9] = \RAM_WRADD[9]~output_o ;

assign RAM_WRADD[10] = \RAM_WRADD[10]~output_o ;

assign RAM_WRADD[11] = \RAM_WRADD[11]~output_o ;

assign RAM_WRADD[12] = \RAM_WRADD[12]~output_o ;

assign RAM_WRADD[13] = \RAM_WRADD[13]~output_o ;

assign RAM_WRADD[14] = \RAM_WRADD[14]~output_o ;

assign RAM_WRADD[15] = \RAM_WRADD[15]~output_o ;

assign RAM_WRADD[16] = \RAM_WRADD[16]~output_o ;

assign RAM_WRADD[17] = \RAM_WRADD[17]~output_o ;

assign RAM_WRADD[18] = \RAM_WRADD[18]~output_o ;

assign RAM_WRADD[19] = \RAM_WRADD[19]~output_o ;

assign RAM_WRADD[20] = \RAM_WRADD[20]~output_o ;

assign RAM_WRADD[21] = \RAM_WRADD[21]~output_o ;

assign RAM_WRADD[22] = \RAM_WRADD[22]~output_o ;

assign RAM_WRADD[23] = \RAM_WRADD[23]~output_o ;

assign RAM_WRADD[24] = \RAM_WRADD[24]~output_o ;

assign RAM_WRADD[25] = \RAM_WRADD[25]~output_o ;

assign RAM_WRADD[26] = \RAM_WRADD[26]~output_o ;

assign RAM_WRADD[27] = \RAM_WRADD[27]~output_o ;

assign RAM_WRADD[28] = \RAM_WRADD[28]~output_o ;

assign RAM_WRADD[29] = \RAM_WRADD[29]~output_o ;

assign RAM_WRADD[30] = \RAM_WRADD[30]~output_o ;

assign RAM_RDEN = \RAM_RDEN~output_o ;

assign RAM_WREN = \RAM_WREN~output_o ;

endmodule
