<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac8f613be2252acfe0ce8998a14cd0119"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a231cfc2e861883241a99afea05e23a27"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6bc12706dedd7a2d0a4c3de586e6e4d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:a6bc12706dedd7a2d0a4c3de586e6e4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a231cfc2e861883241a99afea05e23a27"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a231cfc2e861883241a99afea05e23a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9c33071417f28b6da56b4339ac39a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a5d9c33071417f28b6da56b4339ac39a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f613be2252acfe0ce8998a14cd0119"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac8f613be2252acfe0ce8998a14cd0119">EAX</a></td></tr>
<tr class="separator:ac8f613be2252acfe0ce8998a14cd0119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a5aa928640995c122a555e39e103f0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aab364a4bac4818b26f396e4345284128"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1628428895bb350abc4d65bd57d8a526"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a1628428895bb350abc4d65bd57d8a526"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a1628428895bb350abc4d65bd57d8a526">More...</a><br /></td></tr>
<tr class="separator:a1628428895bb350abc4d65bd57d8a526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b59db0c36c5fb69811436c2a0641f4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a2b59db0c36c5fb69811436c2a0641f4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a2b59db0c36c5fb69811436c2a0641f4c">More...</a><br /></td></tr>
<tr class="separator:a2b59db0c36c5fb69811436c2a0641f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75a6fbb97c9aa435e45ca042da783316"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a75a6fbb97c9aa435e45ca042da783316"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a75a6fbb97c9aa435e45ca042da783316">More...</a><br /></td></tr>
<tr class="separator:a75a6fbb97c9aa435e45ca042da783316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aaea5472a18e5d93a6598b82ba41383"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a0aaea5472a18e5d93a6598b82ba41383"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a0aaea5472a18e5d93a6598b82ba41383">More...</a><br /></td></tr>
<tr class="separator:a0aaea5472a18e5d93a6598b82ba41383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974f66d6dbc3b1e59a831b70d744de02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a974f66d6dbc3b1e59a831b70d744de02"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a974f66d6dbc3b1e59a831b70d744de02">More...</a><br /></td></tr>
<tr class="separator:a974f66d6dbc3b1e59a831b70d744de02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03983cdfe2e7c19380988014277490cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a03983cdfe2e7c19380988014277490cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a03983cdfe2e7c19380988014277490cf">More...</a><br /></td></tr>
<tr class="separator:a03983cdfe2e7c19380988014277490cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a932b13e2366ba029bec5bfeba49ac3a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a932b13e2366ba029bec5bfeba49ac3a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a932b13e2366ba029bec5bfeba49ac3a7">More...</a><br /></td></tr>
<tr class="separator:a932b13e2366ba029bec5bfeba49ac3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c36dcc5820c0fae50c52ea293f9377e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a3c36dcc5820c0fae50c52ea293f9377e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a3c36dcc5820c0fae50c52ea293f9377e">More...</a><br /></td></tr>
<tr class="separator:a3c36dcc5820c0fae50c52ea293f9377e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b06ece868d496a2bd976e4df7ce4a2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a9b06ece868d496a2bd976e4df7ce4a2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a9b06ece868d496a2bd976e4df7ce4a2c">More...</a><br /></td></tr>
<tr class="separator:a9b06ece868d496a2bd976e4df7ce4a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08d9a0f54478a85b36e2de351f0dff2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:ab08d9a0f54478a85b36e2de351f0dff2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#ab08d9a0f54478a85b36e2de351f0dff2">More...</a><br /></td></tr>
<tr class="separator:ab08d9a0f54478a85b36e2de351f0dff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5c3a47f6846e770c4dc493165b887cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:ac5c3a47f6846e770c4dc493165b887cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#ac5c3a47f6846e770c4dc493165b887cb">More...</a><br /></td></tr>
<tr class="separator:ac5c3a47f6846e770c4dc493165b887cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682df61d24442579d6e31a182a15c40c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a682df61d24442579d6e31a182a15c40c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a682df61d24442579d6e31a182a15c40c">More...</a><br /></td></tr>
<tr class="separator:a682df61d24442579d6e31a182a15c40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b329da229ae95a58d61fd1e2e8566de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a3b329da229ae95a58d61fd1e2e8566de"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a3b329da229ae95a58d61fd1e2e8566de">More...</a><br /></td></tr>
<tr class="separator:a3b329da229ae95a58d61fd1e2e8566de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae220124c71704fbd2b8b4ecf3b9789b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:ae220124c71704fbd2b8b4ecf3b9789b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#ae220124c71704fbd2b8b4ecf3b9789b9">More...</a><br /></td></tr>
<tr class="separator:ae220124c71704fbd2b8b4ecf3b9789b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0870b8b5bae57206244e0c0dd3af49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:abb0870b8b5bae57206244e0c0dd3af49"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#abb0870b8b5bae57206244e0c0dd3af49">More...</a><br /></td></tr>
<tr class="separator:abb0870b8b5bae57206244e0c0dd3af49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702866e2cab6e3d25fb40a6c958a408b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a702866e2cab6e3d25fb40a6c958a408b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a702866e2cab6e3d25fb40a6c958a408b">More...</a><br /></td></tr>
<tr class="separator:a702866e2cab6e3d25fb40a6c958a408b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea8f8423e1e6e3bfdf84b3c34e02688"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:abea8f8423e1e6e3bfdf84b3c34e02688"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#abea8f8423e1e6e3bfdf84b3c34e02688">More...</a><br /></td></tr>
<tr class="separator:abea8f8423e1e6e3bfdf84b3c34e02688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d2f6536fe70cf72708489fe981fc6a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a0d2f6536fe70cf72708489fe981fc6a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a0d2f6536fe70cf72708489fe981fc6a7">More...</a><br /></td></tr>
<tr class="separator:a0d2f6536fe70cf72708489fe981fc6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4563e21475de9f7f6eb1821783a72da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:ad4563e21475de9f7f6eb1821783a72da"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#ad4563e21475de9f7f6eb1821783a72da">More...</a><br /></td></tr>
<tr class="separator:ad4563e21475de9f7f6eb1821783a72da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e3e9b3f5db87e3ccdd7455cb64c06b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:af1e3e9b3f5db87e3ccdd7455cb64c06b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#af1e3e9b3f5db87e3ccdd7455cb64c06b">More...</a><br /></td></tr>
<tr class="separator:af1e3e9b3f5db87e3ccdd7455cb64c06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6417bdbb3ec92dfe75a5af268e298e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:ae6417bdbb3ec92dfe75a5af268e298e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#ae6417bdbb3ec92dfe75a5af268e298e1">More...</a><br /></td></tr>
<tr class="separator:ae6417bdbb3ec92dfe75a5af268e298e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c8d7ed51e79bb4820e1026189b7a71a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a7c8d7ed51e79bb4820e1026189b7a71a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a7c8d7ed51e79bb4820e1026189b7a71a">More...</a><br /></td></tr>
<tr class="separator:a7c8d7ed51e79bb4820e1026189b7a71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f0692c6e74f5aee152021254b9f9c2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a9f0692c6e74f5aee152021254b9f9c2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a9f0692c6e74f5aee152021254b9f9c2f">More...</a><br /></td></tr>
<tr class="separator:a9f0692c6e74f5aee152021254b9f9c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a956ca44ff623545681e8b2bb465808a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:a956ca44ff623545681e8b2bb465808a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a956ca44ff623545681e8b2bb465808a2">More...</a><br /></td></tr>
<tr class="separator:a956ca44ff623545681e8b2bb465808a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79980d3f8f5e75b2c16804df0c9f414a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a79980d3f8f5e75b2c16804df0c9f414a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a79980d3f8f5e75b2c16804df0c9f414a">More...</a><br /></td></tr>
<tr class="separator:a79980d3f8f5e75b2c16804df0c9f414a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b295f4de83b2c656671bb24daee52e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a8b295f4de83b2c656671bb24daee52e2"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a8b295f4de83b2c656671bb24daee52e2">More...</a><br /></td></tr>
<tr class="separator:a8b295f4de83b2c656671bb24daee52e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1ea160a8938d2f97876ed05cbbe4d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:afe1ea160a8938d2f97876ed05cbbe4d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#afe1ea160a8938d2f97876ed05cbbe4d7">More...</a><br /></td></tr>
<tr class="separator:afe1ea160a8938d2f97876ed05cbbe4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9004a231b7bc9521254fd5b1264d0a1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a9004a231b7bc9521254fd5b1264d0a1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a9004a231b7bc9521254fd5b1264d0a1c">More...</a><br /></td></tr>
<tr class="separator:a9004a231b7bc9521254fd5b1264d0a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4346f0fa9abbdf292e478355ca82803f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a4346f0fa9abbdf292e478355ca82803f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a4346f0fa9abbdf292e478355ca82803f">More...</a><br /></td></tr>
<tr class="separator:a4346f0fa9abbdf292e478355ca82803f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa264508602a3fb06b66d70445178cd84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:aa264508602a3fb06b66d70445178cd84"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#aa264508602a3fb06b66d70445178cd84">More...</a><br /></td></tr>
<tr class="separator:aa264508602a3fb06b66d70445178cd84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7621722870c129d73f056c08637123b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a7621722870c129d73f056c08637123b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a7621722870c129d73f056c08637123b1">More...</a><br /></td></tr>
<tr class="separator:a7621722870c129d73f056c08637123b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81118d5959a1a59fc9d7d8991a0a4328"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a81118d5959a1a59fc9d7d8991a0a4328"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../dd/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d222.html#a81118d5959a1a59fc9d7d8991a0a4328">More...</a><br /></td></tr>
<tr class="separator:a81118d5959a1a59fc9d7d8991a0a4328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab364a4bac4818b26f396e4345284128"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aab364a4bac4818b26f396e4345284128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6d5155f623568a99b7a3c770b06d06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a5b6d5155f623568a99b7a3c770b06d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a5aa928640995c122a555e39e103f0"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aa5a5aa928640995c122a555e39e103f0">EBX</a></td></tr>
<tr class="separator:aa5a5aa928640995c122a555e39e103f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b08ec5f464d02f9e86ffe1186affd02"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af5bf1fbfe47a3e0a5f3e14c6b5c90762"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a299674adb41c234eb99f8a1f9ae0540c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a299674adb41c234eb99f8a1f9ae0540c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a299674adb41c234eb99f8a1f9ae0540c">More...</a><br /></td></tr>
<tr class="separator:a299674adb41c234eb99f8a1f9ae0540c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f9cb5979799264a6d6c4acd5e456c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a87f9cb5979799264a6d6c4acd5e456c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a87f9cb5979799264a6d6c4acd5e456c6">More...</a><br /></td></tr>
<tr class="separator:a87f9cb5979799264a6d6c4acd5e456c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a8423c916046fcb892cc12d146ba00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:ac8a8423c916046fcb892cc12d146ba00"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#ac8a8423c916046fcb892cc12d146ba00">More...</a><br /></td></tr>
<tr class="separator:ac8a8423c916046fcb892cc12d146ba00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae474fb1488439b9a1dde69a9c8fc27e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:ae474fb1488439b9a1dde69a9c8fc27e3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#ae474fb1488439b9a1dde69a9c8fc27e3">More...</a><br /></td></tr>
<tr class="separator:ae474fb1488439b9a1dde69a9c8fc27e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8298cc3ed38bbfbd6152520d02b53075"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a8298cc3ed38bbfbd6152520d02b53075"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a8298cc3ed38bbfbd6152520d02b53075">More...</a><br /></td></tr>
<tr class="separator:a8298cc3ed38bbfbd6152520d02b53075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a7a005f57f4aa3819668e8f27167c6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a2a7a005f57f4aa3819668e8f27167c6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a2a7a005f57f4aa3819668e8f27167c6e">More...</a><br /></td></tr>
<tr class="separator:a2a7a005f57f4aa3819668e8f27167c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b774e84a987ac25993cc010b6b3029f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a9b774e84a987ac25993cc010b6b3029f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a9b774e84a987ac25993cc010b6b3029f">More...</a><br /></td></tr>
<tr class="separator:a9b774e84a987ac25993cc010b6b3029f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9541f848a66f5bc904d826e8722ffda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:ab9541f848a66f5bc904d826e8722ffda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#ab9541f848a66f5bc904d826e8722ffda">More...</a><br /></td></tr>
<tr class="separator:ab9541f848a66f5bc904d826e8722ffda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f98e0d3a43965f29e00f47d4a52550"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a12f98e0d3a43965f29e00f47d4a52550"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a12f98e0d3a43965f29e00f47d4a52550">More...</a><br /></td></tr>
<tr class="separator:a12f98e0d3a43965f29e00f47d4a52550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e2ba6347c110ba853cc9154dca4912b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a1e2ba6347c110ba853cc9154dca4912b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a1e2ba6347c110ba853cc9154dca4912b">More...</a><br /></td></tr>
<tr class="separator:a1e2ba6347c110ba853cc9154dca4912b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391be433122493eeacc6cbbe7cf041a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a391be433122493eeacc6cbbe7cf041a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a391be433122493eeacc6cbbe7cf041a3">More...</a><br /></td></tr>
<tr class="separator:a391be433122493eeacc6cbbe7cf041a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22fb9b037e8c9cc15de7896938163f90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a22fb9b037e8c9cc15de7896938163f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a22fb9b037e8c9cc15de7896938163f90">More...</a><br /></td></tr>
<tr class="separator:a22fb9b037e8c9cc15de7896938163f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4448b9f43af366c4a5385cd869c24578"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a4448b9f43af366c4a5385cd869c24578"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a4448b9f43af366c4a5385cd869c24578">More...</a><br /></td></tr>
<tr class="separator:a4448b9f43af366c4a5385cd869c24578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ca160ed9b6ad97f58f57b2dfd5c6ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a59ca160ed9b6ad97f58f57b2dfd5c6ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a59ca160ed9b6ad97f58f57b2dfd5c6ba">More...</a><br /></td></tr>
<tr class="separator:a59ca160ed9b6ad97f58f57b2dfd5c6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82cab6ca5c0978e186f92d551782dddc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a82cab6ca5c0978e186f92d551782dddc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a82cab6ca5c0978e186f92d551782dddc">More...</a><br /></td></tr>
<tr class="separator:a82cab6ca5c0978e186f92d551782dddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ed9b3ffccd824f02d7014ff697587a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:ae8ed9b3ffccd824f02d7014ff697587a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#ae8ed9b3ffccd824f02d7014ff697587a">More...</a><br /></td></tr>
<tr class="separator:ae8ed9b3ffccd824f02d7014ff697587a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4316d453601eeda22c6c26230c8d9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a6a4316d453601eeda22c6c26230c8d9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a6a4316d453601eeda22c6c26230c8d9b">More...</a><br /></td></tr>
<tr class="separator:a6a4316d453601eeda22c6c26230c8d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa863cd084b1762daa6acc2e5b1f1d43e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:aa863cd084b1762daa6acc2e5b1f1d43e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#aa863cd084b1762daa6acc2e5b1f1d43e">More...</a><br /></td></tr>
<tr class="separator:aa863cd084b1762daa6acc2e5b1f1d43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19eb02d73588cd6176c0b88d65a21187"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:a19eb02d73588cd6176c0b88d65a21187"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a19eb02d73588cd6176c0b88d65a21187">More...</a><br /></td></tr>
<tr class="separator:a19eb02d73588cd6176c0b88d65a21187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41d8c88276bc71f876528b07841f60c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a41d8c88276bc71f876528b07841f60c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a41d8c88276bc71f876528b07841f60c2">More...</a><br /></td></tr>
<tr class="separator:a41d8c88276bc71f876528b07841f60c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d09496f24e5999b1ff0781d5a2e6d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:ae1d09496f24e5999b1ff0781d5a2e6d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#ae1d09496f24e5999b1ff0781d5a2e6d9">More...</a><br /></td></tr>
<tr class="separator:ae1d09496f24e5999b1ff0781d5a2e6d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a42296a22ba072f2170324e1c3fc199"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a9a42296a22ba072f2170324e1c3fc199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a9a42296a22ba072f2170324e1c3fc199">More...</a><br /></td></tr>
<tr class="separator:a9a42296a22ba072f2170324e1c3fc199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f1bb1aa1b8054a046f1d585c4e1d731"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a9f1bb1aa1b8054a046f1d585c4e1d731"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a9f1bb1aa1b8054a046f1d585c4e1d731">More...</a><br /></td></tr>
<tr class="separator:a9f1bb1aa1b8054a046f1d585c4e1d731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbccd9d83035ee29ec4389ded4f1d953"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:acbccd9d83035ee29ec4389ded4f1d953"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#acbccd9d83035ee29ec4389ded4f1d953">More...</a><br /></td></tr>
<tr class="separator:acbccd9d83035ee29ec4389ded4f1d953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3324d112348ecd5a57b4e788a704d238"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a3324d112348ecd5a57b4e788a704d238"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a3324d112348ecd5a57b4e788a704d238">More...</a><br /></td></tr>
<tr class="separator:a3324d112348ecd5a57b4e788a704d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50db71aa9f90eb6ba7ee5361fe11bac1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a50db71aa9f90eb6ba7ee5361fe11bac1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a50db71aa9f90eb6ba7ee5361fe11bac1">More...</a><br /></td></tr>
<tr class="separator:a50db71aa9f90eb6ba7ee5361fe11bac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957e089e9e8526f4df1cba5e76c9b09f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a957e089e9e8526f4df1cba5e76c9b09f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../db/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d243.html#a957e089e9e8526f4df1cba5e76c9b09f">More...</a><br /></td></tr>
<tr class="separator:a957e089e9e8526f4df1cba5e76c9b09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5bf1fbfe47a3e0a5f3e14c6b5c90762"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af5bf1fbfe47a3e0a5f3e14c6b5c90762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af23d31964893abea6de47d1591fdd2fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:af23d31964893abea6de47d1591fdd2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b08ec5f464d02f9e86ffe1186affd02"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a0b08ec5f464d02f9e86ffe1186affd02">ECX</a></td></tr>
<tr class="separator:a0b08ec5f464d02f9e86ffe1186affd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad83cc71f5ca1102221d31f2496e2ee"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2a089dde13c1e97bc673f77fbfeaaccd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afa52f2cd2feeead7689c197191b47efe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:afa52f2cd2feeead7689c197191b47efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#afa52f2cd2feeead7689c197191b47efe">More...</a><br /></td></tr>
<tr class="separator:afa52f2cd2feeead7689c197191b47efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e577a2a0b64b76e80c3c39ae10ffa5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a9e577a2a0b64b76e80c3c39ae10ffa5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a9e577a2a0b64b76e80c3c39ae10ffa5d">More...</a><br /></td></tr>
<tr class="separator:a9e577a2a0b64b76e80c3c39ae10ffa5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a523c3ffaf06c9f7b1ec35b0a19334455"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a523c3ffaf06c9f7b1ec35b0a19334455"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a523c3ffaf06c9f7b1ec35b0a19334455">More...</a><br /></td></tr>
<tr class="separator:a523c3ffaf06c9f7b1ec35b0a19334455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a153d9673b70bea97326937390c2cdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a5a153d9673b70bea97326937390c2cdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a5a153d9673b70bea97326937390c2cdc">More...</a><br /></td></tr>
<tr class="separator:a5a153d9673b70bea97326937390c2cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0945872e8905ead592d3ff8364591496"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a0945872e8905ead592d3ff8364591496"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a0945872e8905ead592d3ff8364591496">More...</a><br /></td></tr>
<tr class="separator:a0945872e8905ead592d3ff8364591496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff3cef03a6c1b04d86447ec202e40a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:adff3cef03a6c1b04d86447ec202e40a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#adff3cef03a6c1b04d86447ec202e40a5">More...</a><br /></td></tr>
<tr class="separator:adff3cef03a6c1b04d86447ec202e40a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6d7f2f3d21340668054e5e18419fc2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:ab6d7f2f3d21340668054e5e18419fc2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#ab6d7f2f3d21340668054e5e18419fc2d">More...</a><br /></td></tr>
<tr class="separator:ab6d7f2f3d21340668054e5e18419fc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb167c21a8321d566a6b6bf670544e2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:adb167c21a8321d566a6b6bf670544e2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#adb167c21a8321d566a6b6bf670544e2c">More...</a><br /></td></tr>
<tr class="separator:adb167c21a8321d566a6b6bf670544e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d177b806e6a6188a2cfc8ec28908d0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a9d177b806e6a6188a2cfc8ec28908d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a9d177b806e6a6188a2cfc8ec28908d0a">More...</a><br /></td></tr>
<tr class="separator:a9d177b806e6a6188a2cfc8ec28908d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2145d3a5710a90a0286cd7dfd40bae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a4b2145d3a5710a90a0286cd7dfd40bae"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a4b2145d3a5710a90a0286cd7dfd40bae">More...</a><br /></td></tr>
<tr class="separator:a4b2145d3a5710a90a0286cd7dfd40bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1589f5c54b2cffa52bcc8c37bc68b472"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a1589f5c54b2cffa52bcc8c37bc68b472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a1589f5c54b2cffa52bcc8c37bc68b472">More...</a><br /></td></tr>
<tr class="separator:a1589f5c54b2cffa52bcc8c37bc68b472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698b9744a6b7c334eaf5bd6bf985b075"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a698b9744a6b7c334eaf5bd6bf985b075"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a698b9744a6b7c334eaf5bd6bf985b075">More...</a><br /></td></tr>
<tr class="separator:a698b9744a6b7c334eaf5bd6bf985b075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d32fb5914812cfe17b2bdbaab33e87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:ae6d32fb5914812cfe17b2bdbaab33e87"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#ae6d32fb5914812cfe17b2bdbaab33e87">More...</a><br /></td></tr>
<tr class="separator:ae6d32fb5914812cfe17b2bdbaab33e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31dc5d955aed9f87bb14c29284bafbd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a31dc5d955aed9f87bb14c29284bafbd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a31dc5d955aed9f87bb14c29284bafbd2">More...</a><br /></td></tr>
<tr class="separator:a31dc5d955aed9f87bb14c29284bafbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7313eccf8cc836c7310c091c55ae9a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:aa7313eccf8cc836c7310c091c55ae9a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#aa7313eccf8cc836c7310c091c55ae9a5">More...</a><br /></td></tr>
<tr class="separator:aa7313eccf8cc836c7310c091c55ae9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a280fb28d6d5aed4ba4d52ddb05fcd0c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a280fb28d6d5aed4ba4d52ddb05fcd0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a280fb28d6d5aed4ba4d52ddb05fcd0c4">More...</a><br /></td></tr>
<tr class="separator:a280fb28d6d5aed4ba4d52ddb05fcd0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98274800211313c008e36d609553cf70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a98274800211313c008e36d609553cf70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a98274800211313c008e36d609553cf70">More...</a><br /></td></tr>
<tr class="separator:a98274800211313c008e36d609553cf70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26efb5e17968ce56b35eb9d9257933ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a26efb5e17968ce56b35eb9d9257933ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a26efb5e17968ce56b35eb9d9257933ed">More...</a><br /></td></tr>
<tr class="separator:a26efb5e17968ce56b35eb9d9257933ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cde3572f0423bf5c5ae42b5cc89cf4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a1cde3572f0423bf5c5ae42b5cc89cf4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a1cde3572f0423bf5c5ae42b5cc89cf4c">More...</a><br /></td></tr>
<tr class="separator:a1cde3572f0423bf5c5ae42b5cc89cf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46289b1e3ac4123055ff0d32bb82e191"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a46289b1e3ac4123055ff0d32bb82e191"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a46289b1e3ac4123055ff0d32bb82e191">More...</a><br /></td></tr>
<tr class="separator:a46289b1e3ac4123055ff0d32bb82e191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17d23572241eb62267a63dc1f612afdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a17d23572241eb62267a63dc1f612afdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a17d23572241eb62267a63dc1f612afdf">More...</a><br /></td></tr>
<tr class="separator:a17d23572241eb62267a63dc1f612afdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66934bdf996cf380ed61589341189bce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a66934bdf996cf380ed61589341189bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a66934bdf996cf380ed61589341189bce">More...</a><br /></td></tr>
<tr class="separator:a66934bdf996cf380ed61589341189bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6831f7b55f1a3c8952027c698eb8796"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:af6831f7b55f1a3c8952027c698eb8796"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#af6831f7b55f1a3c8952027c698eb8796">More...</a><br /></td></tr>
<tr class="separator:af6831f7b55f1a3c8952027c698eb8796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061fd4f5bbbdd39bb0799ff2b49b65d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a061fd4f5bbbdd39bb0799ff2b49b65d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a061fd4f5bbbdd39bb0799ff2b49b65d6">More...</a><br /></td></tr>
<tr class="separator:a061fd4f5bbbdd39bb0799ff2b49b65d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ab1651c51fc650b45ddf28c917e54c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a70ab1651c51fc650b45ddf28c917e54c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a70ab1651c51fc650b45ddf28c917e54c">More...</a><br /></td></tr>
<tr class="separator:a70ab1651c51fc650b45ddf28c917e54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2605385eda8252e76d6f76f5913c2e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:ac2605385eda8252e76d6f76f5913c2e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single <a class="el" href="../../df/d03/proc_8h.html#d3/d38/structThread">Thread</a> Indirect Branch Predictor, part of IBC.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#ac2605385eda8252e76d6f76f5913c2e7">More...</a><br /></td></tr>
<tr class="separator:ac2605385eda8252e76d6f76f5913c2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc4be70f112f41abb9e79d96aee28a40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:afc4be70f112f41abb9e79d96aee28a40"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#afc4be70f112f41abb9e79d96aee28a40">More...</a><br /></td></tr>
<tr class="separator:afc4be70f112f41abb9e79d96aee28a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a980fe9a4e98df4e228a71e18e7c8278f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a980fe9a4e98df4e228a71e18e7c8278f"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a980fe9a4e98df4e228a71e18e7c8278f">More...</a><br /></td></tr>
<tr class="separator:a980fe9a4e98df4e228a71e18e7c8278f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f6b81e14058d2ddce57db4f5ac5f5d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a5f6b81e14058d2ddce57db4f5ac5f5d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a5f6b81e14058d2ddce57db4f5ac5f5d4">More...</a><br /></td></tr>
<tr class="separator:a5f6b81e14058d2ddce57db4f5ac5f5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b56cce47deee5e07463dcb3abb1130"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a65b56cce47deee5e07463dcb3abb1130"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d4/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d266.html#a65b56cce47deee5e07463dcb3abb1130">More...</a><br /></td></tr>
<tr class="separator:a65b56cce47deee5e07463dcb3abb1130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a089dde13c1e97bc673f77fbfeaaccd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2a089dde13c1e97bc673f77fbfeaaccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e04dcfeeb4e13efae227a814e777a47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a3e04dcfeeb4e13efae227a814e777a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad83cc71f5ca1102221d31f2496e2ee"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abad83cc71f5ca1102221d31f2496e2ee">EDX</a></td></tr>
<tr class="separator:abad83cc71f5ca1102221d31f2496e2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac8f613be2252acfe0ce8998a14cd0119">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aa5a5aa928640995c122a555e39e103f0">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a0b08ec5f464d02f9e86ffe1186affd02">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abad83cc71f5ca1102221d31f2496e2ee">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a0b08ec5f464d02f9e86ffe1186affd02"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a0b08ec5f464d02f9e86ffe1186affd02">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@212 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_aa5a5aa928640995c122a555e39e103f0"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aa5a5aa928640995c122a555e39e103f0">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@204 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_abad83cc71f5ca1102221d31f2496e2ee"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abad83cc71f5ca1102221d31f2496e2ee">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@216 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ac8f613be2252acfe0ce8998a14cd0119"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac8f613be2252acfe0ce8998a14cd0119">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@202 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac8f613be2252acfe0ce8998a14cd0119">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aa5a5aa928640995c122a555e39e103f0">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a0b08ec5f464d02f9e86ffe1186affd02">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abad83cc71f5ca1102221d31f2496e2ee">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="ac8f613be2252acfe0ce8998a14cd0119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8f613be2252acfe0ce8998a14cd0119">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="aa5a5aa928640995c122a555e39e103f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a5aa928640995c122a555e39e103f0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a0b08ec5f464d02f9e86ffe1186affd02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b08ec5f464d02f9e86ffe1186affd02">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="abad83cc71f5ca1102221d31f2496e2ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abad83cc71f5ca1102221d31f2496e2ee">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
