// Seed: 1372242400
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output uwire id_2,
    input supply1 id_3,
    output wor id_4,
    output wor id_5,
    output supply1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    output tri id_10,
    input tri0 id_11,
    input uwire id_12,
    input wor id_13,
    input uwire id_14,
    input wire id_15,
    input tri id_16,
    input wand id_17,
    input wor id_18,
    output tri id_19,
    input supply1 id_20
);
  assign id_6 = id_15;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    input wand id_5
    , id_15,
    input wand id_6,
    output tri0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    output supply0 id_10,
    output wand id_11,
    output logic id_12,
    output uwire id_13
);
  always @(-1 == id_4) begin : LABEL_0
    id_12 <= id_5;
  end
  and primCall (id_10, id_9, id_2, id_5, id_6, id_3, id_1, id_15, id_8, id_4);
  module_0 modCall_1 (
      id_8,
      id_6,
      id_11,
      id_4,
      id_10,
      id_0,
      id_7,
      id_11,
      id_1,
      id_5,
      id_13,
      id_2,
      id_3,
      id_8,
      id_8,
      id_1,
      id_4,
      id_3,
      id_4,
      id_7,
      id_9
  );
endmodule
