<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\impl\gwsynthesis\onekiwi_cpu.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\onekiwi_cpu.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV1P5QN48XFC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1P5</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Aug  8 16:29:36 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.71V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 3.6V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>322</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>287</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk400hz</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clkdiv_1/clk_out_s0/Q </td>
</tr>
<tr>
<td>3</td>
<td>leg4_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>leg4_clk_s5/O </td>
</tr>
<tr>
<td>4</td>
<td>clk270hz</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clkdiv_5/clk_out_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>148.698(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>leg4_clk</td>
<td>50.000(MHz)</td>
<td>119.376(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk270hz</td>
<td>50.000(MHz)</td>
<td>171.157(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk400hz!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk400hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk400hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>leg4_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>leg4_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk270hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk270hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>11.623</td>
<td>leg_1/pc_1/adr_2_s0/Q</td>
<td>leg_1/out_3_s0/D</td>
<td>leg4_clk:[R]</td>
<td>leg4_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.080</td>
</tr>
<tr>
<td>2</td>
<td>11.875</td>
<td>leg_1/pc_1/adr_2_s0/Q</td>
<td>mux7seg_1/seg_2_s0/D</td>
<td>leg4_clk:[R]</td>
<td>clk270hz:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>7.793</td>
</tr>
<tr>
<td>3</td>
<td>11.982</td>
<td>leg_1/pc_1/adr_2_s0/Q</td>
<td>leg_1/a_3_s0/D</td>
<td>leg4_clk:[R]</td>
<td>leg4_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.721</td>
</tr>
<tr>
<td>4</td>
<td>12.015</td>
<td>leg_1/pc_1/adr_2_s0/Q</td>
<td>leg_1/out_2_s0/D</td>
<td>leg4_clk:[R]</td>
<td>leg4_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.688</td>
</tr>
<tr>
<td>5</td>
<td>12.045</td>
<td>leg_1/pc_1/adr_2_s0/Q</td>
<td>leg_1/a_2_s0/D</td>
<td>leg4_clk:[R]</td>
<td>leg4_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.659</td>
</tr>
<tr>
<td>6</td>
<td>12.097</td>
<td>leg_1/pc_1/adr_2_s0/Q</td>
<td>leg_1/out_1_s0/D</td>
<td>leg4_clk:[R]</td>
<td>leg4_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.607</td>
</tr>
<tr>
<td>7</td>
<td>12.097</td>
<td>leg_1/pc_1/adr_2_s0/Q</td>
<td>leg_1/a_1_s0/D</td>
<td>leg4_clk:[R]</td>
<td>leg4_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.607</td>
</tr>
<tr>
<td>8</td>
<td>12.176</td>
<td>leg_1/pc_1/adr_1_s0/Q</td>
<td>mux7seg_1/seg_5_s0/D</td>
<td>leg4_clk:[R]</td>
<td>clk270hz:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>7.492</td>
</tr>
<tr>
<td>9</td>
<td>12.495</td>
<td>leg_1/pc_1/adr_3_s0/Q</td>
<td>mux7seg_1/seg_7_s0/D</td>
<td>leg4_clk:[R]</td>
<td>clk270hz:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>7.173</td>
</tr>
<tr>
<td>10</td>
<td>12.512</td>
<td>leg_1/pc_1/adr_1_s0/Q</td>
<td>mux7seg_1/seg_6_s0/D</td>
<td>leg4_clk:[R]</td>
<td>clk270hz:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>7.156</td>
</tr>
<tr>
<td>11</td>
<td>12.548</td>
<td>leg_1/pc_1/adr_2_s0/Q</td>
<td>mux7seg_1/seg_4_s0/D</td>
<td>leg4_clk:[R]</td>
<td>clk270hz:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>7.120</td>
</tr>
<tr>
<td>12</td>
<td>12.695</td>
<td>leg_1/pc_1/adr_2_s0/Q</td>
<td>mux7seg_1/seg_1_s0/D</td>
<td>leg4_clk:[R]</td>
<td>clk270hz:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>6.973</td>
</tr>
<tr>
<td>13</td>
<td>13.108</td>
<td>leg_1/pc_1/adr_1_s0/Q</td>
<td>leg_1/out_0_s0/D</td>
<td>leg4_clk:[R]</td>
<td>leg4_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.595</td>
</tr>
<tr>
<td>14</td>
<td>13.108</td>
<td>leg_1/pc_1/adr_1_s0/Q</td>
<td>leg_1/a_0_s0/D</td>
<td>leg4_clk:[R]</td>
<td>leg4_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.595</td>
</tr>
<tr>
<td>15</td>
<td>13.275</td>
<td>clkdiv_2/count_1_s0/Q</td>
<td>clkdiv_2/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.429</td>
</tr>
<tr>
<td>16</td>
<td>13.325</td>
<td>clkdiv_2/count_1_s0/Q</td>
<td>clkdiv_2/count_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.379</td>
</tr>
<tr>
<td>17</td>
<td>13.435</td>
<td>clkdiv_3/count_13_s0/Q</td>
<td>clkdiv_3/count_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.268</td>
</tr>
<tr>
<td>18</td>
<td>13.441</td>
<td>clkdiv_3/count_13_s0/Q</td>
<td>clkdiv_3/count_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.263</td>
</tr>
<tr>
<td>19</td>
<td>13.450</td>
<td>clkdiv_3/count_13_s0/Q</td>
<td>clkdiv_3/count_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.254</td>
</tr>
<tr>
<td>20</td>
<td>13.515</td>
<td>clkdiv_5/count_2_s0/Q</td>
<td>clkdiv_5/count_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.189</td>
</tr>
<tr>
<td>21</td>
<td>13.529</td>
<td>clkdiv_3/count_13_s0/Q</td>
<td>clkdiv_3/count_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.175</td>
</tr>
<tr>
<td>22</td>
<td>13.529</td>
<td>clkdiv_3/count_13_s0/Q</td>
<td>clkdiv_3/count_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.175</td>
</tr>
<tr>
<td>23</td>
<td>13.535</td>
<td>clkdiv_3/count_13_s0/Q</td>
<td>clkdiv_3/count_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.168</td>
</tr>
<tr>
<td>24</td>
<td>13.535</td>
<td>clkdiv_3/count_13_s0/Q</td>
<td>clkdiv_3/count_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.168</td>
</tr>
<tr>
<td>25</td>
<td>13.535</td>
<td>clkdiv_3/count_13_s0/Q</td>
<td>clkdiv_3/count_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.168</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.524</td>
<td>clkdiv_5/count_0_s0/Q</td>
<td>clkdiv_5/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>clkdiv_5/count_2_s0/Q</td>
<td>clkdiv_5/count_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>clkdiv_5/count_10_s0/Q</td>
<td>clkdiv_5/count_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>clkdiv_5/count_15_s0/Q</td>
<td>clkdiv_5/count_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.524</td>
<td>clkdiv_4/count_8_s0/Q</td>
<td>clkdiv_4/count_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>6</td>
<td>0.524</td>
<td>clkdiv_3/count_0_s0/Q</td>
<td>clkdiv_3/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>7</td>
<td>0.524</td>
<td>clkdiv_3/count_22_s0/Q</td>
<td>clkdiv_3/count_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>8</td>
<td>0.524</td>
<td>clkdiv_3/count_23_s0/Q</td>
<td>clkdiv_3/count_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>9</td>
<td>0.524</td>
<td>clkdiv_2/count_2_s0/Q</td>
<td>clkdiv_2/count_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>10</td>
<td>0.524</td>
<td>clkdiv_1/count_2_s0/Q</td>
<td>clkdiv_1/count_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>11</td>
<td>0.524</td>
<td>clkdiv_1/count_11_s0/Q</td>
<td>clkdiv_1/count_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>12</td>
<td>0.524</td>
<td>clkdiv_1/count_12_s0/Q</td>
<td>clkdiv_1/count_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>13</td>
<td>0.524</td>
<td>clkdiv_1/count_14_s0/Q</td>
<td>clkdiv_1/count_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>14</td>
<td>0.524</td>
<td>clkdiv_1/count_16_s0/Q</td>
<td>clkdiv_1/count_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>15</td>
<td>0.525</td>
<td>clkdiv_5/count_14_s0/Q</td>
<td>clkdiv_5/count_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>16</td>
<td>0.525</td>
<td>clkdiv_4/count_1_s0/Q</td>
<td>clkdiv_4/count_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>17</td>
<td>0.525</td>
<td>clkdiv_3/count_1_s0/Q</td>
<td>clkdiv_3/count_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>18</td>
<td>0.525</td>
<td>clkdiv_3/count_5_s0/Q</td>
<td>clkdiv_3/count_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>19</td>
<td>0.525</td>
<td>clkdiv_3/count_6_s0/Q</td>
<td>clkdiv_3/count_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>20</td>
<td>0.525</td>
<td>clkdiv_3/count_8_s0/Q</td>
<td>clkdiv_3/count_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>21</td>
<td>0.525</td>
<td>clkdiv_3/count_11_s0/Q</td>
<td>clkdiv_3/count_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>22</td>
<td>0.525</td>
<td>clkdiv_2/count_0_s0/Q</td>
<td>clkdiv_2/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>23</td>
<td>0.525</td>
<td>clkdiv_2/count_9_s0/Q</td>
<td>clkdiv_2/count_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>24</td>
<td>0.525</td>
<td>clkdiv_2/count_16_s0/Q</td>
<td>clkdiv_2/count_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>25</td>
<td>0.525</td>
<td>clkdiv_2/count_20_s0/Q</td>
<td>clkdiv_2/count_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_1/count_16_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_1/count_14_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_1/count_10_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_1/count_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_2/count_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_3/count_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_3/count_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_2/count_10_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_3/count_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_3/count_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>leg_1/pc_1/adr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>leg_1/out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>leg_1/pc_1/adr_2_s0/CLK</td>
</tr>
<tr>
<td>1.379</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">leg_1/pc_1/adr_2_s0/Q</td>
</tr>
<tr>
<td>2.011</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>drv7seg4_1/seg_5_s32/I1</td>
</tr>
<tr>
<td>2.775</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">drv7seg4_1/seg_5_s32/F</td>
</tr>
<tr>
<td>3.146</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>leg4_rom_1/rom_out_1_s/I0</td>
</tr>
<tr>
<td>3.960</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">leg4_rom_1/rom_out_1_s/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>leg_1/alu_1/n8_s/I1</td>
</tr>
<tr>
<td>4.976</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n8_s/COUT</td>
</tr>
<tr>
<td>4.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>leg_1/alu_1/n7_s/CIN</td>
</tr>
<tr>
<td>5.019</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n7_s/COUT</td>
</tr>
<tr>
<td>5.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>leg_1/alu_1/n6_s/CIN</td>
</tr>
<tr>
<td>5.436</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n6_s/SUM</td>
</tr>
<tr>
<td>5.440</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>leg_1/alu_1/n16_s23/I1</td>
</tr>
<tr>
<td>6.034</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n16_s23/F</td>
</tr>
<tr>
<td>6.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>leg_1/alu_1/n16_s19/I0</td>
</tr>
<tr>
<td>6.145</td>
<td>0.111</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n16_s19/O</td>
</tr>
<tr>
<td>6.461</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>leg_1/alu_1/data_Z_3_s0/I0</td>
</tr>
<tr>
<td>7.275</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/data_Z_3_s0/F</td>
</tr>
<tr>
<td>7.279</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>leg_1/alu_1/data_Z_3_s/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/data_Z_3_s/F</td>
</tr>
<tr>
<td>9.120</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">leg_1/out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>21.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>leg_1/out_3_s0/CLK</td>
</tr>
<tr>
<td>20.743</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>leg_1/out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.731, 58.543%; route: 3.010, 37.254%; tC2Q: 0.340, 4.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>leg_1/pc_1/adr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux7seg_1/seg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>leg_1/pc_1/adr_2_s0/CLK</td>
</tr>
<tr>
<td>1.379</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">leg_1/pc_1/adr_2_s0/Q</td>
</tr>
<tr>
<td>2.011</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>drv7seg4_1/seg_5_s32/I1</td>
</tr>
<tr>
<td>2.775</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">drv7seg4_1/seg_5_s32/F</td>
</tr>
<tr>
<td>3.146</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>leg4_rom_1/rom_out_1_s/I0</td>
</tr>
<tr>
<td>3.932</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">leg4_rom_1/rom_out_1_s/F</td>
</tr>
<tr>
<td>4.247</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>drv7seg4_3/seg_2_s33/I3</td>
</tr>
<tr>
<td>4.856</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">drv7seg4_3/seg_2_s33/F</td>
</tr>
<tr>
<td>4.860</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>mux7seg_1/n18_s11/I1</td>
</tr>
<tr>
<td>5.646</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">mux7seg_1/n18_s11/F</td>
</tr>
<tr>
<td>5.957</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>mux7seg_1/n18_s8/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">mux7seg_1/n18_s8/F</td>
</tr>
<tr>
<td>7.174</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][B]</td>
<td>mux7seg_1/n18_s6/I3</td>
</tr>
<tr>
<td>7.988</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][B]</td>
<td style=" background: #97FFFF;">mux7seg_1/n18_s6/F</td>
</tr>
<tr>
<td>8.832</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB9[A]</td>
<td style=" font-weight:bold;">mux7seg_1/seg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R13C13[2][B]</td>
<td>clkdiv_5/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.034</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>mux7seg_1/seg_2_s0/CLK</td>
</tr>
<tr>
<td>21.004</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mux7seg_1/seg_2_s0</td>
</tr>
<tr>
<td>20.708</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB9[A]</td>
<td>mux7seg_1/seg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.370, 56.073%; route: 3.083, 39.569%; tC2Q: 0.340, 4.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>leg_1/pc_1/adr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>leg_1/a_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>leg_1/pc_1/adr_2_s0/CLK</td>
</tr>
<tr>
<td>1.379</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">leg_1/pc_1/adr_2_s0/Q</td>
</tr>
<tr>
<td>2.011</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>drv7seg4_1/seg_5_s32/I1</td>
</tr>
<tr>
<td>2.775</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">drv7seg4_1/seg_5_s32/F</td>
</tr>
<tr>
<td>3.146</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>leg4_rom_1/rom_out_1_s/I0</td>
</tr>
<tr>
<td>3.960</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">leg4_rom_1/rom_out_1_s/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>leg_1/alu_1/n8_s/I1</td>
</tr>
<tr>
<td>4.976</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n8_s/COUT</td>
</tr>
<tr>
<td>4.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>leg_1/alu_1/n7_s/CIN</td>
</tr>
<tr>
<td>5.019</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n7_s/COUT</td>
</tr>
<tr>
<td>5.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>leg_1/alu_1/n6_s/CIN</td>
</tr>
<tr>
<td>5.436</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n6_s/SUM</td>
</tr>
<tr>
<td>5.440</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>leg_1/alu_1/n16_s23/I1</td>
</tr>
<tr>
<td>6.034</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n16_s23/F</td>
</tr>
<tr>
<td>6.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>leg_1/alu_1/n16_s19/I0</td>
</tr>
<tr>
<td>6.145</td>
<td>0.111</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n16_s19/O</td>
</tr>
<tr>
<td>6.461</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>leg_1/alu_1/data_Z_3_s0/I0</td>
</tr>
<tr>
<td>7.275</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/data_Z_3_s0/F</td>
</tr>
<tr>
<td>7.279</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>leg_1/alu_1/data_Z_3_s/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/data_Z_3_s/F</td>
</tr>
<tr>
<td>8.761</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">leg_1/a_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>21.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>leg_1/a_3_s0/CLK</td>
</tr>
<tr>
<td>20.743</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>leg_1/a_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.731, 61.266%; route: 2.651, 34.336%; tC2Q: 0.340, 4.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>leg_1/pc_1/adr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>leg_1/out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>leg_1/pc_1/adr_2_s0/CLK</td>
</tr>
<tr>
<td>1.379</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">leg_1/pc_1/adr_2_s0/Q</td>
</tr>
<tr>
<td>2.011</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>drv7seg4_1/seg_5_s32/I1</td>
</tr>
<tr>
<td>2.775</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">drv7seg4_1/seg_5_s32/F</td>
</tr>
<tr>
<td>3.146</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>leg4_rom_1/rom_out_1_s/I0</td>
</tr>
<tr>
<td>3.960</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">leg4_rom_1/rom_out_1_s/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>leg_1/alu_1/n8_s/I1</td>
</tr>
<tr>
<td>4.976</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n8_s/COUT</td>
</tr>
<tr>
<td>4.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>leg_1/alu_1/n7_s/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n7_s/SUM</td>
</tr>
<tr>
<td>5.678</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td>leg_1/alu_1/n17_s21/I1</td>
</tr>
<tr>
<td>6.272</td>
<td>0.594</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n17_s21/F</td>
</tr>
<tr>
<td>6.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td>leg_1/alu_1/n17_s19/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.111</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n17_s19/O</td>
</tr>
<tr>
<td>6.699</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>leg_1/alu_1/data_Z_2_s0/I0</td>
</tr>
<tr>
<td>7.163</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/data_Z_2_s0/F</td>
</tr>
<tr>
<td>7.167</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>leg_1/alu_1/data_Z_2_s/I1</td>
</tr>
<tr>
<td>7.953</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/data_Z_2_s/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">leg_1/out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>21.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>leg_1/out_2_s0/CLK</td>
</tr>
<tr>
<td>20.743</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>leg_1/out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.333, 56.363%; route: 3.015, 39.220%; tC2Q: 0.340, 4.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>leg_1/pc_1/adr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>leg_1/a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>leg_1/pc_1/adr_2_s0/CLK</td>
</tr>
<tr>
<td>1.379</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">leg_1/pc_1/adr_2_s0/Q</td>
</tr>
<tr>
<td>2.011</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>drv7seg4_1/seg_5_s32/I1</td>
</tr>
<tr>
<td>2.775</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">drv7seg4_1/seg_5_s32/F</td>
</tr>
<tr>
<td>3.146</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>leg4_rom_1/rom_out_1_s/I0</td>
</tr>
<tr>
<td>3.960</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">leg4_rom_1/rom_out_1_s/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>leg_1/alu_1/n8_s/I1</td>
</tr>
<tr>
<td>4.976</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n8_s/COUT</td>
</tr>
<tr>
<td>4.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>leg_1/alu_1/n7_s/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n7_s/SUM</td>
</tr>
<tr>
<td>5.678</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td>leg_1/alu_1/n17_s21/I1</td>
</tr>
<tr>
<td>6.272</td>
<td>0.594</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n17_s21/F</td>
</tr>
<tr>
<td>6.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td>leg_1/alu_1/n17_s19/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.111</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n17_s19/O</td>
</tr>
<tr>
<td>6.699</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>leg_1/alu_1/data_Z_2_s0/I0</td>
</tr>
<tr>
<td>7.163</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/data_Z_2_s0/F</td>
</tr>
<tr>
<td>7.167</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>leg_1/alu_1/data_Z_2_s/I1</td>
</tr>
<tr>
<td>7.981</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/data_Z_2_s/F</td>
</tr>
<tr>
<td>8.698</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">leg_1/a_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>21.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>leg_1/a_2_s0/CLK</td>
</tr>
<tr>
<td>20.743</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>leg_1/a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.362, 56.949%; route: 2.958, 38.617%; tC2Q: 0.340, 4.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>leg_1/pc_1/adr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>leg_1/out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>leg_1/pc_1/adr_2_s0/CLK</td>
</tr>
<tr>
<td>1.379</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">leg_1/pc_1/adr_2_s0/Q</td>
</tr>
<tr>
<td>2.011</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>drv7seg4_1/seg_5_s32/I1</td>
</tr>
<tr>
<td>2.775</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">drv7seg4_1/seg_5_s32/F</td>
</tr>
<tr>
<td>3.146</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>leg4_rom_1/rom_out_1_s/I0</td>
</tr>
<tr>
<td>3.960</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">leg4_rom_1/rom_out_1_s/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>leg_1/alu_1/n8_s/I1</td>
</tr>
<tr>
<td>5.088</td>
<td>0.519</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n8_s/SUM</td>
</tr>
<tr>
<td>5.399</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>leg_1/alu_1/n18_s21/I1</td>
</tr>
<tr>
<td>6.213</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n18_s21/F</td>
</tr>
<tr>
<td>6.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>leg_1/alu_1/n18_s19/I0</td>
</tr>
<tr>
<td>6.323</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n18_s19/O</td>
</tr>
<tr>
<td>6.694</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>leg_1/alu_1/data_Z_1_s0/I0</td>
</tr>
<tr>
<td>7.157</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/data_Z_1_s0/F</td>
</tr>
<tr>
<td>7.162</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>leg_1/alu_1/data_Z_1_s/I0</td>
</tr>
<tr>
<td>7.926</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[2][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/data_Z_1_s/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">leg_1/out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>21.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>leg_1/out_1_s0/CLK</td>
</tr>
<tr>
<td>20.743</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>leg_1/out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.252, 55.895%; route: 3.015, 39.641%; tC2Q: 0.340, 4.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>leg_1/pc_1/adr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>leg_1/a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>leg_1/pc_1/adr_2_s0/CLK</td>
</tr>
<tr>
<td>1.379</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">leg_1/pc_1/adr_2_s0/Q</td>
</tr>
<tr>
<td>2.011</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>drv7seg4_1/seg_5_s32/I1</td>
</tr>
<tr>
<td>2.775</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">drv7seg4_1/seg_5_s32/F</td>
</tr>
<tr>
<td>3.146</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>leg4_rom_1/rom_out_1_s/I0</td>
</tr>
<tr>
<td>3.960</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">leg4_rom_1/rom_out_1_s/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>leg_1/alu_1/n8_s/I1</td>
</tr>
<tr>
<td>5.088</td>
<td>0.519</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n8_s/SUM</td>
</tr>
<tr>
<td>5.399</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>leg_1/alu_1/n18_s21/I1</td>
</tr>
<tr>
<td>6.213</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n18_s21/F</td>
</tr>
<tr>
<td>6.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>leg_1/alu_1/n18_s19/I0</td>
</tr>
<tr>
<td>6.323</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n18_s19/O</td>
</tr>
<tr>
<td>6.694</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>leg_1/alu_1/data_Z_1_s0/I0</td>
</tr>
<tr>
<td>7.157</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/data_Z_1_s0/F</td>
</tr>
<tr>
<td>7.162</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>leg_1/alu_1/data_Z_1_s/I0</td>
</tr>
<tr>
<td>7.926</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[2][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/data_Z_1_s/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">leg_1/a_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>21.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>leg_1/a_1_s0/CLK</td>
</tr>
<tr>
<td>20.743</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>leg_1/a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.252, 55.895%; route: 3.015, 39.641%; tC2Q: 0.340, 4.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>leg_1/pc_1/adr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux7seg_1/seg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>leg_1/pc_1/adr_1_s0/CLK</td>
</tr>
<tr>
<td>1.379</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">leg_1/pc_1/adr_1_s0/Q</td>
</tr>
<tr>
<td>3.100</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>leg4_rom_1/rom_out_7_s/I1</td>
</tr>
<tr>
<td>3.865</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R7C7[2][A]</td>
<td style=" background: #97FFFF;">leg4_rom_1/rom_out_7_s/F</td>
</tr>
<tr>
<td>4.493</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>drv7seg4_2/seg_in[2]_5_s/S0</td>
</tr>
<tr>
<td>4.842</td>
<td>0.350</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">drv7seg4_2/seg_in[2]_5_s/O</td>
</tr>
<tr>
<td>5.158</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mux7seg_1/n15_s9/I1</td>
</tr>
<tr>
<td>5.972</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" background: #97FFFF;">mux7seg_1/n15_s9/F</td>
</tr>
<tr>
<td>6.568</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][B]</td>
<td>mux7seg_1/n15_s6/I3</td>
</tr>
<tr>
<td>7.333</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][B]</td>
<td style=" background: #97FFFF;">mux7seg_1/n15_s6/F</td>
</tr>
<tr>
<td>8.532</td>
<td>1.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB2[B]</td>
<td style=" font-weight:bold;">mux7seg_1/seg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R13C13[2][B]</td>
<td>clkdiv_5/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.034</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[B]</td>
<td>mux7seg_1/seg_5_s0/CLK</td>
</tr>
<tr>
<td>21.004</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mux7seg_1/seg_5_s0</td>
</tr>
<tr>
<td>20.708</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB2[B]</td>
<td>mux7seg_1/seg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.694, 35.950%; route: 4.459, 59.517%; tC2Q: 0.340, 4.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>leg_1/pc_1/adr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux7seg_1/seg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>leg_1/pc_1/adr_3_s0/CLK</td>
</tr>
<tr>
<td>1.379</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R7C10[1][B]</td>
<td style=" font-weight:bold;">leg_1/pc_1/adr_3_s0/Q</td>
</tr>
<tr>
<td>4.533</td>
<td>3.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>mux7seg_1/n13_s7/I0</td>
</tr>
<tr>
<td>5.142</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td style=" background: #97FFFF;">mux7seg_1/n13_s7/F</td>
</tr>
<tr>
<td>5.146</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>mux7seg_1/n13_s6/I2</td>
</tr>
<tr>
<td>5.609</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td style=" background: #97FFFF;">mux7seg_1/n13_s6/F</td>
</tr>
<tr>
<td>5.920</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>mux7seg_1/n13_s3/I3</td>
</tr>
<tr>
<td>6.529</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">mux7seg_1/n13_s3/F</td>
</tr>
<tr>
<td>8.213</td>
<td>1.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">mux7seg_1/seg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R13C13[2][B]</td>
<td>clkdiv_5/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.034</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>mux7seg_1/seg_7_s0/CLK</td>
</tr>
<tr>
<td>21.004</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mux7seg_1/seg_7_s0</td>
</tr>
<tr>
<td>20.708</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>mux7seg_1/seg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.681, 23.439%; route: 5.152, 71.827%; tC2Q: 0.340, 4.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>leg_1/pc_1/adr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux7seg_1/seg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>leg_1/pc_1/adr_1_s0/CLK</td>
</tr>
<tr>
<td>1.379</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">leg_1/pc_1/adr_1_s0/Q</td>
</tr>
<tr>
<td>3.929</td>
<td>2.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td>drv7seg4_2/seg_6_s31/I3</td>
</tr>
<tr>
<td>4.689</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">drv7seg4_2/seg_6_s31/F</td>
</tr>
<tr>
<td>5.001</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>mux7seg_1/n14_s7/I1</td>
</tr>
<tr>
<td>5.815</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">mux7seg_1/n14_s7/F</td>
</tr>
<tr>
<td>6.178</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][B]</td>
<td>mux7seg_1/n14_s6/I1</td>
</tr>
<tr>
<td>6.993</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][B]</td>
<td style=" background: #97FFFF;">mux7seg_1/n14_s6/F</td>
</tr>
<tr>
<td>8.196</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB2[A]</td>
<td style=" font-weight:bold;">mux7seg_1/seg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R13C13[2][B]</td>
<td>clkdiv_5/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.034</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[A]</td>
<td>mux7seg_1/seg_6_s0/CLK</td>
</tr>
<tr>
<td>21.004</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mux7seg_1/seg_6_s0</td>
</tr>
<tr>
<td>20.708</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB2[A]</td>
<td>mux7seg_1/seg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.389, 33.383%; route: 4.428, 61.871%; tC2Q: 0.340, 4.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>leg_1/pc_1/adr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux7seg_1/seg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>leg_1/pc_1/adr_2_s0/CLK</td>
</tr>
<tr>
<td>1.379</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">leg_1/pc_1/adr_2_s0/Q</td>
</tr>
<tr>
<td>2.742</td>
<td>1.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>drv7seg4_1/seg_4_s28/I1</td>
</tr>
<tr>
<td>3.507</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">drv7seg4_1/seg_4_s28/F</td>
</tr>
<tr>
<td>3.519</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>leg4_rom_1/rom_out_6_s/I1</td>
</tr>
<tr>
<td>4.128</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">leg4_rom_1/rom_out_6_s/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>drv7seg4_2/seg_4_s31/I0</td>
</tr>
<tr>
<td>4.905</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">drv7seg4_2/seg_4_s31/F</td>
</tr>
<tr>
<td>5.275</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>drv7seg4_2/seg_4_s29/I1</td>
</tr>
<tr>
<td>5.884</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">drv7seg4_2/seg_4_s29/F</td>
</tr>
<tr>
<td>5.888</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>mux7seg_1/n16_s8/I1</td>
</tr>
<tr>
<td>6.703</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">mux7seg_1/n16_s8/F</td>
</tr>
<tr>
<td>6.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>mux7seg_1/n16_s6/I1</td>
</tr>
<tr>
<td>7.316</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">mux7seg_1/n16_s6/F</td>
</tr>
<tr>
<td>8.160</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">mux7seg_1/seg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R13C13[2][B]</td>
<td>clkdiv_5/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.034</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>mux7seg_1/seg_4_s0/CLK</td>
</tr>
<tr>
<td>21.004</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mux7seg_1/seg_4_s0</td>
</tr>
<tr>
<td>20.708</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>mux7seg_1/seg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.171, 58.581%; route: 2.609, 36.649%; tC2Q: 0.340, 4.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>leg_1/pc_1/adr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux7seg_1/seg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>leg_1/pc_1/adr_2_s0/CLK</td>
</tr>
<tr>
<td>1.379</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">leg_1/pc_1/adr_2_s0/Q</td>
</tr>
<tr>
<td>2.742</td>
<td>1.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>drv7seg4_1/seg_4_s28/I1</td>
</tr>
<tr>
<td>3.507</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">drv7seg4_1/seg_4_s28/F</td>
</tr>
<tr>
<td>3.519</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>leg4_rom_1/rom_out_6_s/I1</td>
</tr>
<tr>
<td>4.128</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">leg4_rom_1/rom_out_6_s/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>drv7seg4_2/seg_4_s31/I0</td>
</tr>
<tr>
<td>4.905</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">drv7seg4_2/seg_4_s31/F</td>
</tr>
<tr>
<td>5.634</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>mux7seg_1/n19_s12/I1</td>
</tr>
<tr>
<td>6.243</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">mux7seg_1/n19_s12/F</td>
</tr>
<tr>
<td>6.247</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>mux7seg_1/n19_s6/I1</td>
</tr>
<tr>
<td>7.062</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">mux7seg_1/n19_s6/F</td>
</tr>
<tr>
<td>8.012</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB9[B]</td>
<td style=" font-weight:bold;">mux7seg_1/seg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R13C13[2][B]</td>
<td>clkdiv_5/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.034</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB9[B]</td>
<td>mux7seg_1/seg_1_s0/CLK</td>
</tr>
<tr>
<td>21.004</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mux7seg_1/seg_1_s0</td>
</tr>
<tr>
<td>20.708</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB9[B]</td>
<td>mux7seg_1/seg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.562, 51.084%; route: 3.071, 44.045%; tC2Q: 0.340, 4.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>leg_1/pc_1/adr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>leg_1/out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>leg_1/pc_1/adr_1_s0/CLK</td>
</tr>
<tr>
<td>1.379</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">leg_1/pc_1/adr_1_s0/Q</td>
</tr>
<tr>
<td>3.100</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>leg4_rom_1/rom_out_7_s/I1</td>
</tr>
<tr>
<td>3.865</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R7C7[2][A]</td>
<td style=" background: #97FFFF;">leg4_rom_1/rom_out_7_s/F</td>
</tr>
<tr>
<td>3.885</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>leg4_rom_1/rom_out_4_s1/I3</td>
</tr>
<tr>
<td>4.479</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">leg4_rom_1/rom_out_4_s1/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>leg_1/alu_1/n19_s21/I0</td>
</tr>
<tr>
<td>5.556</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n19_s21/F</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>leg_1/alu_1/n19_s19/I0</td>
</tr>
<tr>
<td>5.667</td>
<td>0.111</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n19_s19/O</td>
</tr>
<tr>
<td>5.983</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>leg_1/alu_1/data_Z_0_s0/I0</td>
</tr>
<tr>
<td>6.447</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/data_Z_0_s0/F</td>
</tr>
<tr>
<td>6.451</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>leg_1/alu_1/data_Z_0_s/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/data_Z_0_s/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">leg_1/out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>21.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>leg_1/out_0_s0/CLK</td>
</tr>
<tr>
<td>20.743</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>leg_1/out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.158, 47.886%; route: 3.097, 46.964%; tC2Q: 0.340, 5.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>leg_1/pc_1/adr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>leg_1/a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>leg4_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>leg_1/pc_1/adr_1_s0/CLK</td>
</tr>
<tr>
<td>1.379</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">leg_1/pc_1/adr_1_s0/Q</td>
</tr>
<tr>
<td>3.100</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>leg4_rom_1/rom_out_7_s/I1</td>
</tr>
<tr>
<td>3.865</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R7C7[2][A]</td>
<td style=" background: #97FFFF;">leg4_rom_1/rom_out_7_s/F</td>
</tr>
<tr>
<td>3.885</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>leg4_rom_1/rom_out_4_s1/I3</td>
</tr>
<tr>
<td>4.479</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">leg4_rom_1/rom_out_4_s1/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>leg_1/alu_1/n19_s21/I0</td>
</tr>
<tr>
<td>5.556</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n19_s21/F</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>leg_1/alu_1/n19_s19/I0</td>
</tr>
<tr>
<td>5.667</td>
<td>0.111</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/n19_s19/O</td>
</tr>
<tr>
<td>5.983</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>leg_1/alu_1/data_Z_0_s0/I0</td>
</tr>
<tr>
<td>6.447</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/data_Z_0_s0/F</td>
</tr>
<tr>
<td>6.451</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>leg_1/alu_1/data_Z_0_s/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">leg_1/alu_1/data_Z_0_s/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">leg_1/a_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>leg4_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C9[1][A]</td>
<td>leg4_clk_s5/O</td>
</tr>
<tr>
<td>21.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>leg_1/a_0_s0/CLK</td>
</tr>
<tr>
<td>20.743</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>leg_1/a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.158, 47.886%; route: 3.097, 46.964%; tC2Q: 0.340, 5.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>clkdiv_2/count_1_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C13[2][B]</td>
<td style=" font-weight:bold;">clkdiv_2/count_1_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[3][A]</td>
<td>clkdiv_2/n57_s3/I0</td>
</tr>
<tr>
<td>4.153</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C13[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n57_s3/F</td>
</tr>
<tr>
<td>4.777</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>clkdiv_2/n61_s5/I0</td>
</tr>
<tr>
<td>5.563</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_2/n61_s5/F</td>
</tr>
<tr>
<td>5.876</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>clkdiv_2/n61_s4/I0</td>
</tr>
<tr>
<td>6.641</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n61_s4/F</td>
</tr>
<tr>
<td>7.883</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>clkdiv_2/n61_s17/I1</td>
</tr>
<tr>
<td>8.697</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n61_s17/F</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>clkdiv_2/count_0_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>clkdiv_2/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.180, 49.461%; route: 2.909, 45.256%; tC2Q: 0.340, 5.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>clkdiv_2/count_1_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C13[2][B]</td>
<td style=" font-weight:bold;">clkdiv_2/count_1_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[3][A]</td>
<td>clkdiv_2/n57_s3/I0</td>
</tr>
<tr>
<td>4.153</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C13[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n57_s3/F</td>
</tr>
<tr>
<td>4.777</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>clkdiv_2/n61_s5/I0</td>
</tr>
<tr>
<td>5.563</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_2/n61_s5/F</td>
</tr>
<tr>
<td>5.876</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>clkdiv_2/n61_s4/I0</td>
</tr>
<tr>
<td>6.641</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n61_s4/F</td>
</tr>
<tr>
<td>7.883</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>clkdiv_2/n59_s5/I0</td>
</tr>
<tr>
<td>8.648</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n59_s5/F</td>
</tr>
<tr>
<td>8.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>clkdiv_2/count_2_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>clkdiv_2/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.130, 49.067%; route: 2.909, 45.609%; tC2Q: 0.340, 5.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>clkdiv_3/count_13_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C8[1][B]</td>
<td style=" font-weight:bold;">clkdiv_3/count_13_s0/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>clkdiv_3/n44_s3/I0</td>
</tr>
<tr>
<td>4.276</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n44_s3/F</td>
</tr>
<tr>
<td>4.909</td>
<td>0.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td>clkdiv_3/n61_s5/I0</td>
</tr>
<tr>
<td>5.695</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s5/F</td>
</tr>
<tr>
<td>6.006</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>clkdiv_3/n61_s3/I1</td>
</tr>
<tr>
<td>6.820</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s3/F</td>
</tr>
<tr>
<td>8.073</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>clkdiv_3/n41_s2/I2</td>
</tr>
<tr>
<td>8.537</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n41_s2/F</td>
</tr>
<tr>
<td>8.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" font-weight:bold;">clkdiv_3/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>clkdiv_3/count_20_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>clkdiv_3/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.879, 45.927%; route: 3.050, 48.655%; tC2Q: 0.340, 5.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>clkdiv_3/count_13_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C8[1][B]</td>
<td style=" font-weight:bold;">clkdiv_3/count_13_s0/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>clkdiv_3/n44_s3/I0</td>
</tr>
<tr>
<td>4.276</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n44_s3/F</td>
</tr>
<tr>
<td>4.909</td>
<td>0.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td>clkdiv_3/n61_s5/I0</td>
</tr>
<tr>
<td>5.695</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s5/F</td>
</tr>
<tr>
<td>6.006</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>clkdiv_3/n61_s3/I1</td>
</tr>
<tr>
<td>6.820</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s3/F</td>
</tr>
<tr>
<td>7.717</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>clkdiv_3/n53_s2/I2</td>
</tr>
<tr>
<td>8.532</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n53_s2/F</td>
</tr>
<tr>
<td>8.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>clkdiv_3/count_8_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>clkdiv_3/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.229, 51.561%; route: 2.694, 43.016%; tC2Q: 0.340, 5.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>clkdiv_3/count_13_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C8[1][B]</td>
<td style=" font-weight:bold;">clkdiv_3/count_13_s0/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>clkdiv_3/n44_s3/I0</td>
</tr>
<tr>
<td>4.276</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n44_s3/F</td>
</tr>
<tr>
<td>4.909</td>
<td>0.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td>clkdiv_3/n61_s5/I0</td>
</tr>
<tr>
<td>5.695</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s5/F</td>
</tr>
<tr>
<td>6.006</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>clkdiv_3/n61_s3/I1</td>
</tr>
<tr>
<td>6.820</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s3/F</td>
</tr>
<tr>
<td>7.708</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/n55_s2/I2</td>
</tr>
<tr>
<td>8.523</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n55_s2/F</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/count_6_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.229, 51.635%; route: 2.685, 42.935%; tC2Q: 0.340, 5.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_5/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_5/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>clkdiv_5/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">clkdiv_5/count_2_s0/Q</td>
</tr>
<tr>
<td>3.455</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>clkdiv_5/n57_s3/I2</td>
</tr>
<tr>
<td>4.269</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_5/n57_s3/F</td>
</tr>
<tr>
<td>5.130</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>clkdiv_5/n50_s3/I0</td>
</tr>
<tr>
<td>5.945</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_5/n50_s3/F</td>
</tr>
<tr>
<td>6.571</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][A]</td>
<td>clkdiv_5/n46_s3/I0</td>
</tr>
<tr>
<td>7.331</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C13[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_5/n46_s3/F</td>
</tr>
<tr>
<td>7.643</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>clkdiv_5/n46_s2/I0</td>
</tr>
<tr>
<td>8.457</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_5/n46_s2/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">clkdiv_5/count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>clkdiv_5/count_15_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>clkdiv_5/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.203, 51.761%; route: 2.646, 42.751%; tC2Q: 0.340, 5.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>clkdiv_3/count_13_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C8[1][B]</td>
<td style=" font-weight:bold;">clkdiv_3/count_13_s0/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>clkdiv_3/n44_s3/I0</td>
</tr>
<tr>
<td>4.276</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n44_s3/F</td>
</tr>
<tr>
<td>4.909</td>
<td>0.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td>clkdiv_3/n61_s5/I0</td>
</tr>
<tr>
<td>5.695</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s5/F</td>
</tr>
<tr>
<td>6.006</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>clkdiv_3/n61_s3/I1</td>
</tr>
<tr>
<td>6.820</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s3/F</td>
</tr>
<tr>
<td>7.835</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>clkdiv_3/n47_s2/I2</td>
</tr>
<tr>
<td>8.444</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n47_s2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" font-weight:bold;">clkdiv_3/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>clkdiv_3/count_14_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>clkdiv_3/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.024, 48.971%; route: 2.811, 45.529%; tC2Q: 0.340, 5.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>clkdiv_3/count_13_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C8[1][B]</td>
<td style=" font-weight:bold;">clkdiv_3/count_13_s0/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>clkdiv_3/n44_s3/I0</td>
</tr>
<tr>
<td>4.276</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n44_s3/F</td>
</tr>
<tr>
<td>4.909</td>
<td>0.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td>clkdiv_3/n61_s5/I0</td>
</tr>
<tr>
<td>5.695</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s5/F</td>
</tr>
<tr>
<td>6.006</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>clkdiv_3/n61_s3/I1</td>
</tr>
<tr>
<td>6.820</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s3/F</td>
</tr>
<tr>
<td>7.835</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>clkdiv_3/n44_s2/I2</td>
</tr>
<tr>
<td>8.444</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n44_s2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>clkdiv_3/count_17_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>clkdiv_3/count_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.024, 48.971%; route: 2.811, 45.529%; tC2Q: 0.340, 5.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>clkdiv_3/count_13_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C8[1][B]</td>
<td style=" font-weight:bold;">clkdiv_3/count_13_s0/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>clkdiv_3/n44_s3/I0</td>
</tr>
<tr>
<td>4.276</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n44_s3/F</td>
</tr>
<tr>
<td>4.909</td>
<td>0.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td>clkdiv_3/n61_s5/I0</td>
</tr>
<tr>
<td>5.695</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s5/F</td>
</tr>
<tr>
<td>6.006</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>clkdiv_3/n61_s3/I1</td>
</tr>
<tr>
<td>6.820</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s3/F</td>
</tr>
<tr>
<td>7.828</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>clkdiv_3/n60_s2/I0</td>
</tr>
<tr>
<td>8.437</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n60_s2/F</td>
</tr>
<tr>
<td>8.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>clkdiv_3/count_1_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>clkdiv_3/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.024, 49.025%; route: 2.805, 45.469%; tC2Q: 0.340, 5.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>clkdiv_3/count_13_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C8[1][B]</td>
<td style=" font-weight:bold;">clkdiv_3/count_13_s0/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>clkdiv_3/n44_s3/I0</td>
</tr>
<tr>
<td>4.276</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n44_s3/F</td>
</tr>
<tr>
<td>4.909</td>
<td>0.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td>clkdiv_3/n61_s5/I0</td>
</tr>
<tr>
<td>5.695</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s5/F</td>
</tr>
<tr>
<td>6.006</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>clkdiv_3/n61_s3/I1</td>
</tr>
<tr>
<td>6.820</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s3/F</td>
</tr>
<tr>
<td>7.828</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>clkdiv_3/n59_s2/I2</td>
</tr>
<tr>
<td>8.437</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n59_s2/F</td>
</tr>
<tr>
<td>8.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td style=" font-weight:bold;">clkdiv_3/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>clkdiv_3/count_2_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>clkdiv_3/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.024, 49.025%; route: 2.805, 45.469%; tC2Q: 0.340, 5.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>clkdiv_3/count_13_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C8[1][B]</td>
<td style=" font-weight:bold;">clkdiv_3/count_13_s0/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>clkdiv_3/n44_s3/I0</td>
</tr>
<tr>
<td>4.276</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n44_s3/F</td>
</tr>
<tr>
<td>4.909</td>
<td>0.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td>clkdiv_3/n61_s5/I0</td>
</tr>
<tr>
<td>5.695</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s5/F</td>
</tr>
<tr>
<td>6.006</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>clkdiv_3/n61_s3/I1</td>
</tr>
<tr>
<td>6.820</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s3/F</td>
</tr>
<tr>
<td>7.828</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td>clkdiv_3/n45_s2/I2</td>
</tr>
<tr>
<td>8.437</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n45_s2/F</td>
</tr>
<tr>
<td>8.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" font-weight:bold;">clkdiv_3/count_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td>clkdiv_3/count_16_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[1][B]</td>
<td>clkdiv_3/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.024, 49.025%; route: 2.805, 45.469%; tC2Q: 0.340, 5.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_5/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_5/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>clkdiv_5/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">clkdiv_5/count_0_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>clkdiv_5/n61_s2/I0</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_5/n61_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">clkdiv_5/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>clkdiv_5/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>clkdiv_5/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_5/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_5/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>clkdiv_5/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">clkdiv_5/count_2_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>clkdiv_5/n59_s2/I2</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_5/n59_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">clkdiv_5/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>clkdiv_5/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>clkdiv_5/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_5/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_5/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>clkdiv_5/count_10_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">clkdiv_5/count_10_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>clkdiv_5/n51_s2/I2</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_5/n51_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">clkdiv_5/count_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>clkdiv_5/count_10_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>clkdiv_5/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_5/count_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_5/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>clkdiv_5/count_15_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">clkdiv_5/count_15_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>clkdiv_5/n46_s2/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_5/n46_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">clkdiv_5/count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>clkdiv_5/count_15_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>clkdiv_5/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_4/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_4/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>clkdiv_4/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_4/count_8_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>clkdiv_4/n53_s2/I3</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_4/n53_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_4/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>clkdiv_4/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>clkdiv_4/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>clkdiv_3/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_0_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>clkdiv_3/n61_s2/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>clkdiv_3/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>clkdiv_3/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>clkdiv_3/count_22_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_22_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>clkdiv_3/n39_s2/I3</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n39_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>clkdiv_3/count_22_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>clkdiv_3/count_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>clkdiv_3/count_23_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_23_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>clkdiv_3/n38_s2/I2</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n38_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>clkdiv_3/count_23_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>clkdiv_3/count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>clkdiv_2/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_2_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>clkdiv_2/n59_s5/I3</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n59_s5/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>clkdiv_2/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>clkdiv_2/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_1/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_1/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>clkdiv_1/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_1/count_2_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>clkdiv_1/n59_s2/I3</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_1/n59_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_1/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>clkdiv_1/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>clkdiv_1/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_1/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_1/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>clkdiv_1/count_11_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C10[1][A]</td>
<td style=" font-weight:bold;">clkdiv_1/count_11_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>clkdiv_1/n50_s2/I2</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_1/n50_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" font-weight:bold;">clkdiv_1/count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>clkdiv_1/count_11_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>clkdiv_1/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_1/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_1/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>clkdiv_1/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">clkdiv_1/count_12_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>clkdiv_1/n49_s2/I3</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_1/n49_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">clkdiv_1/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>clkdiv_1/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>clkdiv_1/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_1/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_1/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>clkdiv_1/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">clkdiv_1/count_14_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>clkdiv_1/n47_s2/I2</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_1/n47_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">clkdiv_1/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>clkdiv_1/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>clkdiv_1/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_1/count_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_1/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>clkdiv_1/count_16_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">clkdiv_1/count_16_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>clkdiv_1/n45_s2/I2</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_1/n45_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">clkdiv_1/count_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>clkdiv_1/count_16_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>clkdiv_1/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_5/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_5/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>clkdiv_5/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">clkdiv_5/count_14_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>clkdiv_5/n47_s2/I1</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_5/n47_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">clkdiv_5/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>clkdiv_5/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>clkdiv_5/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_4/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_4/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>clkdiv_4/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_4/count_1_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>clkdiv_4/n60_s2/I1</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_4/n60_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_4/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>clkdiv_4/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>clkdiv_4/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>clkdiv_3/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C6[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_1_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>clkdiv_3/n60_s2/I1</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n60_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>clkdiv_3/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>clkdiv_3/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>clkdiv_3/count_5_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R13C8[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_5_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>clkdiv_3/n56_s4/I3</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n56_s4/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>clkdiv_3/count_5_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>clkdiv_3/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_6_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/n55_s2/I3</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n55_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>clkdiv_3/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C8[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_8_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>clkdiv_3/n53_s2/I3</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n53_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>clkdiv_3/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>clkdiv_3/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>clkdiv_3/count_11_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_11_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>clkdiv_3/n50_s2/I2</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n50_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>clkdiv_3/count_11_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>clkdiv_3/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>clkdiv_2/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_0_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>clkdiv_2/n61_s17/I0</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n61_s17/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>clkdiv_2/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>clkdiv_2/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>clkdiv_2/count_9_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C15[0][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_9_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>clkdiv_2/n52_s5/I2</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n52_s5/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>clkdiv_2/count_9_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>clkdiv_2/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>clkdiv_2/count_16_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C15[1][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_16_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>clkdiv_2/n45_s6/I1</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n45_s6/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>clkdiv_2/count_16_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>clkdiv_2/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>clkdiv_2/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_20_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>clkdiv_2/n41_s4/I2</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n41_s4/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>clkdiv_2/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>clkdiv_2/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_1/count_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_1/count_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_1/count_16_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_1/count_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_1/count_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_1/count_14_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_1/count_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_1/count_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_1/count_10_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_1/count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_1/count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_1/count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_2/count_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_2/count_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_2/count_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_3/count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_3/count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_3/count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_3/count_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_3/count_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_3/count_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_2/count_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_2/count_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_2/count_10_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_3/count_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_3/count_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_3/count_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_3/count_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_3/count_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_3/count_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>101</td>
<td>clk_d</td>
<td>13.275</td>
<td>0.195</td>
</tr>
<tr>
<td>31</td>
<td>address[0]</td>
<td>11.779</td>
<td>1.608</td>
</tr>
<tr>
<td>29</td>
<td>address[2]</td>
<td>11.623</td>
<td>1.725</td>
</tr>
<tr>
<td>27</td>
<td>address[1]</td>
<td>11.778</td>
<td>2.550</td>
</tr>
<tr>
<td>26</td>
<td>address[3]</td>
<td>12.452</td>
<td>3.154</td>
</tr>
<tr>
<td>25</td>
<td>clkdiv_3/n61_8</td>
<td>13.435</td>
<td>1.253</td>
</tr>
<tr>
<td>20</td>
<td>clkdiv_2/n61_9</td>
<td>13.275</td>
<td>1.242</td>
</tr>
<tr>
<td>18</td>
<td>mux7seg_1/col[1]</td>
<td>14.678</td>
<td>1.618</td>
</tr>
<tr>
<td>17</td>
<td>clkdiv_5/n61_17</td>
<td>14.669</td>
<td>0.632</td>
</tr>
<tr>
<td>17</td>
<td>clkdiv_1/n61_16</td>
<td>14.032</td>
<td>0.655</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R15C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R15C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C17</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
