{"name":"计算机","postlist":[{"title":"Verilog","slug":"Verilog","date":"2021-09-17T10:34:18.000Z","updated":"2022-02-21T12:19:08.613Z","comments":true,"path":"api/articles/Verilog.json","excerpt":null,"keywords":null,"cover":"301227eb/%E8%BF%90%E7%AE%97%E7%AC%A6%E4%BC%98%E5%85%88%E7%BA%A7.jpg","content":null,"raw":null,"categories":[{"name":"计算机","path":"api/categories/计算机.json"},{"name":"电路","path":"api/categories/电路.json"}],"tags":[{"name":"Verilog","path":"api/tags/Verilog.json"}]},{"title":"数字逻辑","slug":"数字逻辑","date":"2021-09-17T07:50:47.000Z","updated":"2022-02-21T12:19:11.147Z","comments":true,"path":"api/articles/数字逻辑.json","excerpt":null,"keywords":null,"cover":"812c5abc/%E5%8D%A1%E8%AF%BA%E5%9B%BE.jpg","content":null,"raw":null,"categories":[{"name":"计算机","path":"api/categories/计算机.json"},{"name":"数字信号","path":"api/categories/数字信号.json"}],"tags":[{"name":"数字逻辑","path":"api/tags/数字逻辑.json"}]}]}