\hypertarget{struct_d_m_a2_d___type_def}{}\section{D\+M\+A2\+D\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a2_d___type_def}\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}


D\+M\+A2D Controller.  




{\ttfamily \#include $<$stm32f427xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{I\+F\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_a17e8aa3d2c6464eba518c8ccf28c173d}{F\+G\+M\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_af3d84e911bbb2bf8cfa6d5e1dfe01afe}{F\+G\+OR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_a2ab8fa08f05f63b322b38013283e6fa0}{B\+G\+M\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_a29e2e00c79be42d49f6f189c207cc664}{B\+G\+OR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_add402fd3aa4845802f08f8df79a5a72a}{F\+G\+P\+F\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_a3b7bcbbdcd4f728861babc3300a26f61}{F\+G\+C\+O\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_a2ad24a3135aa498ba6691f6a114a9826}{B\+G\+P\+F\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_a1b655471716402cff4ef1d584da01ea6}{B\+G\+C\+O\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_a27ad59cf99d0d0904958175238c40d8d}{F\+G\+C\+M\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_a8108e797e9421f12d2fa5b7bca1d8a12}{B\+G\+C\+M\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_a79db32535165c766c9de2374a27ed059}{O\+P\+F\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_a5ec0a83694c97af7786583ef37fb795c}{O\+C\+O\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_ab6be353d6107a8bb0641a438ac0eb93d}{O\+M\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_afe934616b06edb746effd439206836a5}{O\+OR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_a1eef24a1df459c6e5dd17d516013c5fb}{N\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_a2fc2e30027d62fbf2ad32f911fbadeca}{L\+WR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_a9f16d1904f085dbd51466994f01bd9e2}{A\+M\+T\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_a76f04b864709f67a7c16434b41ec7ea8}{R\+E\+S\+E\+R\+V\+ED} \mbox{[}236\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_aa263c42ff3097bde6c0d4061ac0d8e43}{F\+G\+C\+L\+UT} \mbox{[}256\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a2_d___type_def_aa30a12d8e79ac9d4ff173a8dd6135b3c}{B\+G\+C\+L\+UT} \mbox{[}256\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+M\+A2D Controller. 

Definition at line 391 of file stm32f427xx.\+h.



\subsection{Field Documentation}
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!A\+M\+T\+CR@{A\+M\+T\+CR}}
\index{A\+M\+T\+CR@{A\+M\+T\+CR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+M\+T\+CR}{AMTCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+M\+T\+CR}\hypertarget{struct_d_m_a2_d___type_def_a9f16d1904f085dbd51466994f01bd9e2}{}\label{struct_d_m_a2_d___type_def_a9f16d1904f085dbd51466994f01bd9e2}
D\+M\+A2D A\+HB Master Timer Configuration Register, Address offset\+: 0x4C 

Definition at line 412 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!B\+G\+C\+L\+UT@{B\+G\+C\+L\+UT}}
\index{B\+G\+C\+L\+UT@{B\+G\+C\+L\+UT}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+G\+C\+L\+UT}{BGCLUT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t B\+G\+C\+L\+UT}\hypertarget{struct_d_m_a2_d___type_def_aa30a12d8e79ac9d4ff173a8dd6135b3c}{}\label{struct_d_m_a2_d___type_def_aa30a12d8e79ac9d4ff173a8dd6135b3c}
D\+M\+A2D Background C\+L\+UT, Address offset\+:800-\/\+B\+FF 

Definition at line 415 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!B\+G\+C\+M\+AR@{B\+G\+C\+M\+AR}}
\index{B\+G\+C\+M\+AR@{B\+G\+C\+M\+AR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+G\+C\+M\+AR}{BGCMAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t B\+G\+C\+M\+AR}\hypertarget{struct_d_m_a2_d___type_def_a8108e797e9421f12d2fa5b7bca1d8a12}{}\label{struct_d_m_a2_d___type_def_a8108e797e9421f12d2fa5b7bca1d8a12}
D\+M\+A2D Background C\+L\+UT Memory Address Register, Address offset\+: 0x30 

Definition at line 405 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!B\+G\+C\+O\+LR@{B\+G\+C\+O\+LR}}
\index{B\+G\+C\+O\+LR@{B\+G\+C\+O\+LR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+G\+C\+O\+LR}{BGCOLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t B\+G\+C\+O\+LR}\hypertarget{struct_d_m_a2_d___type_def_a1b655471716402cff4ef1d584da01ea6}{}\label{struct_d_m_a2_d___type_def_a1b655471716402cff4ef1d584da01ea6}
D\+M\+A2D Background Color Register, Address offset\+: 0x28 

Definition at line 403 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!B\+G\+M\+AR@{B\+G\+M\+AR}}
\index{B\+G\+M\+AR@{B\+G\+M\+AR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+G\+M\+AR}{BGMAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t B\+G\+M\+AR}\hypertarget{struct_d_m_a2_d___type_def_a2ab8fa08f05f63b322b38013283e6fa0}{}\label{struct_d_m_a2_d___type_def_a2ab8fa08f05f63b322b38013283e6fa0}
D\+M\+A2D Background Memory Address Register, Address offset\+: 0x14 

Definition at line 398 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!B\+G\+OR@{B\+G\+OR}}
\index{B\+G\+OR@{B\+G\+OR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+G\+OR}{BGOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t B\+G\+OR}\hypertarget{struct_d_m_a2_d___type_def_a29e2e00c79be42d49f6f189c207cc664}{}\label{struct_d_m_a2_d___type_def_a29e2e00c79be42d49f6f189c207cc664}
D\+M\+A2D Background Offset Register, Address offset\+: 0x18 

Definition at line 399 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!B\+G\+P\+F\+C\+CR@{B\+G\+P\+F\+C\+CR}}
\index{B\+G\+P\+F\+C\+CR@{B\+G\+P\+F\+C\+CR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+G\+P\+F\+C\+CR}{BGPFCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t B\+G\+P\+F\+C\+CR}\hypertarget{struct_d_m_a2_d___type_def_a2ad24a3135aa498ba6691f6a114a9826}{}\label{struct_d_m_a2_d___type_def_a2ad24a3135aa498ba6691f6a114a9826}
D\+M\+A2D Background P\+FC Control Register, Address offset\+: 0x24 

Definition at line 402 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}\hypertarget{struct_d_m_a2_d___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{}\label{struct_d_m_a2_d___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
D\+M\+A2D Control Register, Address offset\+: 0x00 

Definition at line 393 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!F\+G\+C\+L\+UT@{F\+G\+C\+L\+UT}}
\index{F\+G\+C\+L\+UT@{F\+G\+C\+L\+UT}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+G\+C\+L\+UT}{FGCLUT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+G\+C\+L\+UT}\hypertarget{struct_d_m_a2_d___type_def_aa263c42ff3097bde6c0d4061ac0d8e43}{}\label{struct_d_m_a2_d___type_def_aa263c42ff3097bde6c0d4061ac0d8e43}
D\+M\+A2D Foreground C\+L\+UT, Address offset\+:400-\/7\+FF 

Definition at line 414 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!F\+G\+C\+M\+AR@{F\+G\+C\+M\+AR}}
\index{F\+G\+C\+M\+AR@{F\+G\+C\+M\+AR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+G\+C\+M\+AR}{FGCMAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+G\+C\+M\+AR}\hypertarget{struct_d_m_a2_d___type_def_a27ad59cf99d0d0904958175238c40d8d}{}\label{struct_d_m_a2_d___type_def_a27ad59cf99d0d0904958175238c40d8d}
D\+M\+A2D Foreground C\+L\+UT Memory Address Register, Address offset\+: 0x2C 

Definition at line 404 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!F\+G\+C\+O\+LR@{F\+G\+C\+O\+LR}}
\index{F\+G\+C\+O\+LR@{F\+G\+C\+O\+LR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+G\+C\+O\+LR}{FGCOLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+G\+C\+O\+LR}\hypertarget{struct_d_m_a2_d___type_def_a3b7bcbbdcd4f728861babc3300a26f61}{}\label{struct_d_m_a2_d___type_def_a3b7bcbbdcd4f728861babc3300a26f61}
D\+M\+A2D Foreground Color Register, Address offset\+: 0x20 

Definition at line 401 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!F\+G\+M\+AR@{F\+G\+M\+AR}}
\index{F\+G\+M\+AR@{F\+G\+M\+AR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+G\+M\+AR}{FGMAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+G\+M\+AR}\hypertarget{struct_d_m_a2_d___type_def_a17e8aa3d2c6464eba518c8ccf28c173d}{}\label{struct_d_m_a2_d___type_def_a17e8aa3d2c6464eba518c8ccf28c173d}
D\+M\+A2D Foreground Memory Address Register, Address offset\+: 0x0C 

Definition at line 396 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!F\+G\+OR@{F\+G\+OR}}
\index{F\+G\+OR@{F\+G\+OR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+G\+OR}{FGOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+G\+OR}\hypertarget{struct_d_m_a2_d___type_def_af3d84e911bbb2bf8cfa6d5e1dfe01afe}{}\label{struct_d_m_a2_d___type_def_af3d84e911bbb2bf8cfa6d5e1dfe01afe}
D\+M\+A2D Foreground Offset Register, Address offset\+: 0x10 

Definition at line 397 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!F\+G\+P\+F\+C\+CR@{F\+G\+P\+F\+C\+CR}}
\index{F\+G\+P\+F\+C\+CR@{F\+G\+P\+F\+C\+CR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+G\+P\+F\+C\+CR}{FGPFCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+G\+P\+F\+C\+CR}\hypertarget{struct_d_m_a2_d___type_def_add402fd3aa4845802f08f8df79a5a72a}{}\label{struct_d_m_a2_d___type_def_add402fd3aa4845802f08f8df79a5a72a}
D\+M\+A2D Foreground P\+FC Control Register, Address offset\+: 0x1C 

Definition at line 400 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!I\+F\+CR@{I\+F\+CR}}
\index{I\+F\+CR@{I\+F\+CR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+F\+CR}{IFCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+F\+CR}\hypertarget{struct_d_m_a2_d___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{}\label{struct_d_m_a2_d___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}
D\+M\+A2D Interrupt Flag Clear Register, Address offset\+: 0x08 

Definition at line 395 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+SR}{ISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+SR}\hypertarget{struct_d_m_a2_d___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{}\label{struct_d_m_a2_d___type_def_ab3c49a96815fcbee63d95e1e74f20e75}
D\+M\+A2D Interrupt Status Register, Address offset\+: 0x04 

Definition at line 394 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!L\+WR@{L\+WR}}
\index{L\+WR@{L\+WR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+WR}{LWR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+WR}\hypertarget{struct_d_m_a2_d___type_def_a2fc2e30027d62fbf2ad32f911fbadeca}{}\label{struct_d_m_a2_d___type_def_a2fc2e30027d62fbf2ad32f911fbadeca}
D\+M\+A2D Line Watermark Register, Address offset\+: 0x48 

Definition at line 411 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!N\+LR@{N\+LR}}
\index{N\+LR@{N\+LR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{N\+LR}{NLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t N\+LR}\hypertarget{struct_d_m_a2_d___type_def_a1eef24a1df459c6e5dd17d516013c5fb}{}\label{struct_d_m_a2_d___type_def_a1eef24a1df459c6e5dd17d516013c5fb}
D\+M\+A2D Number of Line Register, Address offset\+: 0x44 

Definition at line 410 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!O\+C\+O\+LR@{O\+C\+O\+LR}}
\index{O\+C\+O\+LR@{O\+C\+O\+LR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+C\+O\+LR}{OCOLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t O\+C\+O\+LR}\hypertarget{struct_d_m_a2_d___type_def_a5ec0a83694c97af7786583ef37fb795c}{}\label{struct_d_m_a2_d___type_def_a5ec0a83694c97af7786583ef37fb795c}
D\+M\+A2D Output Color Register, Address offset\+: 0x38 

Definition at line 407 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!O\+M\+AR@{O\+M\+AR}}
\index{O\+M\+AR@{O\+M\+AR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+M\+AR}{OMAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t O\+M\+AR}\hypertarget{struct_d_m_a2_d___type_def_ab6be353d6107a8bb0641a438ac0eb93d}{}\label{struct_d_m_a2_d___type_def_ab6be353d6107a8bb0641a438ac0eb93d}
D\+M\+A2D Output Memory Address Register, Address offset\+: 0x3C 

Definition at line 408 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!O\+OR@{O\+OR}}
\index{O\+OR@{O\+OR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+OR}{OOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t O\+OR}\hypertarget{struct_d_m_a2_d___type_def_afe934616b06edb746effd439206836a5}{}\label{struct_d_m_a2_d___type_def_afe934616b06edb746effd439206836a5}
D\+M\+A2D Output Offset Register, Address offset\+: 0x40 

Definition at line 409 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!O\+P\+F\+C\+CR@{O\+P\+F\+C\+CR}}
\index{O\+P\+F\+C\+CR@{O\+P\+F\+C\+CR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+P\+F\+C\+CR}{OPFCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t O\+P\+F\+C\+CR}\hypertarget{struct_d_m_a2_d___type_def_a79db32535165c766c9de2374a27ed059}{}\label{struct_d_m_a2_d___type_def_a79db32535165c766c9de2374a27ed059}
D\+M\+A2D Output P\+FC Control Register, Address offset\+: 0x34 

Definition at line 406 of file stm32f427xx.\+h.

\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}}
\index{R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+ED}{RESERVED}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+ED}\hypertarget{struct_d_m_a2_d___type_def_a76f04b864709f67a7c16434b41ec7ea8}{}\label{struct_d_m_a2_d___type_def_a76f04b864709f67a7c16434b41ec7ea8}
Reserved, 0x50-\/0x3\+FF 

Definition at line 413 of file stm32f427xx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
