// Seed: 2407046213
module module_0;
  initial
  `define pp_1 0
  logic [7:0] id_2;
  wire id_3;
  initial `pp_1 <= 1'd0;
  wire id_4;
  assign id_2[1] = (id_2);
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output wire  id_2,
    output wire  id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  uwire id_7,
    output wand  id_8,
    input  wand  id_9,
    input  uwire id_10,
    input  wand  id_11,
    input  tri0  id_12
);
  module_0();
  wire id_14, id_15, id_16;
  wire id_17;
  always id_8 = 1 * 1 & 1;
endmodule
