#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x13975ee10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13975b890 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x13976fa20_0 .net "active", 0 0, v0x13976ddb0_0;  1 drivers
v0x13976fad0_0 .var "clk", 0 0;
v0x13976fb60_0 .var "clk_enable", 0 0;
v0x13976fbf0_0 .net "data_address", 31 0, L_0x139773400;  1 drivers
v0x13976fc80_0 .net "data_read", 0 0, L_0x139772040;  1 drivers
v0x13976fd50_0 .var "data_readdata", 31 0;
v0x13976fde0_0 .net "data_write", 0 0, L_0x139771fd0;  1 drivers
v0x13976fe90_0 .net "data_writedata", 31 0, L_0x139772db0;  1 drivers
v0x13976ff40_0 .net "instr_address", 31 0, L_0x1397742a0;  1 drivers
v0x139770070_0 .var "instr_readdata", 31 0;
v0x139770100_0 .net "register_v0", 31 0, L_0x139772d40;  1 drivers
v0x1397701d0_0 .var "reset", 0 0;
S_0x1397434c0 .scope module, "dut" "mips_cpu_harvard" 3 59, 4 1 0, S_0x13975b890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x139771fd0 .functor BUFZ 1, L_0x139771b60, C4<0>, C4<0>, C4<0>;
L_0x139772040 .functor BUFZ 1, L_0x139771ac0, C4<0>, C4<0>, C4<0>;
L_0x139772730 .functor BUFZ 1, L_0x139771990, C4<0>, C4<0>, C4<0>;
L_0x139772db0 .functor BUFZ 32, L_0x139772c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x139772f40 .functor BUFZ 32, L_0x1397729a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x139773400 .functor BUFZ 32, v0x139769b60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x139773c00 .functor OR 1, L_0x1397738a0, L_0x139773b20, C4<0>, C4<0>;
L_0x139773dd0 .functor AND 1, L_0x139773ea0, L_0x139774180, C4<1>, C4<1>;
L_0x1397742a0 .functor BUFZ 32, v0x13976b850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13976cf90_0 .net *"_ivl_11", 4 0, L_0x139772330;  1 drivers
v0x13976d020_0 .net *"_ivl_13", 4 0, L_0x1397723d0;  1 drivers
L_0x130068208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13976d0b0_0 .net/2u *"_ivl_26", 15 0, L_0x130068208;  1 drivers
v0x13976d140_0 .net *"_ivl_29", 15 0, L_0x139772ff0;  1 drivers
L_0x130068298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13976d1d0_0 .net/2u *"_ivl_36", 31 0, L_0x130068298;  1 drivers
v0x13976d280_0 .net *"_ivl_40", 31 0, L_0x139773750;  1 drivers
L_0x1300682e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13976d330_0 .net *"_ivl_43", 25 0, L_0x1300682e0;  1 drivers
L_0x130068328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13976d3e0_0 .net/2u *"_ivl_44", 31 0, L_0x130068328;  1 drivers
v0x13976d490_0 .net *"_ivl_46", 0 0, L_0x1397738a0;  1 drivers
v0x13976d5a0_0 .net *"_ivl_48", 31 0, L_0x139773980;  1 drivers
L_0x130068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13976d640_0 .net *"_ivl_51", 25 0, L_0x130068370;  1 drivers
L_0x1300683b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13976d6f0_0 .net/2u *"_ivl_52", 31 0, L_0x1300683b8;  1 drivers
v0x13976d7a0_0 .net *"_ivl_54", 0 0, L_0x139773b20;  1 drivers
v0x13976d840_0 .net *"_ivl_58", 31 0, L_0x139773d30;  1 drivers
L_0x130068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13976d8f0_0 .net *"_ivl_61", 25 0, L_0x130068400;  1 drivers
L_0x130068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13976d9a0_0 .net/2u *"_ivl_62", 31 0, L_0x130068448;  1 drivers
v0x13976da50_0 .net *"_ivl_64", 0 0, L_0x139773ea0;  1 drivers
v0x13976dbe0_0 .net *"_ivl_67", 5 0, L_0x139773f40;  1 drivers
L_0x130068490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x13976dc70_0 .net/2u *"_ivl_68", 5 0, L_0x130068490;  1 drivers
v0x13976dd10_0 .net *"_ivl_70", 0 0, L_0x139774180;  1 drivers
v0x13976ddb0_0 .var "active", 0 0;
v0x13976de50_0 .net "alu_control_out", 3 0, v0x139769fb0_0;  1 drivers
v0x13976df30_0 .net "alu_fcode", 5 0, L_0x139772e60;  1 drivers
v0x13976dfc0_0 .net "alu_op", 1 0, L_0x139771e30;  1 drivers
v0x13976e050_0 .net "alu_op1", 31 0, L_0x139772f40;  1 drivers
v0x13976e0e0_0 .net "alu_op2", 31 0, L_0x139773280;  1 drivers
v0x13976e170_0 .net "alu_out", 31 0, v0x139769b60_0;  1 drivers
v0x13976e220_0 .net "alu_src", 0 0, L_0x1397717b0;  1 drivers
v0x13976e2d0_0 .net "alu_z_flag", 0 0, L_0x1397734f0;  1 drivers
v0x13976e380_0 .net "branch", 0 0, L_0x139771c10;  1 drivers
v0x13976e430_0 .net "clk", 0 0, v0x13976fad0_0;  1 drivers
v0x13976e500_0 .net "clk_enable", 0 0, v0x13976fb60_0;  1 drivers
v0x13976e590_0 .net "curr_addr", 31 0, v0x13976b850_0;  1 drivers
v0x13976db00_0 .net "curr_addr_p4", 31 0, L_0x139773610;  1 drivers
v0x13976e820_0 .net "data_address", 31 0, L_0x139773400;  alias, 1 drivers
v0x13976e8b0_0 .net "data_read", 0 0, L_0x139772040;  alias, 1 drivers
v0x13976e940_0 .net "data_readdata", 31 0, v0x13976fd50_0;  1 drivers
v0x13976e9d0_0 .net "data_write", 0 0, L_0x139771fd0;  alias, 1 drivers
v0x13976ea60_0 .net "data_writedata", 31 0, L_0x139772db0;  alias, 1 drivers
v0x13976eaf0_0 .net "instr_address", 31 0, L_0x1397742a0;  alias, 1 drivers
v0x13976eba0_0 .net "instr_opcode", 5 0, L_0x139770fa0;  1 drivers
v0x13976ec60_0 .net "instr_readdata", 31 0, v0x139770070_0;  1 drivers
v0x13976ed00_0 .net "j_type", 0 0, L_0x139773c00;  1 drivers
v0x13976eda0_0 .net "jr_type", 0 0, L_0x139773dd0;  1 drivers
v0x13976ee40_0 .net "mem_read", 0 0, L_0x139771ac0;  1 drivers
v0x13976eef0_0 .net "mem_to_reg", 0 0, L_0x1397718e0;  1 drivers
v0x13976efa0_0 .net "mem_write", 0 0, L_0x139771b60;  1 drivers
v0x13976f050_0 .var "next_instr_addr", 31 0;
v0x13976f100_0 .net "offset", 31 0, L_0x1397731e0;  1 drivers
v0x13976f190_0 .net "reg_a_read_data", 31 0, L_0x1397729a0;  1 drivers
v0x13976f240_0 .net "reg_a_read_index", 4 0, L_0x1397720f0;  1 drivers
v0x13976f2f0_0 .net "reg_b_read_data", 31 0, L_0x139772c50;  1 drivers
v0x13976f3a0_0 .net "reg_b_read_index", 4 0, L_0x1397721d0;  1 drivers
v0x13976f450_0 .net "reg_dst", 0 0, L_0x1397716c0;  1 drivers
v0x13976f500_0 .net "reg_write", 0 0, L_0x139771990;  1 drivers
v0x13976f5b0_0 .net "reg_write_data", 31 0, L_0x139772590;  1 drivers
v0x13976f660_0 .net "reg_write_enable", 0 0, L_0x139772730;  1 drivers
v0x13976f710_0 .net "reg_write_index", 4 0, L_0x139772470;  1 drivers
v0x13976f7c0_0 .net "register_v0", 31 0, L_0x139772d40;  alias, 1 drivers
v0x13976f870_0 .net "reset", 0 0, v0x1397701d0_0;  1 drivers
E_0x139735590/0 .event edge, v0x13976ad40_0, v0x139769c50_0, v0x13976db00_0, v0x13976f100_0;
E_0x139735590/1 .event edge, v0x13976ed00_0, v0x13976ec60_0, v0x13976eda0_0, v0x13976c390_0;
E_0x139735590 .event/or E_0x139735590/0, E_0x139735590/1;
L_0x139770fa0 .part v0x139770070_0, 26, 6;
L_0x1397720f0 .part v0x139770070_0, 21, 5;
L_0x1397721d0 .part v0x139770070_0, 16, 5;
L_0x139772330 .part v0x139770070_0, 11, 5;
L_0x1397723d0 .part v0x139770070_0, 16, 5;
L_0x139772470 .functor MUXZ 5, L_0x1397723d0, L_0x139772330, L_0x1397716c0, C4<>;
L_0x139772590 .functor MUXZ 32, v0x139769b60_0, v0x13976fd50_0, L_0x1397718e0, C4<>;
L_0x139772e60 .part v0x139770070_0, 0, 6;
L_0x139772ff0 .part v0x139770070_0, 0, 16;
L_0x1397731e0 .concat [ 16 16 0 0], L_0x139772ff0, L_0x130068208;
L_0x139773280 .functor MUXZ 32, L_0x139772c50, L_0x1397731e0, L_0x1397717b0, C4<>;
L_0x139773610 .arith/sum 32, v0x13976b850_0, L_0x130068298;
L_0x139773750 .concat [ 6 26 0 0], L_0x139770fa0, L_0x1300682e0;
L_0x1397738a0 .cmp/eq 32, L_0x139773750, L_0x130068328;
L_0x139773980 .concat [ 6 26 0 0], L_0x139770fa0, L_0x130068370;
L_0x139773b20 .cmp/eq 32, L_0x139773980, L_0x1300683b8;
L_0x139773d30 .concat [ 6 26 0 0], L_0x139770fa0, L_0x130068400;
L_0x139773ea0 .cmp/eq 32, L_0x139773d30, L_0x130068448;
L_0x139773f40 .part v0x139770070_0, 0, 6;
L_0x139774180 .cmp/ne 6, L_0x139773f40, L_0x130068490;
S_0x139742e20 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x1397434c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x130068250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13970fcf0_0 .net/2u *"_ivl_0", 31 0, L_0x130068250;  1 drivers
v0x139769940_0 .net "control", 3 0, v0x139769fb0_0;  alias, 1 drivers
v0x1397699f0_0 .net "op1", 31 0, L_0x139772f40;  alias, 1 drivers
v0x139769ab0_0 .net "op2", 31 0, L_0x139773280;  alias, 1 drivers
v0x139769b60_0 .var "result", 31 0;
v0x139769c50_0 .net "z_flag", 0 0, L_0x1397734f0;  alias, 1 drivers
E_0x139744960 .event edge, v0x139769ab0_0, v0x1397699f0_0, v0x139769940_0;
L_0x1397734f0 .cmp/eq 32, v0x139769b60_0, L_0x130068250;
S_0x139769d70 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x1397434c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x139769fb0_0 .var "alu_control_out", 3 0;
v0x13976a070_0 .net "alu_fcode", 5 0, L_0x139772e60;  alias, 1 drivers
v0x13976a110_0 .net "alu_opcode", 1 0, L_0x139771e30;  alias, 1 drivers
E_0x139769f80 .event edge, v0x13976a110_0, v0x13976a070_0;
S_0x13976a220 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x1397434c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x1397716c0 .functor BUFZ 1, L_0x1397711f0, C4<0>, C4<0>, C4<0>;
L_0x1397717b0 .functor OR 1, L_0x139771310, L_0x139771470, C4<0>, C4<0>;
L_0x1397718e0 .functor BUFZ 1, L_0x139771310, C4<0>, C4<0>, C4<0>;
L_0x139771990 .functor OR 1, L_0x1397711f0, L_0x139771310, C4<0>, C4<0>;
L_0x139771ac0 .functor BUFZ 1, L_0x139771310, C4<0>, C4<0>, C4<0>;
L_0x139771b60 .functor BUFZ 1, L_0x139771470, C4<0>, C4<0>, C4<0>;
L_0x139771c10 .functor BUFZ 1, L_0x1397715b0, C4<0>, C4<0>, C4<0>;
L_0x139771d40 .functor BUFZ 1, L_0x1397711f0, C4<0>, C4<0>, C4<0>;
L_0x139771ed0 .functor BUFZ 1, L_0x1397715b0, C4<0>, C4<0>, C4<0>;
v0x13976a520_0 .net *"_ivl_0", 31 0, L_0x1397710c0;  1 drivers
L_0x1300680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x13976a5d0_0 .net/2u *"_ivl_12", 5 0, L_0x1300680e8;  1 drivers
L_0x130068130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x13976a680_0 .net/2u *"_ivl_16", 5 0, L_0x130068130;  1 drivers
L_0x130068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13976a740_0 .net *"_ivl_3", 25 0, L_0x130068010;  1 drivers
v0x13976a7f0_0 .net *"_ivl_37", 0 0, L_0x139771d40;  1 drivers
L_0x130068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13976a8e0_0 .net/2u *"_ivl_4", 31 0, L_0x130068058;  1 drivers
v0x13976a990_0 .net *"_ivl_42", 0 0, L_0x139771ed0;  1 drivers
L_0x1300680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x13976aa40_0 .net/2u *"_ivl_8", 5 0, L_0x1300680a0;  1 drivers
v0x13976aaf0_0 .net "alu_op", 1 0, L_0x139771e30;  alias, 1 drivers
v0x13976ac20_0 .net "alu_src", 0 0, L_0x1397717b0;  alias, 1 drivers
v0x13976acb0_0 .net "beq", 0 0, L_0x1397715b0;  1 drivers
v0x13976ad40_0 .net "branch", 0 0, L_0x139771c10;  alias, 1 drivers
v0x13976add0_0 .net "instr_opcode", 5 0, L_0x139770fa0;  alias, 1 drivers
v0x13976ae60_0 .var "jump", 0 0;
v0x13976aef0_0 .net "lw", 0 0, L_0x139771310;  1 drivers
v0x13976af90_0 .net "mem_read", 0 0, L_0x139771ac0;  alias, 1 drivers
v0x13976b030_0 .net "mem_to_reg", 0 0, L_0x1397718e0;  alias, 1 drivers
v0x13976b1d0_0 .net "mem_write", 0 0, L_0x139771b60;  alias, 1 drivers
v0x13976b270_0 .net "r_format", 0 0, L_0x1397711f0;  1 drivers
v0x13976b310_0 .net "reg_dst", 0 0, L_0x1397716c0;  alias, 1 drivers
v0x13976b3b0_0 .net "reg_write", 0 0, L_0x139771990;  alias, 1 drivers
v0x13976b450_0 .net "sw", 0 0, L_0x139771470;  1 drivers
L_0x1397710c0 .concat [ 6 26 0 0], L_0x139770fa0, L_0x130068010;
L_0x1397711f0 .cmp/eq 32, L_0x1397710c0, L_0x130068058;
L_0x139771310 .cmp/eq 6, L_0x139770fa0, L_0x1300680a0;
L_0x139771470 .cmp/eq 6, L_0x139770fa0, L_0x1300680e8;
L_0x1397715b0 .cmp/eq 6, L_0x139770fa0, L_0x130068130;
L_0x139771e30 .concat8 [ 1 1 0 0], L_0x139771ed0, L_0x139771d40;
S_0x13976b5e0 .scope module, "cpu_pc" "pc" 4 158, 8 1 0, S_0x1397434c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x13976b7a0_0 .net "clk", 0 0, v0x13976fad0_0;  alias, 1 drivers
v0x13976b850_0 .var "curr_addr", 31 0;
v0x13976b900_0 .net "next_addr", 31 0, v0x13976f050_0;  1 drivers
v0x13976b9c0_0 .net "reset", 0 0, v0x1397701d0_0;  alias, 1 drivers
E_0x13976b750 .event posedge, v0x13976b7a0_0;
S_0x13976bac0 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x1397434c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1397729a0 .functor BUFZ 32, L_0x1397727e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x139772c50 .functor BUFZ 32, L_0x139772a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13976c780_2 .array/port v0x13976c780, 2;
L_0x139772d40 .functor BUFZ 32, v0x13976c780_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13976be30_0 .net *"_ivl_0", 31 0, L_0x1397727e0;  1 drivers
v0x13976bed0_0 .net *"_ivl_10", 6 0, L_0x139772b30;  1 drivers
L_0x1300681c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13976bf70_0 .net *"_ivl_13", 1 0, L_0x1300681c0;  1 drivers
v0x13976c020_0 .net *"_ivl_2", 6 0, L_0x139772880;  1 drivers
L_0x130068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13976c0d0_0 .net *"_ivl_5", 1 0, L_0x130068178;  1 drivers
v0x13976c1c0_0 .net *"_ivl_8", 31 0, L_0x139772a90;  1 drivers
v0x13976c270_0 .net "r_clk", 0 0, v0x13976fad0_0;  alias, 1 drivers
v0x13976c300_0 .net "r_clk_enable", 0 0, v0x13976fb60_0;  alias, 1 drivers
v0x13976c390_0 .net "read_data1", 31 0, L_0x1397729a0;  alias, 1 drivers
v0x13976c4c0_0 .net "read_data2", 31 0, L_0x139772c50;  alias, 1 drivers
v0x13976c570_0 .net "read_reg1", 4 0, L_0x1397720f0;  alias, 1 drivers
v0x13976c620_0 .net "read_reg2", 4 0, L_0x1397721d0;  alias, 1 drivers
v0x13976c6d0_0 .net "register_v0", 31 0, L_0x139772d40;  alias, 1 drivers
v0x13976c780 .array "registers", 0 31, 31 0;
v0x13976cb20_0 .net "reset", 0 0, v0x1397701d0_0;  alias, 1 drivers
v0x13976cbd0_0 .net "write_control", 0 0, L_0x139772730;  alias, 1 drivers
v0x13976cc60_0 .net "write_data", 31 0, L_0x139772590;  alias, 1 drivers
v0x13976cdf0_0 .net "write_reg", 4 0, L_0x139772470;  alias, 1 drivers
L_0x1397727e0 .array/port v0x13976c780, L_0x139772880;
L_0x139772880 .concat [ 5 2 0 0], L_0x1397720f0, L_0x130068178;
L_0x139772a90 .array/port v0x13976c780, L_0x139772b30;
L_0x139772b30 .concat [ 5 2 0 0], L_0x1397721d0, L_0x1300681c0;
S_0x139755610 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x139774440 .functor BUFZ 32, L_0x1397743a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x139770290_0 .net *"_ivl_0", 31 0, L_0x1397743a0;  1 drivers
o0x130031db0 .functor BUFZ 1, C4<z>; HiZ drive
v0x139770330_0 .net "clk", 0 0, o0x130031db0;  0 drivers
o0x130031de0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1397703d0_0 .net "data_address", 31 0, o0x130031de0;  0 drivers
o0x130031e10 .functor BUFZ 1, C4<z>; HiZ drive
v0x139770470_0 .net "data_read", 0 0, o0x130031e10;  0 drivers
v0x139770510_0 .net "data_readdata", 31 0, L_0x139774440;  1 drivers
o0x130031e70 .functor BUFZ 1, C4<z>; HiZ drive
v0x139770600_0 .net "data_write", 0 0, o0x130031e70;  0 drivers
o0x130031ea0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1397706a0_0 .net "data_writedata", 31 0, o0x130031ea0;  0 drivers
v0x139770750_0 .var/i "i", 31 0;
v0x139770800 .array "ram", 0 65535, 31 0;
E_0x139770260 .event posedge, v0x139770330_0;
L_0x1397743a0 .array/port v0x139770800, o0x130031de0;
S_0x139746160 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x139744850 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x139774630 .functor BUFZ 32, L_0x1397744b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x139770be0_0 .net *"_ivl_0", 31 0, L_0x1397744b0;  1 drivers
v0x139770ca0_0 .net *"_ivl_3", 29 0, L_0x139774550;  1 drivers
o0x1300320b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x139770d40_0 .net "instr_address", 31 0, o0x1300320b0;  0 drivers
v0x139770de0_0 .net "instr_readdata", 31 0, L_0x139774630;  1 drivers
v0x139770e90 .array "memory1", 0 65535, 31 0;
L_0x1397744b0 .array/port v0x139770e90, L_0x139774550;
L_0x139774550 .part o0x1300320b0, 0, 30;
S_0x139770990 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x139746160;
 .timescale 0 0;
v0x139770b50_0 .var/i "i", 31 0;
    .scope S_0x13976bac0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13976c780, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x13976bac0;
T_1 ;
    %wait E_0x13976b750;
    %load/vec4 v0x13976cb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13976c300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x13976cbd0_0;
    %load/vec4 v0x13976cdf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x13976cc60_0;
    %load/vec4 v0x13976cdf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13976c780, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x139769d70;
T_2 ;
    %wait E_0x139769f80;
    %load/vec4 v0x13976a110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x139769fb0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13976a110_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x139769fb0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x13976a110_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x13976a070_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x139769fb0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x139769fb0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x139769fb0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x139769fb0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x139769fb0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x139742e20;
T_3 ;
    %wait E_0x139744960;
    %load/vec4 v0x139769940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x139769b60_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x1397699f0_0;
    %load/vec4 v0x139769ab0_0;
    %and;
    %assign/vec4 v0x139769b60_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x1397699f0_0;
    %load/vec4 v0x139769ab0_0;
    %or;
    %assign/vec4 v0x139769b60_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x1397699f0_0;
    %load/vec4 v0x139769ab0_0;
    %add;
    %assign/vec4 v0x139769b60_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x1397699f0_0;
    %load/vec4 v0x139769ab0_0;
    %sub;
    %assign/vec4 v0x139769b60_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x1397699f0_0;
    %load/vec4 v0x139769ab0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x139769b60_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x1397699f0_0;
    %load/vec4 v0x139769ab0_0;
    %or;
    %inv;
    %assign/vec4 v0x139769b60_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13976b5e0;
T_4 ;
    %wait E_0x13976b750;
    %load/vec4 v0x13976b9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13976b850_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13976b900_0;
    %assign/vec4 v0x13976b850_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1397434c0;
T_5 ;
    %wait E_0x139735590;
    %load/vec4 v0x13976e380_0;
    %load/vec4 v0x13976e2d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x13976db00_0;
    %load/vec4 v0x13976f100_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x13976f050_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13976ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13976db00_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x13976ec60_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13976f050_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x13976eda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x13976f190_0;
    %store/vec4 v0x13976f050_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x13976db00_0;
    %store/vec4 v0x13976f050_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1397434c0;
T_6 ;
    %pushi/vec4 10, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13976b750;
    %vpi_call/w 4 152 "$display", "next_instr_addr=%d", v0x13976f240_0 {0 0 0};
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x13975b890;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13976fad0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13976fad0_0;
    %inv;
    %store/vec4 v0x13976fad0_0, 0, 1;
    %delay 4, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0x13975b890;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13976fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1397701d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x139770070_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x13976fd50_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 629342312, 0, 32;
    %store/vec4 v0x139770070_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x139770070_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v0x13976fe90_0;
    %cmpi/e 104, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 54 "$fatal", 32'sb00000000000000000000000000000001, "expected output=104, got output=%d", v0x13976fe90_0 {0 0 0};
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x139755610;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139770750_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x139770750_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x139770750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139770800, 0, 4;
    %load/vec4 v0x139770750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x139770750_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x139755610;
T_10 ;
    %wait E_0x139770260;
    %load/vec4 v0x139770600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1397706a0_0;
    %ix/getv 3, v0x1397703d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139770800, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x139746160;
T_11 ;
    %fork t_1, S_0x139770990;
    %jmp t_0;
    .scope S_0x139770990;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139770b50_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x139770b50_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x139770b50_0;
    %store/vec4a v0x139770e90, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x139770b50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x139770b50_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139770e90, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139770e90, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139770e90, 4, 0;
    %end;
    .scope S_0x139746160;
t_0 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
