fmt=-t //-m means multi-core, -t means multi-threaded
cores=8 // number of cores
t0=/media/backup/harsh_backup/pin_traces/ferret/ferret_l1trace.out
t1=/media/backup/harsh_backup/pin_traces/ferret/ferret_l1trace.out
t2=/media/backup/harsh_backup/pin_traces/ferret/ferret_l1trace.out
t3=/media/backup/harsh_backup/pin_traces/ferret/ferret_l1trace.out
t4=/media/backup/harsh_backup/pin_traces/ferret/ferret_l1trace.out
t5=/media/backup/harsh_backup/pin_traces/ferret/ferret_l1trace.out
t6=/media/backup/harsh_backup/pin_traces/ferret/ferret_l1trace.out
t7=/media/backup/harsh_backup/pin_traces/ferret/ferret_l1trace.out
shootdown=/home/harsh/merged_dir/ferret.merged
//shootdown=/home/harsh/TLB-Coherence-Simulator/null
i0=15837147631056 // total instructions in real world run for core 0
i1=15837147631056 // total instructions in real world run for core 1
i2=15837147631056 // total instructions in real world run for core 2
i3=15837147631056 // total instructions in real world run for core 3
i4=15837147631056 // total instructions in real world run for core 4
i5=15837147631056 // total instructions in real world run for core 5
i6=15837147631056 // total instructions in real world run for core 6
i7=15837147631056 // total instructions in real world run for core 7
c0=85831689942 // ideal cycles in real world run for core 0
c1=85831689942 // ideal cycles in real world run for core 1
c2=85831689942 // ideal cycles in real world run for core 2
c3=85831689942 // ideal cycles in real world run for core 3
c4=85831689942 // ideal cycles in real world run for core 4
c5=85831689942 // ideal cycles in real world run for core 5
c6=85831689942 // ideal cycles in real world run for core 6
c7=85831689942 // ideal cycles in real world run for core 7
tl0=47174265 // num tlb misses in real worl run for core 0
tl1=47174265 // num tlb misses in real worl run for core 1
tl2=47174265 // num tlb misses in real worl run for core 2
tl3=47174265 // num tlb misses in real worl run for core 3
tl4=47174265 // num tlb misses in real worl run for core 4
tl5=47174265 // num tlb misses in real worl run for core 5
tl6=47174265 // num tlb misses in real worl run for core 6
tl7=47174265 // num tlb misses in real worl run for core 7
pw0=151 // average page walk cost for core 0
pw1=151 // average page walk cost for core 1
pw2=151 // average page walk cost for core 2
pw3=151 // average page walk cost for core 3
pw4=151 // average page walk cost for core 4
pw5=151 // average page walk cost for core 5
pw6=151 // average page walk cost for core 6
pw7=151 // average page walk cost for core 7
l2d_lat=12 // this is L2D access time
l3d_lat=42 // this is L3D access time 
vl_lat=75 // this is VL_TLB access time - modeled as 42 cycles + 10 ns
dram_lat=200 // this is the off-chip DRAM access time - 42 cycles + 51 ns
vl_small_size=16777216 // 4MB
vl_large_size=4194304 // 1MB
dram_size=20000
nvm_disk_size=16777216
migration_threshold=1000
