;OPTI PTMAWB-V-Chipset fÅr Pentium

;82C596/82C597

INDEXPORT=22h
DATENPORT=24h

;**************************************************************
INDEX=0 ;DRAM Configuration Register 1
;**************************************************************
BIT=7   ;Reserved

BIT=6   ;
        0= 512K x 36 2nd Bank NOT Installed
        1= Installed

BIT=5   ;
        0= 512K x 36 1st Bank NOT Installed
        1= Installed

BIT=43210       ;Bank [0;3] DRAM Configuration

;**************************************************************
INDEX=1 ;DRAM Control Register 1
;**************************************************************
BIT=7   ;Row Address Hold after RAS in CLKs
        0= 2 CLKs
        1= 1 CLKs

BIT=6   ;1/0 Address Decode Delay for write page hit

BIT=54  ;RAS Pulse width used for Refresh in CLKs
        00= 7 CLKs
        01= 6 CLKs
        10= 5 CLKs
        11= 4 CLKs

BIT=3   ;Read CAS Pulse width in CLKs
        0= 3 CLKs
        1= 2 CLKs

BIT=2   ; Write CAS Pulse width in CLKs
        0= 3 CLKs
        1= 2 CLKs

BIT=10  ;RAS Precharge in CLKs
        00= 6 CLKs
        01= 5 CLKs
        10= 4 CLKs
        11= 3 CLKs

;**************************************************************
INDEX=2 ;CACHE Control Register 1
;**************************************************************
BIT=76  ;Cache Size Selection
        00= 64K  If Index Register 0Fh bit 0 = 0
        01= 128K If Index Register 0Fh bit 0 = 0
        10= 256K If Index Register 0Fh bit 0 = 0
        11= 512K If Index Register 0Fh bit 0 = 0

        00= 1Mb  If Index Register 0Fh bit 0 = 1
        01= 2 Mb If Index Register 0Fh bit 0 = 1

BIT=54  ;Cache Write Policy
        00= L2 cache Write Through
        01= AWB Mode 1 (Write Through on Page Hit Only)
        10= AWB Mode 2 (Write Through on Page Hit or RAS Inactive)
        11= L2 cache Write Back

BIT=32  ;Cache Mode Select
        00= Disable
        01= Test Mode 1 (TAG data write through Index Register 07h
        10= Test Mode 2 (TAG data read from Index Register 07h
        11= Enable L2 cache

BIT=1   ;0/1 DRAM Post Write Enable

BIT=0   ;CAS Precharge for in CLKs
        0= 2 CLKs
        1= 1 CLKs

;**************************************************************
INDEX=3 ;Cache Control Register 2
;**************************************************************
BIT=76  ;Cache Write Burst Mode CLKs
        00= X-4-4-4 CLKs
        01= X-3-3-3 CLKs
        10= X-2-2-2 CLKs
        11= Reserved

BIT=54  ;Cache Write Lead Off Cycle Cache CLKs
        00= 5-X-X-X if Non-Pipelined
        01= 4-X-X-X if Non-Pipelined
        10= 3-X-X-X if Non-Pipelined
        11= 4-X-X-X if Non-Pipelined

        00= 4-X-X-X if Pipelined
        01= 3-X-X-X if Pipelined
        10= 3-X-X-X if Pipelined
        11= 4-X-X-X if Pipelined

BIT=32  ;Cache Read Burst Mode CLKs
        00= X-4-4-4
        01= X-3-3-3
        10= X-2-2-2
        11= Reserved

BIT=10  ;Cache Read Lead Off Cycle Cache CLKs
        00= 5-X-X-X  if not Pipelined
        01= 4-X-X-X  if not Pipelined
        10= 3-X-X-X  if not Pipelined
        11= Reserved
        00= 4-X-X-X  if Pipelined
        01= 3-X-X-X  if Pipelined
        10= 2-X-X-X  if Pipelined
        11= Reserved
;**************************************************************
INDEX=4 ;Shadow Ram Control Register 1
;**************************************************************
BIT=76  ;CC000h - CFFFFh Read/Write Control
        00= Read/Write AT Bus
        10= Read from AT / Write to DRAM
        11= Read from DRAM / Write to DRAM
        01= Read from DRAM Write Protected

BIT=54  ;C8000h - CBFFFh Read/Write Control
        00= Read/Write AT Bus
        10= Read from AT /Write to DRAM
        11= Read from DRAM / Write to DRAM
        01= Read from DRAM Write Protected

BIT=32  ;C4000h - C7FFFh Read/Write Control
        00= Read/Write AT Bus
        10= Read from AT / Write to DRAM
        11= Read from DRAM / Write to DRAM
        01= Read from DRAM Write Protected

BIT=10  ;C0000h - C3FFFh Read/Write Control
        00= Read/Write AT Bus
        10= Read from AT / Write to DRAM
        11= Read from DRAM / Write to DRAM
        01= Read from DRAM Write Protected

;**************************************************************
INDEX=5 ;Shadow Ram Control Register 2
;**************************************************************
BIT=76  ;DC000h - DFFFFh Read/Write Control
        00= Read/Write AT Bus
        10= Read from DRAM / Write to DRAM
        11= Read from DRAM / Write Protected

BIT=54  ;D8000h - DBFFFh Read/Write Control
        00= Read/Write AT Bus
        10= Read from AT / Wrtie to DRAM
        11= Read from DRAM / Write to DRAM
        01= Read from DRAM Write Protected

BIT=32  ;D4000h - D7FFFh Read/Write Control
        00= Read/Write AT Bus
        10= Read from AT / Write to DRAM
        11= Read from DRAM / Write to DRAM
        01= Read from DRAM Write Protected

BIT= 10 ;D0000h - D3FFFh Read/Write Control
        00= Read/Write AT Bus
        10= Read from AT / Write to DRAM
        11= Read from DRAM / Write to DRAM
        01= Read from DRAM Write Protected

;**************************************************************
INDEX=6 ;Shadow Ram Control Register 3
;**************************************************************
BIT=7   ;DRAM Hole in System Memory from 80000h to 9FFFFh
        0= No Hole in Memory
        1= Enable Hole in Memory

BIT=6   ;Wait state for VL master
        0= Add 1 wait state
        1= No wait state
        No wait state is recommended for LCLK speeds 33 MHz and below.
BIT=5   ;Range C0000h - C7FFFh Cacheable

BIT=4   ;Range F0000h = FFFFFh Cacheable
        0= Not Cacheable
        1= Cacheable

BIT= 32 ;F0000h - FFFFFh Read/Write Control
        00= Read/Write AT Bus
        10= Read from AT / Write to DRAM
        11= Read from DRAM / Write to DRAM
        01= Read from DRAM Write Protected

BIT=10  ;E0000h - EFFFFh Read/Write Control
        00= Read/Write AT Bus
        10= Read from AT /Write to DRAM
        11= Read from DRAM / Wrtie to DRAM
        01= Read from DRAM Write Protected

;**************************************************************
INDEX=7 ;TAG Register
;**************************************************************
BIT=76543210    ;TAG Test Register

;**************************************************************
INDEX=8 ;CPU CACHE Control Register 1
;**************************************************************
BIT=7   ;L2 Cache Single Bank Select
        0= Double Bank (interleaved)
        1= Single Bank (non-interleaved)

BIT=6   ;0/1 Line Comparator for Bus Masters
        ;For a master request if the subsequent read/write is within
        ;the same cache line, CPU "Inquire" cycles are not done until
        ;there is a cache line miss.

BIT=5   ;CPU HITM# pin Sample Timing
        0= Delay 1 Clock
        1= Do Not Delay

BIT=4   ;0/1 Parity Check

BIT=3   ;0/1 Hidden Refresh

BIT=2   ;0/1 CPU address Pipelining

BIT=1   ;L1 Cache Write Back
        0= Write Through Only
        1= Write Back Enabled

BIT=0   ;BIOS (F0000h - FFFFFh) area cacheability in L1 cache
        0= Not cached in L1 cache
        1= cacheable in L1 cache

;**************************************************************
INDEX=0A        ;System Memory Address Decode Register 1
;**************************************************************
BIT=76543210    ;System Memory function "A" Starting address HA[26:19]

;**************************************************************
INDEX=0B        ;System Memory Address Decode Register 2
;**************************************************************
BIT=76543210    ;System Memory function "B" Starting address HA[26:19]

;**************************************************************
INDEX=0C        ;Extended DMA Register
;**************************************************************
BIT=76  ;SYSC Version Number
BIT=54  ;Reserved
BIT=3   ;0/1 Extended DMA Page Register Enable
BIT=210 ;Extended DMA Page Address
        2= A26
        1= A25
        0= A24

;**************************************************************
INDEX=0D        ;ROMCS# Register
;**************************************************************
BIT=7   ;0/1 ROMCS# for C8000h - CFFFFh

BIT=6   ;0/1 ROMCS# for C0000h - C7FFFh

BIT=5   ;0/1 ROMCS# for D8000h - DFFFFh

BIT=4   ;0/1 ROMCS# for D0000h - D7FFFh

BIT=3   ;0/1 ROMCS# for E8000h - EFFFFh

BIT=2   ;0/1 ROMCS# for E0000h - E7FFFh

BIT=1   ;1/0 ROMCS# for F8000h - FFFFFh

BIT=0   ;1/0 ROMCS# for F0000h - F7FFFh

;**************************************************************
INDEX=0F        ;Deturbo Control Register 1
;**************************************************************
BIT=7   ;Reserved
BIT=6   ;0/1 Additional AT Master Sync Time
        ;Enable is recommended for LCLK speeds 33 MHz and above.


BIT=5   ;1/0 Access above 16 Mb to AT bus
BIT=4   ;0/1 Enable Parity test mode

BIT=32  ;Deturbo value
        ;If the Deturbo enable bit is set, the system speed throttle
        ;is controlled by these bits.
        00= minimum
        01= medium low
        10= medium high
        11= maximum

BIT=1   ;Deturbo Counter Enable Control
        1= Enable Deturbo counter and SLOW#
        0= Disable Deturbo counter and SLOw#

BIT0=   ;Cache size selection
        0= Below 1 Mb
        1= Above 1 Mb
        (Refer to Register Index 02h also)

