// Seed: 1660579418
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output tri module_0,
    input supply0 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input uwire id_6,
    input supply0 id_7,
    input uwire id_8
);
  assign id_2 = 1;
  wire id_10;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri1 id_2,
    output supply1 id_3,
    output wire id_4,
    input wire id_5,
    output tri1 id_6,
    output wor id_7,
    output uwire id_8,
    input tri1 id_9,
    output supply1 id_10,
    input wor id_11,
    input wor id_12,
    input supply0 id_13,
    input tri id_14,
    input tri0 id_15,
    input tri0 id_16,
    input wire id_17
);
  assign id_7  = 1;
  assign id_10 = 1'd0;
  assign id_3  = 1;
  wire id_19;
  module_0(
      id_0, id_13, id_6, id_5, id_1, id_12, id_17, id_9, id_15
  );
endmodule
