<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln24_fu_319_p2" SOURCE="d4.cpp:24" VARIABLE="icmp_ln24" MODULE="test_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_325_p2" SOURCE="d4.cpp:24" VARIABLE="add_ln24" MODULE="test_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln31_fu_319_p2" SOURCE="d4.cpp:31" VARIABLE="icmp_ln31" MODULE="test_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_325_p2" SOURCE="d4.cpp:31" VARIABLE="add_ln31" MODULE="test_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln42_fu_1349_p2" SOURCE="d4.cpp:42" VARIABLE="icmp_ln42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U196" SOURCE="d4.cpp:53" VARIABLE="tmp" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U203" SOURCE="d4.cpp:53" VARIABLE="tmp_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U204" SOURCE="d4.cpp:53" VARIABLE="tmp_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_3038_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U191" SOURCE="d4.cpp:53" VARIABLE="mul_ln53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_3060_p3" SOURCE="d4.cpp:53" VARIABLE="select_ln53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_fu_3068_p2" SOURCE="d4.cpp:53" VARIABLE="and_ln53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1402_p2" SOURCE="d4.cpp:42" VARIABLE="empty" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp86_fu_3074_p2" SOURCE="d4.cpp:53" VARIABLE="cmp86" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp64_fu_1408_p2" SOURCE="d4.cpp:53" VARIABLE="cmp64" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_34_fu_1414_p2" SOURCE="d4.cpp:42" VARIABLE="empty_34" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp156_fu_1420_p2" SOURCE="d4.cpp:53" VARIABLE="cmp156" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U205" SOURCE="d4.cpp:72" VARIABLE="tmp_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U46" SOURCE="d4.cpp:74" VARIABLE="mul_ln74" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_5_fu_3105_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_fu_3113_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U37" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_6_fu_1442_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_1_fu_1450_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_fu_1456_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln83_fu_3119_p2" SOURCE="d4.cpp:83" VARIABLE="xor_ln83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U206" SOURCE="d4.cpp:83" VARIABLE="tmp_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_fu_1464_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U47" SOURCE="d4.cpp:83" VARIABLE="mul_ln83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_1_fu_3146_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_1_fu_3153_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_fu_1470_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_3159_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U207" SOURCE="d4.cpp:72" VARIABLE="tmp_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_fu_3191_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U48" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_2_fu_3201_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U49" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_7_fu_3207_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_3_fu_3214_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_20_fu_1480_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln83_fu_3223_p2" SOURCE="d4.cpp:83" VARIABLE="sub_ln83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U208" SOURCE="d4.cpp:83" VARIABLE="tmp_s" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_fu_3260_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_2_fu_3265_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U50" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_2_fu_3270_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_3_fu_3278_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_1_fu_1486_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U209" SOURCE="d4.cpp:72" VARIABLE="tmp_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U210" SOURCE="d4.cpp:74" VARIABLE="tmp_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U51" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_4_fu_3350_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U52" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_8_fu_3356_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_5_fu_3363_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_21_fu_1496_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln83_1_fu_3369_p2" SOURCE="d4.cpp:83" VARIABLE="sub_ln83_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U211" SOURCE="d4.cpp:83" VARIABLE="tmp_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_1_fu_3406_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_4_fu_3411_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U53" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_3_fu_3416_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_5_fu_3424_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_2_fu_1506_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U212" SOURCE="d4.cpp:72" VARIABLE="tmp_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U213" SOURCE="d4.cpp:74" VARIABLE="tmp_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U54" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_6_fu_3497_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U55" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_9_fu_3503_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_7_fu_3510_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_10_fu_1516_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln83_2_fu_3516_p2" SOURCE="d4.cpp:83" VARIABLE="sub_ln83_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U214" SOURCE="d4.cpp:83" VARIABLE="tmp_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_2_fu_3553_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_6_fu_3558_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U56" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_4_fu_3563_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_7_fu_3571_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_3_fu_1522_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U215" SOURCE="d4.cpp:72" VARIABLE="tmp_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U216" SOURCE="d4.cpp:74" VARIABLE="tmp_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U57" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_8_fu_3642_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U58" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_10_fu_3648_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_9_fu_3655_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_11_fu_1532_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_113_fu_2457_p17" SOURCE="d4.cpp:83" VARIABLE="sub_ln83_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U217" SOURCE="d4.cpp:83" VARIABLE="tmp_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_3_fu_3692_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_8_fu_3697_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U59" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_5_fu_3702_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_9_fu_3710_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_4_fu_1544_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U218" SOURCE="d4.cpp:72" VARIABLE="tmp_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U219" SOURCE="d4.cpp:74" VARIABLE="tmp_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U60" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_10_fu_3779_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U61" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_11_fu_3785_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_11_fu_3792_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_12_fu_1554_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_114_fu_2573_p17" SOURCE="d4.cpp:83" VARIABLE="sub_ln83_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U220" SOURCE="d4.cpp:83" VARIABLE="tmp_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_4_fu_3829_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_10_fu_3834_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U62" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_6_fu_3839_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_11_fu_3847_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_5_fu_1566_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U221" SOURCE="d4.cpp:72" VARIABLE="tmp_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U222" SOURCE="d4.cpp:74" VARIABLE="tmp_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U63" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_12_fu_3914_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U64" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_12_fu_3920_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_13_fu_3927_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_13_fu_1576_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U223" SOURCE="d4.cpp:74" VARIABLE="tmp_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_fu_1582_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U65" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_13_fu_3967_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_14_fu_3974_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_fu_1592_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U224" SOURCE="d4.cpp:74" VARIABLE="tmp_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_1_fu_1608_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U66" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_14_fu_4013_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_15_fu_4020_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_fu_4029_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_fu_1614_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U225" SOURCE="d4.cpp:74" VARIABLE="tmp_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_2_fu_1620_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U67" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_15_fu_4067_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_16_fu_4074_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_1_fu_4083_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U226" SOURCE="d4.cpp:86" VARIABLE="tmp_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_fu_1626_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U68" SOURCE="d4.cpp:86" VARIABLE="mul_ln86" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_5_fu_4125_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_1_fu_4132_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_fu_1632_p3" SOURCE="d4.cpp:67" VARIABLE="select_ln67" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_1_fu_1640_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U297" SOURCE="d4.cpp:74" VARIABLE="tmp_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U166" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_fu_4138_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_2_fu_1646_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U69" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_6_fu_4148_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_3_fu_4155_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_16_fu_1656_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_2_fu_1662_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U298" SOURCE="d4.cpp:74" VARIABLE="tmp_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U167" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U227" SOURCE="d4.cpp:86" VARIABLE="tmp_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_4_fu_1668_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U70" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_7_fu_4204_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_5_fu_4211_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_1_fu_4220_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_3_fu_1684_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U299" SOURCE="d4.cpp:74" VARIABLE="tmp_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U168" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U228" SOURCE="d4.cpp:86" VARIABLE="tmp_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_6_fu_4268_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U71" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_8_fu_4272_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_7_fu_4280_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_2_fu_4290_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_4_fu_1690_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U300" SOURCE="d4.cpp:74" VARIABLE="tmp_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U169" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U229" SOURCE="d4.cpp:86" VARIABLE="tmp_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_8_fu_4334_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U72" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_9_fu_4338_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_9_fu_4346_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_33_fu_4362_p17" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_5_fu_1706_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U301" SOURCE="d4.cpp:74" VARIABLE="tmp_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U170" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U230" SOURCE="d4.cpp:86" VARIABLE="tmp_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_10_fu_4399_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U73" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_10_fu_4403_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_11_fu_4411_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_2_fu_1712_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U231" SOURCE="d4.cpp:53" VARIABLE="tmp_34" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp86_1_fu_4470_p2" SOURCE="d4.cpp:53" VARIABLE="cmp86_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp64_1_fu_1718_p2" SOURCE="d4.cpp:53" VARIABLE="cmp64_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="empty_35_fu_1724_p2" SOURCE="d4.cpp:53" VARIABLE="empty_35" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U232" SOURCE="d4.cpp:53" VARIABLE="tmp_35" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_3_fu_4506_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U192" SOURCE="d4.cpp:53" VARIABLE="mul_ln53_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_1_fu_4520_p3" SOURCE="d4.cpp:53" VARIABLE="select_ln53_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_1_fu_4527_p2" SOURCE="d4.cpp:53" VARIABLE="and_ln53_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U233" SOURCE="d4.cpp:72" VARIABLE="tmp_36" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U234" SOURCE="d4.cpp:83" VARIABLE="tmp_37" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U74" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_7_fu_4580_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_12_fu_4588_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U75" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_8_fu_4594_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_13_fu_4601_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_6_fu_1738_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U76" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_17_fu_4607_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U77" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_16_fu_4613_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_18_fu_4620_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_9_fu_1744_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U235" SOURCE="d4.cpp:83" VARIABLE="tmp_38" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_5_fu_4658_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_14_fu_4663_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U78" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_10_fu_4668_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_15_fu_4676_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_7_fu_1752_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_1_fu_4682_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U79" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_19_fu_4692_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U80" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_17_fu_4698_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_20_fu_4705_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_22_fu_1762_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U236" SOURCE="d4.cpp:83" VARIABLE="tmp_39" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_6_fu_4746_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_16_fu_4751_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U81" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_11_fu_4756_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_17_fu_4764_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_8_fu_1768_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U237" SOURCE="d4.cpp:74" VARIABLE="tmp_40" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U82" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_21_fu_4810_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U83" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_18_fu_4816_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_22_fu_4823_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_23_fu_1778_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U238" SOURCE="d4.cpp:83" VARIABLE="tmp_41" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_7_fu_4861_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_18_fu_4866_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U84" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_12_fu_4871_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_19_fu_4879_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_9_fu_1788_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U239" SOURCE="d4.cpp:74" VARIABLE="tmp_42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U85" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_23_fu_4923_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U86" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_19_fu_4929_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_24_fu_4936_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_14_fu_1798_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U240" SOURCE="d4.cpp:83" VARIABLE="tmp_43" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_8_fu_4973_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_20_fu_4978_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U87" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_13_fu_4983_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_21_fu_4991_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_10_fu_1804_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U241" SOURCE="d4.cpp:74" VARIABLE="tmp_44" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U88" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_25_fu_5034_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U89" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_20_fu_5040_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_26_fu_5047_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_15_fu_1814_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U242" SOURCE="d4.cpp:83" VARIABLE="tmp_45" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_9_fu_5084_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_22_fu_5089_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U90" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_14_fu_5094_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_23_fu_5102_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_11_fu_1820_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U243" SOURCE="d4.cpp:74" VARIABLE="tmp_46" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U91" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_27_fu_5144_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U92" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_21_fu_5150_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_28_fu_5157_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_16_fu_1830_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U244" SOURCE="d4.cpp:74" VARIABLE="tmp_47" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U93" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_34" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_22_fu_5198_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_29_fu_5205_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_17_fu_1840_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_4_fu_5211_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U245" SOURCE="d4.cpp:74" VARIABLE="tmp_48" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U94" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_35" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_30_fu_5250_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U246" SOURCE="d4.cpp:74" VARIABLE="tmp_49" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U95" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_36" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_31_fu_5290_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_2_fu_5300_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U247" SOURCE="d4.cpp:86" VARIABLE="tmp_50" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_12_fu_1846_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U96" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_11_fu_5342_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_13_fu_5349_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_1_fu_1852_p3" SOURCE="d4.cpp:67" VARIABLE="select_ln67_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_6_fu_1860_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U302" SOURCE="d4.cpp:74" VARIABLE="tmp_51" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_3_fu_5355_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U171" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_37" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_23_fu_9043_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_32_fu_9050_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_3_fu_9059_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_1_fu_5360_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_14_fu_1866_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U97" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_12_fu_5370_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_15_fu_5377_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_18_fu_1876_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_7_fu_1882_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U303" SOURCE="d4.cpp:74" VARIABLE="tmp_52" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U172" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_38" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U248" SOURCE="d4.cpp:86" VARIABLE="tmp_53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_16_fu_1888_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U98" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_13_fu_5426_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_17_fu_5433_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_5_fu_1898_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_8_fu_1914_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U304" SOURCE="d4.cpp:74" VARIABLE="tmp_54" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U173" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_39" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U249" SOURCE="d4.cpp:86" VARIABLE="tmp_55" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_18_fu_1920_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U99" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_14_fu_5481_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_19_fu_5488_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_6_fu_5497_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_9_fu_1926_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U305" SOURCE="d4.cpp:74" VARIABLE="tmp_56" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U174" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_40" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U250" SOURCE="d4.cpp:86" VARIABLE="tmp_57" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_20_fu_5541_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U100" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_15_fu_5545_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_21_fu_5553_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_59_fu_5569_p17" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_10_fu_1942_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U306" SOURCE="d4.cpp:74" VARIABLE="tmp_58" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U175" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_41" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U251" SOURCE="d4.cpp:86" VARIABLE="tmp_59" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_22_fu_5606_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U101" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_16_fu_5610_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_23_fu_5618_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_4_fu_1948_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U252" SOURCE="d4.cpp:53" VARIABLE="tmp_60" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln53_fu_1964_p2" SOURCE="d4.cpp:53" VARIABLE="icmp_ln53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp86_2_fu_5676_p2" SOURCE="d4.cpp:53" VARIABLE="cmp86_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp64_2_fu_1970_p2" SOURCE="d4.cpp:53" VARIABLE="cmp64_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_11_fu_1976_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U253" SOURCE="d4.cpp:53" VARIABLE="tmp_61" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_5_fu_5712_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U193" SOURCE="d4.cpp:53" VARIABLE="mul_ln53_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_2_fu_5723_p3" SOURCE="d4.cpp:53" VARIABLE="select_ln53_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_2_fu_5730_p2" SOURCE="d4.cpp:53" VARIABLE="and_ln53_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U254" SOURCE="d4.cpp:72" VARIABLE="tmp_62" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U255" SOURCE="d4.cpp:83" VARIABLE="tmp_63" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U102" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_15_fu_5782_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_24_fu_5790_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U103" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_16_fu_5796_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_25_fu_5803_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U256" SOURCE="d4.cpp:83" VARIABLE="tmp_64" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U104" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_26_fu_5841_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U105" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_27_fu_5847_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_12_fu_1982_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U106" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_33_fu_5853_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U107" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_43" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_24_fu_5859_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_34_fu_5866_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_34" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_17_fu_1988_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U257" SOURCE="d4.cpp:83" VARIABLE="tmp_65" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_10_fu_5904_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_28_fu_5909_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U108" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_18_fu_5914_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_29_fu_5922_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_13_fu_1996_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_2_fu_5928_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U109" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_44" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_35_fu_5938_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_35" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U110" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_45" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_25_fu_5944_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_36_fu_5951_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_36" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_24_fu_2006_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U258" SOURCE="d4.cpp:83" VARIABLE="tmp_66" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_11_fu_5992_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_30_fu_5997_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U111" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_19_fu_6002_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_31_fu_6010_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_14_fu_2012_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U259" SOURCE="d4.cpp:74" VARIABLE="tmp_67" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U112" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_46" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_37_fu_6056_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_37" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U113" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_47" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_26_fu_6062_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_38_fu_6069_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_38" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_25_fu_2022_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U260" SOURCE="d4.cpp:83" VARIABLE="tmp_68" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_12_fu_6106_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_32_fu_6111_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U114" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_20_fu_6116_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_33_fu_6124_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_15_fu_2032_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U261" SOURCE="d4.cpp:74" VARIABLE="tmp_69" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U115" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_48" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_39_fu_6168_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_39" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U116" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_49" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_27_fu_6174_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_40_fu_6181_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_40" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_17_fu_2042_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U262" SOURCE="d4.cpp:83" VARIABLE="tmp_70" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_13_fu_6218_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_34_fu_6223_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_34" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U117" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_21_fu_6228_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_35_fu_6236_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_35" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_16_fu_2048_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U263" SOURCE="d4.cpp:74" VARIABLE="tmp_71" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U118" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_50" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_41_fu_6279_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_41" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U119" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_51" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_28_fu_6285_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_42_fu_6292_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_18_fu_2058_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U264" SOURCE="d4.cpp:74" VARIABLE="tmp_72" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U120" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_52" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_43_fu_6334_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_43" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_19_fu_2068_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_20_fu_6340_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_fu_6349_p2" SOURCE="d4.cpp:86" VARIABLE="sub_ln86" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U265" SOURCE="d4.cpp:86" VARIABLE="tmp_73" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U121" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_11_fu_2074_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U266" SOURCE="d4.cpp:74" VARIABLE="tmp_74" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U122" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_44_fu_6425_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_44" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U267" SOURCE="d4.cpp:74" VARIABLE="tmp_75" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U123" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_54" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_45_fu_6466_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_45" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U307" SOURCE="d4.cpp:74" VARIABLE="tmp_76" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_4_fu_6472_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U176" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_55" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_29_fu_9225_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_46_fu_9232_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_46" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_4_fu_6481_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_24_fu_2080_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_17_fu_6487_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_25_fu_6494_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_2_fu_2086_p3" SOURCE="d4.cpp:67" VARIABLE="select_ln67_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_12_fu_2094_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U308" SOURCE="d4.cpp:74" VARIABLE="tmp_77" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_5_fu_6500_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U177" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_56" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_30_fu_9270_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_47_fu_9277_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_47" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_5_fu_9286_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_2_fu_6505_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_26_fu_2100_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U124" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_18_fu_6515_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_27_fu_6522_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_8_fu_2110_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_13_fu_2126_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U309" SOURCE="d4.cpp:74" VARIABLE="tmp_78" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U178" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_57" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U268" SOURCE="d4.cpp:86" VARIABLE="tmp_79" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_28_fu_2132_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U125" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_19_fu_6571_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_29_fu_6578_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_9_fu_6587_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_14_fu_2138_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U310" SOURCE="d4.cpp:74" VARIABLE="tmp_80" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U179" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_58" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U269" SOURCE="d4.cpp:86" VARIABLE="tmp_81" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_30_fu_6635_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U126" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_20_fu_6639_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_31_fu_6647_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_83_fu_6663_p17" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_15_fu_2154_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U311" SOURCE="d4.cpp:74" VARIABLE="tmp_82" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U180" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_59" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U270" SOURCE="d4.cpp:86" VARIABLE="tmp_83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_32_fu_6701_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U127" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_21_fu_6705_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_33_fu_6713_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_6_fu_2160_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U271" SOURCE="d4.cpp:53" VARIABLE="tmp_84" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln53_1_fu_2176_p2" SOURCE="d4.cpp:53" VARIABLE="icmp_ln53_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp86_3_fu_6770_p2" SOURCE="d4.cpp:53" VARIABLE="cmp86_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp64_3_fu_2182_p2" SOURCE="d4.cpp:53" VARIABLE="cmp64_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_36_fu_2188_p2" SOURCE="d4.cpp:42" VARIABLE="empty_36" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U272" SOURCE="d4.cpp:53" VARIABLE="tmp_85" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_7_fu_6806_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U194" SOURCE="d4.cpp:53" VARIABLE="mul_ln53_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_3_fu_6817_p3" SOURCE="d4.cpp:53" VARIABLE="select_ln53_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_3_fu_6824_p2" SOURCE="d4.cpp:53" VARIABLE="and_ln53_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U273" SOURCE="d4.cpp:72" VARIABLE="tmp_86" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U274" SOURCE="d4.cpp:83" VARIABLE="tmp_87" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U128" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_22_fu_6875_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_36_fu_6883_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_36" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U129" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_23_fu_6889_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_37_fu_6896_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_37" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U275" SOURCE="d4.cpp:83" VARIABLE="tmp_88" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U130" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_38_fu_6934_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_38" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U131" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_39_fu_6940_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_39" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U276" SOURCE="d4.cpp:83" VARIABLE="tmp_89" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U132" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_40_fu_6978_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_40" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U133" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_41_fu_6984_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_41" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_17_fu_2194_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U134" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_60" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_48_fu_6990_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_48" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U135" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_61" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_31_fu_6996_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_49_fu_7003_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_49" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_24_fu_2200_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U277" SOURCE="d4.cpp:83" VARIABLE="tmp_90" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_14_fu_7041_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_42_fu_7046_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U136" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_25_fu_7051_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_43_fu_7059_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_43" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_18_fu_2208_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_3_fu_7065_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U137" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_62" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_50_fu_7075_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_50" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U138" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_63" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_32_fu_7081_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_51_fu_7088_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_51" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_26_fu_2218_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U278" SOURCE="d4.cpp:83" VARIABLE="tmp_91" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_15_fu_7128_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_44_fu_7133_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_44" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U139" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_26_fu_7138_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_45_fu_7146_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_45" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_19_fu_2224_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U279" SOURCE="d4.cpp:74" VARIABLE="tmp_92" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U140" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_64" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_52_fu_7192_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_52" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U141" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_65" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_33_fu_7198_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_53_fu_7205_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_27_fu_2234_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U280" SOURCE="d4.cpp:83" VARIABLE="tmp_93" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_16_fu_7242_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_46_fu_7247_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_46" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U142" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_27_fu_7252_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_47_fu_7260_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_47" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_20_fu_2244_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U281" SOURCE="d4.cpp:74" VARIABLE="tmp_94" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U143" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_66" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_54_fu_7304_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_54" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U144" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_67" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_34_fu_7310_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_34" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_55_fu_7317_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_55" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_19_fu_2254_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U282" SOURCE="d4.cpp:74" VARIABLE="tmp_95" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U145" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_68" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_56_fu_7360_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_56" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_21_fu_2264_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_22_fu_7369_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_1_fu_7378_p2" SOURCE="d4.cpp:86" VARIABLE="sub_ln86_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U283" SOURCE="d4.cpp:86" VARIABLE="tmp_96" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U146" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_6_fu_7418_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_11_fu_7427_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_16_fu_2270_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U284" SOURCE="d4.cpp:74" VARIABLE="tmp_97" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U147" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_69" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_57_fu_7469_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_57" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U285" SOURCE="d4.cpp:74" VARIABLE="tmp_98" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U148" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_70" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_58_fu_7511_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_58" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U312" SOURCE="d4.cpp:74" VARIABLE="tmp_99" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U181" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_71" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_35_fu_9421_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_35" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_59_fu_9428_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_59" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U313" SOURCE="d4.cpp:74" VARIABLE="tmp_100" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_7_fu_7517_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U182" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_72" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_36_fu_9467_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_36" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_60_fu_9474_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_60" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_6_fu_7526_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_34_fu_2276_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_34" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_22_fu_7532_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_35_fu_7539_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_35" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_3_fu_7545_p3" SOURCE="d4.cpp:67" VARIABLE="select_ln67_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_17_fu_2292_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U314" SOURCE="d4.cpp:74" VARIABLE="tmp_101" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_8_fu_2308_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U183" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_73" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_37_fu_9512_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_37" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_61_fu_9519_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_61" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_7_fu_9528_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_3_fu_7552_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_36_fu_2314_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_36" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U149" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_23_fu_7562_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_37_fu_7569_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_37" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_12_fu_7578_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_18_fu_2320_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U315" SOURCE="d4.cpp:74" VARIABLE="tmp_102" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U184" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_74" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U286" SOURCE="d4.cpp:86" VARIABLE="tmp_103" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_38_fu_7628_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_38" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U150" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_24_fu_7632_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_39_fu_7640_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_39" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_13_fu_7650_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_19_fu_2336_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U316" SOURCE="d4.cpp:74" VARIABLE="tmp_104" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U185" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_75" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U287" SOURCE="d4.cpp:86" VARIABLE="tmp_105" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_40_fu_7699_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_40" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U151" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_25_fu_7703_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_41_fu_7711_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_41" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_8_fu_2342_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U197" SOURCE="d4.cpp:53" VARIABLE="tmp_106" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_9_fu_7717_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln53_2_fu_2405_p2" SOURCE="d4.cpp:53" VARIABLE="icmp_ln53_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp86_4_fu_2411_p2" SOURCE="d4.cpp:53" VARIABLE="cmp86_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp64_4_fu_2417_p2" SOURCE="d4.cpp:53" VARIABLE="cmp64_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_37_fu_2423_p2" SOURCE="d4.cpp:42" VARIABLE="empty_37" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U288" SOURCE="d4.cpp:53" VARIABLE="tmp_107" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_10_fu_7754_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U195" SOURCE="d4.cpp:53" VARIABLE="mul_ln53_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_4_fu_7765_p3" SOURCE="d4.cpp:53" VARIABLE="select_ln53_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_4_fu_7772_p2" SOURCE="d4.cpp:53" VARIABLE="and_ln53_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_12_fu_7778_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln53_13_fu_7784_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln53_14_fu_7790_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln53_15_fu_9597_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_16_fu_9601_p2" SOURCE="d4.cpp:53" VARIABLE="arr_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U289" SOURCE="d4.cpp:72" VARIABLE="tmp_108" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_11_4_32_1_1_U290" SOURCE="d4.cpp:83" VARIABLE="tmp_109" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U152" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_28_fu_7840_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_48_fu_7847_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_48" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U153" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_29_fu_7853_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_49_fu_7860_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_49" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_fu_7866_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_1_fu_7871_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_2_fu_7877_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_3_fu_7883_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_4_fu_7889_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_5_fu_7895_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_6_fu_7901_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_7_fu_7907_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_8_fu_7913_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_9_fu_9607_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_17_fu_9611_p2" SOURCE="d4.cpp:83" VARIABLE="arr_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U291" SOURCE="d4.cpp:83" VARIABLE="tmp_110" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U154" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_50_fu_7951_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_50" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U155" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_51_fu_7957_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_51" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_11_fu_7963_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_12_fu_9617_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_13_fu_7969_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_14_fu_7975_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_15_fu_7981_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_16_fu_9621_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_17_fu_7987_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_18_fu_9626_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_19_fu_7993_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_20_fu_7999_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_21_fu_8005_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_22_fu_9630_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_23_fu_9635_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_18_fu_9641_p2" SOURCE="d4.cpp:83" VARIABLE="arr_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U292" SOURCE="d4.cpp:83" VARIABLE="tmp_111" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U156" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_34" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_52_fu_8043_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_52" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U157" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_35" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_53_fu_8049_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_25_fu_8055_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_26_fu_8061_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_27_fu_9647_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_28_fu_8067_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_29_fu_8073_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_30_fu_8079_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_31_fu_9651_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_32_fu_8085_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_33_fu_8091_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_34_fu_9656_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_34" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_35_fu_8097_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_35" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_36_fu_8103_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_36" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_37_fu_8109_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_37" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_38_fu_9660_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_38" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_39_fu_9665_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_39" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_19_fu_9671_p2" SOURCE="d4.cpp:83" VARIABLE="arr_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U293" SOURCE="d4.cpp:83" VARIABLE="tmp_112" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U158" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_36" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_54_fu_8147_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_54" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U159" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_37" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_55_fu_8153_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_55" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_41_fu_8159_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_41" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_42_fu_8165_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_43_fu_9677_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_43" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_44_fu_8171_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_44" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_45_fu_8177_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_45" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_46_fu_8183_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_46" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_47_fu_8189_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_47" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_48_fu_9681_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_48" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_49_fu_8195_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_49" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_50_fu_8201_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_50" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_51_fu_9686_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_51" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_52_fu_8207_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_52" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_53_fu_8213_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_54_fu_8219_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_54" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_55_fu_8225_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_55" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_56_fu_9690_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_56" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_57_fu_9695_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_57" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_20_fu_9701_p2" SOURCE="d4.cpp:83" VARIABLE="arr_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_21_fu_2429_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U160" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_76" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_62_fu_8231_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_62" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U38" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_77" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_38_fu_2435_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_38" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_63_fu_2443_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_63" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_30_fu_2449_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U198" SOURCE="d4.cpp:83" VARIABLE="tmp_113" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_17_fu_2500_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_56_fu_2506_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_56" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U39" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_38" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_31_fu_2512_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_57_fu_2520_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_57" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_22_fu_2526_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_4_fu_2532_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U161" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_78" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_64_fu_8237_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_64" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U40" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_79" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_39_fu_2545_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_39" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_65_fu_2553_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_65" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_28_fu_2563_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U199" SOURCE="d4.cpp:83" VARIABLE="tmp_114" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_18_fu_2616_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_58_fu_2622_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_58" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U41" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_39" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_32_fu_2628_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_59_fu_2636_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_59" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_23_fu_2642_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U200" SOURCE="d4.cpp:74" VARIABLE="tmp_115" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U162" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_80" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_66_fu_8243_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_66" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U42" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_81" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_40_fu_8249_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_40" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_67_fu_8256_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_67" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_29_fu_2695_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U294" SOURCE="d4.cpp:74" VARIABLE="tmp_116" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U163" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_82" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_68_fu_8299_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_68" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_8305_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_1_fu_8311_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_2_fu_8317_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_3_fu_8323_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_21_fu_8329_p2" SOURCE="d4.cpp:74" VARIABLE="arr_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_23_fu_2709_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_24_fu_8338_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_2_fu_8347_p2" SOURCE="d4.cpp:86" VARIABLE="sub_ln86_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U201" SOURCE="d4.cpp:86" VARIABLE="tmp_117" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U43" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_9_fu_8353_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_25_fu_8362_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_10_fu_8368_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_14_fu_8377_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_20_fu_2770_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U295" SOURCE="d4.cpp:74" VARIABLE="tmp_118" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U164" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_69_fu_8420_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_69" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_5_fu_8426_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_6_fu_8432_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_7_fu_8438_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_8_fu_8444_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_22_fu_8450_p2" SOURCE="d4.cpp:74" VARIABLE="arr_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U296" SOURCE="d4.cpp:74" VARIABLE="tmp_119" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U165" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_84" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_70_fu_8493_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_70" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_10_fu_8499_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_11_fu_8505_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_12_fu_8511_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_13_fu_8517_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_23_fu_8523_p2" SOURCE="d4.cpp:74" VARIABLE="arr_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U317" SOURCE="d4.cpp:74" VARIABLE="tmp_120" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U186" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_85" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_41_fu_9742_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_41" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_71_fu_9749_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_71" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_15_fu_9755_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_16_fu_9761_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_17_fu_9767_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_18_fu_9773_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_24_fu_9779_p2" SOURCE="d4.cpp:74" VARIABLE="arr_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U318" SOURCE="d4.cpp:74" VARIABLE="tmp_121" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U187" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_86" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_42_fu_9819_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_72_fu_9826_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_72" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_20_fu_9832_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_21_fu_9838_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_22_fu_9844_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_23_fu_9850_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_25_fu_9856_p2" SOURCE="d4.cpp:74" VARIABLE="arr_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U319" SOURCE="d4.cpp:74" VARIABLE="tmp_122" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_11_fu_2786_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U188" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_87" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_43_fu_9895_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_43" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_73_fu_9902_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_73" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_25_fu_9908_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_26_fu_9914_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_27_fu_9920_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_28_fu_9926_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_26_fu_9932_p2" SOURCE="d4.cpp:74" VARIABLE="arr_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_8_fu_8532_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_42_fu_2792_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_26_fu_2798_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_43_fu_2806_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_43" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_8538_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_1_fu_8544_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_2_fu_8550_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_3_fu_9938_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_4_fu_8556_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_5_fu_8562_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_6_fu_8568_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_7_fu_8574_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_8_fu_9942_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_9_fu_8580_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_10_fu_8586_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_11_fu_8592_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_12_fu_8598_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_13_fu_8604_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_14_fu_2812_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_15_fu_2818_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_16_fu_8610_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_17_fu_8615_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_18_fu_9947_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_27_fu_9952_p2" SOURCE="d4.cpp:86" VARIABLE="arr_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_4_fu_2824_p3" SOURCE="d4.cpp:67" VARIABLE="select_ln67_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_21_fu_2832_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U320" SOURCE="d4.cpp:74" VARIABLE="tmp_123" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_12_fu_8621_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U189" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_88" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_44_fu_9990_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_44" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_74_fu_9997_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_74" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_30_fu_10003_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_31_fu_10009_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_32_fu_10015_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_33_fu_10021_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_28_fu_10027_p2" SOURCE="d4.cpp:74" VARIABLE="arr_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_124_fu_10061_p17" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_4_fu_2838_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_44_fu_2851_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_44" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U44" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_27_fu_2857_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_45_fu_2865_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_45" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_20_fu_8626_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_21_fu_8632_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_22_fu_8638_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_23_fu_10041_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_24_fu_8644_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_25_fu_8650_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_26_fu_8656_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_27_fu_8662_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_28_fu_10045_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_29_fu_8668_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_30_fu_8674_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_31_fu_8680_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_32_fu_8686_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_33_fu_8692_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_34_fu_2871_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_34" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_35_fu_2877_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_35" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_36_fu_8698_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_36" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_37_fu_8703_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_37" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_38_fu_10050_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_38" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_29_fu_10055_p2" SOURCE="d4.cpp:86" VARIABLE="arr_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_15_fu_2887_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_22_fu_2907_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U321" SOURCE="d4.cpp:74" VARIABLE="tmp_124" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U190" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_89" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_35_fu_10093_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_35" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_36_fu_10099_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_36" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_37_fu_10105_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_37" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_38_fu_10111_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_38" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_30_fu_10117_p2" SOURCE="d4.cpp:74" VARIABLE="arr_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U202" SOURCE="d4.cpp:86" VARIABLE="tmp_125" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_46_fu_8709_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_46" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U45" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_28_fu_8713_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_47_fu_8721_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_47" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_40_fu_8726_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_40" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_41_fu_10123_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_41" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_42_fu_8732_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_43_fu_8738_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_43" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_44_fu_8744_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_44" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_45_fu_10127_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_45" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_46_fu_8750_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_46" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_47_fu_8756_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_47" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_48_fu_8762_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_48" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_49_fu_8768_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_49" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_50_fu_8774_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_50" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_51_fu_8780_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_51" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_52_fu_8786_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_52" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_53_fu_10132_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_31_fu_10137_p2" SOURCE="d4.cpp:86" VARIABLE="arr_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_2956_p2" SOURCE="d4.cpp:42" VARIABLE="add_ln42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln129_fu_274_p2" SOURCE="d4.cpp:129" VARIABLE="icmp_ln129" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_280_p2" SOURCE="d4.cpp:129" VARIABLE="add_ln129" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_29_1_1_U376" SOURCE="d4.cpp:131" VARIABLE="tmp_8" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U396" SOURCE="d4.cpp:94" VARIABLE="mul_ln94" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U397" SOURCE="d4.cpp:94" VARIABLE="mul_ln94_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U398" SOURCE="d4.cpp:94" VARIABLE="mul_ln94_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U399" SOURCE="d4.cpp:94" VARIABLE="mul_ln94_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U400" SOURCE="d4.cpp:94" VARIABLE="mul_ln94_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U401" SOURCE="d4.cpp:94" VARIABLE="mul_ln94_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U402" SOURCE="d4.cpp:94" VARIABLE="mul_ln94_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U403" SOURCE="d4.cpp:94" VARIABLE="mul_ln94_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U404" SOURCE="d4.cpp:94" VARIABLE="mul_ln94_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U405" SOURCE="d4.cpp:95" VARIABLE="mul_ln95" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U406" SOURCE="d4.cpp:95" VARIABLE="mul_ln95_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U407" SOURCE="d4.cpp:95" VARIABLE="mul_ln95_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U408" SOURCE="d4.cpp:95" VARIABLE="mul_ln95_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U409" SOURCE="d4.cpp:95" VARIABLE="mul_ln95_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U410" SOURCE="d4.cpp:95" VARIABLE="mul_ln95_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U411" SOURCE="d4.cpp:95" VARIABLE="mul_ln95_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U412" SOURCE="d4.cpp:95" VARIABLE="mul_ln95_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U413" SOURCE="d4.cpp:96" VARIABLE="mul_ln96" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U414" SOURCE="d4.cpp:96" VARIABLE="mul_ln96_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U415" SOURCE="d4.cpp:96" VARIABLE="mul_ln96_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U416" SOURCE="d4.cpp:96" VARIABLE="mul_ln96_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U417" SOURCE="d4.cpp:96" VARIABLE="mul_ln96_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U418" SOURCE="d4.cpp:96" VARIABLE="mul_ln96_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U419" SOURCE="d4.cpp:97" VARIABLE="mul_ln97" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U420" SOURCE="d4.cpp:97" VARIABLE="mul_ln97_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U421" SOURCE="d4.cpp:97" VARIABLE="mul_ln97_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U396" SOURCE="d4.cpp:100" VARIABLE="mul_ln100" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U397" SOURCE="d4.cpp:100" VARIABLE="mul_ln100_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U398" SOURCE="d4.cpp:100" VARIABLE="mul_ln100_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U399" SOURCE="d4.cpp:100" VARIABLE="mul_ln100_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U400" SOURCE="d4.cpp:100" VARIABLE="mul_ln100_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U401" SOURCE="d4.cpp:100" VARIABLE="mul_ln100_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U402" SOURCE="d4.cpp:100" VARIABLE="mul_ln100_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U403" SOURCE="d4.cpp:100" VARIABLE="mul_ln100_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_1040_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_1_fu_1046_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_2_fu_1060_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_752_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_4_fu_1066_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_5_fu_1080_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_7_fu_1086_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_8_fu_1092_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln100_6_fu_1404_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln100_9_fu_1412_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_35_fu_1416_p2" SOURCE="d4.cpp:100" VARIABLE="arr_35" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U404" SOURCE="d4.cpp:101" VARIABLE="mul_ln101" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U405" SOURCE="d4.cpp:101" VARIABLE="mul_ln101_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U422" SOURCE="d4.cpp:95" VARIABLE="mul_ln95_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U423" SOURCE="d4.cpp:96" VARIABLE="mul_ln96_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U424" SOURCE="d4.cpp:97" VARIABLE="mul_ln97_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U425" SOURCE="d4.cpp:98" VARIABLE="mul_ln98" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U406" SOURCE="d4.cpp:101" VARIABLE="mul_ln101_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U426" SOURCE="d4.cpp:96" VARIABLE="mul_ln96_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_1422_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_1428_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_2_fu_1442_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_3_fu_1448_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_4_fu_1454_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_5_fu_1468_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln96_7_fu_2570_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_8_fu_1474_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln96_6_fu_2574_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln96_9_fu_2582_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_fu_2587_p2" SOURCE="d4.cpp:96" VARIABLE="arr" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U427" SOURCE="d4.cpp:97" VARIABLE="mul_ln97_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U428" SOURCE="d4.cpp:98" VARIABLE="mul_ln98_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U407" SOURCE="d4.cpp:101" VARIABLE="mul_ln101_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U429" SOURCE="d4.cpp:97" VARIABLE="mul_ln97_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln97_fu_1480_p2" SOURCE="d4.cpp:97" VARIABLE="add_ln97" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln97_1_fu_1486_p2" SOURCE="d4.cpp:97" VARIABLE="add_ln97_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln97_2_fu_1492_p2" SOURCE="d4.cpp:97" VARIABLE="add_ln97_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln97_3_fu_1498_p2" SOURCE="d4.cpp:97" VARIABLE="add_ln97_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln97_4_fu_1512_p2" SOURCE="d4.cpp:97" VARIABLE="add_ln97_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_5_fu_1522_p2" SOURCE="d4.cpp:97" VARIABLE="add_ln97_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_32_fu_1528_p2" SOURCE="d4.cpp:97" VARIABLE="arr_32" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U430" SOURCE="d4.cpp:98" VARIABLE="mul_ln98_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U408" SOURCE="d4.cpp:101" VARIABLE="mul_ln101_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U431" SOURCE="d4.cpp:98" VARIABLE="mul_ln98_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_1534_p2" SOURCE="d4.cpp:98" VARIABLE="add_ln98" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_1540_p2" SOURCE="d4.cpp:98" VARIABLE="add_ln98_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln98_2_fu_1554_p2" SOURCE="d4.cpp:98" VARIABLE="add_ln98_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln98_3_fu_2593_p2" SOURCE="d4.cpp:98" VARIABLE="add_ln98_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_33_fu_1564_p2" SOURCE="d4.cpp:98" VARIABLE="arr_33" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U409" SOURCE="d4.cpp:99" VARIABLE="mul_ln99" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U410" SOURCE="d4.cpp:101" VARIABLE="mul_ln101_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U411" SOURCE="d4.cpp:99" VARIABLE="mul_ln99_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_1128_p2" SOURCE="d4.cpp:99" VARIABLE="add_ln99" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_34_fu_1574_p2" SOURCE="d4.cpp:99" VARIABLE="arr_34" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U412" SOURCE="d4.cpp:101" VARIABLE="mul_ln101_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U413" SOURCE="d4.cpp:101" VARIABLE="mul_ln101_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_1146_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_1_fu_1152_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_2_fu_1166_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_3_fu_1172_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_4_fu_1178_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_5_fu_1192_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_7_fu_1198_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_8_fu_1204_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln101_6_fu_1579_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln101_9_fu_1587_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_36_fu_1591_p2" SOURCE="d4.cpp:101" VARIABLE="arr_36" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U432" SOURCE="d4.cpp:102" VARIABLE="mul_ln102" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U433" SOURCE="d4.cpp:102" VARIABLE="mul_ln102_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U434" SOURCE="d4.cpp:102" VARIABLE="mul_ln102_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U435" SOURCE="d4.cpp:102" VARIABLE="mul_ln102_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U436" SOURCE="d4.cpp:102" VARIABLE="mul_ln102_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U437" SOURCE="d4.cpp:102" VARIABLE="mul_ln102_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U438" SOURCE="d4.cpp:102" VARIABLE="mul_ln102_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U439" SOURCE="d4.cpp:103" VARIABLE="mul_ln103" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U440" SOURCE="d4.cpp:103" VARIABLE="mul_ln103_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U441" SOURCE="d4.cpp:103" VARIABLE="mul_ln103_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U442" SOURCE="d4.cpp:103" VARIABLE="mul_ln103_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U443" SOURCE="d4.cpp:103" VARIABLE="mul_ln103_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U444" SOURCE="d4.cpp:103" VARIABLE="mul_ln103_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U445" SOURCE="d4.cpp:104" VARIABLE="mul_ln104" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U446" SOURCE="d4.cpp:104" VARIABLE="mul_ln104_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U447" SOURCE="d4.cpp:104" VARIABLE="mul_ln104_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U448" SOURCE="d4.cpp:104" VARIABLE="mul_ln104_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U449" SOURCE="d4.cpp:104" VARIABLE="mul_ln104_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U450" SOURCE="d4.cpp:105" VARIABLE="mul_ln105" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U451" SOURCE="d4.cpp:105" VARIABLE="mul_ln105_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U452" SOURCE="d4.cpp:105" VARIABLE="mul_ln105_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U453" SOURCE="d4.cpp:105" VARIABLE="mul_ln105_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U414" SOURCE="d4.cpp:106" VARIABLE="mul_ln106" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U415" SOURCE="d4.cpp:106" VARIABLE="mul_ln106_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U416" SOURCE="d4.cpp:106" VARIABLE="mul_ln106_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U417" SOURCE="d4.cpp:107" VARIABLE="mul_ln107" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U418" SOURCE="d4.cpp:107" VARIABLE="mul_ln107_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U419" SOURCE="d4.cpp:108" VARIABLE="mul_ln108" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_38_fu_1611_p2" SOURCE="d4.cpp:108" VARIABLE="arr_38" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_1630_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_1_fu_1636_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U420" SOURCE="d4.cpp:110" VARIABLE="mul_ln110" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U421" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U422" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U423" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U424" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U425" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U426" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U427" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U428" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_2_fu_1282_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_3_fu_1292_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_4_fu_1298_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_5_fu_1308_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_41_fu_1684_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_41" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_6_fu_1688_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_7_fu_1314_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_8_fu_1324_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln110_9_fu_1705_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln110_10_fu_1711_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_10" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_12_fu_1721_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_12" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_35_fu_1735_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_35" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_11_fu_1741_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_11" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U454" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U455" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_10" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U456" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_11" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U457" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_12" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U458" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_13" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U459" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_14" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U460" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_15" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_13_fu_1831_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_13" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_14_fu_1841_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_14" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_15_fu_1851_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_15" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_16_fu_1857_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_16" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_17_fu_1867_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_17" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_18_fu_1877_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_18" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_20_fu_1887_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_20" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_19_fu_2603_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_19" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U461" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_16" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U462" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_17" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U463" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_18" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U464" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_19" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U465" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_20" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_21_fu_1933_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_21" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_22_fu_1943_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_22" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_23_fu_1953_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_23" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_24_fu_2642_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_24" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_42_fu_2652_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_42" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_26_fu_2657_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_26" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_40_fu_2671_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_40" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_25_fu_2676_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_25" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U466" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_21" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U467" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_22" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U468" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_23" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_27_fu_1979_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_27" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_28_fu_2712_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_28" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_30_fu_2722_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_30" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_29_fu_2992_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_29" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U469" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_24" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_36_fu_3028_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_36" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_31_fu_3038_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_31" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_1989_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_1_fu_1995_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_2_fu_2009_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_3_fu_2015_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln95_4_fu_2021_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln95_5_fu_2027_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_6_fu_2041_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_8_fu_2047_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_9_fu_2053_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln95_7_fu_3058_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln95_10_fu_3066_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_10" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_37_fu_3080_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_37" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln110_32_fu_3086_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_32" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_752_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_1_fu_2059_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_2_fu_2073_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_3_fu_2079_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln94_4_fu_2085_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln94_5_fu_2091_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_6_fu_2105_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_8_fu_2111_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_9_fu_2117_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln94_7_fu_3106_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln94_10_fu_3114_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_10" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_38_fu_3128_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_38" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln110_33_fu_3134_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_33" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln110_39_fu_2123_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_39" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_34_fu_3215_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_34" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_fu_3239_p2" SOURCE="d4.cpp:110" VARIABLE="out1_w" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_3248_p2" SOURCE="d4.cpp:111" VARIABLE="add_ln111" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_1330_p2" SOURCE="d4.cpp:107" VARIABLE="add_ln107" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln111_2_fu_2157_p2" SOURCE="d4.cpp:111" VARIABLE="add_ln111_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln111_1_fu_2163_p2" SOURCE="d4.cpp:111" VARIABLE="add_ln111_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln111_4_fu_2168_p2" SOURCE="d4.cpp:111" VARIABLE="add_ln111_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln111_3_fu_2174_p2" SOURCE="d4.cpp:111" VARIABLE="add_ln111_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_1_fu_3269_p2" SOURCE="d4.cpp:111" VARIABLE="out1_w_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln106_fu_1340_p2" SOURCE="d4.cpp:106" VARIABLE="add_ln106" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln106_1_fu_1346_p2" SOURCE="d4.cpp:106" VARIABLE="add_ln106_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln112_1_fu_2207_p2" SOURCE="d4.cpp:112" VARIABLE="add_ln112_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln112_fu_2213_p2" SOURCE="d4.cpp:112" VARIABLE="add_ln112" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln112_2_fu_2218_p2" SOURCE="d4.cpp:112" VARIABLE="add_ln112_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_2_fu_2224_p2" SOURCE="d4.cpp:112" VARIABLE="out1_w_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_2243_p2" SOURCE="d4.cpp:105" VARIABLE="add_ln105" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_2249_p2" SOURCE="d4.cpp:105" VARIABLE="add_ln105_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln105_2_fu_2263_p2" SOURCE="d4.cpp:105" VARIABLE="add_ln105_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln105_3_fu_2273_p2" SOURCE="d4.cpp:105" VARIABLE="add_ln105_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_1_fu_2289_p2" SOURCE="d4.cpp:113" VARIABLE="add_ln113_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln113_fu_2295_p2" SOURCE="d4.cpp:113" VARIABLE="add_ln113" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_2_fu_2301_p2" SOURCE="d4.cpp:113" VARIABLE="add_ln113_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_3_fu_2307_p2" SOURCE="d4.cpp:113" VARIABLE="out1_w_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_2323_p2" SOURCE="d4.cpp:104" VARIABLE="add_ln104" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln104_1_fu_2329_p2" SOURCE="d4.cpp:104" VARIABLE="add_ln104_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln104_2_fu_2335_p2" SOURCE="d4.cpp:104" VARIABLE="add_ln104_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln104_3_fu_2731_p2" SOURCE="d4.cpp:104" VARIABLE="add_ln104_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln104_4_fu_2739_p2" SOURCE="d4.cpp:104" VARIABLE="add_ln104_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_2743_p2" SOURCE="d4.cpp:114" VARIABLE="add_ln114_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln114_fu_2749_p2" SOURCE="d4.cpp:114" VARIABLE="add_ln114" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_2_fu_2755_p2" SOURCE="d4.cpp:114" VARIABLE="add_ln114_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_4_fu_2760_p2" SOURCE="d4.cpp:114" VARIABLE="out1_w_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln103_fu_2359_p2" SOURCE="d4.cpp:103" VARIABLE="add_ln103" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln103_1_fu_2365_p2" SOURCE="d4.cpp:103" VARIABLE="add_ln103_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln103_2_fu_2371_p2" SOURCE="d4.cpp:103" VARIABLE="add_ln103_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln103_3_fu_2377_p2" SOURCE="d4.cpp:103" VARIABLE="add_ln103_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln103_4_fu_2780_p2" SOURCE="d4.cpp:103" VARIABLE="add_ln103_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln103_5_fu_2788_p2" SOURCE="d4.cpp:103" VARIABLE="add_ln103_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_2802_p2" SOURCE="d4.cpp:115" VARIABLE="add_ln115_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln115_fu_2808_p2" SOURCE="d4.cpp:115" VARIABLE="add_ln115" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_2_fu_2814_p2" SOURCE="d4.cpp:115" VARIABLE="add_ln115_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_5_fu_2820_p2" SOURCE="d4.cpp:115" VARIABLE="out1_w_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln102_fu_2391_p2" SOURCE="d4.cpp:102" VARIABLE="add_ln102" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln102_1_fu_2397_p2" SOURCE="d4.cpp:102" VARIABLE="add_ln102_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_2_fu_2403_p2" SOURCE="d4.cpp:102" VARIABLE="add_ln102_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_3_fu_2409_p2" SOURCE="d4.cpp:102" VARIABLE="add_ln102_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_4_fu_2423_p2" SOURCE="d4.cpp:102" VARIABLE="add_ln102_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_6_fu_2433_p2" SOURCE="d4.cpp:102" VARIABLE="add_ln102_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln102_5_fu_2840_p2" SOURCE="d4.cpp:102" VARIABLE="add_ln102_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln102_7_fu_2848_p2" SOURCE="d4.cpp:102" VARIABLE="add_ln102_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_1_fu_2862_p2" SOURCE="d4.cpp:116" VARIABLE="add_ln116_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln116_fu_2868_p2" SOURCE="d4.cpp:116" VARIABLE="add_ln116" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_2_fu_2874_p2" SOURCE="d4.cpp:116" VARIABLE="add_ln116_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_6_fu_2880_p2" SOURCE="d4.cpp:116" VARIABLE="out1_w_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln117_fu_2439_p2" SOURCE="d4.cpp:117" VARIABLE="add_ln117" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_7_fu_2910_p2" SOURCE="d4.cpp:117" VARIABLE="out1_w_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_2918_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_1_fu_2445_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_2_fu_2450_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_4_fu_1356_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_5_fu_1362_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_6_fu_2456_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_7_fu_1368_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_8_fu_2461_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_9_fu_2465_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_10_fu_2470_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_10" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_11_fu_2475_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_11" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_3_fu_2481_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_12_fu_3282_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_12" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_8_fu_3287_p2" SOURCE="d4.cpp:118" VARIABLE="out1_w_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_fu_3297_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_1_fu_3303_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_3_fu_2487_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_4_fu_2493_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_5_fu_2499_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_6_fu_2505_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_7_fu_2511_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_8_fu_2517_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_9_fu_2522_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_10_fu_2528_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_10" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_2_fu_2534_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_9_fu_3324_p2" SOURCE="d4.cpp:119" VARIABLE="out1_w_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_2540_p2" SOURCE="d4.cpp:120" VARIABLE="add_ln120" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_1_fu_2546_p2" SOURCE="d4.cpp:120" VARIABLE="add_ln120_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln120_2_fu_2934_p2" SOURCE="d4.cpp:120" VARIABLE="add_ln120_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln120_3_fu_2938_p2" SOURCE="d4.cpp:120" VARIABLE="add_ln120_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln120_4_fu_2942_p2" SOURCE="d4.cpp:120" VARIABLE="add_ln120_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln120_5_fu_2948_p2" SOURCE="d4.cpp:120" VARIABLE="add_ln120_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_10_fu_2954_p2" SOURCE="d4.cpp:120" VARIABLE="out1_w_10" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_2552_p2" SOURCE="d4.cpp:121" VARIABLE="add_ln121" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln121_1_fu_2960_p2" SOURCE="d4.cpp:121" VARIABLE="add_ln121_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln121_2_fu_2964_p2" SOURCE="d4.cpp:121" VARIABLE="add_ln121_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln121_3_fu_2969_p2" SOURCE="d4.cpp:121" VARIABLE="add_ln121_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_11_fu_2974_p2" SOURCE="d4.cpp:121" VARIABLE="out1_w_11" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln122_fu_3150_p2" SOURCE="d4.cpp:122" VARIABLE="add_ln122" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_1_fu_3154_p2" SOURCE="d4.cpp:122" VARIABLE="add_ln122_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_12_fu_3159_p2" SOURCE="d4.cpp:122" VARIABLE="out1_w_12" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_3165_p2" SOURCE="d4.cpp:123" VARIABLE="add_ln123" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_13_fu_3171_p2" SOURCE="d4.cpp:123" VARIABLE="out1_w_13" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_3177_p2" SOURCE="d4.cpp:124" VARIABLE="add_ln124" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_14_fu_3183_p2" SOURCE="d4.cpp:124" VARIABLE="out1_w_14" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_15_fu_3331_p2" SOURCE="d4.cpp:125" VARIABLE="out1_w_15" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="test" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="mem_m_axi_U" SOURCE="" VARIABLE="" MODULE="test" LOOP="" BUNDLEDNAME="mem" DSP="0" BRAM="4" URAM="0"/>
</BindInfo>
