{{1 INOUT Src_rsc_singleport_data_out 0 INOUT clk 8.222} {2 INOUT Comp_rsc_singleport_data_out 0 INOUT clk 8.392} {3 INOUT Vga_rsc_singleport_data_out 0 INOUT clk 8.261} {0 INOUT start 0 INOUT clk 3.697} {4 IN nblevels_rsc_z 0 INOUT clk 0.000}} {{0 INOUT clk 0 INOUT clk 232.142}} {{0 INOUT clk 1 INOUT Src_rsc_singleport_data_in 6.117} {0 INOUT clk 1 INOUT Src_rsc_singleport_addr 9.560} {0 INOUT clk 1 INOUT Src_rsc_singleport_re 6.241} {0 INOUT clk 1 INOUT Src_rsc_singleport_we 5.782} {0 INOUT clk 2 INOUT Comp_rsc_singleport_data_in 6.574} {0 INOUT clk 2 INOUT Comp_rsc_singleport_addr 12.857} {0 INOUT clk 2 INOUT Comp_rsc_singleport_re 10.930} {0 INOUT clk 2 INOUT Comp_rsc_singleport_we 11.389} {0 INOUT clk 3 INOUT Vga_rsc_singleport_data_in 6.574} {0 INOUT clk 3 INOUT Vga_rsc_singleport_addr 12.857} {0 INOUT clk 3 INOUT Vga_rsc_singleport_re 10.924} {0 INOUT clk 3 INOUT Vga_rsc_singleport_we 3.605} {0 INOUT clk 0 INOUT done 1.108} {0 INOUT clk 5 OUT Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_z 0.811} {0 INOUT clk 1 INOUT Src_triosy_lz 1.665} {0 INOUT clk 2 INOUT Comp_triosy_lz 1.665} {0 INOUT clk 3 INOUT Vga_triosy_lz 1.665} {0 INOUT clk 4 IN nblevels_triosy_lz 1.665} {0 INOUT clk 5 OUT Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_lz 1.108}} {{0 INOUT start 1 INOUT Src_rsc_singleport_re 2.013} {0 INOUT start 1 INOUT Src_rsc_singleport_we 2.013} {0 INOUT start 2 INOUT Comp_rsc_singleport_re 2.013} {0 INOUT start 2 INOUT Comp_rsc_singleport_we 2.013} {0 INOUT start 3 INOUT Vga_rsc_singleport_re 2.013} {0 INOUT start 3 INOUT Vga_rsc_singleport_we 2.013} {1 INOUT Src_rsc_singleport_data_out 1 INOUT Src_rsc_singleport_data_in 4.260} {1 INOUT Src_rsc_singleport_data_out 1 INOUT Src_rsc_singleport_addr 7.703} {1 INOUT Src_rsc_singleport_data_out 2 INOUT Comp_rsc_singleport_data_in 4.717} {1 INOUT Src_rsc_singleport_data_out 3 INOUT Vga_rsc_singleport_data_in 4.717} {1 INOUT Src_rsc_singleport_data_out 3 INOUT Vga_rsc_singleport_addr 7.246} {2 INOUT Comp_rsc_singleport_data_out 1 INOUT Src_rsc_singleport_data_in 4.439} {2 INOUT Comp_rsc_singleport_data_out 1 INOUT Src_rsc_singleport_addr 7.873} {2 INOUT Comp_rsc_singleport_data_out 2 INOUT Comp_rsc_singleport_data_in 4.896} {2 INOUT Comp_rsc_singleport_data_out 3 INOUT Vga_rsc_singleport_data_in 4.896} {2 INOUT Comp_rsc_singleport_data_out 3 INOUT Vga_rsc_singleport_addr 7.416} {3 INOUT Vga_rsc_singleport_data_out 1 INOUT Src_rsc_singleport_data_in 4.299} {3 INOUT Vga_rsc_singleport_data_out 1 INOUT Src_rsc_singleport_addr 7.742} {3 INOUT Vga_rsc_singleport_data_out 2 INOUT Comp_rsc_singleport_data_in 4.756} {3 INOUT Vga_rsc_singleport_data_out 3 INOUT Vga_rsc_singleport_data_in 4.756} {3 INOUT Vga_rsc_singleport_data_out 3 INOUT Vga_rsc_singleport_addr 7.285}} {}
