// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module two_mm_stream_jki_jki_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln65,
        v13_address0,
        v13_ce0,
        v13_q0,
        C_buffer_address0,
        C_buffer_ce0,
        C_buffer_q0,
        d_col_address0,
        d_col_ce0,
        d_col_we0,
        d_col_d0,
        d_col_address1,
        d_col_ce1,
        d_col_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] zext_ln65;
output  [11:0] v13_address0;
output   v13_ce0;
input  [31:0] v13_q0;
output  [11:0] C_buffer_address0;
output   C_buffer_ce0;
input  [31:0] C_buffer_q0;
output  [5:0] d_col_address0;
output   d_col_ce0;
output   d_col_we0;
output  [31:0] d_col_d0;
output  [5:0] d_col_address1;
output   d_col_ce1;
input  [31:0] d_col_q1;

reg ap_idle;
reg v13_ce0;
reg C_buffer_ce0;
reg d_col_ce0;
reg d_col_we0;
reg d_col_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln70_fu_138_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [5:0] d_col_addr_reg_315;
reg   [5:0] d_col_addr_reg_315_pp0_iter1_reg;
reg   [5:0] d_col_addr_reg_315_pp0_iter2_reg;
reg   [5:0] d_col_addr_reg_315_pp0_iter3_reg;
reg   [5:0] d_col_addr_reg_315_pp0_iter4_reg;
reg   [5:0] d_col_addr_reg_315_pp0_iter5_reg;
wire   [31:0] grp_fu_110_p2;
reg   [31:0] v28_reg_331;
reg   [31:0] v29_reg_336;
wire   [31:0] grp_fu_106_p2;
reg   [31:0] v30_reg_341;
wire   [63:0] add_ln70_1_cast_fu_226_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln73_fu_254_p1;
wire   [63:0] zext_ln71_fu_231_p1;
reg   [6:0] i2_fu_46;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_i2_load;
wire   [6:0] add_ln71_fu_259_p2;
reg   [6:0] k1_fu_50;
reg   [6:0] ap_sig_allocacmp_k1_load;
wire   [6:0] select_ln70_1_fu_188_p3;
reg   [12:0] indvar_flatten_fu_54;
reg   [12:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [12:0] add_ln70_2_fu_144_p2;
wire   [0:0] icmp_ln71_fu_162_p2;
wire   [6:0] add_ln70_fu_156_p2;
wire   [5:0] empty_43_fu_176_p1;
wire   [5:0] empty_44_fu_200_p1;
wire   [11:0] tmp_5_cast_fu_180_p3;
wire   [11:0] tmp_451_cast_fu_204_p3;
wire   [11:0] select_ln70_2_fu_212_p3;
wire   [11:0] zext_ln65_cast_fu_116_p1;
wire   [11:0] add_ln70_1_fu_220_p2;
wire   [6:0] select_ln70_fu_168_p3;
wire   [5:0] trunc_ln73_fu_236_p1;
wire   [11:0] tmp_6_cast_fu_240_p3;
wire   [11:0] select_ln70_1_cast_fu_196_p1;
wire   [11:0] add_ln73_fu_248_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_done_reg = 1'b0;
end

two_mm_stream_jki_jki_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v29_reg_336),
    .din1(v28_reg_331),
    .ce(1'b1),
    .dout(grp_fu_106_p2)
);

two_mm_stream_jki_jki_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(C_buffer_q0),
    .din1(v13_q0),
    .ce(1'b1),
    .dout(grp_fu_110_p2)
);

two_mm_stream_jki_jki_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln70_fu_138_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i2_fu_46 <= add_ln71_fu_259_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i2_fu_46 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln70_fu_138_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_54 <= add_ln70_2_fu_144_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_54 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln70_fu_138_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            k1_fu_50 <= select_ln70_1_fu_188_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            k1_fu_50 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        d_col_addr_reg_315_pp0_iter1_reg <= d_col_addr_reg_315;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        d_col_addr_reg_315_pp0_iter2_reg <= d_col_addr_reg_315_pp0_iter1_reg;
        d_col_addr_reg_315_pp0_iter3_reg <= d_col_addr_reg_315_pp0_iter2_reg;
        d_col_addr_reg_315_pp0_iter4_reg <= d_col_addr_reg_315_pp0_iter3_reg;
        d_col_addr_reg_315_pp0_iter5_reg <= d_col_addr_reg_315_pp0_iter4_reg;
        v28_reg_331 <= grp_fu_110_p2;
        v30_reg_341 <= grp_fu_106_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_138_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_col_addr_reg_315 <= zext_ln71_fu_231_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v29_reg_336 <= d_col_q1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_buffer_ce0 = 1'b1;
    end else begin
        C_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln70_fu_138_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i2_load = 7'd0;
    end else begin
        ap_sig_allocacmp_i2_load = i2_fu_46;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_54;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k1_load = 7'd0;
    end else begin
        ap_sig_allocacmp_k1_load = k1_fu_50;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        d_col_ce0 = 1'b1;
    end else begin
        d_col_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_col_ce1 = 1'b1;
    end else begin
        d_col_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        d_col_we0 = 1'b1;
    end else begin
        d_col_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13_ce0 = 1'b1;
    end else begin
        v13_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_buffer_address0 = zext_ln73_fu_254_p1;

assign add_ln70_1_cast_fu_226_p1 = add_ln70_1_fu_220_p2;

assign add_ln70_1_fu_220_p2 = (select_ln70_2_fu_212_p3 + zext_ln65_cast_fu_116_p1);

assign add_ln70_2_fu_144_p2 = (ap_sig_allocacmp_indvar_flatten_load + 13'd1);

assign add_ln70_fu_156_p2 = (ap_sig_allocacmp_k1_load + 7'd1);

assign add_ln71_fu_259_p2 = (select_ln70_fu_168_p3 + 7'd1);

assign add_ln73_fu_248_p2 = (tmp_6_cast_fu_240_p3 + select_ln70_1_cast_fu_196_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign d_col_address0 = d_col_addr_reg_315_pp0_iter5_reg;

assign d_col_address1 = d_col_addr_reg_315;

assign d_col_d0 = v30_reg_341;

assign empty_43_fu_176_p1 = add_ln70_fu_156_p2[5:0];

assign empty_44_fu_200_p1 = ap_sig_allocacmp_k1_load[5:0];

assign icmp_ln70_fu_138_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 13'd4096) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_162_p2 = ((ap_sig_allocacmp_i2_load == 7'd64) ? 1'b1 : 1'b0);

assign select_ln70_1_cast_fu_196_p1 = select_ln70_1_fu_188_p3;

assign select_ln70_1_fu_188_p3 = ((icmp_ln71_fu_162_p2[0:0] == 1'b1) ? add_ln70_fu_156_p2 : ap_sig_allocacmp_k1_load);

assign select_ln70_2_fu_212_p3 = ((icmp_ln71_fu_162_p2[0:0] == 1'b1) ? tmp_5_cast_fu_180_p3 : tmp_451_cast_fu_204_p3);

assign select_ln70_fu_168_p3 = ((icmp_ln71_fu_162_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_i2_load);

assign tmp_451_cast_fu_204_p3 = {{empty_44_fu_200_p1}, {6'd0}};

assign tmp_5_cast_fu_180_p3 = {{empty_43_fu_176_p1}, {6'd0}};

assign tmp_6_cast_fu_240_p3 = {{trunc_ln73_fu_236_p1}, {6'd0}};

assign trunc_ln73_fu_236_p1 = select_ln70_fu_168_p3[5:0];

assign v13_address0 = add_ln70_1_cast_fu_226_p1;

assign zext_ln65_cast_fu_116_p1 = zext_ln65;

assign zext_ln71_fu_231_p1 = select_ln70_fu_168_p3;

assign zext_ln73_fu_254_p1 = add_ln73_fu_248_p2;

endmodule //two_mm_stream_jki_jki_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2
