Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Dec 28 20:36:15 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.127        0.000                      0                30862        0.033        0.000                      0                30862        3.750        0.000                       0                 10609  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.127        0.000                      0                30862        0.033        0.000                      0                30862        3.750        0.000                       0                 10609  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/icmp_ln22_reg_1073_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_v_v_reg_1123_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 3.633ns (37.925%)  route 5.947ns (62.075%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.754     3.048    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_clk
    SLICE_X22Y2          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/icmp_ln22_reg_1073_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDRE (Prop_fdre_C_Q)         0.518     3.566 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/icmp_ln22_reg_1073_reg[0]/Q
                         net (fo=59, routed)          1.137     4.703    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/icmp_ln22_reg_1073_reg_n_5_[0]
    SLICE_X25Y7          LUT5 (Prop_lut5_I4_O)        0.150     4.853 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_1_reg_1063[0]_i_1/O
                         net (fo=17, routed)          1.060     5.912    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_1_reg_1063[0]_i_1_n_5
    SLICE_X20Y8          LUT6 (Prop_lut6_I5_O)        0.326     6.238 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_44/O
                         net (fo=1, routed)           0.626     6.864    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_44_n_5
    SLICE_X21Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.249 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.249    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_19_n_5
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.583 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_33/O[1]
                         net (fo=3, routed)           0.537     8.119    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_33_n_11
    SLICE_X20Y9          LUT4 (Prop_lut4_I3_O)        0.303     8.422 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_26/O
                         net (fo=2, routed)           0.482     8.904    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_26_n_5
    SLICE_X22Y9          LUT5 (Prop_lut5_I4_O)        0.124     9.028 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_29/O
                         net (fo=1, routed)           0.000     9.028    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_29_n_5
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.280 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_13/O[0]
                         net (fo=2, routed)           0.667     9.948    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/mul_ln35_1_fu_424_p2[6]
    SLICE_X23Y9          LUT3 (Prop_lut3_I0_O)        0.295    10.243 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_23/O
                         net (fo=1, routed)           0.000    10.243    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/select_ln29_14_fu_429_p3[6]
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.883 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_12/O[3]
                         net (fo=1, routed)           0.809    11.692    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp_0_0_mid1_fu_481_p2[8]
    SLICE_X24Y10         LUT5 (Prop_lut5_I0_O)        0.306    11.998 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_3/O
                         net (fo=2, routed)           0.629    12.628    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_3_n_5
    SLICE_X24Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_v_v_reg_1123_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.567    12.747    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_clk
    SLICE_X24Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_v_v_reg_1123_reg[8]/C
                         clock pessimism              0.230    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X24Y13         FDRE (Setup_fdre_C_D)       -0.067    12.755    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_v_v_reg_1123_reg[8]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                         -12.628    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 3.939ns (44.222%)  route 4.968ns (55.778%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.735     3.029    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X26Y21         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.518     3.547 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/Q
                         net (fo=55, routed)          0.588     4.135    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121[1]
    SLICE_X25Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.259 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6/O
                         net (fo=1, routed)           0.000     4.259    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6_n_5
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.809 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.809    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.031 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.594     5.625    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.299     5.924 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12/O
                         net (fo=2, routed)           0.164     6.088    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12_n_5
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.212 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_4/O
                         net (fo=2, routed)           0.586     6.798    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_4_n_5
    SLICE_X26Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.922 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_8/O
                         net (fo=1, routed)           0.000     6.922    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_8_n_5
    SLICE_X26Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.500 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_1/O[2]
                         net (fo=3, routed)           0.592     8.092    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_fu_500_p2[8]
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.725     8.817 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429/O[1]
                         net (fo=1, routed)           0.521     9.338    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429_n_11
    SLICE_X23Y23         LUT6 (Prop_lut6_I3_O)        0.303     9.641 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_278/O
                         net (fo=1, routed)           0.292     9.934    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_278_n_5
    SLICE_X23Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.058 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_162/O
                         net (fo=1, routed)           0.149    10.207    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_21
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.331 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.154    10.485    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_584/ram_reg_0_28
    SLICE_X23Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.609 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_584/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.327    11.936    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.531    12.710    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    12.939    
                         clock uncertainty           -0.154    12.785    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.219    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.972ns  (logic 4.041ns (45.041%)  route 4.931ns (54.959%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.735     3.029    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X26Y21         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.518     3.547 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/Q
                         net (fo=55, routed)          0.588     4.135    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121[1]
    SLICE_X25Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.259 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6/O
                         net (fo=1, routed)           0.000     4.259    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6_n_5
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.809 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.809    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.031 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.594     5.625    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.299     5.924 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12/O
                         net (fo=2, routed)           0.164     6.088    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12_n_5
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.212 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_4/O
                         net (fo=2, routed)           0.586     6.798    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_4_n_5
    SLICE_X26Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.922 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_8/O
                         net (fo=1, routed)           0.000     6.922    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_8_n_5
    SLICE_X26Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.565 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.593     8.158    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_fu_500_p2[9]
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.887     9.045 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_357/O[2]
                         net (fo=1, routed)           0.449     9.493    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_357_n_10
    SLICE_X31Y23         LUT5 (Prop_lut5_I1_O)        0.302     9.795 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_210/O
                         net (fo=1, routed)           0.292    10.088    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_210_n_5
    SLICE_X31Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.212 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.433    10.645    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/ram_reg_0_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.769 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/ram_reg_0_i_20/O
                         net (fo=8, routed)           1.232    12.001    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[10]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.616    12.795    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.230    13.024    
                         clock uncertainty           -0.154    12.870    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    12.304    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 4.041ns (45.622%)  route 4.817ns (54.378%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.735     3.029    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X26Y21         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.518     3.547 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/Q
                         net (fo=55, routed)          0.588     4.135    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121[1]
    SLICE_X25Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.259 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6/O
                         net (fo=1, routed)           0.000     4.259    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6_n_5
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.809 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.809    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.031 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.594     5.625    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.299     5.924 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12/O
                         net (fo=2, routed)           0.164     6.088    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12_n_5
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.212 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_4/O
                         net (fo=2, routed)           0.586     6.798    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_4_n_5
    SLICE_X26Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.922 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_8/O
                         net (fo=1, routed)           0.000     6.922    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_8_n_5
    SLICE_X26Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.565 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.593     8.158    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_fu_500_p2[9]
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.887     9.045 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_357/O[2]
                         net (fo=1, routed)           0.449     9.493    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_357_n_10
    SLICE_X31Y23         LUT5 (Prop_lut5_I1_O)        0.302     9.795 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_210/O
                         net (fo=1, routed)           0.292    10.088    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_210_n_5
    SLICE_X31Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.212 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.433    10.645    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/ram_reg_0_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.769 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/ram_reg_0_i_20/O
                         net (fo=8, routed)           1.118    11.887    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[10]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.528    12.707    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.230    12.936    
                         clock uncertainty           -0.154    12.782    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    12.216    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -11.887    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 4.061ns (45.457%)  route 4.873ns (54.543%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.735     3.029    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X26Y21         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.518     3.547 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/Q
                         net (fo=55, routed)          0.588     4.135    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121[1]
    SLICE_X25Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.259 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6/O
                         net (fo=1, routed)           0.000     4.259    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6_n_5
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.809 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.809    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.031 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.594     5.625    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.299     5.924 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12/O
                         net (fo=2, routed)           0.164     6.088    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12_n_5
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.212 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_4/O
                         net (fo=2, routed)           0.586     6.798    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_4_n_5
    SLICE_X26Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.922 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_8/O
                         net (fo=1, routed)           0.000     6.922    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_8_n_5
    SLICE_X26Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.500 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_1/O[2]
                         net (fo=3, routed)           0.592     8.092    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_fu_500_p2[8]
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.848     8.940 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429/O[2]
                         net (fo=1, routed)           0.421     9.361    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429_n_10
    SLICE_X24Y24         LUT6 (Prop_lut6_I1_O)        0.302     9.663 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_269/O
                         net (fo=1, routed)           0.279     9.942    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_269_n_5
    SLICE_X24Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.066 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_157/O
                         net (fo=1, routed)           0.161    10.228    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[10]
    SLICE_X24Y24         LUT6 (Prop_lut6_I1_O)        0.124    10.352 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_50/O
                         net (fo=1, routed)           0.330    10.682    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_576/ram_reg_0_1
    SLICE_X24Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.806 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_576/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.157    11.963    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.611    12.790    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    13.019    
                         clock uncertainty           -0.154    12.865    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.299    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 4.041ns (45.360%)  route 4.868ns (54.640%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.735     3.029    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X26Y21         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.518     3.547 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/Q
                         net (fo=55, routed)          0.588     4.135    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121[1]
    SLICE_X25Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.259 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6/O
                         net (fo=1, routed)           0.000     4.259    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6_n_5
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.809 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.809    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.031 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.594     5.625    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.299     5.924 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12/O
                         net (fo=2, routed)           0.164     6.088    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12_n_5
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.212 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_4/O
                         net (fo=2, routed)           0.586     6.798    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_4_n_5
    SLICE_X26Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.922 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_8/O
                         net (fo=1, routed)           0.000     6.922    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_8_n_5
    SLICE_X26Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.565 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.593     8.158    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_fu_500_p2[9]
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.887     9.045 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_357/O[2]
                         net (fo=1, routed)           0.449     9.493    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_357_n_10
    SLICE_X31Y23         LUT5 (Prop_lut5_I1_O)        0.302     9.795 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_210/O
                         net (fo=1, routed)           0.292    10.088    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_210_n_5
    SLICE_X31Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.212 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.433    10.645    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/ram_reg_0_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.769 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/ram_reg_0_i_20/O
                         net (fo=8, routed)           1.169    11.938    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[10]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.611    12.790    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.230    13.019    
                         clock uncertainty           -0.154    12.865    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    12.299    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/out_w_reg_759_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 4.190ns (48.315%)  route 4.482ns (51.685%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.670     2.964    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/ap_clk
    SLICE_X38Y0          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/out_w_reg_759_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/out_w_reg_759_reg[3]/Q
                         net (fo=2, routed)           0.431     3.913    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/out_w_reg_759[3]
    SLICE_X36Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.037 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/p_i_22__3/O
                         net (fo=1, routed)           0.000     4.037    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/p_i_22__3_n_5
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.570 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/p_i_19__5/CO[3]
                         net (fo=1, routed)           0.000     4.570    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/p_i_19__5_n_5
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.687 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/p_i_18__5/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/p_i_18__5_n_5
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.941 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/p_i_17__5/CO[0]
                         net (fo=1, routed)           0.475     5.416    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/network_mac_muladd_11ns_5ns_11s_15_1_1_U130/network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U/CO[0]
    SLICE_X34Y1          LUT5 (Prop_lut5_I0_O)        0.367     5.783 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/network_mac_muladd_11ns_5ns_11s_15_1_1_U130/network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U/p_i_6__1/O
                         net (fo=38, routed)          0.800     6.583    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/network_mac_muladd_11ns_5ns_11s_15_1_1_U130/network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U/select_ln24_2_fu_536_p3[10]
    DSP48_X2Y0           DSP48E1 (Prop_dsp48e1_C[44]_P[3])
                                                      1.820     8.403 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/network_mac_muladd_11ns_5ns_11s_15_1_1_U130/network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U/p/P[3]
                         net (fo=1, routed)           0.921     9.324    design_1_i/network_0/inst/grp_padding2d_fix16_fu_515/input_r_address0[3]
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.448 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_515/ram_reg_0_i_98__0/O
                         net (fo=1, routed)           0.571    10.018    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_47
    SLICE_X36Y8          LUT5 (Prop_lut5_I3_O)        0.124    10.142 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_48__0/O
                         net (fo=1, routed)           0.000    10.142    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_48__0_n_5
    SLICE_X36Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    10.351 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_12__0/O
                         net (fo=8, routed)           1.285    11.636    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[3]
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.591    12.770    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.129    12.899    
                         clock uncertainty           -0.154    12.745    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.739    12.006    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 3.939ns (44.758%)  route 4.862ns (55.242%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.735     3.029    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X26Y21         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.518     3.547 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/Q
                         net (fo=55, routed)          0.588     4.135    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121[1]
    SLICE_X25Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.259 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6/O
                         net (fo=1, routed)           0.000     4.259    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6_n_5
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.809 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.809    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.031 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.594     5.625    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.299     5.924 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12/O
                         net (fo=2, routed)           0.164     6.088    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12_n_5
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.212 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_4/O
                         net (fo=2, routed)           0.586     6.798    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_4_n_5
    SLICE_X26Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.922 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_8/O
                         net (fo=1, routed)           0.000     6.922    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_8_n_5
    SLICE_X26Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.500 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_1/O[2]
                         net (fo=3, routed)           0.592     8.092    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_fu_500_p2[8]
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.725     8.817 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429/O[1]
                         net (fo=1, routed)           0.521     9.338    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429_n_11
    SLICE_X23Y23         LUT6 (Prop_lut6_I3_O)        0.303     9.641 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_278/O
                         net (fo=1, routed)           0.292     9.934    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_278_n_5
    SLICE_X23Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.058 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_162/O
                         net (fo=1, routed)           0.149    10.207    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_21
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.331 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.154    10.485    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_584/ram_reg_0_28
    SLICE_X23Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.609 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_584/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.221    11.830    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.526    12.705    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.230    12.934    
                         clock uncertainty           -0.154    12.780    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.214    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -11.830    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/icmp_ln22_reg_1073_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.299ns  (logic 3.633ns (39.068%)  route 5.666ns (60.932%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.754     3.048    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_clk
    SLICE_X22Y2          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/icmp_ln22_reg_1073_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDRE (Prop_fdre_C_Q)         0.518     3.566 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/icmp_ln22_reg_1073_reg[0]/Q
                         net (fo=59, routed)          1.137     4.703    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/icmp_ln22_reg_1073_reg_n_5_[0]
    SLICE_X25Y7          LUT5 (Prop_lut5_I4_O)        0.150     4.853 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_1_reg_1063[0]_i_1/O
                         net (fo=17, routed)          1.060     5.912    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_1_reg_1063[0]_i_1_n_5
    SLICE_X20Y8          LUT6 (Prop_lut6_I5_O)        0.326     6.238 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_44/O
                         net (fo=1, routed)           0.626     6.864    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_44_n_5
    SLICE_X21Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.249 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.249    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_19_n_5
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.583 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_33/O[1]
                         net (fo=3, routed)           0.537     8.119    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_33_n_11
    SLICE_X20Y9          LUT4 (Prop_lut4_I3_O)        0.303     8.422 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_26/O
                         net (fo=2, routed)           0.482     8.904    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_26_n_5
    SLICE_X22Y9          LUT5 (Prop_lut5_I4_O)        0.124     9.028 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_29/O
                         net (fo=1, routed)           0.000     9.028    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_29_n_5
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.280 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_13/O[0]
                         net (fo=2, routed)           0.667     9.948    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/mul_ln35_1_fu_424_p2[6]
    SLICE_X23Y9          LUT3 (Prop_lut3_I0_O)        0.295    10.243 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_23/O
                         net (fo=1, routed)           0.000    10.243    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/select_ln29_14_fu_429_p3[6]
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.883 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_12/O[3]
                         net (fo=1, routed)           0.809    11.692    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp_0_0_mid1_fu_481_p2[8]
    SLICE_X24Y10         LUT5 (Prop_lut5_I0_O)        0.306    11.998 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_3/O
                         net (fo=2, routed)           0.349    12.347    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_3_n_5
    SLICE_X28Y10         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.569    12.748    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_clk
    SLICE_X28Y10         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_3_psdsp/C
                         clock pessimism              0.230    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X28Y10         FDRE (Setup_fdre_C_D)       -0.040    12.784    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/tmp5_0_0_mid2_reg_1135_reg_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -12.347    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/out_w_reg_759_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.602ns  (logic 4.222ns (49.082%)  route 4.380ns (50.918%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.670     2.964    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/ap_clk
    SLICE_X38Y0          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/out_w_reg_759_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/out_w_reg_759_reg[3]/Q
                         net (fo=2, routed)           0.431     3.913    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/out_w_reg_759[3]
    SLICE_X36Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.037 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/p_i_22__3/O
                         net (fo=1, routed)           0.000     4.037    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/p_i_22__3_n_5
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.570 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/p_i_19__5/CO[3]
                         net (fo=1, routed)           0.000     4.570    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/p_i_19__5_n_5
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.687 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/p_i_18__5/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/p_i_18__5_n_5
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.941 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/p_i_17__5/CO[0]
                         net (fo=1, routed)           0.475     5.416    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/network_mac_muladd_11ns_5ns_11s_15_1_1_U130/network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U/CO[0]
    SLICE_X34Y1          LUT5 (Prop_lut5_I0_O)        0.367     5.783 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/network_mac_muladd_11ns_5ns_11s_15_1_1_U130/network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U/p_i_6__1/O
                         net (fo=38, routed)          0.800     6.583    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/network_mac_muladd_11ns_5ns_11s_15_1_1_U130/network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U/select_ln24_2_fu_536_p3[10]
    DSP48_X2Y0           DSP48E1 (Prop_dsp48e1_C[44]_P[2])
                                                      1.820     8.403 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_554/network_mac_muladd_11ns_5ns_11s_15_1_1_U130/network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U/p/P[2]
                         net (fo=1, routed)           0.998     9.400    design_1_i/network_0/inst/grp_padding2d_fix16_fu_515/input_r_address0[2]
    SLICE_X37Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.524 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_515/ram_reg_0_i_101__0/O
                         net (fo=1, routed)           0.361     9.885    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_45
    SLICE_X36Y7          LUT5 (Prop_lut5_I3_O)        0.124    10.009 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_50__0/O
                         net (fo=1, routed)           0.000    10.009    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_50__0_n_5
    SLICE_X36Y7          MUXF7 (Prop_muxf7_I0_O)      0.241    10.250 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_13__0/O
                         net (fo=8, routed)           1.316    11.566    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[2]
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       1.591    12.770    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.129    12.899    
                         clock uncertainty           -0.154    12.745    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.740    12.005    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.005    
                         arrival time                         -11.566    
  -------------------------------------------------------------------
                         slack                                  0.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/network_0/inst/grp_padding2d_fix16_fu_515/add_ln30_reg_854_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_padding2d_fix16_fu_515/i_count_1_reg_278_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.510%)  route 0.197ns (51.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.561     0.896    design_1_i/network_0/inst/grp_padding2d_fix16_fu_515/ap_clk
    SLICE_X49Y3          FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_515/add_ln30_reg_854_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_515/add_ln30_reg_854_reg[1]/Q
                         net (fo=1, routed)           0.197     1.235    design_1_i/network_0/inst/grp_padding2d_fix16_fu_515/add_ln30_reg_854[1]
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.045     1.280 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_515/i_count_1_reg_278[1]_i_1/O
                         net (fo=1, routed)           0.000     1.280    design_1_i/network_0/inst/grp_padding2d_fix16_fu_515/i_count_1_reg_278[1]_i_1_n_5
    SLICE_X51Y3          FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_515/i_count_1_reg_278_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.825     1.191    design_1_i/network_0/inst/grp_padding2d_fix16_fu_515/ap_clk
    SLICE_X51Y3          FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_515/i_count_1_reg_278_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y3          FDRE (Hold_fdre_C_D)         0.091     1.247    design_1_i/network_0/inst/grp_padding2d_fix16_fu_515/i_count_1_reg_278_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/indvar_flatten39_reg_175_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/add_ln18_reg_820_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.250ns (58.345%)  route 0.178ns (41.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.561     0.897    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/ap_clk
    SLICE_X47Y8          FDRE                                         r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/indvar_flatten39_reg_175_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/indvar_flatten39_reg_175_reg[4]/Q
                         net (fo=2, routed)           0.178     1.216    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/indvar_flatten39_reg_175_reg_n_5_[4]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.325 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/add_ln18_reg_820_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.325    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/add_ln18_fu_519_p2[4]
    SLICE_X50Y7          FDRE                                         r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/add_ln18_reg_820_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.824     1.190    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/ap_clk
    SLICE_X50Y7          FDRE                                         r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/add_ln18_reg_820_reg[4]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.134     1.289    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/add_ln18_reg_820_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.596     0.932    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.128    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X14Y44         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.865     1.231    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X14Y44         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X14Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.091    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.625     0.961    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X5Y43          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.102 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.056     1.157    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X4Y43          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.894     1.260    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X4Y43          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X4Y43          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.120    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.623     0.959    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X7Y39          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.100 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     1.155    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X6Y39          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.892     1.258    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X6Y39          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.286     0.972    
    SLICE_X6Y39          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.118    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.588     0.924    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y39         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                         net (fo=1, routed)           0.056     1.120    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X30Y39         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.856     1.222    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X30Y39         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.286     0.937    
    SLICE_X30Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.084    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1080]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.581     0.917    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X27Y28         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1080]/Q
                         net (fo=1, routed)           0.056     1.113    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X26Y28         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.847     1.213    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X26Y28         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.284     0.930    
    SLICE_X26Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.077    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.812%)  route 0.228ns (58.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.572     0.908    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X54Y27         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][15]/Q
                         net (fo=1, routed)           0.228     1.300    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[47]
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.877     1.243    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.282     0.961    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296     1.257    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.900%)  route 0.227ns (58.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.557     0.893    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X38Y51         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[15]/Q
                         net (fo=1, routed)           0.227     1.284    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[15]
    SLICE_X38Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.830     1.196    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X38Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.075     1.241    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.607%)  route 0.117ns (45.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.579     0.915    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X57Y34         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[11]/Q
                         net (fo=1, routed)           0.117     1.173    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[11]
    SLICE_X54Y34         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10618, routed)       0.844     1.210    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X54Y34         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4/CLK
                         clock pessimism             -0.263     0.947    
    SLICE_X54Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.130    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y3    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/network_mul_mul_16s_16s_30_1_1_U80/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y2    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/network_mul_mul_16s_16s_30_1_1_U84/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y11   design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/network_mul_mul_16s_16s_30_1_1_U48/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y10   design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/network_mul_mul_16s_16s_30_1_1_U52/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y1    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_533/add_ln34_reg_882_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y0    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/network_mul_mul_16s_16s_30_1_1_U85/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y9    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_509/network_mul_mul_16s_16s_30_1_1_U15/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y1    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y5    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y4    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_479/network_mul_mul_16s_16s_30_1_1_U86/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y14  design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y14  design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y14  design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y14  design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y28  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y28  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y28  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y28  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y28  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y28  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y28  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y28  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X4Y45   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X4Y45   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



