================================================================
== Design Size Report
================================================================

* Instructions per Function for each Compilation Phase
+--------------------------------------+--------------------------+--------------+-------------------+----------------------+---------------+
| Function                             | Location                 | Compile/Link | Unroll/Inline     | Performance/Pipeline | Optimizations |
+--------------------------------------+--------------------------+--------------+-------------------+----------------------+---------------+
| + model_test                         | model_test.cpp:7         | 41,785       | 19,612            | 3,666                | 3,778         |
|  + conv_2d_cl<ap_fixed<12, 4, A...   | nnet_conv2d.h:42         | 41,777       | 19,604            | 3,563                | 3,571         |
|   + conv_2d_latency_cl<ap_fixed<...  | nnet_conv2d_latency.h:11 | 41,775       | 19,602            | 3,560                | 3,567         |
|      fill_buffer                     | nnet_code_gen.h:17       | 40,940       |  6,105            |                      |               |
|      product                         | nnet_mult.h:70           |    155       |                   |                      |               |
|      cast<ap_fixed<12, 4, AP_RND,... | nnet_mult.h:110          |     61       |    420 (20 calls) |                      |               |
+--------------------------------------+--------------------------+--------------+-------------------+----------------------+---------------+

* Description of Compilation Phases
+----------------------+------------------------------------------------------------+
| Compilation Phase    | Description                                                |
+----------------------+------------------------------------------------------------+
| Compile/Link         | All functions are compiled and linked into a single design |
| Unroll/Inline        | After user unroll and inline pragmas are applied           |
| Performance/Pipeline | After performance and pipeline pragmas are applied         |
| Optimizations        | After high level synthesis optimizations                   |
+----------------------+------------------------------------------------------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


