abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 3224627284
maxLevel = 1
[92418] is replaced by [122545] with estimated error 0
error = 0
area = 2736
delay = 69.4
#gates = 1119
output circuit appNtk/c7552_1_0_2736_69.4.blif
time = 26348319 us
--------------- round 2 ---------------
seed = 1208451244
maxLevel = 1
[122760] is replaced by [122532] with estimated error 0
error = 0
area = 2719
delay = 69.4
#gates = 1112
output circuit appNtk/c7552_2_0_2719_69.4.blif
time = 52123573 us
--------------- round 3 ---------------
seed = 2339990181
maxLevel = 1
[133800] is replaced by [122532] with estimated error 2e-05
error = 2e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit appNtk/c7552_3_2e-05_2710_69.4.blif
time = 78420692 us
--------------- round 4 ---------------
seed = 2562357836
maxLevel = 1
[38381] is replaced by [125860] with estimated error 4e-05
error = 4e-05
area = 2708
delay = 69.4
#gates = 1107
output circuit appNtk/c7552_4_4e-05_2708_69.4.blif
time = 103097011 us
--------------- round 5 ---------------
seed = 4053331505
maxLevel = 1
[32818] is replaced by [122701] with estimated error 0.00011
error = 0.00011
area = 2703
delay = 69.4
#gates = 1105
output circuit appNtk/c7552_5_0.00011_2703_69.4.blif
time = 127351455 us
--------------- round 6 ---------------
seed = 1534270464
maxLevel = 1
[125607] is replaced by [122485] with estimated error 7e-05
error = 7e-05
area = 2701
delay = 69.4
#gates = 1104
output circuit appNtk/c7552_6_7e-05_2701_69.4.blif
time = 150835323 us
--------------- round 7 ---------------
seed = 3985823376
maxLevel = 1
[124903] is replaced by zero with estimated error 0.00018
error = 0.00018
area = 2694
delay = 69.4
#gates = 1101
output circuit appNtk/c7552_7_0.00018_2694_69.4.blif
time = 174342050 us
--------------- round 8 ---------------
seed = 3172783167
maxLevel = 1
10729 is replaced by one with estimated error 0.00011
error = 0.00011
area = 2685
delay = 69.4
#gates = 1098
output circuit appNtk/c7552_8_0.00011_2685_69.4.blif
time = 197898595 us
--------------- round 9 ---------------
seed = 1424804492
maxLevel = 1
[126882] is replaced by [122538] with estimated error 0.00013
error = 0.00013
area = 2679
delay = 69.4
#gates = 1096
output circuit appNtk/c7552_9_0.00013_2679_69.4.blif
time = 225017130 us
--------------- round 10 ---------------
seed = 595689308
maxLevel = 1
[116062] is replaced by [125031] with estimated error 0.00013
error = 0.00013
area = 2674
delay = 69.4
#gates = 1094
output circuit appNtk/c7552_10_0.00013_2674_69.4.blif
time = 248794984 us
--------------- round 11 ---------------
seed = 3230107779
maxLevel = 1
[122795] is replaced by [122552] with estimated error 0.00026
error = 0.00026
area = 2667
delay = 69.4
#gates = 1092
output circuit appNtk/c7552_11_0.00026_2667_69.4.blif
time = 272295221 us
--------------- round 12 ---------------
seed = 545376644
maxLevel = 1
[122804] is replaced by [125951] with estimated error 0.00026
error = 0.00026
area = 2657
delay = 69.4
#gates = 1088
output circuit appNtk/c7552_12_0.00026_2657_69.4.blif
time = 295374753 us
--------------- round 13 ---------------
seed = 2037553359
maxLevel = 1
[125603] is replaced by [125421] with estimated error 0.00039
error = 0.00039
area = 2654
delay = 69.4
#gates = 1086
output circuit appNtk/c7552_13_0.00039_2654_69.4.blif
time = 318273909 us
--------------- round 14 ---------------
seed = 1333510346
maxLevel = 1
[122763] is replaced by one with estimated error 0.00043
error = 0.00043
area = 2649
delay = 69.4
#gates = 1084
output circuit appNtk/c7552_14_0.00043_2649_69.4.blif
time = 342381892 us
--------------- round 15 ---------------
seed = 25749849
maxLevel = 1
[111393] is replaced by [125951] with inverter with estimated error 0.00036
error = 0.00036
area = 2648
delay = 69.4
#gates = 1084
output circuit appNtk/c7552_15_0.00036_2648_69.4.blif
time = 376082373 us
--------------- round 16 ---------------
seed = 1450169086
maxLevel = 1
[127134] is replaced by [122641] with estimated error 0.00042
error = 0.00042
area = 2645
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_16_0.00042_2645_69.4.blif
time = 409164452 us
--------------- round 17 ---------------
seed = 4073741579
maxLevel = 1
[132070] is replaced by [125974] with inverter with estimated error 0.00046
error = 0.00046
area = 2643
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_17_0.00046_2643_69.4.blif
time = 441672438 us
--------------- round 18 ---------------
seed = 2534476840
maxLevel = 1
[119502] is replaced by n1443 with estimated error 0.00036
error = 0.00036
area = 2641
delay = 69.4
#gates = 1081
output circuit appNtk/c7552_18_0.00036_2641_69.4.blif
time = 475116550 us
--------------- round 19 ---------------
seed = 2766294953
maxLevel = 1
[122785] is replaced by [122492] with estimated error 0.00038
error = 0.00038
area = 2638
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_19_0.00038_2638_69.4.blif
time = 504969482 us
--------------- round 20 ---------------
seed = 1100979707
maxLevel = 1
[122786] is replaced by [122590] with estimated error 0.0006
error = 0.0006
area = 2635
delay = 69.4
#gates = 1079
output circuit appNtk/c7552_20_0.0006_2635_69.4.blif
time = 535577437 us
--------------- round 21 ---------------
seed = 3387383510
maxLevel = 1
[126896] is replaced by one with estimated error 0.00059
error = 0.00059
area = 2631
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_21_0.00059_2631_69.4.blif
time = 568754598 us
--------------- round 22 ---------------
seed = 586158178
maxLevel = 1
[126564] is replaced by 201 with estimated error 0.00052
error = 0.00052
area = 2627
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_22_0.00052_2627_69.4.blif
time = 598493904 us
--------------- round 23 ---------------
seed = 4053137591
maxLevel = 1
[125290] is replaced by [124611] with estimated error 0.00054
error = 0.00054
area = 2624
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_23_0.00054_2624_69.4.blif
time = 628537387 us
--------------- round 24 ---------------
seed = 1817509041
maxLevel = 1
[119498] is replaced by zero with estimated error 0.00061
error = 0.00061
area = 2622
delay = 69.4
#gates = 1073
output circuit appNtk/c7552_24_0.00061_2622_69.4.blif
time = 660141142 us
--------------- round 25 ---------------
seed = 3597457976
maxLevel = 1
[24321] is replaced by [125087] with estimated error 0.00068
error = 0.00068
area = 2620
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_25_0.00068_2620_69.4.blif
time = 695424755 us
--------------- round 26 ---------------
seed = 599018484
maxLevel = 1
[122987] is replaced by [125075] with estimated error 0.00051
error = 0.00051
area = 2618
delay = 69.4
#gates = 1071
output circuit appNtk/c7552_26_0.00051_2618_69.4.blif
time = 729332053 us
--------------- round 27 ---------------
seed = 57744533
maxLevel = 1
[125449] is replaced by [122532] with estimated error 0.00056
error = 0.00056
area = 2616
delay = 69.4
#gates = 1070
output circuit appNtk/c7552_27_0.00056_2616_69.4.blif
time = 762167157 us
--------------- round 28 ---------------
seed = 3159315399
maxLevel = 1
[149992] is replaced by [125598] with inverter with estimated error 0.00074
error = 0.00074
area = 2609
delay = 69.4
#gates = 1068
output circuit appNtk/c7552_28_0.00074_2609_69.4.blif
time = 798215295 us
--------------- round 29 ---------------
seed = 1396198389
maxLevel = 1
n1445 is replaced by [122694] with estimated error 0.00064
error = 0.00064
area = 2606
delay = 69.4
#gates = 1066
output circuit appNtk/c7552_29_0.00064_2606_69.4.blif
time = 829842502 us
--------------- round 30 ---------------
seed = 1603752521
maxLevel = 1
[124064] is replaced by [122567] with estimated error 0.00068
error = 0.00068
area = 2605
delay = 65.9
#gates = 1065
output circuit appNtk/c7552_30_0.00068_2605_65.9.blif
time = 859662174 us
--------------- round 31 ---------------
seed = 1620249987
maxLevel = 1
[126845] is replaced by [123513] with estimated error 0.00071
error = 0.00071
area = 2602
delay = 65.9
#gates = 1064
output circuit appNtk/c7552_31_0.00071_2602_65.9.blif
time = 889600818 us
--------------- round 32 ---------------
seed = 4193425387
maxLevel = 1
[118996] is replaced by [125972] with estimated error 0.00097
error = 0.00097
area = 2597
delay = 65.9
#gates = 1062
output circuit appNtk/c7552_32_0.00097_2597_65.9.blif
time = 918913183 us
--------------- round 33 ---------------
seed = 430074957
maxLevel = 1
n1443 is replaced by zero with estimated error 0.00098
error = 0.00098
area = 2596
delay = 65.9
#gates = 1061
output circuit appNtk/c7552_33_0.00098_2596_65.9.blif
time = 950016615 us
--------------- round 34 ---------------
seed = 1634514849
maxLevel = 1
[126069] is replaced by [267980] with estimated error 0.00093
error = 0.00093
area = 2595
delay = 65.9
#gates = 1060
output circuit appNtk/c7552_34_0.00093_2595_65.9.blif
time = 982899181 us
--------------- round 35 ---------------
seed = 390331182
maxLevel = 1
[124460] is replaced by [125087] with estimated error 0.00098
error = 0.00098
area = 2594
delay = 65.9
#gates = 1059
output circuit appNtk/c7552_35_0.00098_2594_65.9.blif
time = 1016535040 us
--------------- round 36 ---------------
seed = 904262588
maxLevel = 1
[25153] is replaced by [123544] with inverter with estimated error 0.00106
error = 0.00106
area = 2593
delay = 65.9
#gates = 1059
output circuit appNtk/c7552_36_0.00106_2593_65.9.blif
time = 1048909319 us
--------------- round 37 ---------------
seed = 2852181026
maxLevel = 1
[122776] is replaced by [122772] with estimated error 0.00109
error = 0.00109
area = 2587
delay = 65.9
#gates = 1056
output circuit appNtk/c7552_37_0.00109_2587_65.9.blif
time = 1080604426 us
--------------- round 38 ---------------
seed = 997645100
maxLevel = 1
[122807] is replaced by [125951] with inverter with estimated error 0.00101
error = 0.00101
area = 2584
delay = 65.9
#gates = 1056
output circuit appNtk/c7552_38_0.00101_2584_65.9.blif
time = 1109587021 us
--------------- round 39 ---------------
seed = 2234936924
maxLevel = 1
[113138] is replaced by [122770] with estimated error 0.00173
error = 0.00173
area = 2562
delay = 65.9
#gates = 1048
output circuit appNtk/c7552_39_0.00173_2562_65.9.blif
time = 1138574329 us
--------------- round 40 ---------------
seed = 3554121903
maxLevel = 1
[122742] is replaced by one with estimated error 0.00192
error = 0.00192
area = 2552
delay = 65.9
#gates = 1044
output circuit appNtk/c7552_40_0.00192_2552_65.9.blif
time = 1167180536 us
--------------- round 41 ---------------
seed = 1678081970
maxLevel = 1
[122823] is replaced by [126477] with estimated error 0.00265
error = 0.00265
area = 2548
delay = 65.9
#gates = 1042
output circuit appNtk/c7552_41_0.00265_2548_65.9.blif
time = 1195785262 us
--------------- round 42 ---------------
seed = 520427814
maxLevel = 1
[24292] is replaced by 486 with estimated error 0.00284
error = 0.00284
area = 2546
delay = 65.9
#gates = 1041
output circuit appNtk/c7552_42_0.00284_2546_65.9.blif
time = 1224146580 us
--------------- round 43 ---------------
seed = 1360792923
maxLevel = 1
[126222] is replaced by [122532] with estimated error 0.00279
error = 0.00279
area = 2545
delay = 65.9
#gates = 1040
output circuit appNtk/c7552_43_0.00279_2545_65.9.blif
time = 1253217078 us
--------------- round 44 ---------------
seed = 1279482929
maxLevel = 1
exceed error bound
