;redcode
;assert 1
	SPL 0, <402
	CMP -209, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB 210, 31
	SUB 210, 31
	ADD 12, @10
	SUB 361, @160
	SUB 611, 600
	SUB #12, @202
	JMN 361, #160
	SUB 0, 10
	SUB @121, 103
	SUB #0, 0
	SUB @127, 106
	SUB @121, 103
	SUB 401, @800
	SUB 0, 10
	SPL 0, <402
	SUB 401, @800
	MOV @-129, 100
	MOV -7, <-20
	SUB -209, <-120
	SUB 361, @160
	ADD 12, @10
	SUB #0, 0
	CMP @127, 106
	CMP -209, <-120
	MOV -7, <-20
	CMP -209, <-120
	ADD #290, <1
	SUB @-129, 100
	SUB #0, 0
	CMP @-129, 100
	CMP @-129, 100
	JMN 0, 10
	JMN 0, 10
	SUB -209, <-120
	JMN @12, #202
	SUB -209, <-120
	SPL <121, 103
	SUB 361, @160
	ADD 30, 9
	CMP @127, 106
	SUB 0, 10
	JMZ 107, #0
	CMP @127, 106
	JMN @12, #202
	JMN @12, #202
	ADD 3, 20
	ADD 30, 9
