###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       316289   # Number of WRITE/WRITEP commands
num_reads_done                 =       710445   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       541374   # Number of read row buffer hits
num_read_cmds                  =       710442   # Number of READ/READP commands
num_writes_done                =       316301   # Number of read requests issued
num_write_row_hits             =       245845   # Number of write row buffer hits
num_act_cmds                   =       240465   # Number of ACT commands
num_pre_cmds                   =       240435   # Number of PRE commands
num_ondemand_pres              =       216481   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9521072   # Cyles of rank active rank.0
rank_active_cycles.1           =      9268902   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       478928   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       731098   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       966974   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9623   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3399   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1852   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2349   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3444   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4652   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         8416   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5366   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          572   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20102   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           35   # Write cmd latency (cycles)
write_latency[20-39]           =          780   # Write cmd latency (cycles)
write_latency[40-59]           =         1398   # Write cmd latency (cycles)
write_latency[60-79]           =         3067   # Write cmd latency (cycles)
write_latency[80-99]           =         6449   # Write cmd latency (cycles)
write_latency[100-119]         =         9062   # Write cmd latency (cycles)
write_latency[120-139]         =        12182   # Write cmd latency (cycles)
write_latency[140-159]         =        14860   # Write cmd latency (cycles)
write_latency[160-179]         =        17030   # Write cmd latency (cycles)
write_latency[180-199]         =        18738   # Write cmd latency (cycles)
write_latency[200-]            =       232688   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       269687   # Read request latency (cycles)
read_latency[40-59]            =        87342   # Read request latency (cycles)
read_latency[60-79]            =       107366   # Read request latency (cycles)
read_latency[80-99]            =        39777   # Read request latency (cycles)
read_latency[100-119]          =        29132   # Read request latency (cycles)
read_latency[120-139]          =        24652   # Read request latency (cycles)
read_latency[140-159]          =        16074   # Read request latency (cycles)
read_latency[160-179]          =        12420   # Read request latency (cycles)
read_latency[180-199]          =        10403   # Read request latency (cycles)
read_latency[200-]             =       113589   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.57891e+09   # Write energy
read_energy                    =   2.8645e+09   # Read energy
act_energy                     =  6.57912e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.29885e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.50927e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94115e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78379e+09   # Active standby energy rank.1
average_read_latency           =      126.455   # Average read request latency (cycles)
average_interarrival           =      9.73946   # Average request interarrival latency (cycles)
total_energy                   =  1.81117e+10   # Total energy (pJ)
average_power                  =      1811.17   # Average power (mW)
average_bandwidth              =      8.76157   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       304265   # Number of WRITE/WRITEP commands
num_reads_done                 =       691327   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       523090   # Number of read row buffer hits
num_read_cmds                  =       691324   # Number of READ/READP commands
num_writes_done                =       304271   # Number of read requests issued
num_write_row_hits             =       235083   # Number of write row buffer hits
num_act_cmds                   =       238299   # Number of ACT commands
num_pre_cmds                   =       238273   # Number of PRE commands
num_ondemand_pres              =       215028   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9375473   # Cyles of rank active rank.0
rank_active_cycles.1           =      9402617   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       624527   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       597383   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       933659   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11878   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3425   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1819   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2300   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3412   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4645   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         8320   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5497   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          572   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20079   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           42   # Write cmd latency (cycles)
write_latency[20-39]           =          919   # Write cmd latency (cycles)
write_latency[40-59]           =         1569   # Write cmd latency (cycles)
write_latency[60-79]           =         3398   # Write cmd latency (cycles)
write_latency[80-99]           =         6973   # Write cmd latency (cycles)
write_latency[100-119]         =        10126   # Write cmd latency (cycles)
write_latency[120-139]         =        12982   # Write cmd latency (cycles)
write_latency[140-159]         =        15519   # Write cmd latency (cycles)
write_latency[160-179]         =        17922   # Write cmd latency (cycles)
write_latency[180-199]         =        19578   # Write cmd latency (cycles)
write_latency[200-]            =       215237   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       265543   # Read request latency (cycles)
read_latency[40-59]            =        85573   # Read request latency (cycles)
read_latency[60-79]            =       112071   # Read request latency (cycles)
read_latency[80-99]            =        38906   # Read request latency (cycles)
read_latency[100-119]          =        28647   # Read request latency (cycles)
read_latency[120-139]          =        24545   # Read request latency (cycles)
read_latency[140-159]          =        14975   # Read request latency (cycles)
read_latency[160-179]          =        11618   # Read request latency (cycles)
read_latency[180-199]          =         9406   # Read request latency (cycles)
read_latency[200-]             =       100040   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.51889e+09   # Write energy
read_energy                    =  2.78742e+09   # Read energy
act_energy                     =  6.51986e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.99773e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.86744e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8503e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86723e+09   # Active standby energy rank.1
average_read_latency           =      116.882   # Average read request latency (cycles)
average_interarrival           =      10.0441   # Average request interarrival latency (cycles)
total_energy                   =   1.7967e+10   # Total energy (pJ)
average_power                  =       1796.7   # Average power (mW)
average_bandwidth              =      8.49577   # Average bandwidth
