
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse prim_pkg.sv prim_cipher_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv prim_mubi_pkg.sv rstmgr_pkg.sv clkmgr_pkg.sv lc_ctrl_pkg.sv pinmux_pkg.sv ast_reg_pkg.sv ast_pkg.sv ast_bhv_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv BUFGMUX.v adc.sv adc_ana.sv aon_clk.sv aon_osc.sv ast.sv ast_alert.sv ast_clks_byp.sv ast_dft.sv ast_entropy.sv ast_pulse_sync.sv ast_reg_top.sv dev_entropy.sv gfr_clk_mux2.sv io_clk.sv io_osc.sv prim_buf.sv prim_clock_buf.sv prim_clock_div.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_xor2.sv prim_lfsr.sv prim_mubi4_dec.sv prim_mubi4_sender.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_sec_anchor_buf.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv prim_xilinx_clock_mux2.sv prim_xilinx_xor2.sv prim_xor2.sv rglts_pdm_3p3v.sv rng.sv sys_clk.sv sys_osc.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv usb_clk.sv usb_osc.sv vcaon_pgd.sv vcc_pgd.sv vcmain_pgd.sv vio_pgd.sv wav_cgc_rl.sv
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2852.344 ; gain = 2.020 ; free physical = 52652 ; free virtual = 379934
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast" "*.svh"]] 
# }
# synth_design -top ast \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top ast -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 49234
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_flop.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_xor2 with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_xor2.sv:27]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/BUFGMUX.v:23]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2852.492 ; gain = 0.000 ; free physical = 44897 ; free virtual = 372184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ast' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_clock_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_clock_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_generic_clock_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_clock_buf' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_generic_clock_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_buf' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_clock_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'vcc_pgd' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/vcc_pgd.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'vcc_pgd' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/vcc_pgd.sv:14]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_flop_2sync.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_flop_2sync.sv:7]
INFO: [Synth 8-6157] synthesizing module 'vio_pgd' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/vio_pgd.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'vio_pgd' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/vio_pgd.sv:14]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'rglts_pdm_3p3v' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/rglts_pdm_3p3v.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'rglts_pdm_3p3v' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/rglts_pdm_3p3v.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sys_clk' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/sys_clk.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sys_osc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/sys_osc.sv:9]
WARNING: [Synth 8-6014] Unused sequential element en_osc_fe_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/sys_osc.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'sys_osc' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/sys_osc.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'sys_clk' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/sys_clk.sv:9]
INFO: [Synth 8-6157] synthesizing module 'usb_clk' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/usb_clk.sv:9]
INFO: [Synth 8-6157] synthesizing module 'usb_osc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/usb_osc.sv:9]
WARNING: [Synth 8-6014] Unused sequential element en_osc_fe_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/usb_osc.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'usb_osc' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/usb_osc.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'usb_clk' (12#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/usb_clk.sv:9]
INFO: [Synth 8-6157] synthesizing module 'aon_clk' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/aon_clk.sv:9]
INFO: [Synth 8-6157] synthesizing module 'aon_osc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/aon_osc.sv:9]
WARNING: [Synth 8-6014] Unused sequential element en_osc_fe_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/aon_osc.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'aon_osc' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/aon_osc.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'aon_clk' (14#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/aon_clk.sv:9]
INFO: [Synth 8-6157] synthesizing module 'io_clk' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/io_clk.sv:9]
INFO: [Synth 8-6157] synthesizing module 'io_osc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/io_osc.sv:9]
WARNING: [Synth 8-6014] Unused sequential element en_osc_fe_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/io_osc.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'io_osc' (15#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/io_osc.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'io_clk' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/io_clk.sv:9]
INFO: [Synth 8-6157] synthesizing module 'ast_clks_byp' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast_clks_byp.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_div' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_clock_div.sv:5]
	Parameter Divisor bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_flop.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_inv' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_clock_inv.sv:13]
	Parameter HasScanMode bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_clock_inv' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_generic_clock_inv.sv:8]
	Parameter HasScanMode bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_clock_inv' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_generic_clock_inv.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_inv' (20#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_clock_inv.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_mux2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_clock_mux2.sv:12]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_clock_mux2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_generic_clock_mux2.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_clock_mux2' (21#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_generic_clock_mux2.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_mux2' (22#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_clock_mux2.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_div' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_clock_div.sv:5]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_div__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_clock_div.sv:5]
	Parameter Divisor bound to: 32'sb00000000000000000000000011110000 
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_div__parameterized0' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_clock_div.sv:5]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_gating' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_clock_gating.sv:22]
INFO: [Synth 8-6157] synthesizing module 'wav_cgc_rl' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/wav_cgc_rl.sv:134]
INFO: [Synth 8-6157] synthesizing module 'wav_or' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/wav_cgc_rl.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'wav_or' (24#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/wav_cgc_rl.sv:101]
INFO: [Synth 8-6157] synthesizing module 'wav_inv' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/wav_cgc_rl.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wav_inv' (25#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/wav_cgc_rl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'wav_latch' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/wav_cgc_rl.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'wav_latch' (26#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/wav_cgc_rl.sv:30]
INFO: [Synth 8-6157] synthesizing module 'wav_and' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/wav_cgc_rl.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'wav_and' (27#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/wav_cgc_rl.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'wav_cgc_rl' (28#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/wav_cgc_rl.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_gating' (29#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_clock_gating.sv:22]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast_clks_byp.sv:198]
INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sync' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_mubi4_sync.sv:13]
	Parameter StabilityCheck bound to: 1'b1 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_sec_anchor_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_sec_anchor_buf.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
WARNING: [Synth 8-689] width (4) of port connection 'in_i' does not match port width (1) of module 'prim_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_sec_anchor_buf.sv:14]
WARNING: [Synth 8-689] width (4) of port connection 'out_o' does not match port width (1) of module 'prim_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_sec_anchor_buf.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'prim_sec_anchor_buf' (30#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_sec_anchor_buf.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (30#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized0' (30#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_flop.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_xor2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_xor2.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_xor2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_generic_xor2.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_xor2' (31#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_generic_xor2.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_xor2' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_xor2.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_flop_2sync.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_flop_2sync.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sync' (33#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_mubi4_sync.sv:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast_clks_byp.sv:207]
INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_mubi4_dec.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_dec' (34#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_mubi4_dec.sv:13]
INFO: [Synth 8-6157] synthesizing module 'gfr_clk_mux2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/gfr_clk_mux2.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'gfr_clk_mux2' (35#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/gfr_clk_mux2.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sender' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_mubi4_sender.sv:14]
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sender' (36#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_mubi4_sender.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'ast_clks_byp' (37#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast_clks_byp.sv:10]
INFO: [Synth 8-6157] synthesizing module 'adc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/adc.sv:9]
	Parameter AdcCnvtClks bound to: 32'b00000000000000000000000000010110 
	Parameter AdcChannels bound to: 32'sb00000000000000000000000000000010 
	Parameter AdcDataWidth bound to: 32'sb00000000000000000000000000001010 
INFO: [Synth 8-6157] synthesizing module 'adc_ana' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/adc_ana.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'adc_ana' (38#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/adc_ana.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'adc' (39#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/adc.sv:9]
INFO: [Synth 8-6157] synthesizing module 'ast_entropy' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast_entropy.sv:9]
	Parameter EntropyRateWidth bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast_entropy.sv:47]
INFO: [Synth 8-6157] synthesizing module 'dev_entropy' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/dev_entropy.sv:9]
	Parameter EntropyRateWidth bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_flop_2sync.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (39#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_flop_2sync.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_packer_fifo.sv:42]
	Parameter InW bound to: 32'sb00000000000000000000000000100000 
	Parameter OutW bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (40#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_packer_fifo.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'dev_entropy' (41#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/dev_entropy.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ast_entropy' (42#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast_entropy.sv:9]
INFO: [Synth 8-6157] synthesizing module 'rng' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/rng.sv:9]
	Parameter EntropyStreams bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_lfsr.sv:28]
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter EntropyDw bound to: 32'b00000000000000000000000000000001 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000000100 
	Parameter DefaultSeed bound to: 64'b0010001011010011001001100010010101011011110100100100001100100000 
	Parameter StatePermEn bound to: 1'b1 
	Parameter StatePerm bound to: 384'b000101100001000010001100100111111001000000001000101010100011011111100101000100011000110100011110110000011101111101100100101001110010010011110011111100011011011100110101001101111111010000101101001110000011100000111110111010001111100010010111001010000110110111111000000111010100100110101011010101001011011010111011101110110110011001101100101111010001101000010110110001000001001001010010 
	Parameter ExtSeedSVA bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr' (43#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'ast_pulse_sync' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast_pulse_sync.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'ast_pulse_sync' (44#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast_pulse_sync.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'rng' (45#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/rng.sv:9]
INFO: [Synth 8-6157] synthesizing module 'ast_alert' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast_alert.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ast_alert' (46#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast_alert.sv:9]
INFO: [Synth 8-6157] synthesizing module 'ast_reg_top' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/tlul_cmd_intg_chk.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (47#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (48#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (49#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (50#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/tlul_cmd_intg_chk.sv:10]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/tlul_rsp_intg_gen.sv:10]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (51#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (52#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (53#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (54#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/tlul_rsp_intg_gen.sv:10]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/tlul_adapter_reg.sv:10]
	Parameter EnableDataIntgGen bound to: 1'b0 
	Parameter RegAw bound to: 32'sb00000000000000000000000000001010 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/tlul_err.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (55#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/tlul_err.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (56#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (57#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (58#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/prim_subreg_ext.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast_reg_top.sv:1413]
INFO: [Synth 8-6155] done synthesizing module 'ast_reg_top' (59#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'ast_dft' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast_dft.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'ast_dft' (60#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast_dft.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'ast' (61#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/ast.sv:10]
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[19] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[18] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[17] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[16] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[15] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[14] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[13] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[12] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[11] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[10] driven by constant 1
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[9] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[8] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[7] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[6] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[5] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[4] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[3] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[2] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[1] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[0] driven by constant 0
WARNING: [Synth 8-3917] design ast has port flash_bist_en_o[3] driven by constant 0
WARNING: [Synth 8-3917] design ast has port flash_bist_en_o[2] driven by constant 1
WARNING: [Synth 8-3917] design ast has port flash_bist_en_o[1] driven by constant 0
WARNING: [Synth 8-3917] design ast has port flash_bist_en_o[0] driven by constant 1
WARNING: [Synth 8-3917] design ast has port dft_scan_md_o[3] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dft_scan_md_o[2] driven by constant 1
WARNING: [Synth 8-3917] design ast has port dft_scan_md_o[1] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dft_scan_md_o[0] driven by constant 1
WARNING: [Synth 8-3917] design ast has port scan_shift_en_o driven by constant 0
WARNING: [Synth 8-3917] design ast has port scan_reset_no driven by constant 1
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][7] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][31] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][30] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][29] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][28] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][27] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][26] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][25] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][24] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][23] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][22] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][21] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][20] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][19] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][18] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][17] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][16] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][15] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][14] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][13] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][12] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][11] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][10] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][9] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][8] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][7] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][31] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][30] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][29] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][28] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][27] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][26] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][25] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][24] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][23] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][22] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][21] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][20] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][19] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][18] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][17] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][16] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][15] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][14] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][13] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][12] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][11] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][10] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][9] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][8] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][7] in module tlul_err is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2852.492 ; gain = 0.000 ; free physical = 47002 ; free virtual = 374287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2852.492 ; gain = 0.000 ; free physical = 48354 ; free virtual = 375637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2860.352 ; gain = 7.859 ; free physical = 48677 ; free virtual = 375960
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rgls_sm_reg' in module 'rglts_pdm_3p3v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              RGLS_CLDPU |                              000 |                              000
              RGLS_VCMON |                              001 |                              001
              RGLS_BROUT |                              010 |                              110
              RGLS_VCM2A |                              011 |                              011
              RGLS_VCAON |                              100 |                              111
              RGLS_VCA2M |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rgls_sm_reg' using encoding 'sequential' in module 'rglts_pdm_3p3v'
WARNING: [Synth 8-327] inferring latch for variable 'o_q_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/wav_cgc_rl.sv:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2860.352 ; gain = 7.859 ; free physical = 48595 ; free virtual = 375956
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'u_vioa_pok' (vio_pgd) to 'u_viob_pok'
INFO: [Synth 8-223] decloning instance 'prim_mubi4_sync:/gen_flops.gen_stable_chks.gen_bufs_muxes[0].u_sig_unstable_buf' (prim_sec_anchor_buf) to 'prim_mubi4_sync:/gen_flops.gen_stable_chks.gen_bufs_muxes[1].u_sig_unstable_buf'
INFO: [Synth 8-223] decloning instance 'prim_mubi4_sync:/gen_flops.gen_stable_chks.gen_bufs_muxes[0].u_sig_unstable_buf' (prim_sec_anchor_buf) to 'prim_mubi4_sync:/gen_flops.gen_stable_chks.gen_bufs_muxes[2].u_sig_unstable_buf'
INFO: [Synth 8-223] decloning instance 'prim_mubi4_sync:/gen_flops.gen_stable_chks.gen_bufs_muxes[0].u_sig_unstable_buf' (prim_sec_anchor_buf) to 'prim_mubi4_sync:/gen_flops.gen_stable_chks.gen_bufs_muxes[3].u_sig_unstable_buf'
INFO: [Synth 8-223] decloning instance 'u_ast_clks_byp/u_all_byp_sel' (prim_mubi4_dec) to 'u_ast_clks_byp/u_sys_byp_sel'
INFO: [Synth 8-223] decloning instance 'u_ast_clks_byp/u_all_byp_sel' (prim_mubi4_dec) to 'u_ast_clks_byp/u_usb_byp_sel'
INFO: [Synth 8-223] decloning instance 'u_ast_clks_byp/u_all_byp_sel' (prim_mubi4_dec) to 'u_ast_clks_byp/u_aon_byp_sel'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 1     
	   2 Input     39 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 98    
+---XORs : 
	               64 Bit    Wide XORs := 14    
	               39 Bit    Wide XORs := 14    
	                7 Bit    Wide XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 40    
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 159   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   6 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 80    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[19] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[18] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[17] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[16] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[15] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[14] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[13] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[12] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[11] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[10] driven by constant 1
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[9] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[8] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[7] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[6] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[5] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[4] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[3] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[2] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[1] driven by constant 0
WARNING: [Synth 8-3917] design ast has port usb_io_pu_cal_o[0] driven by constant 0
WARNING: [Synth 8-3917] design ast has port obs_ctrl_o[obgsl][3] driven by constant 0
WARNING: [Synth 8-3917] design ast has port obs_ctrl_o[obgsl][2] driven by constant 0
WARNING: [Synth 8-3917] design ast has port obs_ctrl_o[obgsl][1] driven by constant 0
WARNING: [Synth 8-3917] design ast has port obs_ctrl_o[obgsl][0] driven by constant 0
WARNING: [Synth 8-3917] design ast has port obs_ctrl_o[obmsl][3] driven by constant 0
WARNING: [Synth 8-3917] design ast has port obs_ctrl_o[obmsl][2] driven by constant 0
WARNING: [Synth 8-3917] design ast has port obs_ctrl_o[obmsl][1] driven by constant 0
WARNING: [Synth 8-3917] design ast has port obs_ctrl_o[obmsl][0] driven by constant 0
WARNING: [Synth 8-3917] design ast has port obs_ctrl_o[obmen][3] driven by constant 0
WARNING: [Synth 8-3917] design ast has port obs_ctrl_o[obmen][2] driven by constant 1
WARNING: [Synth 8-3917] design ast has port obs_ctrl_o[obmen][1] driven by constant 0
WARNING: [Synth 8-3917] design ast has port obs_ctrl_o[obmen][0] driven by constant 1
WARNING: [Synth 8-3917] design ast has port ast2padmux_o[8] driven by constant 0
WARNING: [Synth 8-3917] design ast has port ast2padmux_o[7] driven by constant 0
WARNING: [Synth 8-3917] design ast has port ast2padmux_o[6] driven by constant 0
WARNING: [Synth 8-3917] design ast has port ast2padmux_o[5] driven by constant 0
WARNING: [Synth 8-3917] design ast has port ast2padmux_o[4] driven by constant 0
WARNING: [Synth 8-3917] design ast has port ast2padmux_o[3] driven by constant 0
WARNING: [Synth 8-3917] design ast has port ast2padmux_o[2] driven by constant 0
WARNING: [Synth 8-3917] design ast has port ast2padmux_o[1] driven by constant 0
WARNING: [Synth 8-3917] design ast has port ast2padmux_o[0] driven by constant 0
WARNING: [Synth 8-3917] design ast has port flash_bist_en_o[3] driven by constant 0
WARNING: [Synth 8-3917] design ast has port flash_bist_en_o[2] driven by constant 1
WARNING: [Synth 8-3917] design ast has port flash_bist_en_o[1] driven by constant 0
WARNING: [Synth 8-3917] design ast has port flash_bist_en_o[0] driven by constant 1
WARNING: [Synth 8-3917] design ast has port dpram_rmf_o[marg_en_a] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rmf_o[marg_a][3] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rmf_o[marg_a][2] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rmf_o[marg_a][1] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rmf_o[marg_a][0] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rmf_o[marg_en_b] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rmf_o[marg_b][3] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rmf_o[marg_b][2] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rmf_o[marg_b][1] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rmf_o[marg_b][0] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rml_o[marg_en_a] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rml_o[marg_a][3] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rml_o[marg_a][2] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rml_o[marg_a][1] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rml_o[marg_a][0] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rml_o[marg_en_b] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rml_o[marg_b][3] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rml_o[marg_b][2] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rml_o[marg_b][1] driven by constant 0
WARNING: [Synth 8-3917] design ast has port dpram_rml_o[marg_b][0] driven by constant 0
WARNING: [Synth 8-3917] design ast has port spram_rm_o[marg_en] driven by constant 0
WARNING: [Synth 8-3917] design ast has port spram_rm_o[marg][3] driven by constant 0
WARNING: [Synth 8-3917] design ast has port spram_rm_o[marg][2] driven by constant 0
WARNING: [Synth 8-3917] design ast has port spram_rm_o[marg][1] driven by constant 0
WARNING: [Synth 8-3917] design ast has port spram_rm_o[marg][0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (u_ast_clks_byp/u_clk_src_sys_sel/u_clk_osc_ckgt/u_cgc/u_latch/o_q_reg[0]) is unused and will be removed from module ast.
WARNING: [Synth 8-3332] Sequential element (u_ast_clks_byp/u_clk_src_io_sel/u_clk_osc_ckgt/u_cgc/u_latch/o_q_reg[0]) is unused and will be removed from module ast.
WARNING: [Synth 8-3332] Sequential element (u_ast_clks_byp/u_clk_src_usb_sel/u_clk_osc_ckgt/u_cgc/u_latch/o_q_reg[0]) is unused and will be removed from module ast.
WARNING: [Synth 8-3332] Sequential element (u_ast_clks_byp/u_clk_src_aon_sel/u_clk_osc_ckgt/u_cgc/u_latch/o_q_reg[0]) is unused and will be removed from module ast.
WARNING: [Synth 8-3332] Sequential element (u_rglts_pdm_3p3v/vcc_pok_str_h_reg[0]_C) is unused and will be removed from module ast.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2860.355 ; gain = 7.863 ; free physical = 47622 ; free virtual = 375028
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2860.355 ; gain = 7.863 ; free physical = 47405 ; free virtual = 374811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2860.355 ; gain = 7.863 ; free physical = 47413 ; free virtual = 374820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2860.355 ; gain = 7.863 ; free physical = 47155 ; free virtual = 374596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2860.355 ; gain = 7.863 ; free physical = 47158 ; free virtual = 374599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2860.355 ; gain = 7.863 ; free physical = 47158 ; free virtual = 374599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2860.355 ; gain = 7.863 ; free physical = 47146 ; free virtual = 374587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2860.355 ; gain = 7.863 ; free physical = 47152 ; free virtual = 374593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2860.355 ; gain = 7.863 ; free physical = 47146 ; free virtual = 374587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     8|
|2     |CARRY4 |     9|
|3     |LUT1   |    40|
|4     |LUT2   |   151|
|5     |LUT3   |    51|
|6     |LUT4   |    70|
|7     |LUT5   |    46|
|8     |LUT6   |   117|
|9     |FDCE   |   293|
|10    |FDPE   |    52|
|11    |FDRE   |     1|
|12    |LD     |     7|
|13    |LDC    |     1|
|14    |IBUF   |   195|
|15    |OBUF   |   226|
|16    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+--------------------------------+------+
|      |Instance                             |Module                          |Cells |
+------+-------------------------------------+--------------------------------+------+
|1     |top                                  |                                |  1269|
|2     |  u_adc                              |adc                             |    45|
|3     |  u_alert_as                         |ast_alert                       |     5|
|4     |  u_alert_cg                         |ast_alert_0                     |     5|
|5     |  u_alert_fla                        |ast_alert_1                     |     6|
|6     |  u_alert_gd                         |ast_alert_2                     |     5|
|7     |  u_alert_ot0                        |ast_alert_3                     |    56|
|8     |  u_alert_ot1                        |ast_alert_4                     |     5|
|9     |  u_alert_ot2                        |ast_alert_5                     |     5|
|10    |  u_alert_ot3                        |ast_alert_6                     |     5|
|11    |  u_alert_ot4                        |ast_alert_7                     |     5|
|12    |  u_alert_ot5                        |ast_alert_8                     |     6|
|13    |  u_alert_otp                        |ast_alert_9                     |     6|
|14    |  u_alert_ts_hi                      |ast_alert_10                    |     5|
|15    |  u_alert_ts_lo                      |ast_alert_11                    |     5|
|16    |  u_ast_clks_byp                     |ast_clks_byp                    |    98|
|17    |    u_clk_ext_d1ord2                 |prim_clock_div                  |     8|
|18    |      \gen_div2.u_div2               |prim_flop                       |     7|
|19    |        \gen_generic.u_impl_generic  |prim_generic_flop               |     7|
|20    |    u_clk_ext_io_ckgt                |prim_clock_gating               |     4|
|21    |      u_cgc                          |wav_cgc_rl_43                   |     4|
|22    |        u_latch                      |wav_latch_44                    |     4|
|23    |    u_clk_ext_sys_ckgt               |prim_clock_gating_22            |     5|
|24    |      u_cgc                          |wav_cgc_rl_41                   |     5|
|25    |        u_latch                      |wav_latch_42                    |     5|
|26    |    u_clk_ext_usb_ckgt               |prim_clock_gating_23            |     1|
|27    |      u_cgc                          |wav_cgc_rl_39                   |     1|
|28    |        u_latch                      |wav_latch_40                    |     1|
|29    |    u_clk_src_aon_sel                |gfr_clk_mux2                    |    10|
|30    |      u_clk_byp_ckgt                 |prim_clock_gating_36            |     1|
|31    |        u_cgc                        |wav_cgc_rl_37                   |     1|
|32    |          u_latch                    |wav_latch_38                    |     1|
|33    |    u_clk_src_io_sel                 |gfr_clk_mux2_24                 |    10|
|34    |      u_clk_byp_ckgt                 |prim_clock_gating_33            |     1|
|35    |        u_cgc                        |wav_cgc_rl_34                   |     1|
|36    |          u_latch                    |wav_latch_35                    |     1|
|37    |    u_clk_src_sys_sel                |gfr_clk_mux2_25                 |     7|
|38    |      u_clk_byp_ckgt                 |prim_clock_gating_30            |     1|
|39    |        u_cgc                        |wav_cgc_rl_31                   |     1|
|40    |          u_latch                    |wav_latch_32                    |     1|
|41    |    u_clk_src_usb_sel                |gfr_clk_mux2_26                 |     7|
|42    |      u_clk_byp_ckgt                 |prim_clock_gating_29            |     1|
|43    |        u_cgc                        |wav_cgc_rl                      |     1|
|44    |          u_latch                    |wav_latch                       |     1|
|45    |    u_clk_usb_div240_div             |prim_clock_div__parameterized0  |    24|
|46    |    u_deep_sleep_sync                |prim_flop_2sync_27              |     9|
|47    |    u_sw_ext_freq_sync               |prim_flop_2sync_28              |     4|
|48    |  u_entropy                          |ast_entropy                     |   127|
|49    |    u_dev0_entropy                   |dev_entropy                     |   121|
|50    |      u_dev_en_dev_sync              |prim_flop_2sync_17              |     4|
|51    |      u_dev_fifo                     |prim_packer_fifo                |    23|
|52    |      u_erate_sync                   |prim_flop_2sync__parameterized1 |    26|
|53    |      u_rst_es_n_da                  |prim_flop_2sync_18              |     3|
|54    |      u_wready_es_dev_sync           |prim_flop_2sync_19              |     2|
|55    |      u_wvalid_dev_sync              |prim_flop_2sync_20              |     2|
|56    |      u_wvalid_es_sync               |prim_flop_2sync_21              |     4|
|57    |  u_poks_por_dasrt                   |prim_flop_2sync                 |     2|
|58    |  u_reg                              |ast_reg_top                     |   134|
|59    |    u_reg_if                         |tlul_adapter_reg                |   129|
|60    |  u_rglts_pdm_3p3v                   |rglts_pdm_3p3v                  |    58|
|61    |  u_rng                              |rng                             |   203|
|62    |    u_rng_lfsr                       |prim_lfsr                       |   146|
|63    |    u_rng_val_pulse_sync             |ast_pulse_sync                  |    17|
|64    |      u_dst_req                      |prim_flop_2sync_13              |     3|
|65    |      u_rst_dst_da                   |prim_flop_2sync_14              |     4|
|66    |      u_rst_src_da                   |prim_flop_2sync_15              |     3|
|67    |      u_sync2_ack                    |prim_flop_2sync_16              |     2|
|68    |  u_rst_sys_dasrt                    |prim_flop_2sync_12              |     4|
+------+-------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2860.355 ; gain = 7.863 ; free physical = 47150 ; free virtual = 374591
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 575 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2860.355 ; gain = 7.863 ; free physical = 47147 ; free virtual = 374588
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2860.355 ; gain = 7.863 ; free physical = 47146 ; free virtual = 374586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2881.453 ; gain = 0.000 ; free physical = 47178 ; free virtual = 374615
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2881.453 ; gain = 0.000 ; free physical = 47232 ; free virtual = 374668
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 6 instances
  LD => LDCE (inverted pins: G): 1 instance 
  LDC => LDCE: 1 instance 

Synth Design complete, checksum: 276871d4
INFO: [Common 17-83] Releasing license: Synthesis
163 Infos, 217 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 2881.453 ; gain = 29.109 ; free physical = 47460 ; free virtual = 374908
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/util_temp_ast_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/timing_temp_ast_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2968.121 ; gain = 86.668 ; free physical = 46954 ; free virtual = 374412
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/power_temp_ast_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/ast/power_temp_ast_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Fri Jun 10 20:04:58 2022...
real 94.47
user 98.39
sys 10.65
