Jung Ho Ahn , Jacob Leverich , Robert Schreiber , Norman P. Jouppi, Multicore DIMM: an Energy Efficient Memory Module with Independently Controlled DRAMs, IEEE Computer Architecture Letters, v.8 n.1, p.5-8, January 2009[doi>10.1109/L-CA.2008.13]
Eduardo Argollo , Ayose Falcón , Paolo Faraboschi , Matteo Monchiero , Daniel Ortega, COTSon: infrastructure for full system simulation, ACM SIGOPS Operating Systems Review, v.43 n.1, January 2009[doi>10.1145/1496909.1496921]
Bedichek, R. 2004. SimNow: Fast platform simulation purely in software. In Proceedings of the Symposium on High Performance Chips (Hot Chips'04).
Niladrish Chatterjee , Naveen Muralimanohar , Rajeev Balasubramonian , Al Davis , Norman P. Jouppi, Staged Reads: Mitigating the impact of DRAM writes on DRAM reads, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168943]
Tien-Fu Chen , Jean-Loup Baer, Reducing memory latency via non-blocking and prefetching caches, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.51-61, October 12-15, 1992, Boston, Massachusetts, USA[doi>10.1145/143365.143486]
Elliott Cooper-Balis , Bruce Jacob, Fine-Grained Activation for Power Reduction in DRAM, IEEE Micro, v.30 n.3, p.34-47, May 2010[doi>10.1109/MM.2010.43]
Hai Huang , Kang G. Shin , Charles Lefurgy , Tom Keller, Improving energy efficiency by making DRAM less randomly accessed, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077696]
Ibrahim Hur , Calvin Lin, Adaptive History-Based Memory Schedulers, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.343-354, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.4]
Ibrahim Hur , Calvin Lin, Memory scheduling for modern microprocessors, ACM Transactions on Computer Systems (TOCS), v.25 n.4, p.10-es, December 2007[doi>10.1145/1314299.1314301]
Hur, I. and Lin, C. 2008. A comprehensive approach to DRAM power management. In Proceedings of the 14th International Conference on High-Performance Computer Architecture (HPCA'08). 305--316.
Lee, C. J., Narasiman, V., Ebrahimi, E., Mutlu, O., and Patt, Y. N. 2010. DRAM-aware Last-Level Cache Writeback: Reducing Write-caused Interference in Memory Systems. Technical Report TR-HPS-2010-002. The University of Texas at Austin.
Hsien-Hsin S. Lee , Gary S. Tyson , Matthew K. Farrens, Eager writeback - a technique for improving bandwidth utilization, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.11-21, December 2000, Monterey, California, USA[doi>10.1145/360128.360132]
Diego R. Llanos , Belén Palop, TPCC-UVa: an open-source TPC-C implementation for parallel and distributed systems, Proceedings of the 20th international conference on Parallel and distributed processing, p.330-330, April 25-29, 2006, Rhodes Island, Greece
Sally A. McKee , William A. Wulf , James H. Aylor , Maximo H. Salinas , Robert H. Klenke , Sung I. Hong , Dee A. B. Weikle, Dynamic Access Ordering for Streamed Computations, IEEE Transactions on Computers, v.49 n.11, p.1255-1271, November 2000[doi>10.1109/12.895941]
Micron Technology, Inc. 2007. Calculating Memory System Power for DDR3. Technical Report TN-41-01.
Micron Technology Inc. 2010. Micron MT41J128M8 DDR3-1600. Retrieved from http://download.micron.com/pdf/datasheets/dram/ddr3/1Gb_DDR3_SDRAM.pdf.
Muralimanohar, N., Balasubramonian, R., and Jouppi, N. P. 2009. Cacti 6.0: A Tool to Model Large Caches. HP Laboratories.
Scott Rixner, Memory Controller Optimizations for Web Servers, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.355-366, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.22]
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Paul Rosenfeld , Elliott Cooper-Balis , Bruce Jacob, DRAMSim2: A Cycle Accurate Memory System Simulator, IEEE Computer Architecture Letters, v.10 n.1, p.16-19, January 2011[doi>10.1109/L-CA.2011.4]
Jeffrey Stuecheli , Dimitris Kaseridis , David Daly , Hillery C. Hunter , Lizy K. John, The virtual write queue: coordinating DRAM and last-level cache policies, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815972]
Kshitij Sudan , Niladrish Chatterjee , David Nellans , Manu Awasthi , Rajeev Balasubramonian , Al Davis, Micro-pages: increasing DRAM efficiency with locality-aware data placement, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736045]
Aniruddha N. Udipi , Naveen Muralimanohar , Niladrish Chatterjee , Rajeev Balasubramonian , Al Davis , Norman P. Jouppi, Rethinking DRAM design and organization for energy-constrained multi-cores, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815983]
Zhe Wang , Samira M. Khan , Daniel A. Jiménez, Improving writeback efficiency with decoupled last-write prediction, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Zhao Zhang , Zhichun Zhu , Xiaodong Zhang, A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.32-41, December 2000, Monterey, California, USA[doi>10.1145/360128.360134]
Hongzhong Zheng , Jiang Lin , Zhao Zhang , Eugene Gorbatov , Howard David , Zhichun Zhu, Mini-rank: Adaptive DRAM architecture for improving memory power efficiency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.210-221, November 08-12, 2008[doi>10.1109/MICRO.2008.4771792]
