{"vcs1":{"timestamp_begin":1728647835.613595816, "rt":1.40, "ut":0.55, "st":0.25}}
{"vcselab":{"timestamp_begin":1728647837.091289267, "rt":0.84, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1728647837.997860774, "rt":0.24, "ut":0.09, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728647835.046772160}
{"VCS_COMP_START_TIME": 1728647835.046772160}
{"VCS_COMP_END_TIME": 1728647839.763862071}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331132}}
{"stitch_vcselab": {"peak_mem": 231552}}
