----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    18:52:39 10/05/2016 
-- Design Name: 
-- Module Name:    SPI_DAC - Behavioral 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity SPI_DAC is
    Port ( CLOCK : in  STD_LOGIC;
           RESET : in  STD_LOGIC;
           COMMAND : in  STD_LOGIC;
           CHANNEL : in  STD_LOGIC;
           DATA : in  STD_LOGIC;
           INT_REF_ON : in  STD_LOGIC;
           CSEL_I : in  STD_LOGIC;
           SCK : out  STD_LOGIC;
           SDA : out  STD_LOGIC;
           SYNC_DAC_A : out  STD_LOGIC;
           SYNC_DAC_B : out  STD_LOGIC);
end SPI_DAC;

architecture Behavioral of SPI_DAC is

begin


end Behavioral;

