0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sim_1/new/tb_FIP_OBC.sv,1742772992,systemVerilog,,,,tb_FIP_OBC,,uvm,,,,,,
C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sim_1/new/tb_top.sv,1742739694,systemVerilog,,,,tb_top,,uvm,,,,,,
C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sources_1/new/FIP_OBC.sv,1742770939,systemVerilog,,C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sources_1/new/LUT.sv,,FIP_OBC,,uvm,,,,,,
C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sources_1/new/LUT.sv,1742772153,systemVerilog,,C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sources_1/new/SA.sv,,LUT,,uvm,,,,,,
C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sources_1/new/SA.sv,1742740028,systemVerilog,,C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sources_1/new/TOP_OBC.sv,,SA,,uvm,,,,,,
C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sources_1/new/TOP_OBC.sv,1742740582,systemVerilog,,C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sources_1/new/random_matrix.sv,,TOP_OBC,,uvm,,,,,,
C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sources_1/new/random_matrix.sv,1742739755,systemVerilog,,C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sim_1/new/tb_top.sv,,random_matrix,,uvm,,,,,,
