Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_testbench_behav xil_defaultlib.Top_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Load_out' [D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Top.v:49]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Load' [D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Top.v:51]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Co' [D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Top.v:53]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Co' [D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Top.v:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Co' [D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Top.v:69]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Co' [D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Top.v:77]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Load_out' [D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Top.v:57]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Load' [D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Top.v:59]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Load_out' [D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Top.v:65]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Load' [D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Top.v:67]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Load_out' [D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Top.v:73]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Load' [D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Top.v:75]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 36. Module AddSub4b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 36. Module AddSub4b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 36. Module AddSub4b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 36. Module AddSub4b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 36. Module AddSub4b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 36. Module AddSub4b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 36. Module AddSub4b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 36. Module AddSub4b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 17. Module AddSub1b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v" Line 6. Module Adder1b doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.Load_Gen
Compiling module xil_defaultlib.MyRegister4b
Compiling module xil_defaultlib.Adder1b
Compiling module xil_defaultlib.AddSub1b
Compiling module xil_defaultlib.AddSub4b
Compiling module xil_defaultlib.Decoder2
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.Mux4to1b4
Compiling module xil_defaultlib.MyMC14495
Compiling module xil_defaultlib.DispNum
Compiling module xil_defaultlib.Load_GenWithoutpb
Compiling module xil_defaultlib.Mux_2x1
Compiling module xil_defaultlib.DIG_D_FF_1bit
Compiling module xil_defaultlib.Shift_Register17bit
Compiling module xil_defaultlib.LED_DRV
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_testbench_behav
