
Cyber Synthesis Report

===========
; Summary ;
===========

  Module Name         : ave8
  Basic Library Name  : CWBSTDBLIB

  FPGA Family         : cycloneV
  FPGA Device         : -
  FPGA Package        : -
  FPGA Speed          : -

  Resource Utilization
    ALUTs             :        140
    Registers         :         72
    Block Memory Bits :          0
    DSPs              :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       20ns
  Critical Path Delay :    4.757ns

  Net                 :        249
  Pin Pair            :        509

  Port                :         50
    In                :         42
    Out               :          8

========================
; Resource Utilization ;
========================

  Total :
    ALUTs             :        140
    Registers         :         72
    Block Memory Bits :          0
    DSPs              :          0

===================
; Functional Unit ;
===================

    FU Name               Slice    Reg  Delay  Pipeline  Block   Count
                           LUTs          (ns)    Stage   Memory
                                                         Bits
    ------------------------------------------------------------------
    add12u_11                13      0   1.08         -       0      1
    add12u_11_10             13      0   1.08         -       0      1
    add12u_11_11             13      0   1.08         -       0      1
    add8u                     9      0   0.95         -       0      4

  Unused Functional Units :
    ---------------------------------------------------
    None

============
; Register ;
============

     Used      Declared                 Used
      Bit           Bit      Count       Bit  * Count
    -------------------------------------------------
        8             8          9                 72
    -------------------------------------------------
    Total                                          72

===============
; Multiplexer ;
===============

   8 bit:  2way:16 
   Total : 256 (# of Fanins)

===========
; Decoder ;
===========

    None

==========
; Memory ;
==========

    None

===========
; Latency ;
===========

    Total:
        Type          : S
        Latency       : 1
        Latency Index : 1
        State No.     : 1
        Folding Loop  : -
        Folding Stages: - , Total Folding States: - , Hazard: -
        User Operator : -
        Sub Loops     : -
        Line          : ../../ave8_sw.c:20

=======
; FSM ;
=======

  Total States      :          1
  #FSM              :          0
  States/FSM        :          -
  FSM Decoder Delay :          -

=========
; Delay ;
=========

  Clock Period        :       20ns
  Critical Path Delay :    4.757ns

              Subtotal
      Class       (ns)    Ratio
      -------------------------
      IN           0.00      0%
      FU           2.05     43%
      MUX          0.85     17%
      DEC          0.00      0%
      MISC         1.85     38%
      MEM          0.00      0%
      -------------------------
      Total        4.76

    Path: #1
                                                                Arrival
                                                          Delay    Time Logic
      Name                 / Port [Signal              ]   (ns)   (ns)  Stage
      -----------------------------------------------------------------------
      enable               / o1   [                    ]      -    0.00     0
      _RNOR_400            / o1   [C_01                ]   1.85    1.85     2
      _NOT_426             / o1   [                    ]   0.00    1.85     2
      _NMUX_188            / o1   [buffer_a04_t1       ]   0.85    2.70     3
      add8u@3              / o1   [add8u3ot            ]   0.95    3.65    12
      add12u_11_10@1       / o1   [add12u_11_101ot     ]   0.07    3.72    12
      add12u_11_11@1       / o1   [add12u_11_111ot     ]   0.52    4.24    17
      add12u_11@1          / o1   [add12u_111ot        ]   0.52    4.76    22
      ave8_ret_r           / din  [                    ]      -    4.76    22

  False Path                    :  Unchecked
  Multi Cycle Path              :  Unchecked
  False Loop/Combinational Loop :          0
  Latch (bit)                   :          0

========
; Wire ;
========

  Total Net Count      :      249
  Total Pin Pair Count :      509
  Const Fanout         :        0

  Net Count :
         Bit       Net    Bit*Net
     ----------------------------
           1        11         11
           8        18        144
           9         4         36
          10         1         10
          11         2         22
          32         1         32
     ----------------------------
       Total                  255

  Pin Pair Count :
      Fanout    Bit    Count   Subtotal
    -----------------------------------
          16      1        1         16
           9      1        2         18
           2      8       15        240
           1     32        1         32
           1     11        1         11
           1     10        1         10
           1      9        4         36
           1      8        4         32
           1      1        8          8
    -----------------------------------
       Total                        403

  Fanout for Consts:
      Value    Fanout
          0         0
          1         0
    ------------------
      Total         0

  Clock Fanout:
      Name                         Count
      ----------------------------------
      CLOCK(0:1)                       9

  Reset Fanout:
      Name                         Count
      ----------------------------------
      RESET(0:1)                       9

  Register Fanin/Fanout Cone Size:

    Fanin: (Top 10 Registers)
      Register Name                              Cone Size
      ----------------------------------------------------
      ave8_ret_r(0:8)                                   10
      RG_buffer(0:8)                                     3
      RG_buffer_1(0:8)                                   3
      RG_buffer_2(0:8)                                   3
      RG_buffer_3(0:8)                                   3
      RG_buffer_4(0:8)                                   3
      RG_buffer_5(0:8)                                   3
      RG_buffer_6(0:8)                                   3
      RG_buffer_7(0:8)                                   3

    Fanout: (Top 10 Registers)
      Register Name                              Cone Size
      ----------------------------------------------------
      RG_buffer(0:8)                                     3
      RG_buffer_1(0:8)                                   3
      RG_buffer_2(0:8)                                   3
      RG_buffer_3(0:8)                                   3
      RG_buffer_4(0:8)                                   3
      RG_buffer_5(0:8)                                   3
      RG_buffer_6(0:8)                                   3
      RG_buffer_7(0:8)                                   2
      ave8_ret_r(0:8)                                    1

  Routability:

    Top 25 Nets
    sorted by "Total" (Total Pin Pair)
      Net Name                                    Total      Max
      -----------------------------------------------------------------
      enable(0:32)                                   32        1 (32bit)
      C_01(0:1)                                      16       16 ( 1bit)
      RG_buffer(0:8)                                 16        2 ( 8bit)
      RG_buffer_1(0:8)                               16        2 ( 8bit)
      RG_buffer_2(0:8)                               16        2 ( 8bit)
      RG_buffer_3(0:8)                               16        2 ( 8bit)
      RG_buffer_4(0:8)                               16        2 ( 8bit)
      RG_buffer_5(0:8)                               16        2 ( 8bit)
      RG_buffer_6(0:8)                               16        2 ( 8bit)
      buffer_a00_t1(0:8)                             16        2 ( 8bit)
      buffer_a03_t1(0:8)                             16        2 ( 8bit)
      buffer_a04_t1(0:8)                             16        2 ( 8bit)
      buffer_a01_t1(0:8)                             16        2 ( 8bit)
      buffer_a02_t1(0:8)                             16        2 ( 8bit)
      buffer_a07_t1(0:8)                             16        2 ( 8bit)
      buffer_a05_t1(0:8)                             16        2 ( 8bit)
      buffer_a06_t1(0:8)                             16        2 ( 8bit)
      add12u_11_111ot(0:11)                          11        1 (11bit)
      add12u_11_101ot(0:10)                          10        1 (10bit)
      CLOCK(0:1)                                      9        9 ( 1bit)
      RESET(0:1)                                      9        9 ( 1bit)
      add8u1ot(0:9)                                   9        1 ( 9bit)
      add8u2ot(0:9)                                   9        1 ( 9bit)
      add8u3ot(0:9)                                   9        1 ( 9bit)
      add8u4ot(0:9)                                   9        1 ( 9bit)

    Top 25 Nets
    sorted by "Max" (Maximum Fanout)
      Net Name                                    Total      Max
      -----------------------------------------------------------------
      C_01(0:1)                                      16       16 ( 1bit)
      CLOCK(0:1)                                      9        9 ( 1bit)
      RESET(0:1)                                      9        9 ( 1bit)
      RG_buffer(0:8)                                 16        2 ( 8bit)
      RG_buffer_1(0:8)                               16        2 ( 8bit)
      RG_buffer_2(0:8)                               16        2 ( 8bit)
      RG_buffer_3(0:8)                               16        2 ( 8bit)
      RG_buffer_4(0:8)                               16        2 ( 8bit)
      RG_buffer_5(0:8)                               16        2 ( 8bit)
      RG_buffer_6(0:8)                               16        2 ( 8bit)
      buffer_a00_t1(0:8)                             16        2 ( 8bit)
      buffer_a03_t1(0:8)                             16        2 ( 8bit)
      buffer_a04_t1(0:8)                             16        2 ( 8bit)
      buffer_a01_t1(0:8)                             16        2 ( 8bit)
      buffer_a02_t1(0:8)                             16        2 ( 8bit)
      buffer_a07_t1(0:8)                             16        2 ( 8bit)
      buffer_a05_t1(0:8)                             16        2 ( 8bit)
      buffer_a06_t1(0:8)                             16        2 ( 8bit)
      enable(0:32)                                   32        1 (32bit)
      add12u_11_111ot(0:11)                          11        1 (11bit)
      add12u_11_101ot(0:10)                          10        1 (10bit)
      add8u1ot(0:9)                                   9        1 ( 9bit)
      add8u2ot(0:9)                                   9        1 ( 9bit)
      add8u3ot(0:9)                                   9        1 ( 9bit)
      add8u4ot(0:9)                                   9        1 ( 9bit)

================
; Primary Port ;
================

    Name               Type   Bitw
    ------------------------------
      in0               in      8
      enable            in     32
      ave8_ret          out     8

