// Seed: 2052637803
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  id_5(
      1 == id_3, 1, id_4 >= id_3
  );
  assign id_4 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_10, id_11;
  tri1 id_12, id_13, id_14, id_15 = 1;
  module_0(
      id_8, id_12, id_4, id_4
  );
  wire id_16;
  generate
    if (1) begin
      assign id_9[1] = 1;
    end
  endgenerate
  assign id_7 = id_7;
endmodule
