# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../PHC.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../PHC.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../PHC.srcs/sources_1/new/edge_detector.v" \
"../../../../PHC.srcs/sim_1/new/edge_detector_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
