// Generated by CIRCT unknown git version
module Cache_DataRAM(	// file.cleaned.mlir:2:3
  input  [10:0] address_a,	// file.cleaned.mlir:2:31
                address_b,	// file.cleaned.mlir:2:52
  input         clock,	// file.cleaned.mlir:2:73
  input  [17:0] data_a,	// file.cleaned.mlir:2:89
                data_b,	// file.cleaned.mlir:2:107
  input         wren_a,	// file.cleaned.mlir:2:125
                wren_b,	// file.cleaned.mlir:2:142
  output [17:0] q_a,	// file.cleaned.mlir:2:160
                q_b	// file.cleaned.mlir:2:175
);

  assign q_a = 18'h0;	// file.cleaned.mlir:3:15, :4:5
  assign q_b = 18'h0;	// file.cleaned.mlir:3:15, :4:5
endmodule

