// Seed: 4003522895
module module_0 (
    id_1
);
  inout wire id_1;
  if (1'b0) wire id_2;
  else wire id_3, id_4;
  assign id_3 = ~-1;
  assign id_2 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  genvar id_7;
  id_8(
      id_7, -1
  );
  module_0 modCall_1 (id_3);
endmodule
