#-----------------------------------------------------------
# Vivado v2018.3.1_AR71948 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Tue Aug 25 09:42:34 2020
# Process ID: 14498
# Current directory: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/top.vds
# Journal file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xczu28dr-ffvg1517-2-e -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Synthesis license expires in 11 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 6 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14534 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1488.406 ; gain = 88.000 ; free physical = 11479 ; free virtual = 32463
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:7]
INFO: [Synth 8-638] synthesizing module 'gpio_simulink2ext' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter PORT_BYPASS bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_SDR' to cell 'FD' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'gpio_simulink2ext' (1#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
INFO: [Synth 8-638] synthesizing module 'cdc_synchroniser' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
	Parameter G_BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_synchroniser' (2#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_led_cntrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:612]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_reg_cntrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:623]
INFO: [Synth 8-638] synthesizing module 'ADC8_R2R_MTS_2048' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/ADC8_R2R_MTS_2048_stub.vhdl:94]
INFO: [Synth 8-6157] synthesizing module 'mts_sysref_sync' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_V0_4/mts_sysref_sync.v:8]
	Parameter NO_SRC_CLK bound to: 0 - type: integer 
	Parameter SYNC_FFS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (3#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (4#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'mts_sysref_sync' (5#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_V0_4/mts_sysref_sync.v:8]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:729]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:740]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:751]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:762]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:773]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:784]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:795]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:806]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:817]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:828]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:839]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:850]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:861]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:872]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:883]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:894]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:905]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:916]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:927]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:938]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:949]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:960]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:971]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:982]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:993]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1004]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1015]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1026]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1037]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1048]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1059]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1070]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1081]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1092]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1103]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1114]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1125]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1136]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1147]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1158]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1169]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1180]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1191]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1202]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1213]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1224]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1235]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1246]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1257]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1268]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1279]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1290]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1301]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1312]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1323]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1334]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1345]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1356]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1367]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1378]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1389]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1400]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1411]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1422]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state0' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1433]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state1' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1444]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state2' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1455]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state3' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1466]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state4' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1477]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state5' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1488]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state6' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1499]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state7' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1510]
INFO: [Synth 8-6157] synthesizing module 'zcu111_infrastructure' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
	Parameter MULTIPLY bound to: 8.000000 - type: float 
	Parameter DIVIDE bound to: 4.000000 - type: float 
	Parameter DIVCLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS__parameterized0' (5#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (6#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (7#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'zcu111_infrastructure' (8#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
INFO: [Synth 8-638] synthesizing module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_interconnect_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CG92RI' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:331]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CG92RI' (9#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_9O4VJ' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:732]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_9O4VJ' (10#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_16GXSXB' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_16GXSXB' (11#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-3491] module 'zcu111_xbar_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1825]
INFO: [Synth 8-638] synthesizing module 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'zcu111_axi_interconnect_0_0' (12#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_1_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_1' of component 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2553]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_2_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_2' of component 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2612]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_proc_sys_reset_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2671]
INFO: [Synth 8-638] synthesizing module 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zcu111_zynq_ultra_ps_e_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2684]
INFO: [Synth 8-638] synthesizing module 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:56]
INFO: [Synth 8-256] done synthesizing module 'zcu111' (13#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_araddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1535]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_awaddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1539]
INFO: [Synth 8-638] synthesizing module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:417]
INFO: [Synth 8-638] synthesizing module 'axi4lite_axi4lite_top_ic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
WARNING: [Synth 8-5858] RAM axi4lite_mosi_arr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_sel_reg' and it is trimmed from '32' to '18' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_axi4lite_top_ic' (14#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_slave_logic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_slave_logic' (15#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_01_ss_bram_muxdemux' (16#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
INFO: [Synth 8-638] synthesizing module 'asym_bram_tdp' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter ADDRWIDTHA bound to: 10 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter ADDRWIDTHB bound to: 10 - type: integer 
	Parameter READLATA bound to: 1 - type: integer 
	Parameter READLATB bound to: 1 - type: integer 
	Parameter INIT bound to: 0'b 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regA_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/asym_bram_tdp.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regB_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/asym_bram_tdp.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'asym_bram_tdp' (17#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_01_ss_bram_dp_ram' (18#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_01_ss_bram' (19#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_23_ss_bram_muxdemux' (20#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_23_ss_bram_dp_ram' (21#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_23_ss_bram' (22#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_45_ss_bram_muxdemux' (23#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_45_ss_bram_dp_ram' (24#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_45_ss_bram' (25#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_67_ss_bram_muxdemux' (26#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_67_ss_bram_dp_ram' (27#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_67_ss_bram' (28#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_01_ss_bram_muxdemux' (29#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_01_ss_bram_dp_ram' (30#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_01_ss_bram' (31#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_23_ss_bram_muxdemux' (32#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_23_ss_bram_dp_ram' (33#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_23_ss_bram' (34#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_45_ss_bram_muxdemux' (35#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_45_ss_bram_dp_ram' (36#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_45_ss_bram' (37#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_67_ss_bram_muxdemux' (38#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_67_ss_bram_dp_ram' (39#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_67_ss_bram' (40#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_01_ss_bram_muxdemux' (41#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_01_ss_bram_dp_ram' (42#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_01_ss_bram' (43#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_23_ss_bram_muxdemux' (44#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_23_ss_bram_dp_ram' (45#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_23_ss_bram' (46#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_45_ss_bram_muxdemux' (47#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_45_ss_bram_dp_ram' (48#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_45_ss_bram' (49#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_67_ss_bram_muxdemux' (50#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_67_ss_bram_dp_ram' (51#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_67_ss_bram' (52#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_01_ss_bram_muxdemux' (53#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_01_ss_bram_dp_ram' (54#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_01_ss_bram' (55#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_23_ss_bram_muxdemux' (56#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_23_ss_bram_dp_ram' (57#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_23_ss_bram' (58#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_45_ss_bram_muxdemux' (59#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_45_ss_bram_dp_ram' (60#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_45_ss_bram' (61#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_67_ss_bram_muxdemux' (62#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_67_ss_bram_dp_ram' (63#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_67_ss_bram' (64#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_01_ss_bram_muxdemux' (65#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_01_ss_bram_dp_ram' (66#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_01_ss_bram' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_23_ss_bram_muxdemux' (68#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_23_ss_bram_dp_ram' (69#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_23_ss_bram' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_45_ss_bram_muxdemux' (71#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_45_ss_bram_dp_ram' (72#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_45_ss_bram' (73#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_67_ss_bram_muxdemux' (74#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_67_ss_bram_dp_ram' (75#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_67_ss_bram' (76#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_01_ss_bram_muxdemux' (77#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_01_ss_bram_dp_ram' (78#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_01_ss_bram' (79#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_23_ss_bram_muxdemux' (80#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_23_ss_bram_dp_ram' (81#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_23_ss_bram' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_45_ss_bram_muxdemux' (83#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_45_ss_bram_dp_ram' (84#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_45_ss_bram' (85#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_67_ss_bram_muxdemux' (86#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_67_ss_bram_dp_ram' (87#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_67_ss_bram' (88#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_01_ss_bram_muxdemux' (89#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_01_ss_bram_dp_ram' (90#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_01_ss_bram' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_23_ss_bram_muxdemux' (92#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_23_ss_bram_dp_ram' (93#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_23_ss_bram' (94#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_45_ss_bram_muxdemux' (95#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_45_ss_bram_dp_ram' (96#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_45_ss_bram' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_67_ss_bram_muxdemux' (98#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_67_ss_bram_dp_ram' (99#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_67_ss_bram' (100#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_01_ss_bram_muxdemux' (101#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_01_ss_bram_dp_ram' (102#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_01_ss_bram' (103#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_23_ss_bram_muxdemux' (104#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_23_ss_bram_dp_ram' (105#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_23_ss_bram' (106#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_45_ss_bram_muxdemux' (107#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_45_ss_bram_dp_ram' (108#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_45_ss_bram' (109#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_67_ss_bram_muxdemux' (110#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_67_ss_bram_dp_ram' (111#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_67_ss_bram' (112#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg_muxdemux' (113#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sw_reg_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg' (114#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block_muxdemux' (115#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sys_block_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block' (116#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[led_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[reg_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[led_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[reg_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in_we[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:427]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:428]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_ic_wrapper' (117#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:417]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:62038]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_default_clock_driver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:61793]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (118#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (119#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (120#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_default_clock_driver' (121#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:61793]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_struct' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59788]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x41' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xldelay' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:96]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:123]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (122#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (123#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xldelay' (124#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:96]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_6233897471' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_6233897471' (125#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:163]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_0f1aa1e2d7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_0f1aa1e2d7' (126#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x41' (127#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_gpio_led' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:72]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' (128#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_gpio_led' (129#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:72]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1' (130#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:117]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_led_cntrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:160]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_34e314c510' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:411]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_34e314c510' (131#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:411]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice' (132#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_led_cntrl' (133#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:160]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_reg_cntrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_reg_cntrl' (134#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:198]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_v0_4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_v0_4' (135#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:250]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2045]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:297]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_37649e01d1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:478]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_37649e01d1' (136#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:478]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_03c8cdbbc1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:504]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_03c8cdbbc1' (137#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:504]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x20' (138#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:297]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1813]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:411]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x42' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:346]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_9cc14fefba' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:990]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_9cc14fefba' (139#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:990]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x42' (140#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:346]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_fc8edfac0e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:719]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_fc8edfac0e' (141#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:719]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' (142#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized0' (142#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_e0740ee3f9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_e0740ee3f9' (143#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:676]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:96]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:123]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized1' (143#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized2' (143#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0' (143#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:96]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_5ec362a23c' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:613]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_5ec362a23c' (144#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:613]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_918b6bc6d0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:747]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_918b6bc6d0' (145#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:747]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_2486129911' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:791]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_2486129911' (146#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:791]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_d7dc12cf31' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:587]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_d7dc12cf31' (147#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:587]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_c05fefc67b' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:838]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_c05fefc67b' (148#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:838]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlregister' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:890]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:916]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized1' (148#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized1' (148#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlregister' (149#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:890]
INFO: [Synth 8-638] synthesizing module 'sysgen_shift_5af4fe0a99' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:944]
INFO: [Synth 8-256] done synthesizing module 'sysgen_shift_5af4fe0a99' (150#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:944]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1742]
	Parameter core_name0 bound to: rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1 - type: string 
	Parameter op_width bound to: 13 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_stub.vhdl:5' bound to instance 'core_instance1' of component 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1801]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free' (151#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1742]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 11 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized0' (151#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 11 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized1' (151#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 12 - type: integer 
	Parameter new_lsb bound to: 12 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized2' (151#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x20' (152#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:411]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:664]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_e7487baac7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1108]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_e7487baac7' (153#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1108]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_869e31f04d' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1137]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_869e31f04d' (154#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1137]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_71ee2b1026' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1159]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_71ee2b1026' (155#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1159]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:890]
	Parameter d_width bound to: 32 - type: integer 
	Parameter init_value bound to: 32'b00000000000000000000000000000000 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:916]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized3' (155#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized3' (155#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized0' (155#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:890]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_e5d6b5eaca' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1216]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_e5d6b5eaca' (156#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1216]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_b58c3a1535' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1241]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_b58c3a1535' (157#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1241]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_d3f27a6354' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1260]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_d3f27a6354' (158#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1260]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_2fa4689d4e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1279]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_2fa4689d4e' (159#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1279]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_31bab66ba6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1298]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_31bab66ba6' (160#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1298]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_d624c1af44' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1320]
WARNING: [Synth 8-3936] Found unconnected internal register 'unregy_join_6_1_reg' and it is trimmed from '80' to '32' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1338]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_d624c1af44' (161#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1320]
INFO: [Synth 8-638] synthesizing module 'sysgen_counter_a9c1c293c2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1362]
INFO: [Synth 8-256] done synthesizing module 'sysgen_counter_a9c1c293c2' (162#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1362]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_a7b8778750' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:566]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_a7b8778750' (163#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:566]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1742]
	Parameter core_name0 bound to: rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2 - type: string 
	Parameter op_width bound to: 2 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_stub.vhdl:5' bound to instance 'core_instance2' of component 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1811]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0' (163#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1742]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_4874190f11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1066]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_4874190f11' (164#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1066]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x20' (165#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:664]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x43' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:970]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x43' (166#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:970]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_c95a0b5efb' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1017]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_c95a0b5efb' (167#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1017]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_d26e5cda59' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1038]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_d26e5cda59' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1038]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:890]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:916]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized5' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized5' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:890]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 1 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized3' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized4' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x20' (169#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1412]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1266]
INFO: [Synth 8-638] synthesizing module 'sysgen_addsub_fd3b6c715c' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1432]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized7' (169#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized6' (169#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element op_mem_91_20_reg[0] was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1459]
WARNING: [Synth 8-6014] Unused sequential element cout_mem_92_22_reg[0] was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1470]
INFO: [Synth 8-256] done synthesizing module 'sysgen_addsub_fd3b6c715c' (170#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1432]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_f4b90dfa16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1520]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_f4b90dfa16' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1520]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized1' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized1' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 10 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized5' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 9 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 10 - type: integer 
	Parameter y_width bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized6' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_4417594854' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1548]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_4417594854' (172#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1548]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x19' (173#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1266]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_52bb84f12b' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:654]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_52bb84f12b' (174#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:654]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x20' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized3' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized2' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized5' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized3' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x19' (176#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1412]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1519]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized7' (176#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x19' (177#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1519]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1569]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_8611e618a5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1588]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_8611e618a5' (178#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1588]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_f7e0b72e82' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1618]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_f7e0b72e82' (179#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1618]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_317b92931a' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1640]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_317b92931a' (180#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1640]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_5dc9f217bd' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1664]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_5dc9f217bd' (181#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1664]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x19' (182#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1569]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1643]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized8' (182#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 3 - type: integer 
	Parameter new_lsb bound to: 3 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized9' (182#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 4 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized10' (182#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x19' (183#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1643]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1731]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:360]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:376]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized3' (183#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized4' (183#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4' (183#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:457]
	Parameter din_width bound to: 32 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough' (184#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x19' (185#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1731]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_4e9264ffdf' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:526]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_4e9264ffdf' (186#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:526]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x20' (187#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1813]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:457]
	Parameter din_width bound to: 16 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized0' (187#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01' (188#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2045]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3879]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2131]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x19' (189#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2131]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3647]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2245]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x39' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2180]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x39' (190#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2180]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x19' (191#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2245]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2869]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2498]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x19' (192#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2498]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x40' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2804]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x40' (193#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2804]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x19' (194#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2869]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3246]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3100]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x20' (195#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3100]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3214]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x22' (196#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3214]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x20' (197#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3246]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3353]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x21' (198#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3353]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3403]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x21' (199#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3403]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3477]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x21' (200#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3477]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3565]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x21' (201#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3565]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x19' (202#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3647]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23' (203#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3879]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5713]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3965]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x22' (204#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3965]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5481]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4079]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x46' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4014]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x46' (205#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4014]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x22' (206#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4079]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4703]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4332]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x22' (207#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4332]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x47' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4638]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x47' (208#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4638]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x22' (209#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4703]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5080]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4934]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x21' (210#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4934]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5048]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x21' (211#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5048]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x22' (212#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5080]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5187]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x20' (213#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5187]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5237]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x20' (214#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5237]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5311]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x20' (215#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5311]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5399]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x20' (216#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5399]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x22' (217#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5481]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45' (218#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5713]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7547]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5799]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x21' (219#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5799]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7315]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5913]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x44' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5848]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x44' (220#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5848]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x21' (221#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5913]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6537]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6166]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x21' (222#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6166]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6472]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x45' (223#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6472]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x21' (224#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6537]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6914]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6768]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x22' (225#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6768]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6882]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x18' (226#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6882]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x21' (227#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6914]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7021]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x16' (228#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7021]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7071]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x16' (229#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7071]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7145]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x16' (230#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7145]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7233]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x16' (231#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7233]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x21' (232#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7315]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67' (233#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7547]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9381]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7633]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x16' (234#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7633]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9149]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7747]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x33' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7682]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x33' (235#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7682]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x16' (236#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7747]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8371]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8000]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x16' (237#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8000]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x34' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8306]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x34' (238#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8306]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x16' (239#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8371]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8748]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8602]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x16' (240#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8602]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8716]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x15' (241#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8716]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x16' (242#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8748]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8855]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x15' (243#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8855]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8905]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x15' (244#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8905]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8979]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x15' (245#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8979]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9067]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x15' (246#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9067]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x16' (247#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9149]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01' (248#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9381]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11215]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9467]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x15' (249#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9467]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10983]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9581]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x31' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9516]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x31' (250#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9516]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x15' (251#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9581]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10205]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9834]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x15' (252#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9834]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x32' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10140]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x32' (253#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10140]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x15' (254#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10205]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10582]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10436]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x15' (255#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10436]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10550]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x16' (256#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10550]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x15' (257#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10582]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10689]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x18' (258#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10689]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10739]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x18' (259#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10739]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10813]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x18' (260#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10813]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10901]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x18' (261#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10901]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x15' (262#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10983]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23' (263#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11215]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13049]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11301]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x18' (264#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11301]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12817]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11415]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x37' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11350]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x37' (265#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11350]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x18' (266#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11415]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12039]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11668]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x18' (267#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11668]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x38' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11974]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x38' (268#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11974]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x18' (269#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12039]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12416]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12270]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x18' (270#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12270]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12384]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x19' (271#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12384]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x18' (272#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12416]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12523]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x17' (273#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12523]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12573]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x17' (274#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12573]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12647]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x17' (275#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12647]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12735]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x17' (276#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12735]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x18' (277#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12817]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45' (278#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13049]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14883]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13135]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x17' (279#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13135]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14651]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13249]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x35' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13184]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x35' (280#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13184]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x17' (281#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13249]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13873]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13502]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x17' (282#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13502]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x36' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13808]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x36' (283#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13808]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x17' (284#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13873]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14250]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14104]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x17' (285#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14104]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14218]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x17' (286#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14218]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x17' (287#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14250]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14357]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x25' (288#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14357]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14407]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x27' (289#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14407]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14481]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x28' (290#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14481]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14569]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x28' (291#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14569]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x17' (292#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14651]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67' (293#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14883]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16717]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14969]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x28' (294#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14969]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16485]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15083]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x58' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15018]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x58' (295#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15018]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x28' (296#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15083]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15707]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15336]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x28' (297#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15336]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x59' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15642]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x59' (298#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15642]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x28' (299#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15707]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16084]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15938]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x28' (300#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15938]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16052]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x28' (301#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16052]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x28' (302#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16084]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16191]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x27' (303#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16191]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16241]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x26' (304#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16241]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16315]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x27' (305#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16315]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16403]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x27' (306#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16403]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x28' (307#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16485]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01' (308#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16717]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18551]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16803]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x27' (309#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16803]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18319]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16917]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x56' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16852]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x56' (310#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16852]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x27' (311#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16917]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17541]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17170]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x27' (312#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17170]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x57' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17476]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x57' (313#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17476]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x27' (314#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17541]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17918]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17772]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x27' (315#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17772]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17886]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x27' (316#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17886]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x27' (317#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17918]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18025]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x29' (318#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18025]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18075]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x29' (319#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18075]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18149]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x30' (320#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18149]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18237]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x30' (321#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18237]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x27' (322#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18319]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23' (323#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18551]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20385]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18637]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x30' (324#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18637]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20153]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18751]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x62' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18686]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x62' (325#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18686]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x30' (326#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18751]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19375]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19004]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x30' (327#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19004]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x63' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19310]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x63' (328#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19310]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x30' (329#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19375]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19752]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19606]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x30' (330#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19606]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19720]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x30' (331#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19720]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x30' (332#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19752]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19859]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x30' (333#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19859]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19909]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x28' (334#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19909]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19983]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x29' (335#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19983]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20071]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x29' (336#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20071]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x30' (337#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20153]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45' (338#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20385]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22219]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20471]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x29' (339#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20471]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21987]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20585]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x60' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20520]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x60' (340#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20520]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x29' (341#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20585]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21209]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20838]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x29' (342#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20838]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x61' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21144]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x61' (343#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21144]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x29' (344#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21209]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21586]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21440]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x29' (345#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21440]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21554]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x29' (346#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21554]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x29' (347#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21586]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21693]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x28' (348#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21693]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21743]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x30' (349#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21743]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21817]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x24' (350#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21817]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21905]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x23' (351#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21905]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x29' (352#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21987]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67' (353#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22219]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24053]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22305]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x24' (354#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22305]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23821]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22419]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x50' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22354]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x50' (355#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22354]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x24' (356#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22419]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23043]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22672]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x24' (357#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22672]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x51' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22978]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x51' (358#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22978]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x24' (359#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23043]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23420]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23274]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x24' (360#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23274]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23388]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x24' (361#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23388]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x24' (362#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23420]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23527]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x23' (363#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23527]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23577]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x22' (364#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23577]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23651]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x23' (365#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23651]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23739]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x22' (366#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23739]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x24' (367#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23821]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01' (368#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24053]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25887]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24139]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x23' (369#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24139]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25655]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24253]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x48' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24188]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x48' (370#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24188]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x23' (371#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24253]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24877]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24506]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x23' (372#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24506]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x49' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24812]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x49' (373#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24812]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x23' (374#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24877]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25254]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25108]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x23' (375#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25108]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25222]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x23' (376#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25222]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x23' (377#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25254]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25361]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x22' (378#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25361]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25411]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x23' (379#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25411]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25485]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x25' (380#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25485]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25573]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x26' (381#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25573]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x23' (382#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25655]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23' (383#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25887]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27721]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25973]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x26' (384#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25973]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27489]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26087]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x54' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26022]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x54' (385#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26022]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x26' (386#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26087]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26711]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26340]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x26' (387#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26340]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x55' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26646]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x55' (388#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26646]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x26' (389#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26711]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27088]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26942]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x26' (390#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26942]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27056]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x26' (391#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27056]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x26' (392#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27088]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27195]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x26' (393#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27195]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27245]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x25' (394#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27245]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27319]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x26' (395#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27319]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27407]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x24' (396#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27407]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x26' (397#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27489]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45' (398#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27721]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29555]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27807]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x25' (399#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27807]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29323]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27921]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x53' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27856]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x53' (400#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27856]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x25' (401#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27921]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28545]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28174]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x25' (402#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28174]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x52' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28480]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x52' (403#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28480]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x25' (404#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28545]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28922]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28776]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x25' (405#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28776]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28890]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x25' (406#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28890]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x25' (407#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28922]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29029]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x24' (408#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29029]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29079]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x24' (409#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29079]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29153]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x22' (410#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29153]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29241]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x25' (411#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29241]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x25' (412#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29323]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67' (413#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29555]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31389]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29641]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x4' (414#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29641]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31157]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29755]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29690]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x10' (415#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29690]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x4' (416#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29755]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30379]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30008]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x4' (417#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30008]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30314]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x9' (418#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30314]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x4' (419#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30379]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30756]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30610]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x4' (420#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30610]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30724]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x4' (421#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30724]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x4' (422#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30756]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30863]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x4' (423#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30863]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30913]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x4' (424#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30913]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30987]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x4' (425#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30987]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31075]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x3' (426#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31075]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x5' (427#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31157]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01' (428#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31389]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33223]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31475]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x3' (429#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31475]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32991]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31589]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31524]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x7' (430#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31524]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x3' (431#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31589]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32213]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31842]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x3' (432#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31842]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32148]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x8' (433#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32148]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x3' (434#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32213]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32590]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32444]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x3' (435#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32444]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32558]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x3' (436#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32558]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x3' (437#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32590]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32697]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x3' (438#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32697]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32747]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x3' (439#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32747]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32821]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x3' (440#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32821]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32909]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x4' (441#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32909]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x4' (442#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32991]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23' (443#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33223]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35057]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33309]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x6' (444#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33309]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34825]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33423]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33358]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x13' (445#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33358]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x6' (446#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33423]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34047]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33676]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x6' (447#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33676]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33982]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x14' (448#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33982]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x6' (449#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34047]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34424]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34278]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x6' (450#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34278]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34392]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x6' (451#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34392]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x6' (452#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34424]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34531]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x6' (453#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34531]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34581]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x6' (454#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34581]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34655]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x6' (455#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34655]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34743]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x6' (456#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34743]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x7' (457#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34825]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45' (458#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35057]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36891]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35143]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x5' (459#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35143]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36659]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35257]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35192]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x11' (460#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35192]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x5' (461#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35257]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35881]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35510]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x5' (462#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35510]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35816]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x12' (463#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35816]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x5' (464#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35881]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36258]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36112]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x5' (465#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36112]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36226]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x5' (466#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36226]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x5' (467#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36258]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36365]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x5' (468#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36365]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36415]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x5' (469#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36415]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36489]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x5' (470#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36489]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36577]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x5' (471#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36577]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x6' (472#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36659]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67' (473#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36891]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38725]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36977]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x7' (474#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36977]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38493]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37091]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37026]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x1' (475#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37026]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x0' (476#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37091]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37715]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37344]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x0' (477#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37344]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37650]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x2' (478#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37650]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x0' (479#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37715]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38092]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37946]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x0' (480#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37946]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38060]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x0' (481#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38060]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x0' (482#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38092]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38199]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x0' (483#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38199]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38249]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x0' (484#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38249]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38323]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x0' (485#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38323]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38411]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x0' (486#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38411]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x0' (487#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38493]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01' (488#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38725]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40559]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38811]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x0' (489#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38811]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40327]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38925]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38860]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect' (490#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38860]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen' (491#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38925]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39549]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39178]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge' (492#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39178]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39484]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x0' (493#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39484]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl' (494#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39549]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39926]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39780]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add' (495#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39780]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39894]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in' (496#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39894]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram' (497#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39926]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40033]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl' (498#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40033]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40083]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine' (499#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40083]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40157]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split' (500#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40157]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40245]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status' (501#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40245]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss' (502#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40327]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23' (503#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40559]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42393]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40645]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate' (504#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40645]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42161]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40759]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40694]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x5' (505#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40694]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x2' (506#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40759]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41383]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41012]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x2' (507#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41012]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41318]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x6' (508#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41318]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x2' (509#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41383]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41760]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41614]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x2' (510#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41614]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41728]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x2' (511#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41728]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x2' (512#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41760]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41867]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x2' (513#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41867]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41917]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x2' (514#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41917]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41991]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x2' (515#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41991]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42079]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x2' (516#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42079]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x3' (517#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42161]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45' (518#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42393]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44227]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42479]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x2' (519#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42479]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43995]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42593]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42528]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x3' (520#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42528]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x1' (521#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42593]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43217]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42846]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x1' (522#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42846]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43152]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x4' (523#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43152]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x1' (524#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43217]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43594]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43448]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x1' (525#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43448]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43562]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x1' (526#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43562]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x1' (527#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43594]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43701]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x1' (528#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43701]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43751]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x1' (529#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43751]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43825]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x1' (530#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43825]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43913]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x1' (531#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43913]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x2' (532#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43995]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67' (533#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44227]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46061]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44313]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x1' (534#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44313]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45829]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44427]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44362]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x24' (535#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44362]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x13' (536#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44427]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45051]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44680]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x12' (537#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44680]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44986]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x25' (538#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44986]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x12' (539#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45051]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45428]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45282]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x12' (540#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45282]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45396]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x12' (541#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45396]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x12' (542#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45428]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45535]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x12' (543#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45535]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45585]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x12' (544#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45585]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45659]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x12' (545#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45659]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45747]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x12' (546#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45747]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x1' (547#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45829]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01' (548#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46061]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47895]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46147]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x12' (549#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46147]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47663]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46261]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46196]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x22' (550#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46196]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x10' (551#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46261]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46885]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46514]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x11' (552#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46514]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46820]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x23' (553#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46820]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x11' (554#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46885]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47262]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47116]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x11' (555#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47116]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47230]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x11' (556#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47230]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x11' (557#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47262]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47369]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x11' (558#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47369]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47419]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x11' (559#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47419]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47493]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x11' (560#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47493]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47581]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x11' (561#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47581]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x12' (562#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47663]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23' (563#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47895]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49729]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47981]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x11' (564#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47981]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49497]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48095]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48030]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x26' (565#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48030]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x11' (566#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48095]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48719]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48348]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x14' (567#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48348]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48654]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x30' (568#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48654]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x14' (569#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48719]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49096]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48950]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x14' (570#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48950]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49064]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x14' (571#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49064]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x14' (572#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49096]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49203]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x14' (573#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49203]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49253]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x14' (574#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49253]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49327]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x14' (575#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49327]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49415]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x14' (576#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49415]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x11' (577#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49497]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45' (578#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49729]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51563]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49815]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x14' (579#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49815]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51331]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49929]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49864]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x28' (580#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49864]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x14' (581#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49929]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50553]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50182]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x13' (582#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50182]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50488]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x27' (583#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50488]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x13' (584#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50553]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50930]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50784]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x13' (585#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50784]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50898]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x13' (586#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50898]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x13' (587#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50930]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51037]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x13' (588#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51037]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51087]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x13' (589#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51087]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51161]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x13' (590#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51161]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51249]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x13' (591#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51249]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x14' (592#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51331]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67' (593#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51563]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53397]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51649]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x13' (594#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51649]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53165]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51763]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51698]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x29' (595#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51698]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x12' (596#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51763]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52387]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52016]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x8' (597#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52016]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52322]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x17' (598#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52322]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x8' (599#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52387]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52764]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52618]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x8' (600#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52618]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52732]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x8' (601#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52732]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x8' (602#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52764]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52871]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x8' (603#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52871]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52921]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x8' (604#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52921]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52995]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x8' (605#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52995]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53083]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x8' (606#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53083]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x13' (607#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53165]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01' (608#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53397]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55231]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53483]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x9' (609#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53483]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54999]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53597]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53532]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x18' (610#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53532]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x8' (611#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53597]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54221]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53850]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x7' (612#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53850]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54156]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x15' (613#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54156]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x7' (614#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54221]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54598]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54452]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x7' (615#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54452]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54566]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x7' (616#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54566]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x7' (617#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54598]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54705]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x7' (618#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54705]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54755]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x7' (619#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54755]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54829]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x7' (620#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54829]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54917]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x7' (621#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54917]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x9' (622#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54999]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23' (623#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55231]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57065]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55317]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x8' (624#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55317]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56833]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55431]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55366]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x16' (625#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55366]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x7' (626#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55431]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56055]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55684]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x10' (627#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55684]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55990]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x20' (628#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55990]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x9' (629#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56055]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56432]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56286]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x10' (630#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56286]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56400]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x10' (631#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56400]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x10' (632#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56432]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56539]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x10' (633#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56539]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56589]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x10' (634#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56589]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56663]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x10' (635#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56663]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56751]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x10' (636#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56751]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x8' (637#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56833]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45' (638#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57065]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58899]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57151]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x10' (639#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57151]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58667]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57265]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57200]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x21' (640#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57200]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x9' (641#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57265]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57889]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57518]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x9' (642#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57518]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57824]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x19' (643#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57824]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x10' (644#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57889]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58266]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58120]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x9' (645#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58120]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58234]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x9' (646#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58234]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x9' (647#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58266]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58373]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x9' (648#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58373]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58423]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x9' (649#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58423]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58497]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x9' (650#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58497]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58585]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x9' (651#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58585]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x10' (652#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58667]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67' (653#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58899]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58986]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_dcfb8a9294' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1686]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_dcfb8a9294' (654#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1686]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized7' (654#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized5' (654#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:457]
	Parameter din_width bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized1' (654#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state0' (655#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58986]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59059]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state1' (656#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59059]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59132]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state2' (657#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59132]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59205]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state3' (658#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59205]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59278]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state4' (659#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59278]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59351]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state5' (660#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59351]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59424]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state6' (661#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59424]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59497]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state7' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59497]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 15 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized11' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 47 - type: integer 
	Parameter new_lsb bound to: 32 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 79 - type: integer 
	Parameter new_lsb bound to: 64 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized13' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 111 - type: integer 
	Parameter new_lsb bound to: 96 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized14' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 127 - type: integer 
	Parameter new_lsb bound to: 112 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized15' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 95 - type: integer 
	Parameter new_lsb bound to: 80 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized16' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 63 - type: integer 
	Parameter new_lsb bound to: 48 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized17' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 16 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized18' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1742]
	Parameter core_name0 bound to: rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 28 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0_stub.vhdl:5' bound to instance 'core_instance0' of component 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1791]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-14498-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1742]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 27 - type: integer 
	Parameter new_lsb bound to: 27 - type: integer 
	Parameter x_width bound to: 28 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_struct' (663#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59788]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts' (664#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:62038]
WARNING: [Synth 8-3848] Net sysref_in_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:80]
WARNING: [Synth 8-3848] Net sysref_in_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:79]
WARNING: [Synth 8-3848] Net adc0_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:50]
WARNING: [Synth 8-3848] Net adc0_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:49]
WARNING: [Synth 8-3848] Net adc1_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:52]
WARNING: [Synth 8-3848] Net adc1_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:51]
WARNING: [Synth 8-3848] Net adc2_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:54]
WARNING: [Synth 8-3848] Net adc2_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:53]
WARNING: [Synth 8-3848] Net adc3_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:56]
WARNING: [Synth 8-3848] Net adc3_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:55]
WARNING: [Synth 8-3848] Net vin0_01_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:83]
WARNING: [Synth 8-3848] Net vin0_01_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:82]
WARNING: [Synth 8-3848] Net vin0_23_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:85]
WARNING: [Synth 8-3848] Net vin0_23_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:84]
WARNING: [Synth 8-3848] Net vin1_01_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:87]
WARNING: [Synth 8-3848] Net vin1_01_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:86]
WARNING: [Synth 8-3848] Net vin1_23_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:89]
WARNING: [Synth 8-3848] Net vin1_23_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:88]
WARNING: [Synth 8-3848] Net vin2_01_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:91]
WARNING: [Synth 8-3848] Net vin2_01_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:90]
WARNING: [Synth 8-3848] Net vin2_23_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:93]
WARNING: [Synth 8-3848] Net vin2_23_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:92]
WARNING: [Synth 8-3848] Net vin3_01_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:95]
WARNING: [Synth 8-3848] Net vin3_01_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:94]
WARNING: [Synth 8-3848] Net vin3_23_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:97]
WARNING: [Synth 8-3848] Net vin3_23_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:96]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:369]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:375]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:381]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:387]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'top' (665#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:7]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[26]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[25]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[24]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[23]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[22]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[21]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[20]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[19]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[18]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[17]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[16]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[15]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[14]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[13]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[12]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[11]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[10]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[9]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[8]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[7]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[6]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[5]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[4]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[3]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[2]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[1]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[0]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port up[0]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port load[0]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[27]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[26]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[25]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[24]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[23]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[22]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[21]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[20]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[19]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[18]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[17]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[16]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[15]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[14]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[13]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[12]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[11]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[10]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[9]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[8]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[7]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[6]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[5]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[4]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[3]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[2]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[1]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[0]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[127]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[126]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[125]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[124]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[123]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[122]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[121]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[120]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[119]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[118]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[117]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[116]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[115]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[114]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[113]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[112]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[111]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[110]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[109]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[108]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[107]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[106]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[105]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[104]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[103]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[102]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[101]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[100]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[99]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[98]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[97]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[96]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[95]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[94]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[93]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[92]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[91]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[90]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[89]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[88]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[87]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[86]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[85]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1651.156 ; gain = 250.750 ; free physical = 11397 ; free virtual = 32387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_led_cntrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:612]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_reg_cntrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:623]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:729]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:740]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:751]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:762]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:773]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:784]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:795]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:806]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:817]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:828]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:839]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:850]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:861]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:872]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:883]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:894]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:905]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:916]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:927]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:938]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:949]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:960]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:971]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:982]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:993]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1004]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1015]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1026]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1037]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1048]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1059]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1070]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1081]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1092]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1103]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1114]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1125]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1136]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1147]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1158]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1169]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1180]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1191]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1202]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1213]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1224]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1235]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1246]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1257]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1268]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1279]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1290]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1301]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1312]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1323]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1334]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1345]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1356]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1367]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1378]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1400]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1411]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1422]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_sync_state0:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1433]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_sync_state1:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1444]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_sync_state2:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1455]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_sync_state3:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1466]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_sync_state4:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1477]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_sync_state5:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1488]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_sync_state6:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1499]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_sync_state7:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1510]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot0_01_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot0_23_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot0_45_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot0_67_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot1_01_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot1_23_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot1_45_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot1_67_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot2_01_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot2_23_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot2_45_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot2_67_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot3_01_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot3_23_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot3_45_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot3_67_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot4_01_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot4_23_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot4_45_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot4_67_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot5_01_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot5_23_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot5_45_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot5_67_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot6_01_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot6_23_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1579]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1651.156 ; gain = 250.750 ; free physical = 11419 ; free virtual = 32409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1651.156 ; gain = 250.750 ; free physical = 11419 ; free virtual = 32409
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1900 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/ADC8_R2R_MTS_2048/ADC8_R2R_MTS_2048_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/ADC8_R2R_MTS_2048/ADC8_R2R_MTS_2048_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/counter_led/comp0.core_instance0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/counter_led/comp0.core_instance0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc:12]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc:12]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc:13]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2673.359 ; gain = 0.000 ; free physical = 10343 ; free virtual = 31420
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2673.359 ; gain = 0.000 ; free physical = 10341 ; free virtual = 31419
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2673.359 ; gain = 0.000 ; free physical = 10341 ; free virtual = 31419
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1900 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 2 instances
  FDE => FDRE: 1891 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2673.359 ; gain = 0.000 ; free physical = 10342 ; free virtual = 31420
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2673.359 ; gain = 0.000 ; free physical = 10341 ; free virtual = 31419
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/counter_led/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2673.359 ; gain = 1272.953 ; free physical = 10519 ; free virtual = 31598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2673.359 ; gain = 1272.953 ; free physical = 10520 ; free virtual = 31598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zcu111_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/counter_led/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2673.359 ; gain = 1272.953 ; free physical = 10519 ; free virtual = 31598
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_axi4lite_top_ic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slave_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[bvalid]' into 'axi4lite_miso_reg[wready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[arready]' into 'axi4lite_miso_reg[awready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_slave_logic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                      wr |                               01 |                               01
                      rd |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_axi4lite_top_ic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 reading |                              001 |                              001
               read_wait |                              010 |                              010
                 writing |                              011 |                              011
              write_wait |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_slave_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 2673.359 ; gain = 1272.953 ; free physical = 10506 ; free virtual = 31592
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/never'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |xpm_cdc_single             |           1|         3|
|2     |zcu111_infrastructure__GC0 |           1|         6|
|3     |top__GCB0                  |           1|     43863|
|4     |top__GCB1                  |           1|     19658|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 32    
	   3 Input      1 Bit       Adders := 32    
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               80 Bit    Registers := 32    
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 349   
	               19 Bit    Registers := 32    
	               10 Bit    Registers := 32    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 833   
+---RAMs : 
	              32K Bit         RAMs := 32    
+---Muxes : 
	   2 Input     80 Bit        Muxes := 32    
	   2 Input     34 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 34    
	   2 Input     32 Bit        Muxes := 66    
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 34    
	   5 Input      3 Bit        Muxes := 34    
	   2 Input      3 Bit        Muxes := 34    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 359   
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 408   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi4lite_axi4lite_top_ic 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 34    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 229   
	   3 Input      1 Bit        Muxes := 2     
Module axi4lite_slave_logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module axi4lite_sw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 74    
	                1 Bit    Registers := 74    
Module axi4lite_slave_logic__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module axi4lite_sys_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 5     
Module cdc_synchroniser__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module sysgen_logical_9cc14fefba 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__31 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__31 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__31 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__30 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__30 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__30 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__29 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__29 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__29 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__28 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__28 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__28 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__27 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__27 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__27 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__26 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__26 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__26 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__25 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__25 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__24 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__24 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__24 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__23 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__23 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__22 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__22 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__22 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__21 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__21 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__20 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__20 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__19 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__19 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__19 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__18 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__18 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__18 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__17 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__17 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__17 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__16 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__16 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__15 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__15 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__14 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__14 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__13 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__13 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__12 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__12 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__11 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__11 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__10 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__10 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__9 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__9 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__8 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__8 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__7 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__7 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__6 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__5 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__5 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__4 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__4 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__3 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__3 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][0]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][0]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][0]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][0]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][1]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][1]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][1]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][1]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][4]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][4]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][4]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][4]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][5]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][5]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][5]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][5]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][6]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][6]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][6]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][6]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][12]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][12]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][12]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][12]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][16]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][16]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][16]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][16]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][17]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][17]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][17]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][17]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][20]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][20]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][20]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][25]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi4lite_interconnect/axi4lite_sys_block_inst/\axi4lite_sys_block_int_reg[sys_clkcounter][31] )
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp__29.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/sync_state7/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[1].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/sync_state7/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[2].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/sync_state7/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[3].fde_used.u2 )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:17 . Memory (MB): peak = 2877.344 ; gain = 1476.938 ; free physical = 10380 ; free virtual = 31508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                          | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |xpm_cdc_single             |           1|         3|
|2     |zcu111_infrastructure__GC0 |           1|         6|
|3     |top__GCB0                  |           1|     17964|
|4     |top__GCB1                  |           1|      5666|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu111_inst/zynq_ultra_ps_e_0/pl_clk0' to pin 'zcu111_inst/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/clk_adc0' to pin 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/bbstub_clk_adc0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/clk_adc1' to pin 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/bbstub_clk_adc1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/clk_adc2' to pin 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/bbstub_clk_adc2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/clk_adc3' to pin 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/bbstub_clk_adc3/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:50 . Memory (MB): peak = 2877.344 ; gain = 1476.938 ; free physical = 9999 ; free virtual = 31164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:58 . Memory (MB): peak = 2887.344 ; gain = 1486.938 ; free physical = 9997 ; free virtual = 31161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                          | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |xpm_cdc_single             |           1|         3|
|2     |zcu111_infrastructure__GC0 |           1|         6|
|3     |top_GT0                    |           1|     22552|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:02:15 . Memory (MB): peak = 2928.594 ; gain = 1528.188 ; free physical = 9983 ; free virtual = 31147
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin sysref_in_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin sysref_in_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin adc0_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin adc0_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin adc1_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin adc1_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin adc2_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin adc2_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin adc3_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin adc3_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin vin0_01_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin vin0_01_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin vin0_23_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin vin0_23_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin vin1_01_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin vin1_01_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin vin1_23_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin vin1_23_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin vin2_01_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin vin2_01_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin vin2_23_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin vin2_23_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin vin3_01_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin vin3_01_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin vin3_23_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4 has unconnected pin vin3_23_n
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:02:17 . Memory (MB): peak = 2928.594 ; gain = 1528.188 ; free physical = 9980 ; free virtual = 31145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:42 ; elapsed = 00:02:17 . Memory (MB): peak = 2928.594 ; gain = 1528.188 ; free physical = 9980 ; free virtual = 31144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:02:18 . Memory (MB): peak = 2928.594 ; gain = 1528.188 ; free physical = 9982 ; free virtual = 31146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------------------------+----------+
|      |BlackBox name                                                |Instances |
+------+-------------------------------------------------------------+----------+
|1     |ADC8_R2R_MTS_2048                                            |         1|
|2     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1 |        32|
|3     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2 |        32|
|4     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0 |         1|
|5     |zcu111_auto_ds_0                                             |         1|
|6     |zcu111_auto_ds_1                                             |         1|
|7     |zcu111_xbar_0                                                |         1|
|8     |zcu111_axi_protocol_convert_1_0                              |         1|
|9     |zcu111_axi_protocol_convert_2_0                              |         1|
|10    |zcu111_proc_sys_reset_0_0                                    |         1|
|11    |zcu111_zynq_ultra_ps_e_0_0                                   |         1|
+------+-------------------------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------------------------------------+------+
|      |Cell                                                                    |Count |
+------+------------------------------------------------------------------------+------+
|1     |ADC8_R2R_MTS_2048_bbox_0                                                |     1|
|2     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0_bbox_10    |     1|
|3     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8     |     1|
|4     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__32 |     1|
|5     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__33 |     1|
|6     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__34 |     1|
|7     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__35 |     1|
|8     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__36 |     1|
|9     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__37 |     1|
|10    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__38 |     1|
|11    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__39 |     1|
|12    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__40 |     1|
|13    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__41 |     1|
|14    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__42 |     1|
|15    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__43 |     1|
|16    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__44 |     1|
|17    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__45 |     1|
|18    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__46 |     1|
|19    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__47 |     1|
|20    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__48 |     1|
|21    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__49 |     1|
|22    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__50 |     1|
|23    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__51 |     1|
|24    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__52 |     1|
|25    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__53 |     1|
|26    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__54 |     1|
|27    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__55 |     1|
|28    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__56 |     1|
|29    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__57 |     1|
|30    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__58 |     1|
|31    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__59 |     1|
|32    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__60 |     1|
|33    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__61 |     1|
|34    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_8__62 |     1|
|35    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9     |     1|
|36    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__32 |     1|
|37    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__33 |     1|
|38    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__34 |     1|
|39    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__35 |     1|
|40    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__36 |     1|
|41    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__37 |     1|
|42    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__38 |     1|
|43    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__39 |     1|
|44    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__40 |     1|
|45    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__41 |     1|
|46    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__42 |     1|
|47    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__43 |     1|
|48    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__44 |     1|
|49    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__45 |     1|
|50    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__46 |     1|
|51    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__47 |     1|
|52    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__48 |     1|
|53    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__49 |     1|
|54    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__50 |     1|
|55    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__51 |     1|
|56    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__52 |     1|
|57    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__53 |     1|
|58    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__54 |     1|
|59    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__55 |     1|
|60    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__56 |     1|
|61    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__57 |     1|
|62    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__58 |     1|
|63    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__59 |     1|
|64    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__60 |     1|
|65    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__61 |     1|
|66    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_9__62 |     1|
|67    |zcu111_auto_ds_0_bbox_1                                                 |     1|
|68    |zcu111_auto_ds_1_bbox_2                                                 |     1|
|69    |zcu111_axi_protocol_convert_1_0_bbox_4                                  |     1|
|70    |zcu111_axi_protocol_convert_2_0_bbox_5                                  |     1|
|71    |zcu111_proc_sys_reset_0_0_bbox_6                                        |     1|
|72    |zcu111_xbar_0_bbox_3                                                    |     1|
|73    |zcu111_zynq_ultra_ps_e_0_0_bbox_7                                       |     1|
|74    |BUFG                                                                    |     4|
|75    |LUT1                                                                    |   219|
|76    |LUT2                                                                    |  1595|
|77    |LUT3                                                                    |   564|
|78    |LUT4                                                                    |   246|
|79    |LUT5                                                                    |   380|
|80    |LUT6                                                                    |  1216|
|81    |MMCM_BASE                                                               |     1|
|82    |MUXF7                                                                   |     3|
|83    |RAMB36E2                                                                |    32|
|84    |FD                                                                      |     2|
|85    |FDCE                                                                    |  3119|
|86    |FDE                                                                     |  1003|
|87    |FDPE                                                                    |    36|
|88    |FDRE                                                                    |  3543|
|89    |FDSE                                                                    |    32|
|90    |IBUFDS                                                                  |     2|
|91    |OBUF                                                                    |     2|
+------+------------------------------------------------------------------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------+------------------------------------------------------------------------------+------+
|      |Instance                                                    |Module                                                                        |Cells |
+------+------------------------------------------------------------+------------------------------------------------------------------------------+------+
|1     |top                                                         |                                                                              | 15817|
|2     |  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4sysref        |mts_sysref_sync                                                               |     4|
|3     |    xpm_cdc_single_inst                                     |xpm_cdc_single                                                                |     3|
|4     |  zcu111_infr_inst                                          |zcu111_infrastructure                                                         |     7|
|5     |  axi4lite_interconnect                                     |axi4lite_ic_wrapper                                                           |  7162|
|6     |    axi4lite_axi4lite_ic_inst                               |axi4lite_axi4lite_top_ic                                                      |   848|
|7     |    axi4lite_snapshot0_01_ss_bram_inst                      |axi4lite_snapshot0_01_ss_bram                                                 |   113|
|8     |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic                                                          |   111|
|9     |      ipb_snapshot0_01_ss_bram_dp_ram_inst                  |ipb_snapshot0_01_ss_bram_dp_ram                                               |     2|
|10    |        asym_bram_tdp_inst                                  |asym_bram_tdp                                                                 |     1|
|11    |    axi4lite_snapshot0_23_ss_bram_inst                      |axi4lite_snapshot0_23_ss_bram                                                 |   113|
|12    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__33                                                      |   111|
|13    |      ipb_snapshot0_23_ss_bram_dp_ram_inst                  |ipb_snapshot0_23_ss_bram_dp_ram                                               |     2|
|14    |        asym_bram_tdp_inst                                  |asym_bram_tdp__31                                                             |     1|
|15    |    axi4lite_snapshot0_45_ss_bram_inst                      |axi4lite_snapshot0_45_ss_bram                                                 |   113|
|16    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__32                                                      |   111|
|17    |      ipb_snapshot0_45_ss_bram_dp_ram_inst                  |ipb_snapshot0_45_ss_bram_dp_ram                                               |     2|
|18    |        asym_bram_tdp_inst                                  |asym_bram_tdp__30                                                             |     1|
|19    |    axi4lite_snapshot0_67_ss_bram_inst                      |axi4lite_snapshot0_67_ss_bram                                                 |   113|
|20    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__31                                                      |   111|
|21    |      ipb_snapshot0_67_ss_bram_dp_ram_inst                  |ipb_snapshot0_67_ss_bram_dp_ram                                               |     2|
|22    |        asym_bram_tdp_inst                                  |asym_bram_tdp__29                                                             |     1|
|23    |    axi4lite_snapshot1_01_ss_bram_inst                      |axi4lite_snapshot1_01_ss_bram                                                 |   113|
|24    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__30                                                      |   111|
|25    |      ipb_snapshot1_01_ss_bram_dp_ram_inst                  |ipb_snapshot1_01_ss_bram_dp_ram                                               |     2|
|26    |        asym_bram_tdp_inst                                  |asym_bram_tdp__28                                                             |     1|
|27    |    axi4lite_snapshot1_23_ss_bram_inst                      |axi4lite_snapshot1_23_ss_bram                                                 |   113|
|28    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__29                                                      |   111|
|29    |      ipb_snapshot1_23_ss_bram_dp_ram_inst                  |ipb_snapshot1_23_ss_bram_dp_ram                                               |     2|
|30    |        asym_bram_tdp_inst                                  |asym_bram_tdp__27                                                             |     1|
|31    |    axi4lite_snapshot1_45_ss_bram_inst                      |axi4lite_snapshot1_45_ss_bram                                                 |   113|
|32    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__28                                                      |   111|
|33    |      ipb_snapshot1_45_ss_bram_dp_ram_inst                  |ipb_snapshot1_45_ss_bram_dp_ram                                               |     2|
|34    |        asym_bram_tdp_inst                                  |asym_bram_tdp__26                                                             |     1|
|35    |    axi4lite_snapshot1_67_ss_bram_inst                      |axi4lite_snapshot1_67_ss_bram                                                 |   113|
|36    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__27                                                      |   111|
|37    |      ipb_snapshot1_67_ss_bram_dp_ram_inst                  |ipb_snapshot1_67_ss_bram_dp_ram                                               |     2|
|38    |        asym_bram_tdp_inst                                  |asym_bram_tdp__25                                                             |     1|
|39    |    axi4lite_snapshot2_01_ss_bram_inst                      |axi4lite_snapshot2_01_ss_bram                                                 |   113|
|40    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__26                                                      |   111|
|41    |      ipb_snapshot2_01_ss_bram_dp_ram_inst                  |ipb_snapshot2_01_ss_bram_dp_ram                                               |     2|
|42    |        asym_bram_tdp_inst                                  |asym_bram_tdp__24                                                             |     1|
|43    |    axi4lite_snapshot2_23_ss_bram_inst                      |axi4lite_snapshot2_23_ss_bram                                                 |   113|
|44    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__25                                                      |   111|
|45    |      ipb_snapshot2_23_ss_bram_dp_ram_inst                  |ipb_snapshot2_23_ss_bram_dp_ram                                               |     2|
|46    |        asym_bram_tdp_inst                                  |asym_bram_tdp__23                                                             |     1|
|47    |    axi4lite_snapshot2_45_ss_bram_inst                      |axi4lite_snapshot2_45_ss_bram                                                 |   113|
|48    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__24                                                      |   111|
|49    |      ipb_snapshot2_45_ss_bram_dp_ram_inst                  |ipb_snapshot2_45_ss_bram_dp_ram                                               |     2|
|50    |        asym_bram_tdp_inst                                  |asym_bram_tdp__22                                                             |     1|
|51    |    axi4lite_snapshot2_67_ss_bram_inst                      |axi4lite_snapshot2_67_ss_bram                                                 |   113|
|52    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__23                                                      |   111|
|53    |      ipb_snapshot2_67_ss_bram_dp_ram_inst                  |ipb_snapshot2_67_ss_bram_dp_ram                                               |     2|
|54    |        asym_bram_tdp_inst                                  |asym_bram_tdp__21                                                             |     1|
|55    |    axi4lite_snapshot3_01_ss_bram_inst                      |axi4lite_snapshot3_01_ss_bram                                                 |   113|
|56    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__22                                                      |   111|
|57    |      ipb_snapshot3_01_ss_bram_dp_ram_inst                  |ipb_snapshot3_01_ss_bram_dp_ram                                               |     2|
|58    |        asym_bram_tdp_inst                                  |asym_bram_tdp__20                                                             |     1|
|59    |    axi4lite_snapshot3_23_ss_bram_inst                      |axi4lite_snapshot3_23_ss_bram                                                 |   113|
|60    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__21                                                      |   111|
|61    |      ipb_snapshot3_23_ss_bram_dp_ram_inst                  |ipb_snapshot3_23_ss_bram_dp_ram                                               |     2|
|62    |        asym_bram_tdp_inst                                  |asym_bram_tdp__19                                                             |     1|
|63    |    axi4lite_snapshot3_45_ss_bram_inst                      |axi4lite_snapshot3_45_ss_bram                                                 |   113|
|64    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__20                                                      |   111|
|65    |      ipb_snapshot3_45_ss_bram_dp_ram_inst                  |ipb_snapshot3_45_ss_bram_dp_ram                                               |     2|
|66    |        asym_bram_tdp_inst                                  |asym_bram_tdp__18                                                             |     1|
|67    |    axi4lite_snapshot3_67_ss_bram_inst                      |axi4lite_snapshot3_67_ss_bram                                                 |   113|
|68    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__19                                                      |   111|
|69    |      ipb_snapshot3_67_ss_bram_dp_ram_inst                  |ipb_snapshot3_67_ss_bram_dp_ram                                               |     2|
|70    |        asym_bram_tdp_inst                                  |asym_bram_tdp__17                                                             |     1|
|71    |    axi4lite_snapshot4_01_ss_bram_inst                      |axi4lite_snapshot4_01_ss_bram                                                 |   113|
|72    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__18                                                      |   111|
|73    |      ipb_snapshot4_01_ss_bram_dp_ram_inst                  |ipb_snapshot4_01_ss_bram_dp_ram                                               |     2|
|74    |        asym_bram_tdp_inst                                  |asym_bram_tdp__16                                                             |     1|
|75    |    axi4lite_snapshot4_23_ss_bram_inst                      |axi4lite_snapshot4_23_ss_bram                                                 |   113|
|76    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__17                                                      |   111|
|77    |      ipb_snapshot4_23_ss_bram_dp_ram_inst                  |ipb_snapshot4_23_ss_bram_dp_ram                                               |     2|
|78    |        asym_bram_tdp_inst                                  |asym_bram_tdp__15                                                             |     1|
|79    |    axi4lite_snapshot4_45_ss_bram_inst                      |axi4lite_snapshot4_45_ss_bram                                                 |   113|
|80    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__16                                                      |   111|
|81    |      ipb_snapshot4_45_ss_bram_dp_ram_inst                  |ipb_snapshot4_45_ss_bram_dp_ram                                               |     2|
|82    |        asym_bram_tdp_inst                                  |asym_bram_tdp__14                                                             |     1|
|83    |    axi4lite_snapshot4_67_ss_bram_inst                      |axi4lite_snapshot4_67_ss_bram                                                 |   113|
|84    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__15                                                      |   111|
|85    |      ipb_snapshot4_67_ss_bram_dp_ram_inst                  |ipb_snapshot4_67_ss_bram_dp_ram                                               |     2|
|86    |        asym_bram_tdp_inst                                  |asym_bram_tdp__13                                                             |     1|
|87    |    axi4lite_snapshot5_01_ss_bram_inst                      |axi4lite_snapshot5_01_ss_bram                                                 |   113|
|88    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__14                                                      |   111|
|89    |      ipb_snapshot5_01_ss_bram_dp_ram_inst                  |ipb_snapshot5_01_ss_bram_dp_ram                                               |     2|
|90    |        asym_bram_tdp_inst                                  |asym_bram_tdp__12                                                             |     1|
|91    |    axi4lite_snapshot5_23_ss_bram_inst                      |axi4lite_snapshot5_23_ss_bram                                                 |   113|
|92    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__13                                                      |   111|
|93    |      ipb_snapshot5_23_ss_bram_dp_ram_inst                  |ipb_snapshot5_23_ss_bram_dp_ram                                               |     2|
|94    |        asym_bram_tdp_inst                                  |asym_bram_tdp__11                                                             |     1|
|95    |    axi4lite_snapshot5_45_ss_bram_inst                      |axi4lite_snapshot5_45_ss_bram                                                 |   113|
|96    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__12                                                      |   111|
|97    |      ipb_snapshot5_45_ss_bram_dp_ram_inst                  |ipb_snapshot5_45_ss_bram_dp_ram                                               |     2|
|98    |        asym_bram_tdp_inst                                  |asym_bram_tdp__10                                                             |     1|
|99    |    axi4lite_snapshot5_67_ss_bram_inst                      |axi4lite_snapshot5_67_ss_bram                                                 |   113|
|100   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__11                                                      |   111|
|101   |      ipb_snapshot5_67_ss_bram_dp_ram_inst                  |ipb_snapshot5_67_ss_bram_dp_ram                                               |     2|
|102   |        asym_bram_tdp_inst                                  |asym_bram_tdp__9                                                              |     1|
|103   |    axi4lite_snapshot6_01_ss_bram_inst                      |axi4lite_snapshot6_01_ss_bram                                                 |   113|
|104   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__10                                                      |   111|
|105   |      ipb_snapshot6_01_ss_bram_dp_ram_inst                  |ipb_snapshot6_01_ss_bram_dp_ram                                               |     2|
|106   |        asym_bram_tdp_inst                                  |asym_bram_tdp__8                                                              |     1|
|107   |    axi4lite_snapshot6_23_ss_bram_inst                      |axi4lite_snapshot6_23_ss_bram                                                 |   113|
|108   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__9                                                       |   111|
|109   |      ipb_snapshot6_23_ss_bram_dp_ram_inst                  |ipb_snapshot6_23_ss_bram_dp_ram                                               |     2|
|110   |        asym_bram_tdp_inst                                  |asym_bram_tdp__7                                                              |     1|
|111   |    axi4lite_snapshot6_45_ss_bram_inst                      |axi4lite_snapshot6_45_ss_bram                                                 |   113|
|112   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__8                                                       |   111|
|113   |      ipb_snapshot6_45_ss_bram_dp_ram_inst                  |ipb_snapshot6_45_ss_bram_dp_ram                                               |     2|
|114   |        asym_bram_tdp_inst                                  |asym_bram_tdp__6                                                              |     1|
|115   |    axi4lite_snapshot6_67_ss_bram_inst                      |axi4lite_snapshot6_67_ss_bram                                                 |   113|
|116   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__7                                                       |   111|
|117   |      ipb_snapshot6_67_ss_bram_dp_ram_inst                  |ipb_snapshot6_67_ss_bram_dp_ram                                               |     2|
|118   |        asym_bram_tdp_inst                                  |asym_bram_tdp__5                                                              |     1|
|119   |    axi4lite_snapshot7_01_ss_bram_inst                      |axi4lite_snapshot7_01_ss_bram                                                 |   113|
|120   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__6                                                       |   111|
|121   |      ipb_snapshot7_01_ss_bram_dp_ram_inst                  |ipb_snapshot7_01_ss_bram_dp_ram                                               |     2|
|122   |        asym_bram_tdp_inst                                  |asym_bram_tdp__4                                                              |     1|
|123   |    axi4lite_snapshot7_23_ss_bram_inst                      |axi4lite_snapshot7_23_ss_bram                                                 |   113|
|124   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__5                                                       |   111|
|125   |      ipb_snapshot7_23_ss_bram_dp_ram_inst                  |ipb_snapshot7_23_ss_bram_dp_ram                                               |     2|
|126   |        asym_bram_tdp_inst                                  |asym_bram_tdp__3                                                              |     1|
|127   |    axi4lite_snapshot7_45_ss_bram_inst                      |axi4lite_snapshot7_45_ss_bram                                                 |   113|
|128   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__4                                                       |   111|
|129   |      ipb_snapshot7_45_ss_bram_dp_ram_inst                  |ipb_snapshot7_45_ss_bram_dp_ram                                               |     2|
|130   |        asym_bram_tdp_inst                                  |asym_bram_tdp__2                                                              |     1|
|131   |    axi4lite_snapshot7_67_ss_bram_inst                      |axi4lite_snapshot7_67_ss_bram                                                 |   113|
|132   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__3                                                       |   111|
|133   |      ipb_snapshot7_67_ss_bram_dp_ram_inst                  |ipb_snapshot7_67_ss_bram_dp_ram                                               |     2|
|134   |        asym_bram_tdp_inst                                  |asym_bram_tdp__1                                                              |     1|
|135   |    axi4lite_sw_reg_inst                                    |axi4lite_sw_reg                                                               |  2536|
|136   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__2                                                       |   103|
|137   |    axi4lite_sys_block_inst                                 |axi4lite_sys_block                                                            |   162|
|138   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__1                                                       |    95|
|139   |  rfdc_multi_eight_adcs_2048gsps_mts_reg_cntrl              |cdc_synchroniser__2                                                           |     4|
|140   |  rfdc_multi_eight_adcs_2048gsps_mts_inst                   |rfdc_multi_eight_adcs_2048gsps_mts                                            |  4553|
|141   |    rfdc_multi_eight_adcs_2048gsps_mts_struct               |rfdc_multi_eight_adcs_2048gsps_mts_struct                                     |  4553|
|142   |      edge_detect                                           |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x41                            |     3|
|143   |        delay                                               |rfdc_multi_eight_adcs_2048gsps_mts_xldelay                                    |     1|
|144   |          \srl_delay.synth_reg_srl_inst                     |synth_reg__1                                                                  |     1|
|145   |            \partial_one.last_srlc33e                       |srlc33e__1                                                                    |     1|
|146   |        inverter                                            |sysgen_inverter_6233897471                                                    |     1|
|147   |        edge_op                                             |sysgen_logical_0f1aa1e2d7                                                     |     1|
|148   |      gpio_led                                              |rfdc_multi_eight_adcs_2048gsps_mts_gpio_led                                   |     1|
|149   |        convert                                             |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert                                  |     1|
|150   |          \latency_test.reg                                 |synth_reg                                                                     |     1|
|151   |            \partial_one.last_srlc33e                       |srlc33e                                                                       |     1|
|152   |      gpio_led1                                             |rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1                                  |     1|
|153   |        convert                                             |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__1                               |     1|
|154   |          \latency_test.reg                                 |synth_reg__226                                                                |     1|
|155   |            \partial_one.last_srlc33e                       |srlc33e__226                                                                  |     1|
|156   |      snapshot0_01                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01                               |   141|
|157   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x20                                     |   141|
|158   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x20                                |    70|
|159   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x42                            |     3|
|160   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__224                               |     1|
|161   |                \srl_delay.synth_reg_srl_inst               |synth_reg__225                                                                |     1|
|162   |                  \partial_one.last_srlc33e                 |srlc33e__225                                                                  |     1|
|163   |              inverter                                      |sysgen_inverter_6233897471__127                                               |     1|
|164   |              edge_op                                       |sysgen_logical_9cc14fefba                                                     |     1|
|165   |            delay                                           |sysgen_delay_e0740ee3f9__125                                                  |     1|
|166   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0                    |    12|
|167   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2                                                     |    12|
|168   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1                                                       |    12|
|169   |            delay4                                          |sysgen_delay_e0740ee3f9__127                                                  |     1|
|170   |            delay6                                          |sysgen_delay_5ec362a23c__63                                                   |    32|
|171   |            inverter                                        |sysgen_inverter_918b6bc6d0                                                    |     2|
|172   |            inverter1                                       |sysgen_inverter_6233897471__128                                               |     1|
|173   |            logical1                                        |sysgen_logical_2486129911                                                     |     2|
|174   |            logical6                                        |sysgen_logical_c05fefc67b                                                     |     1|
|175   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister                                 |     1|
|176   |              synth_reg_inst                                |synth_reg_w_init__parameterized1                                              |     1|
|177   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1                                             |     1|
|178   |            shift                                           |sysgen_shift_5af4fe0a99                                                       |     1|
|179   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__1                  |    13|
|180   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x20                             |    14|
|181   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x20                             |     2|
|182   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__1  |     2|
|183   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x43                            |     3|
|184   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__218                               |     1|
|185   |                \srl_delay.synth_reg_srl_inst               |synth_reg__219                                                                |     1|
|186   |                  \partial_one.last_srlc33e                 |srlc33e__219                                                                  |     1|
|187   |              inverter                                      |sysgen_inverter_6233897471__125                                               |     1|
|188   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__32                                                 |     1|
|189   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__221                               |     1|
|190   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__222                                                                |     1|
|191   |                \partial_one.last_srlc33e                   |srlc33e__222                                                                  |     1|
|192   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__222                               |     1|
|193   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__223                                                                |     1|
|194   |                \partial_one.last_srlc33e                   |srlc33e__223                                                                  |     1|
|195   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__223                               |     1|
|196   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__224                                                                |     1|
|197   |                \partial_one.last_srlc33e                   |srlc33e__224                                                                  |     1|
|198   |            inverter                                        |sysgen_inverter_6233897471__126                                               |     1|
|199   |            logical                                         |sysgen_logical_d26e5cda59                                                     |     1|
|200   |            mux1                                            |sysgen_mux_4874190f11__95                                                     |     1|
|201   |            mux2                                            |sysgen_mux_4874190f11                                                         |     1|
|202   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__63             |     1|
|203   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__63                                          |     1|
|204   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__63                                         |     1|
|205   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1                 |     1|
|206   |              synth_reg_inst                                |synth_reg_w_init__parameterized5                                              |     1|
|207   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5                                             |     1|
|208   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x19                                 |    14|
|209   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4                  |    14|
|210   |              \latency_test.reg                             |synth_reg__parameterized4                                                     |    14|
|211   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3                                                       |    14|
|212   |          add_del                                           |sysgen_delay_4e9264ffdf                                                       |    10|
|213   |          dat_del                                           |sysgen_delay_5ec362a23c                                                       |    32|
|214   |          we_del                                            |sysgen_delay_e0740ee3f9                                                       |     1|
|215   |      snapshot0_23                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23                               |   141|
|216   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x19                                     |   141|
|217   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x19                                |    70|
|218   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x39                            |     3|
|219   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__217                               |     1|
|220   |                \srl_delay.synth_reg_srl_inst               |synth_reg__218                                                                |     1|
|221   |                  \partial_one.last_srlc33e                 |srlc33e__218                                                                  |     1|
|222   |              inverter                                      |sysgen_inverter_6233897471__123                                               |     1|
|223   |              edge_op                                       |sysgen_logical_9cc14fefba__31                                                 |     1|
|224   |            delay                                           |sysgen_delay_e0740ee3f9__121                                                  |     1|
|225   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__31                |    12|
|226   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__31                                                 |    12|
|227   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__31                                                   |    12|
|228   |            delay4                                          |sysgen_delay_e0740ee3f9__123                                                  |     1|
|229   |            delay6                                          |sysgen_delay_5ec362a23c__61                                                   |    32|
|230   |            inverter                                        |sysgen_inverter_918b6bc6d0__31                                                |     2|
|231   |            inverter1                                       |sysgen_inverter_6233897471__124                                               |     1|
|232   |            logical1                                        |sysgen_logical_2486129911__62                                                 |     2|
|233   |            logical6                                        |sysgen_logical_c05fefc67b__31                                                 |     1|
|234   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__31                             |     1|
|235   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__31                                          |     1|
|236   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__31                                         |     1|
|237   |            shift                                           |sysgen_shift_5af4fe0a99__31                                                   |     1|
|238   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__2                  |    13|
|239   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x19                             |    14|
|240   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x19                             |     2|
|241   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__2  |     2|
|242   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x40                            |     3|
|243   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__211                               |     1|
|244   |                \srl_delay.synth_reg_srl_inst               |synth_reg__212                                                                |     1|
|245   |                  \partial_one.last_srlc33e                 |srlc33e__212                                                                  |     1|
|246   |              inverter                                      |sysgen_inverter_6233897471__121                                               |     1|
|247   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__31                                                 |     1|
|248   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__214                               |     1|
|249   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__215                                                                |     1|
|250   |                \partial_one.last_srlc33e                   |srlc33e__215                                                                  |     1|
|251   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__215                               |     1|
|252   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__216                                                                |     1|
|253   |                \partial_one.last_srlc33e                   |srlc33e__216                                                                  |     1|
|254   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__216                               |     1|
|255   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__217                                                                |     1|
|256   |                \partial_one.last_srlc33e                   |srlc33e__217                                                                  |     1|
|257   |            inverter                                        |sysgen_inverter_6233897471__122                                               |     1|
|258   |            logical                                         |sysgen_logical_d26e5cda59__31                                                 |     1|
|259   |            mux1                                            |sysgen_mux_4874190f11__92                                                     |     1|
|260   |            mux2                                            |sysgen_mux_4874190f11__93                                                     |     1|
|261   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__61             |     1|
|262   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__61                                          |     1|
|263   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__61                                         |     1|
|264   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__62             |     1|
|265   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__62                                          |     1|
|266   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__62                                         |     1|
|267   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x21                                 |    14|
|268   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__31              |    14|
|269   |              \latency_test.reg                             |synth_reg__parameterized4__39                                                 |    14|
|270   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__39                                                   |    14|
|271   |          add_del                                           |sysgen_delay_4e9264ffdf__31                                                   |    10|
|272   |          dat_del                                           |sysgen_delay_5ec362a23c__62                                                   |    32|
|273   |          we_del                                            |sysgen_delay_e0740ee3f9__124                                                  |     1|
|274   |      snapshot0_45                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45                               |   141|
|275   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x22                                     |   141|
|276   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x22                                |    70|
|277   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x46                            |     3|
|278   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__210                               |     1|
|279   |                \srl_delay.synth_reg_srl_inst               |synth_reg__211                                                                |     1|
|280   |                  \partial_one.last_srlc33e                 |srlc33e__211                                                                  |     1|
|281   |              inverter                                      |sysgen_inverter_6233897471__119                                               |     1|
|282   |              edge_op                                       |sysgen_logical_9cc14fefba__30                                                 |     1|
|283   |            delay                                           |sysgen_delay_e0740ee3f9__117                                                  |     1|
|284   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__30                |    12|
|285   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__30                                                 |    12|
|286   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__30                                                   |    12|
|287   |            delay4                                          |sysgen_delay_e0740ee3f9__119                                                  |     1|
|288   |            delay6                                          |sysgen_delay_5ec362a23c__59                                                   |    32|
|289   |            inverter                                        |sysgen_inverter_918b6bc6d0__30                                                |     2|
|290   |            inverter1                                       |sysgen_inverter_6233897471__120                                               |     1|
|291   |            logical1                                        |sysgen_logical_2486129911__60                                                 |     2|
|292   |            logical6                                        |sysgen_logical_c05fefc67b__30                                                 |     1|
|293   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__30                             |     1|
|294   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__30                                          |     1|
|295   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__30                                         |     1|
|296   |            shift                                           |sysgen_shift_5af4fe0a99__30                                                   |     1|
|297   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__3                  |    13|
|298   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x22                             |    14|
|299   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x22                             |     2|
|300   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__3  |     2|
|301   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x47                            |     3|
|302   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__204                               |     1|
|303   |                \srl_delay.synth_reg_srl_inst               |synth_reg__205                                                                |     1|
|304   |                  \partial_one.last_srlc33e                 |srlc33e__205                                                                  |     1|
|305   |              inverter                                      |sysgen_inverter_6233897471__117                                               |     1|
|306   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__30                                                 |     1|
|307   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__207                               |     1|
|308   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__208                                                                |     1|
|309   |                \partial_one.last_srlc33e                   |srlc33e__208                                                                  |     1|
|310   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__208                               |     1|
|311   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__209                                                                |     1|
|312   |                \partial_one.last_srlc33e                   |srlc33e__209                                                                  |     1|
|313   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__209                               |     1|
|314   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__210                                                                |     1|
|315   |                \partial_one.last_srlc33e                   |srlc33e__210                                                                  |     1|
|316   |            inverter                                        |sysgen_inverter_6233897471__118                                               |     1|
|317   |            logical                                         |sysgen_logical_d26e5cda59__30                                                 |     1|
|318   |            mux1                                            |sysgen_mux_4874190f11__89                                                     |     1|
|319   |            mux2                                            |sysgen_mux_4874190f11__90                                                     |     1|
|320   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__59             |     1|
|321   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__59                                          |     1|
|322   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__59                                         |     1|
|323   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__60             |     1|
|324   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__60                                          |     1|
|325   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__60                                         |     1|
|326   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x20                                 |    14|
|327   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__30              |    14|
|328   |              \latency_test.reg                             |synth_reg__parameterized4__38                                                 |    14|
|329   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__38                                                   |    14|
|330   |          add_del                                           |sysgen_delay_4e9264ffdf__30                                                   |    10|
|331   |          dat_del                                           |sysgen_delay_5ec362a23c__60                                                   |    32|
|332   |          we_del                                            |sysgen_delay_e0740ee3f9__120                                                  |     1|
|333   |      snapshot0_67                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67                               |   141|
|334   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x21                                     |   141|
|335   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x21                                |    70|
|336   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x44                            |     3|
|337   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__203                               |     1|
|338   |                \srl_delay.synth_reg_srl_inst               |synth_reg__204                                                                |     1|
|339   |                  \partial_one.last_srlc33e                 |srlc33e__204                                                                  |     1|
|340   |              inverter                                      |sysgen_inverter_6233897471__115                                               |     1|
|341   |              edge_op                                       |sysgen_logical_9cc14fefba__29                                                 |     1|
|342   |            delay                                           |sysgen_delay_e0740ee3f9__113                                                  |     1|
|343   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__29                |    12|
|344   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__29                                                 |    12|
|345   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__29                                                   |    12|
|346   |            delay4                                          |sysgen_delay_e0740ee3f9__115                                                  |     1|
|347   |            delay6                                          |sysgen_delay_5ec362a23c__57                                                   |    32|
|348   |            inverter                                        |sysgen_inverter_918b6bc6d0__29                                                |     2|
|349   |            inverter1                                       |sysgen_inverter_6233897471__116                                               |     1|
|350   |            logical1                                        |sysgen_logical_2486129911__58                                                 |     2|
|351   |            logical6                                        |sysgen_logical_c05fefc67b__29                                                 |     1|
|352   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__29                             |     1|
|353   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__29                                          |     1|
|354   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__29                                         |     1|
|355   |            shift                                           |sysgen_shift_5af4fe0a99__29                                                   |     1|
|356   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__4                  |    13|
|357   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x21                             |    14|
|358   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x21                             |     2|
|359   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__4  |     2|
|360   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x45                            |     3|
|361   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__197                               |     1|
|362   |                \srl_delay.synth_reg_srl_inst               |synth_reg__198                                                                |     1|
|363   |                  \partial_one.last_srlc33e                 |srlc33e__198                                                                  |     1|
|364   |              inverter                                      |sysgen_inverter_6233897471__113                                               |     1|
|365   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__29                                                 |     1|
|366   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__200                               |     1|
|367   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__201                                                                |     1|
|368   |                \partial_one.last_srlc33e                   |srlc33e__201                                                                  |     1|
|369   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__201                               |     1|
|370   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__202                                                                |     1|
|371   |                \partial_one.last_srlc33e                   |srlc33e__202                                                                  |     1|
|372   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__202                               |     1|
|373   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__203                                                                |     1|
|374   |                \partial_one.last_srlc33e                   |srlc33e__203                                                                  |     1|
|375   |            inverter                                        |sysgen_inverter_6233897471__114                                               |     1|
|376   |            logical                                         |sysgen_logical_d26e5cda59__29                                                 |     1|
|377   |            mux1                                            |sysgen_mux_4874190f11__86                                                     |     1|
|378   |            mux2                                            |sysgen_mux_4874190f11__87                                                     |     1|
|379   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__57             |     1|
|380   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__57                                          |     1|
|381   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__57                                         |     1|
|382   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__58             |     1|
|383   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__58                                          |     1|
|384   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__58                                         |     1|
|385   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x16                                 |    14|
|386   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__29              |    14|
|387   |              \latency_test.reg                             |synth_reg__parameterized4__37                                                 |    14|
|388   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__37                                                   |    14|
|389   |          add_del                                           |sysgen_delay_4e9264ffdf__29                                                   |    10|
|390   |          dat_del                                           |sysgen_delay_5ec362a23c__58                                                   |    32|
|391   |          we_del                                            |sysgen_delay_e0740ee3f9__116                                                  |     1|
|392   |      snapshot1_01                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01                               |   141|
|393   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x16                                     |   141|
|394   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x16                                |    70|
|395   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x33                            |     3|
|396   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__196                               |     1|
|397   |                \srl_delay.synth_reg_srl_inst               |synth_reg__197                                                                |     1|
|398   |                  \partial_one.last_srlc33e                 |srlc33e__197                                                                  |     1|
|399   |              inverter                                      |sysgen_inverter_6233897471__111                                               |     1|
|400   |              edge_op                                       |sysgen_logical_9cc14fefba__28                                                 |     1|
|401   |            delay                                           |sysgen_delay_e0740ee3f9__109                                                  |     1|
|402   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__28                |    12|
|403   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__28                                                 |    12|
|404   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__28                                                   |    12|
|405   |            delay4                                          |sysgen_delay_e0740ee3f9__111                                                  |     1|
|406   |            delay6                                          |sysgen_delay_5ec362a23c__55                                                   |    32|
|407   |            inverter                                        |sysgen_inverter_918b6bc6d0__28                                                |     2|
|408   |            inverter1                                       |sysgen_inverter_6233897471__112                                               |     1|
|409   |            logical1                                        |sysgen_logical_2486129911__56                                                 |     2|
|410   |            logical6                                        |sysgen_logical_c05fefc67b__28                                                 |     1|
|411   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__28                             |     1|
|412   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__28                                          |     1|
|413   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__28                                         |     1|
|414   |            shift                                           |sysgen_shift_5af4fe0a99__28                                                   |     1|
|415   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__5                  |    13|
|416   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x16                             |    14|
|417   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x16                             |     2|
|418   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__5  |     2|
|419   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x34                            |     3|
|420   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__190                               |     1|
|421   |                \srl_delay.synth_reg_srl_inst               |synth_reg__191                                                                |     1|
|422   |                  \partial_one.last_srlc33e                 |srlc33e__191                                                                  |     1|
|423   |              inverter                                      |sysgen_inverter_6233897471__109                                               |     1|
|424   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__28                                                 |     1|
|425   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__193                               |     1|
|426   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__194                                                                |     1|
|427   |                \partial_one.last_srlc33e                   |srlc33e__194                                                                  |     1|
|428   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__194                               |     1|
|429   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__195                                                                |     1|
|430   |                \partial_one.last_srlc33e                   |srlc33e__195                                                                  |     1|
|431   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__195                               |     1|
|432   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__196                                                                |     1|
|433   |                \partial_one.last_srlc33e                   |srlc33e__196                                                                  |     1|
|434   |            inverter                                        |sysgen_inverter_6233897471__110                                               |     1|
|435   |            logical                                         |sysgen_logical_d26e5cda59__28                                                 |     1|
|436   |            mux1                                            |sysgen_mux_4874190f11__83                                                     |     1|
|437   |            mux2                                            |sysgen_mux_4874190f11__84                                                     |     1|
|438   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__55             |     1|
|439   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__55                                          |     1|
|440   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__55                                         |     1|
|441   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__56             |     1|
|442   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__56                                          |     1|
|443   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__56                                         |     1|
|444   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x15                                 |    14|
|445   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__28              |    14|
|446   |              \latency_test.reg                             |synth_reg__parameterized4__36                                                 |    14|
|447   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__36                                                   |    14|
|448   |          add_del                                           |sysgen_delay_4e9264ffdf__28                                                   |    10|
|449   |          dat_del                                           |sysgen_delay_5ec362a23c__56                                                   |    32|
|450   |          we_del                                            |sysgen_delay_e0740ee3f9__112                                                  |     1|
|451   |      snapshot1_23                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23                               |   141|
|452   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x15                                     |   141|
|453   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x15                                |    70|
|454   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x31                            |     3|
|455   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__189                               |     1|
|456   |                \srl_delay.synth_reg_srl_inst               |synth_reg__190                                                                |     1|
|457   |                  \partial_one.last_srlc33e                 |srlc33e__190                                                                  |     1|
|458   |              inverter                                      |sysgen_inverter_6233897471__107                                               |     1|
|459   |              edge_op                                       |sysgen_logical_9cc14fefba__27                                                 |     1|
|460   |            delay                                           |sysgen_delay_e0740ee3f9__105                                                  |     1|
|461   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__27                |    12|
|462   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__27                                                 |    12|
|463   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__27                                                   |    12|
|464   |            delay4                                          |sysgen_delay_e0740ee3f9__107                                                  |     1|
|465   |            delay6                                          |sysgen_delay_5ec362a23c__53                                                   |    32|
|466   |            inverter                                        |sysgen_inverter_918b6bc6d0__27                                                |     2|
|467   |            inverter1                                       |sysgen_inverter_6233897471__108                                               |     1|
|468   |            logical1                                        |sysgen_logical_2486129911__54                                                 |     2|
|469   |            logical6                                        |sysgen_logical_c05fefc67b__27                                                 |     1|
|470   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__27                             |     1|
|471   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__27                                          |     1|
|472   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__27                                         |     1|
|473   |            shift                                           |sysgen_shift_5af4fe0a99__27                                                   |     1|
|474   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__6                  |    13|
|475   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x15                             |    14|
|476   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x15                             |     2|
|477   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__6  |     2|
|478   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x32                            |     3|
|479   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__183                               |     1|
|480   |                \srl_delay.synth_reg_srl_inst               |synth_reg__184                                                                |     1|
|481   |                  \partial_one.last_srlc33e                 |srlc33e__184                                                                  |     1|
|482   |              inverter                                      |sysgen_inverter_6233897471__105                                               |     1|
|483   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__27                                                 |     1|
|484   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__186                               |     1|
|485   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__187                                                                |     1|
|486   |                \partial_one.last_srlc33e                   |srlc33e__187                                                                  |     1|
|487   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__187                               |     1|
|488   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__188                                                                |     1|
|489   |                \partial_one.last_srlc33e                   |srlc33e__188                                                                  |     1|
|490   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__188                               |     1|
|491   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__189                                                                |     1|
|492   |                \partial_one.last_srlc33e                   |srlc33e__189                                                                  |     1|
|493   |            inverter                                        |sysgen_inverter_6233897471__106                                               |     1|
|494   |            logical                                         |sysgen_logical_d26e5cda59__27                                                 |     1|
|495   |            mux1                                            |sysgen_mux_4874190f11__80                                                     |     1|
|496   |            mux2                                            |sysgen_mux_4874190f11__81                                                     |     1|
|497   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__53             |     1|
|498   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__53                                          |     1|
|499   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__53                                         |     1|
|500   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__54             |     1|
|501   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__54                                          |     1|
|502   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__54                                         |     1|
|503   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x18                                 |    14|
|504   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__27              |    14|
|505   |              \latency_test.reg                             |synth_reg__parameterized4__35                                                 |    14|
|506   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__35                                                   |    14|
|507   |          add_del                                           |sysgen_delay_4e9264ffdf__27                                                   |    10|
|508   |          dat_del                                           |sysgen_delay_5ec362a23c__54                                                   |    32|
|509   |          we_del                                            |sysgen_delay_e0740ee3f9__108                                                  |     1|
|510   |      snapshot1_45                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45                               |   141|
|511   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x18                                     |   141|
|512   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x18                                |    70|
|513   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x37                            |     3|
|514   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__182                               |     1|
|515   |                \srl_delay.synth_reg_srl_inst               |synth_reg__183                                                                |     1|
|516   |                  \partial_one.last_srlc33e                 |srlc33e__183                                                                  |     1|
|517   |              inverter                                      |sysgen_inverter_6233897471__103                                               |     1|
|518   |              edge_op                                       |sysgen_logical_9cc14fefba__26                                                 |     1|
|519   |            delay                                           |sysgen_delay_e0740ee3f9__101                                                  |     1|
|520   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__26                |    12|
|521   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__26                                                 |    12|
|522   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__26                                                   |    12|
|523   |            delay4                                          |sysgen_delay_e0740ee3f9__103                                                  |     1|
|524   |            delay6                                          |sysgen_delay_5ec362a23c__51                                                   |    32|
|525   |            inverter                                        |sysgen_inverter_918b6bc6d0__26                                                |     2|
|526   |            inverter1                                       |sysgen_inverter_6233897471__104                                               |     1|
|527   |            logical1                                        |sysgen_logical_2486129911__52                                                 |     2|
|528   |            logical6                                        |sysgen_logical_c05fefc67b__26                                                 |     1|
|529   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__26                             |     1|
|530   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__26                                          |     1|
|531   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__26                                         |     1|
|532   |            shift                                           |sysgen_shift_5af4fe0a99__26                                                   |     1|
|533   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__7                  |    13|
|534   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x18                             |    14|
|535   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x18                             |     2|
|536   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__7  |     2|
|537   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x38                            |     3|
|538   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__176                               |     1|
|539   |                \srl_delay.synth_reg_srl_inst               |synth_reg__177                                                                |     1|
|540   |                  \partial_one.last_srlc33e                 |srlc33e__177                                                                  |     1|
|541   |              inverter                                      |sysgen_inverter_6233897471__101                                               |     1|
|542   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__26                                                 |     1|
|543   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__179                               |     1|
|544   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__180                                                                |     1|
|545   |                \partial_one.last_srlc33e                   |srlc33e__180                                                                  |     1|
|546   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__180                               |     1|
|547   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__181                                                                |     1|
|548   |                \partial_one.last_srlc33e                   |srlc33e__181                                                                  |     1|
|549   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__181                               |     1|
|550   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__182                                                                |     1|
|551   |                \partial_one.last_srlc33e                   |srlc33e__182                                                                  |     1|
|552   |            inverter                                        |sysgen_inverter_6233897471__102                                               |     1|
|553   |            logical                                         |sysgen_logical_d26e5cda59__26                                                 |     1|
|554   |            mux1                                            |sysgen_mux_4874190f11__77                                                     |     1|
|555   |            mux2                                            |sysgen_mux_4874190f11__78                                                     |     1|
|556   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__51             |     1|
|557   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__51                                          |     1|
|558   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__51                                         |     1|
|559   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__52             |     1|
|560   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__52                                          |     1|
|561   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__52                                         |     1|
|562   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x17                                 |    14|
|563   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__26              |    14|
|564   |              \latency_test.reg                             |synth_reg__parameterized4__34                                                 |    14|
|565   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__34                                                   |    14|
|566   |          add_del                                           |sysgen_delay_4e9264ffdf__26                                                   |    10|
|567   |          dat_del                                           |sysgen_delay_5ec362a23c__52                                                   |    32|
|568   |          we_del                                            |sysgen_delay_e0740ee3f9__104                                                  |     1|
|569   |      snapshot1_67                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67                               |   141|
|570   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x17                                     |   141|
|571   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x17                                |    70|
|572   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x35                            |     3|
|573   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__175                               |     1|
|574   |                \srl_delay.synth_reg_srl_inst               |synth_reg__176                                                                |     1|
|575   |                  \partial_one.last_srlc33e                 |srlc33e__176                                                                  |     1|
|576   |              inverter                                      |sysgen_inverter_6233897471__99                                                |     1|
|577   |              edge_op                                       |sysgen_logical_9cc14fefba__25                                                 |     1|
|578   |            delay                                           |sysgen_delay_e0740ee3f9__97                                                   |     1|
|579   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__25                |    12|
|580   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__25                                                 |    12|
|581   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__25                                                   |    12|
|582   |            delay4                                          |sysgen_delay_e0740ee3f9__99                                                   |     1|
|583   |            delay6                                          |sysgen_delay_5ec362a23c__49                                                   |    32|
|584   |            inverter                                        |sysgen_inverter_918b6bc6d0__25                                                |     2|
|585   |            inverter1                                       |sysgen_inverter_6233897471__100                                               |     1|
|586   |            logical1                                        |sysgen_logical_2486129911__50                                                 |     2|
|587   |            logical6                                        |sysgen_logical_c05fefc67b__25                                                 |     1|
|588   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__25                             |     1|
|589   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__25                                          |     1|
|590   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__25                                         |     1|
|591   |            shift                                           |sysgen_shift_5af4fe0a99__25                                                   |     1|
|592   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__8                  |    13|
|593   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x17                             |    14|
|594   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x17                             |     2|
|595   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__8  |     2|
|596   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x36                            |     3|
|597   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__169                               |     1|
|598   |                \srl_delay.synth_reg_srl_inst               |synth_reg__170                                                                |     1|
|599   |                  \partial_one.last_srlc33e                 |srlc33e__170                                                                  |     1|
|600   |              inverter                                      |sysgen_inverter_6233897471__97                                                |     1|
|601   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__25                                                 |     1|
|602   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__172                               |     1|
|603   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__173                                                                |     1|
|604   |                \partial_one.last_srlc33e                   |srlc33e__173                                                                  |     1|
|605   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__173                               |     1|
|606   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__174                                                                |     1|
|607   |                \partial_one.last_srlc33e                   |srlc33e__174                                                                  |     1|
|608   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__174                               |     1|
|609   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__175                                                                |     1|
|610   |                \partial_one.last_srlc33e                   |srlc33e__175                                                                  |     1|
|611   |            inverter                                        |sysgen_inverter_6233897471__98                                                |     1|
|612   |            logical                                         |sysgen_logical_d26e5cda59__25                                                 |     1|
|613   |            mux1                                            |sysgen_mux_4874190f11__74                                                     |     1|
|614   |            mux2                                            |sysgen_mux_4874190f11__75                                                     |     1|
|615   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__49             |     1|
|616   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__49                                          |     1|
|617   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__49                                         |     1|
|618   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__50             |     1|
|619   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__50                                          |     1|
|620   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__50                                         |     1|
|621   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x28                                 |    14|
|622   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__25              |    14|
|623   |              \latency_test.reg                             |synth_reg__parameterized4__33                                                 |    14|
|624   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__33                                                   |    14|
|625   |          add_del                                           |sysgen_delay_4e9264ffdf__25                                                   |    10|
|626   |          dat_del                                           |sysgen_delay_5ec362a23c__50                                                   |    32|
|627   |          we_del                                            |sysgen_delay_e0740ee3f9__100                                                  |     1|
|628   |      snapshot2_01                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01                               |   141|
|629   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x28                                     |   141|
|630   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x28                                |    70|
|631   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x58                            |     3|
|632   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__168                               |     1|
|633   |                \srl_delay.synth_reg_srl_inst               |synth_reg__169                                                                |     1|
|634   |                  \partial_one.last_srlc33e                 |srlc33e__169                                                                  |     1|
|635   |              inverter                                      |sysgen_inverter_6233897471__95                                                |     1|
|636   |              edge_op                                       |sysgen_logical_9cc14fefba__24                                                 |     1|
|637   |            delay                                           |sysgen_delay_e0740ee3f9__93                                                   |     1|
|638   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__24                |    12|
|639   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__24                                                 |    12|
|640   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__24                                                   |    12|
|641   |            delay4                                          |sysgen_delay_e0740ee3f9__95                                                   |     1|
|642   |            delay6                                          |sysgen_delay_5ec362a23c__47                                                   |    32|
|643   |            inverter                                        |sysgen_inverter_918b6bc6d0__24                                                |     2|
|644   |            inverter1                                       |sysgen_inverter_6233897471__96                                                |     1|
|645   |            logical1                                        |sysgen_logical_2486129911__48                                                 |     2|
|646   |            logical6                                        |sysgen_logical_c05fefc67b__24                                                 |     1|
|647   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__24                             |     1|
|648   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__24                                          |     1|
|649   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__24                                         |     1|
|650   |            shift                                           |sysgen_shift_5af4fe0a99__24                                                   |     1|
|651   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__9                  |    13|
|652   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x28                             |    14|
|653   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x28                             |     2|
|654   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__9  |     2|
|655   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x59                            |     3|
|656   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__162                               |     1|
|657   |                \srl_delay.synth_reg_srl_inst               |synth_reg__163                                                                |     1|
|658   |                  \partial_one.last_srlc33e                 |srlc33e__163                                                                  |     1|
|659   |              inverter                                      |sysgen_inverter_6233897471__93                                                |     1|
|660   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__24                                                 |     1|
|661   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__165                               |     1|
|662   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__166                                                                |     1|
|663   |                \partial_one.last_srlc33e                   |srlc33e__166                                                                  |     1|
|664   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__166                               |     1|
|665   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__167                                                                |     1|
|666   |                \partial_one.last_srlc33e                   |srlc33e__167                                                                  |     1|
|667   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__167                               |     1|
|668   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__168                                                                |     1|
|669   |                \partial_one.last_srlc33e                   |srlc33e__168                                                                  |     1|
|670   |            inverter                                        |sysgen_inverter_6233897471__94                                                |     1|
|671   |            logical                                         |sysgen_logical_d26e5cda59__24                                                 |     1|
|672   |            mux1                                            |sysgen_mux_4874190f11__71                                                     |     1|
|673   |            mux2                                            |sysgen_mux_4874190f11__72                                                     |     1|
|674   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__47             |     1|
|675   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__47                                          |     1|
|676   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__47                                         |     1|
|677   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__48             |     1|
|678   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__48                                          |     1|
|679   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__48                                         |     1|
|680   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x27                                 |    14|
|681   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__24              |    14|
|682   |              \latency_test.reg                             |synth_reg__parameterized4__32                                                 |    14|
|683   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__32                                                   |    14|
|684   |          add_del                                           |sysgen_delay_4e9264ffdf__24                                                   |    10|
|685   |          dat_del                                           |sysgen_delay_5ec362a23c__48                                                   |    32|
|686   |          we_del                                            |sysgen_delay_e0740ee3f9__96                                                   |     1|
|687   |      snapshot2_23                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23                               |   141|
|688   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x27                                     |   141|
|689   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x27                                |    70|
|690   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x56                            |     3|
|691   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__161                               |     1|
|692   |                \srl_delay.synth_reg_srl_inst               |synth_reg__162                                                                |     1|
|693   |                  \partial_one.last_srlc33e                 |srlc33e__162                                                                  |     1|
|694   |              inverter                                      |sysgen_inverter_6233897471__91                                                |     1|
|695   |              edge_op                                       |sysgen_logical_9cc14fefba__23                                                 |     1|
|696   |            delay                                           |sysgen_delay_e0740ee3f9__89                                                   |     1|
|697   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__23                |    12|
|698   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__23                                                 |    12|
|699   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__23                                                   |    12|
|700   |            delay4                                          |sysgen_delay_e0740ee3f9__91                                                   |     1|
|701   |            delay6                                          |sysgen_delay_5ec362a23c__45                                                   |    32|
|702   |            inverter                                        |sysgen_inverter_918b6bc6d0__23                                                |     2|
|703   |            inverter1                                       |sysgen_inverter_6233897471__92                                                |     1|
|704   |            logical1                                        |sysgen_logical_2486129911__46                                                 |     2|
|705   |            logical6                                        |sysgen_logical_c05fefc67b__23                                                 |     1|
|706   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__23                             |     1|
|707   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__23                                          |     1|
|708   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__23                                         |     1|
|709   |            shift                                           |sysgen_shift_5af4fe0a99__23                                                   |     1|
|710   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__10                 |    13|
|711   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x27                             |    14|
|712   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x27                             |     2|
|713   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__10 |     2|
|714   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x57                            |     3|
|715   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__155                               |     1|
|716   |                \srl_delay.synth_reg_srl_inst               |synth_reg__156                                                                |     1|
|717   |                  \partial_one.last_srlc33e                 |srlc33e__156                                                                  |     1|
|718   |              inverter                                      |sysgen_inverter_6233897471__89                                                |     1|
|719   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__23                                                 |     1|
|720   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__158                               |     1|
|721   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__159                                                                |     1|
|722   |                \partial_one.last_srlc33e                   |srlc33e__159                                                                  |     1|
|723   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__159                               |     1|
|724   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__160                                                                |     1|
|725   |                \partial_one.last_srlc33e                   |srlc33e__160                                                                  |     1|
|726   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__160                               |     1|
|727   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__161                                                                |     1|
|728   |                \partial_one.last_srlc33e                   |srlc33e__161                                                                  |     1|
|729   |            inverter                                        |sysgen_inverter_6233897471__90                                                |     1|
|730   |            logical                                         |sysgen_logical_d26e5cda59__23                                                 |     1|
|731   |            mux1                                            |sysgen_mux_4874190f11__68                                                     |     1|
|732   |            mux2                                            |sysgen_mux_4874190f11__69                                                     |     1|
|733   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__45             |     1|
|734   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__45                                          |     1|
|735   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__45                                         |     1|
|736   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__46             |     1|
|737   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__46                                          |     1|
|738   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__46                                         |     1|
|739   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x30                                 |    14|
|740   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__23              |    14|
|741   |              \latency_test.reg                             |synth_reg__parameterized4__31                                                 |    14|
|742   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__31                                                   |    14|
|743   |          add_del                                           |sysgen_delay_4e9264ffdf__23                                                   |    10|
|744   |          dat_del                                           |sysgen_delay_5ec362a23c__46                                                   |    32|
|745   |          we_del                                            |sysgen_delay_e0740ee3f9__92                                                   |     1|
|746   |      snapshot2_45                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45                               |   141|
|747   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x30                                     |   141|
|748   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x30                                |    70|
|749   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x62                            |     3|
|750   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__154                               |     1|
|751   |                \srl_delay.synth_reg_srl_inst               |synth_reg__155                                                                |     1|
|752   |                  \partial_one.last_srlc33e                 |srlc33e__155                                                                  |     1|
|753   |              inverter                                      |sysgen_inverter_6233897471__87                                                |     1|
|754   |              edge_op                                       |sysgen_logical_9cc14fefba__22                                                 |     1|
|755   |            delay                                           |sysgen_delay_e0740ee3f9__85                                                   |     1|
|756   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__22                |    12|
|757   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__22                                                 |    12|
|758   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__22                                                   |    12|
|759   |            delay4                                          |sysgen_delay_e0740ee3f9__87                                                   |     1|
|760   |            delay6                                          |sysgen_delay_5ec362a23c__43                                                   |    32|
|761   |            inverter                                        |sysgen_inverter_918b6bc6d0__22                                                |     2|
|762   |            inverter1                                       |sysgen_inverter_6233897471__88                                                |     1|
|763   |            logical1                                        |sysgen_logical_2486129911__44                                                 |     2|
|764   |            logical6                                        |sysgen_logical_c05fefc67b__22                                                 |     1|
|765   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__22                             |     1|
|766   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__22                                          |     1|
|767   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__22                                         |     1|
|768   |            shift                                           |sysgen_shift_5af4fe0a99__22                                                   |     1|
|769   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__11                 |    13|
|770   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x30                             |    14|
|771   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x30                             |     2|
|772   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__11 |     2|
|773   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x63                            |     3|
|774   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__148                               |     1|
|775   |                \srl_delay.synth_reg_srl_inst               |synth_reg__149                                                                |     1|
|776   |                  \partial_one.last_srlc33e                 |srlc33e__149                                                                  |     1|
|777   |              inverter                                      |sysgen_inverter_6233897471__85                                                |     1|
|778   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__22                                                 |     1|
|779   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__151                               |     1|
|780   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__152                                                                |     1|
|781   |                \partial_one.last_srlc33e                   |srlc33e__152                                                                  |     1|
|782   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__152                               |     1|
|783   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__153                                                                |     1|
|784   |                \partial_one.last_srlc33e                   |srlc33e__153                                                                  |     1|
|785   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__153                               |     1|
|786   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__154                                                                |     1|
|787   |                \partial_one.last_srlc33e                   |srlc33e__154                                                                  |     1|
|788   |            inverter                                        |sysgen_inverter_6233897471__86                                                |     1|
|789   |            logical                                         |sysgen_logical_d26e5cda59__22                                                 |     1|
|790   |            mux1                                            |sysgen_mux_4874190f11__65                                                     |     1|
|791   |            mux2                                            |sysgen_mux_4874190f11__66                                                     |     1|
|792   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__43             |     1|
|793   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__43                                          |     1|
|794   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__43                                         |     1|
|795   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__44             |     1|
|796   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__44                                          |     1|
|797   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__44                                         |     1|
|798   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x29                                 |    14|
|799   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__22              |    14|
|800   |              \latency_test.reg                             |synth_reg__parameterized4__30                                                 |    14|
|801   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__30                                                   |    14|
|802   |          add_del                                           |sysgen_delay_4e9264ffdf__22                                                   |    10|
|803   |          dat_del                                           |sysgen_delay_5ec362a23c__44                                                   |    32|
|804   |          we_del                                            |sysgen_delay_e0740ee3f9__88                                                   |     1|
|805   |      snapshot2_67                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67                               |   141|
|806   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x29                                     |   141|
|807   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x29                                |    70|
|808   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x60                            |     3|
|809   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__147                               |     1|
|810   |                \srl_delay.synth_reg_srl_inst               |synth_reg__148                                                                |     1|
|811   |                  \partial_one.last_srlc33e                 |srlc33e__148                                                                  |     1|
|812   |              inverter                                      |sysgen_inverter_6233897471__83                                                |     1|
|813   |              edge_op                                       |sysgen_logical_9cc14fefba__21                                                 |     1|
|814   |            delay                                           |sysgen_delay_e0740ee3f9__81                                                   |     1|
|815   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__21                |    12|
|816   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__21                                                 |    12|
|817   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__21                                                   |    12|
|818   |            delay4                                          |sysgen_delay_e0740ee3f9__83                                                   |     1|
|819   |            delay6                                          |sysgen_delay_5ec362a23c__41                                                   |    32|
|820   |            inverter                                        |sysgen_inverter_918b6bc6d0__21                                                |     2|
|821   |            inverter1                                       |sysgen_inverter_6233897471__84                                                |     1|
|822   |            logical1                                        |sysgen_logical_2486129911__42                                                 |     2|
|823   |            logical6                                        |sysgen_logical_c05fefc67b__21                                                 |     1|
|824   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__21                             |     1|
|825   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__21                                          |     1|
|826   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__21                                         |     1|
|827   |            shift                                           |sysgen_shift_5af4fe0a99__21                                                   |     1|
|828   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__12                 |    13|
|829   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x29                             |    14|
|830   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x29                             |     2|
|831   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__12 |     2|
|832   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x61                            |     3|
|833   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__141                               |     1|
|834   |                \srl_delay.synth_reg_srl_inst               |synth_reg__142                                                                |     1|
|835   |                  \partial_one.last_srlc33e                 |srlc33e__142                                                                  |     1|
|836   |              inverter                                      |sysgen_inverter_6233897471__81                                                |     1|
|837   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__21                                                 |     1|
|838   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__144                               |     1|
|839   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__145                                                                |     1|
|840   |                \partial_one.last_srlc33e                   |srlc33e__145                                                                  |     1|
|841   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__145                               |     1|
|842   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__146                                                                |     1|
|843   |                \partial_one.last_srlc33e                   |srlc33e__146                                                                  |     1|
|844   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__146                               |     1|
|845   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__147                                                                |     1|
|846   |                \partial_one.last_srlc33e                   |srlc33e__147                                                                  |     1|
|847   |            inverter                                        |sysgen_inverter_6233897471__82                                                |     1|
|848   |            logical                                         |sysgen_logical_d26e5cda59__21                                                 |     1|
|849   |            mux1                                            |sysgen_mux_4874190f11__62                                                     |     1|
|850   |            mux2                                            |sysgen_mux_4874190f11__63                                                     |     1|
|851   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__41             |     1|
|852   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__41                                          |     1|
|853   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__41                                         |     1|
|854   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__42             |     1|
|855   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__42                                          |     1|
|856   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__42                                         |     1|
|857   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x23                                 |    14|
|858   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__21              |    14|
|859   |              \latency_test.reg                             |synth_reg__parameterized4__29                                                 |    14|
|860   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__29                                                   |    14|
|861   |          add_del                                           |sysgen_delay_4e9264ffdf__21                                                   |    10|
|862   |          dat_del                                           |sysgen_delay_5ec362a23c__42                                                   |    32|
|863   |          we_del                                            |sysgen_delay_e0740ee3f9__84                                                   |     1|
|864   |      snapshot3_01                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01                               |   141|
|865   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x24                                     |   141|
|866   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x24                                |    70|
|867   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x50                            |     3|
|868   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__140                               |     1|
|869   |                \srl_delay.synth_reg_srl_inst               |synth_reg__141                                                                |     1|
|870   |                  \partial_one.last_srlc33e                 |srlc33e__141                                                                  |     1|
|871   |              inverter                                      |sysgen_inverter_6233897471__79                                                |     1|
|872   |              edge_op                                       |sysgen_logical_9cc14fefba__20                                                 |     1|
|873   |            delay                                           |sysgen_delay_e0740ee3f9__77                                                   |     1|
|874   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__20                |    12|
|875   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__20                                                 |    12|
|876   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__20                                                   |    12|
|877   |            delay4                                          |sysgen_delay_e0740ee3f9__79                                                   |     1|
|878   |            delay6                                          |sysgen_delay_5ec362a23c__39                                                   |    32|
|879   |            inverter                                        |sysgen_inverter_918b6bc6d0__20                                                |     2|
|880   |            inverter1                                       |sysgen_inverter_6233897471__80                                                |     1|
|881   |            logical1                                        |sysgen_logical_2486129911__40                                                 |     2|
|882   |            logical6                                        |sysgen_logical_c05fefc67b__20                                                 |     1|
|883   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__20                             |     1|
|884   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__20                                          |     1|
|885   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__20                                         |     1|
|886   |            shift                                           |sysgen_shift_5af4fe0a99__20                                                   |     1|
|887   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__13                 |    13|
|888   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x24                             |    14|
|889   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x24                             |     2|
|890   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__13 |     2|
|891   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x51                            |     3|
|892   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__134                               |     1|
|893   |                \srl_delay.synth_reg_srl_inst               |synth_reg__135                                                                |     1|
|894   |                  \partial_one.last_srlc33e                 |srlc33e__135                                                                  |     1|
|895   |              inverter                                      |sysgen_inverter_6233897471__77                                                |     1|
|896   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__20                                                 |     1|
|897   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__137                               |     1|
|898   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__138                                                                |     1|
|899   |                \partial_one.last_srlc33e                   |srlc33e__138                                                                  |     1|
|900   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__138                               |     1|
|901   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__139                                                                |     1|
|902   |                \partial_one.last_srlc33e                   |srlc33e__139                                                                  |     1|
|903   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__139                               |     1|
|904   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__140                                                                |     1|
|905   |                \partial_one.last_srlc33e                   |srlc33e__140                                                                  |     1|
|906   |            inverter                                        |sysgen_inverter_6233897471__78                                                |     1|
|907   |            logical                                         |sysgen_logical_d26e5cda59__20                                                 |     1|
|908   |            mux1                                            |sysgen_mux_4874190f11__59                                                     |     1|
|909   |            mux2                                            |sysgen_mux_4874190f11__60                                                     |     1|
|910   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__39             |     1|
|911   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__39                                          |     1|
|912   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__39                                         |     1|
|913   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__40             |     1|
|914   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__40                                          |     1|
|915   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__40                                         |     1|
|916   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x22                                 |    14|
|917   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__20              |    14|
|918   |              \latency_test.reg                             |synth_reg__parameterized4__28                                                 |    14|
|919   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__28                                                   |    14|
|920   |          add_del                                           |sysgen_delay_4e9264ffdf__20                                                   |    10|
|921   |          dat_del                                           |sysgen_delay_5ec362a23c__40                                                   |    32|
|922   |          we_del                                            |sysgen_delay_e0740ee3f9__80                                                   |     1|
|923   |      snapshot3_23                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23                               |   141|
|924   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x23                                     |   141|
|925   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x23                                |    70|
|926   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x48                            |     3|
|927   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__133                               |     1|
|928   |                \srl_delay.synth_reg_srl_inst               |synth_reg__134                                                                |     1|
|929   |                  \partial_one.last_srlc33e                 |srlc33e__134                                                                  |     1|
|930   |              inverter                                      |sysgen_inverter_6233897471__75                                                |     1|
|931   |              edge_op                                       |sysgen_logical_9cc14fefba__19                                                 |     1|
|932   |            delay                                           |sysgen_delay_e0740ee3f9__73                                                   |     1|
|933   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__19                |    12|
|934   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__19                                                 |    12|
|935   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__19                                                   |    12|
|936   |            delay4                                          |sysgen_delay_e0740ee3f9__75                                                   |     1|
|937   |            delay6                                          |sysgen_delay_5ec362a23c__37                                                   |    32|
|938   |            inverter                                        |sysgen_inverter_918b6bc6d0__19                                                |     2|
|939   |            inverter1                                       |sysgen_inverter_6233897471__76                                                |     1|
|940   |            logical1                                        |sysgen_logical_2486129911__38                                                 |     2|
|941   |            logical6                                        |sysgen_logical_c05fefc67b__19                                                 |     1|
|942   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__19                             |     1|
|943   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__19                                          |     1|
|944   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__19                                         |     1|
|945   |            shift                                           |sysgen_shift_5af4fe0a99__19                                                   |     1|
|946   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__14                 |    13|
|947   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x23                             |    14|
|948   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x23                             |     2|
|949   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__14 |     2|
|950   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x49                            |     3|
|951   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__127                               |     1|
|952   |                \srl_delay.synth_reg_srl_inst               |synth_reg__128                                                                |     1|
|953   |                  \partial_one.last_srlc33e                 |srlc33e__128                                                                  |     1|
|954   |              inverter                                      |sysgen_inverter_6233897471__73                                                |     1|
|955   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__19                                                 |     1|
|956   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__130                               |     1|
|957   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__131                                                                |     1|
|958   |                \partial_one.last_srlc33e                   |srlc33e__131                                                                  |     1|
|959   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__131                               |     1|
|960   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__132                                                                |     1|
|961   |                \partial_one.last_srlc33e                   |srlc33e__132                                                                  |     1|
|962   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__132                               |     1|
|963   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__133                                                                |     1|
|964   |                \partial_one.last_srlc33e                   |srlc33e__133                                                                  |     1|
|965   |            inverter                                        |sysgen_inverter_6233897471__74                                                |     1|
|966   |            logical                                         |sysgen_logical_d26e5cda59__19                                                 |     1|
|967   |            mux1                                            |sysgen_mux_4874190f11__56                                                     |     1|
|968   |            mux2                                            |sysgen_mux_4874190f11__57                                                     |     1|
|969   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__37             |     1|
|970   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__37                                          |     1|
|971   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__37                                         |     1|
|972   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__38             |     1|
|973   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__38                                          |     1|
|974   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__38                                         |     1|
|975   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x26                                 |    14|
|976   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__19              |    14|
|977   |              \latency_test.reg                             |synth_reg__parameterized4__27                                                 |    14|
|978   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__27                                                   |    14|
|979   |          add_del                                           |sysgen_delay_4e9264ffdf__19                                                   |    10|
|980   |          dat_del                                           |sysgen_delay_5ec362a23c__38                                                   |    32|
|981   |          we_del                                            |sysgen_delay_e0740ee3f9__76                                                   |     1|
|982   |      snapshot3_45                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45                               |   141|
|983   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x26                                     |   141|
|984   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x26                                |    70|
|985   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x54                            |     3|
|986   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__126                               |     1|
|987   |                \srl_delay.synth_reg_srl_inst               |synth_reg__127                                                                |     1|
|988   |                  \partial_one.last_srlc33e                 |srlc33e__127                                                                  |     1|
|989   |              inverter                                      |sysgen_inverter_6233897471__71                                                |     1|
|990   |              edge_op                                       |sysgen_logical_9cc14fefba__18                                                 |     1|
|991   |            delay                                           |sysgen_delay_e0740ee3f9__69                                                   |     1|
|992   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__18                |    12|
|993   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__18                                                 |    12|
|994   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__18                                                   |    12|
|995   |            delay4                                          |sysgen_delay_e0740ee3f9__71                                                   |     1|
|996   |            delay6                                          |sysgen_delay_5ec362a23c__35                                                   |    32|
|997   |            inverter                                        |sysgen_inverter_918b6bc6d0__18                                                |     2|
|998   |            inverter1                                       |sysgen_inverter_6233897471__72                                                |     1|
|999   |            logical1                                        |sysgen_logical_2486129911__36                                                 |     2|
|1000  |            logical6                                        |sysgen_logical_c05fefc67b__18                                                 |     1|
|1001  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__18                             |     1|
|1002  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__18                                          |     1|
|1003  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__18                                         |     1|
|1004  |            shift                                           |sysgen_shift_5af4fe0a99__18                                                   |     1|
|1005  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__15                 |    13|
|1006  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x26                             |    14|
|1007  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x26                             |     2|
|1008  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__15 |     2|
|1009  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x55                            |     3|
|1010  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__120                               |     1|
|1011  |                \srl_delay.synth_reg_srl_inst               |synth_reg__121                                                                |     1|
|1012  |                  \partial_one.last_srlc33e                 |srlc33e__121                                                                  |     1|
|1013  |              inverter                                      |sysgen_inverter_6233897471__69                                                |     1|
|1014  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__18                                                 |     1|
|1015  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__123                               |     1|
|1016  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__124                                                                |     1|
|1017  |                \partial_one.last_srlc33e                   |srlc33e__124                                                                  |     1|
|1018  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__124                               |     1|
|1019  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__125                                                                |     1|
|1020  |                \partial_one.last_srlc33e                   |srlc33e__125                                                                  |     1|
|1021  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__125                               |     1|
|1022  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__126                                                                |     1|
|1023  |                \partial_one.last_srlc33e                   |srlc33e__126                                                                  |     1|
|1024  |            inverter                                        |sysgen_inverter_6233897471__70                                                |     1|
|1025  |            logical                                         |sysgen_logical_d26e5cda59__18                                                 |     1|
|1026  |            mux1                                            |sysgen_mux_4874190f11__53                                                     |     1|
|1027  |            mux2                                            |sysgen_mux_4874190f11__54                                                     |     1|
|1028  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__35             |     1|
|1029  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__35                                          |     1|
|1030  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__35                                         |     1|
|1031  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__36             |     1|
|1032  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__36                                          |     1|
|1033  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__36                                         |     1|
|1034  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x24                                 |    14|
|1035  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__18              |    14|
|1036  |              \latency_test.reg                             |synth_reg__parameterized4__26                                                 |    14|
|1037  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__26                                                   |    14|
|1038  |          add_del                                           |sysgen_delay_4e9264ffdf__18                                                   |    10|
|1039  |          dat_del                                           |sysgen_delay_5ec362a23c__36                                                   |    32|
|1040  |          we_del                                            |sysgen_delay_e0740ee3f9__72                                                   |     1|
|1041  |      snapshot3_67                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67                               |   141|
|1042  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x25                                     |   141|
|1043  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x25                                |    70|
|1044  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x53                            |     3|
|1045  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__119                               |     1|
|1046  |                \srl_delay.synth_reg_srl_inst               |synth_reg__120                                                                |     1|
|1047  |                  \partial_one.last_srlc33e                 |srlc33e__120                                                                  |     1|
|1048  |              inverter                                      |sysgen_inverter_6233897471__67                                                |     1|
|1049  |              edge_op                                       |sysgen_logical_9cc14fefba__17                                                 |     1|
|1050  |            delay                                           |sysgen_delay_e0740ee3f9__65                                                   |     1|
|1051  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__17                |    12|
|1052  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__17                                                 |    12|
|1053  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__17                                                   |    12|
|1054  |            delay4                                          |sysgen_delay_e0740ee3f9__67                                                   |     1|
|1055  |            delay6                                          |sysgen_delay_5ec362a23c__33                                                   |    32|
|1056  |            inverter                                        |sysgen_inverter_918b6bc6d0__17                                                |     2|
|1057  |            inverter1                                       |sysgen_inverter_6233897471__68                                                |     1|
|1058  |            logical1                                        |sysgen_logical_2486129911__34                                                 |     2|
|1059  |            logical6                                        |sysgen_logical_c05fefc67b__17                                                 |     1|
|1060  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__17                             |     1|
|1061  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__17                                          |     1|
|1062  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__17                                         |     1|
|1063  |            shift                                           |sysgen_shift_5af4fe0a99__17                                                   |     1|
|1064  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__16                 |    13|
|1065  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x25                             |    14|
|1066  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x25                             |     2|
|1067  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__16 |     2|
|1068  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x52                            |     3|
|1069  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__113                               |     1|
|1070  |                \srl_delay.synth_reg_srl_inst               |synth_reg__114                                                                |     1|
|1071  |                  \partial_one.last_srlc33e                 |srlc33e__114                                                                  |     1|
|1072  |              inverter                                      |sysgen_inverter_6233897471__65                                                |     1|
|1073  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__17                                                 |     1|
|1074  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__116                               |     1|
|1075  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__117                                                                |     1|
|1076  |                \partial_one.last_srlc33e                   |srlc33e__117                                                                  |     1|
|1077  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__117                               |     1|
|1078  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__118                                                                |     1|
|1079  |                \partial_one.last_srlc33e                   |srlc33e__118                                                                  |     1|
|1080  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__118                               |     1|
|1081  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__119                                                                |     1|
|1082  |                \partial_one.last_srlc33e                   |srlc33e__119                                                                  |     1|
|1083  |            inverter                                        |sysgen_inverter_6233897471__66                                                |     1|
|1084  |            logical                                         |sysgen_logical_d26e5cda59__17                                                 |     1|
|1085  |            mux1                                            |sysgen_mux_4874190f11__50                                                     |     1|
|1086  |            mux2                                            |sysgen_mux_4874190f11__51                                                     |     1|
|1087  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__33             |     1|
|1088  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__33                                          |     1|
|1089  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__33                                         |     1|
|1090  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__34             |     1|
|1091  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__34                                          |     1|
|1092  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__34                                         |     1|
|1093  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x25                                 |    14|
|1094  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__17              |    14|
|1095  |              \latency_test.reg                             |synth_reg__parameterized4__25                                                 |    14|
|1096  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__25                                                   |    14|
|1097  |          add_del                                           |sysgen_delay_4e9264ffdf__17                                                   |    10|
|1098  |          dat_del                                           |sysgen_delay_5ec362a23c__34                                                   |    32|
|1099  |          we_del                                            |sysgen_delay_e0740ee3f9__68                                                   |     1|
|1100  |      snapshot4_01                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01                               |   141|
|1101  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x5                                      |   141|
|1102  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x4                                 |    70|
|1103  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x10                            |     3|
|1104  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__112                               |     1|
|1105  |                \srl_delay.synth_reg_srl_inst               |synth_reg__113                                                                |     1|
|1106  |                  \partial_one.last_srlc33e                 |srlc33e__113                                                                  |     1|
|1107  |              inverter                                      |sysgen_inverter_6233897471__63                                                |     1|
|1108  |              edge_op                                       |sysgen_logical_9cc14fefba__16                                                 |     1|
|1109  |            delay                                           |sysgen_delay_e0740ee3f9__61                                                   |     1|
|1110  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__16                |    12|
|1111  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__16                                                 |    12|
|1112  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__16                                                   |    12|
|1113  |            delay4                                          |sysgen_delay_e0740ee3f9__63                                                   |     1|
|1114  |            delay6                                          |sysgen_delay_5ec362a23c__31                                                   |    32|
|1115  |            inverter                                        |sysgen_inverter_918b6bc6d0__16                                                |     2|
|1116  |            inverter1                                       |sysgen_inverter_6233897471__64                                                |     1|
|1117  |            logical1                                        |sysgen_logical_2486129911__32                                                 |     2|
|1118  |            logical6                                        |sysgen_logical_c05fefc67b__16                                                 |     1|
|1119  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__16                             |     1|
|1120  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__16                                          |     1|
|1121  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__16                                         |     1|
|1122  |            shift                                           |sysgen_shift_5af4fe0a99__16                                                   |     1|
|1123  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__17                 |    13|
|1124  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x4                              |    14|
|1125  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x4                              |     2|
|1126  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__17 |     2|
|1127  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x9                             |     3|
|1128  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__106                               |     1|
|1129  |                \srl_delay.synth_reg_srl_inst               |synth_reg__107                                                                |     1|
|1130  |                  \partial_one.last_srlc33e                 |srlc33e__107                                                                  |     1|
|1131  |              inverter                                      |sysgen_inverter_6233897471__61                                                |     1|
|1132  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__16                                                 |     1|
|1133  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__109                               |     1|
|1134  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__110                                                                |     1|
|1135  |                \partial_one.last_srlc33e                   |srlc33e__110                                                                  |     1|
|1136  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__110                               |     1|
|1137  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__111                                                                |     1|
|1138  |                \partial_one.last_srlc33e                   |srlc33e__111                                                                  |     1|
|1139  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__111                               |     1|
|1140  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__112                                                                |     1|
|1141  |                \partial_one.last_srlc33e                   |srlc33e__112                                                                  |     1|
|1142  |            inverter                                        |sysgen_inverter_6233897471__62                                                |     1|
|1143  |            logical                                         |sysgen_logical_d26e5cda59__16                                                 |     1|
|1144  |            mux1                                            |sysgen_mux_4874190f11__47                                                     |     1|
|1145  |            mux2                                            |sysgen_mux_4874190f11__48                                                     |     1|
|1146  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__31             |     1|
|1147  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__31                                          |     1|
|1148  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__31                                         |     1|
|1149  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__32             |     1|
|1150  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__32                                          |     1|
|1151  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__32                                         |     1|
|1152  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x3                                  |    14|
|1153  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__16              |    14|
|1154  |              \latency_test.reg                             |synth_reg__parameterized4__24                                                 |    14|
|1155  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__24                                                   |    14|
|1156  |          add_del                                           |sysgen_delay_4e9264ffdf__16                                                   |    10|
|1157  |          dat_del                                           |sysgen_delay_5ec362a23c__32                                                   |    32|
|1158  |          we_del                                            |sysgen_delay_e0740ee3f9__64                                                   |     1|
|1159  |      snapshot4_23                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23                               |   141|
|1160  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x4                                      |   141|
|1161  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x3                                 |    70|
|1162  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x7                             |     3|
|1163  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__105                               |     1|
|1164  |                \srl_delay.synth_reg_srl_inst               |synth_reg__106                                                                |     1|
|1165  |                  \partial_one.last_srlc33e                 |srlc33e__106                                                                  |     1|
|1166  |              inverter                                      |sysgen_inverter_6233897471__59                                                |     1|
|1167  |              edge_op                                       |sysgen_logical_9cc14fefba__15                                                 |     1|
|1168  |            delay                                           |sysgen_delay_e0740ee3f9__57                                                   |     1|
|1169  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__15                |    12|
|1170  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__15                                                 |    12|
|1171  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__15                                                   |    12|
|1172  |            delay4                                          |sysgen_delay_e0740ee3f9__59                                                   |     1|
|1173  |            delay6                                          |sysgen_delay_5ec362a23c__29                                                   |    32|
|1174  |            inverter                                        |sysgen_inverter_918b6bc6d0__15                                                |     2|
|1175  |            inverter1                                       |sysgen_inverter_6233897471__60                                                |     1|
|1176  |            logical1                                        |sysgen_logical_2486129911__30                                                 |     2|
|1177  |            logical6                                        |sysgen_logical_c05fefc67b__15                                                 |     1|
|1178  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__15                             |     1|
|1179  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__15                                          |     1|
|1180  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__15                                         |     1|
|1181  |            shift                                           |sysgen_shift_5af4fe0a99__15                                                   |     1|
|1182  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__18                 |    13|
|1183  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x3                              |    14|
|1184  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x3                              |     2|
|1185  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__18 |     2|
|1186  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x8                             |     3|
|1187  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__99                                |     1|
|1188  |                \srl_delay.synth_reg_srl_inst               |synth_reg__100                                                                |     1|
|1189  |                  \partial_one.last_srlc33e                 |srlc33e__100                                                                  |     1|
|1190  |              inverter                                      |sysgen_inverter_6233897471__57                                                |     1|
|1191  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__15                                                 |     1|
|1192  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__102                               |     1|
|1193  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__103                                                                |     1|
|1194  |                \partial_one.last_srlc33e                   |srlc33e__103                                                                  |     1|
|1195  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__103                               |     1|
|1196  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__104                                                                |     1|
|1197  |                \partial_one.last_srlc33e                   |srlc33e__104                                                                  |     1|
|1198  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__104                               |     1|
|1199  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__105                                                                |     1|
|1200  |                \partial_one.last_srlc33e                   |srlc33e__105                                                                  |     1|
|1201  |            inverter                                        |sysgen_inverter_6233897471__58                                                |     1|
|1202  |            logical                                         |sysgen_logical_d26e5cda59__15                                                 |     1|
|1203  |            mux1                                            |sysgen_mux_4874190f11__44                                                     |     1|
|1204  |            mux2                                            |sysgen_mux_4874190f11__45                                                     |     1|
|1205  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__29             |     1|
|1206  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__29                                          |     1|
|1207  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__29                                         |     1|
|1208  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__30             |     1|
|1209  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__30                                          |     1|
|1210  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__30                                         |     1|
|1211  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x4                                  |    14|
|1212  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__15              |    14|
|1213  |              \latency_test.reg                             |synth_reg__parameterized4__23                                                 |    14|
|1214  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__23                                                   |    14|
|1215  |          add_del                                           |sysgen_delay_4e9264ffdf__15                                                   |    10|
|1216  |          dat_del                                           |sysgen_delay_5ec362a23c__30                                                   |    32|
|1217  |          we_del                                            |sysgen_delay_e0740ee3f9__60                                                   |     1|
|1218  |      snapshot4_45                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45                               |   141|
|1219  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x7                                      |   141|
|1220  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x6                                 |    70|
|1221  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x13                            |     3|
|1222  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__98                                |     1|
|1223  |                \srl_delay.synth_reg_srl_inst               |synth_reg__99                                                                 |     1|
|1224  |                  \partial_one.last_srlc33e                 |srlc33e__99                                                                   |     1|
|1225  |              inverter                                      |sysgen_inverter_6233897471__55                                                |     1|
|1226  |              edge_op                                       |sysgen_logical_9cc14fefba__14                                                 |     1|
|1227  |            delay                                           |sysgen_delay_e0740ee3f9__53                                                   |     1|
|1228  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__14                |    12|
|1229  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__14                                                 |    12|
|1230  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__14                                                   |    12|
|1231  |            delay4                                          |sysgen_delay_e0740ee3f9__55                                                   |     1|
|1232  |            delay6                                          |sysgen_delay_5ec362a23c__27                                                   |    32|
|1233  |            inverter                                        |sysgen_inverter_918b6bc6d0__14                                                |     2|
|1234  |            inverter1                                       |sysgen_inverter_6233897471__56                                                |     1|
|1235  |            logical1                                        |sysgen_logical_2486129911__28                                                 |     2|
|1236  |            logical6                                        |sysgen_logical_c05fefc67b__14                                                 |     1|
|1237  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__14                             |     1|
|1238  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__14                                          |     1|
|1239  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__14                                         |     1|
|1240  |            shift                                           |sysgen_shift_5af4fe0a99__14                                                   |     1|
|1241  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__19                 |    13|
|1242  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x6                              |    14|
|1243  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x6                              |     2|
|1244  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__19 |     2|
|1245  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x14                            |     3|
|1246  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__92                                |     1|
|1247  |                \srl_delay.synth_reg_srl_inst               |synth_reg__93                                                                 |     1|
|1248  |                  \partial_one.last_srlc33e                 |srlc33e__93                                                                   |     1|
|1249  |              inverter                                      |sysgen_inverter_6233897471__53                                                |     1|
|1250  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__14                                                 |     1|
|1251  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__95                                |     1|
|1252  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__96                                                                 |     1|
|1253  |                \partial_one.last_srlc33e                   |srlc33e__96                                                                   |     1|
|1254  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__96                                |     1|
|1255  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__97                                                                 |     1|
|1256  |                \partial_one.last_srlc33e                   |srlc33e__97                                                                   |     1|
|1257  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__97                                |     1|
|1258  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__98                                                                 |     1|
|1259  |                \partial_one.last_srlc33e                   |srlc33e__98                                                                   |     1|
|1260  |            inverter                                        |sysgen_inverter_6233897471__54                                                |     1|
|1261  |            logical                                         |sysgen_logical_d26e5cda59__14                                                 |     1|
|1262  |            mux1                                            |sysgen_mux_4874190f11__41                                                     |     1|
|1263  |            mux2                                            |sysgen_mux_4874190f11__42                                                     |     1|
|1264  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__27             |     1|
|1265  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__27                                          |     1|
|1266  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__27                                         |     1|
|1267  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__28             |     1|
|1268  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__28                                          |     1|
|1269  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__28                                         |     1|
|1270  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x6                                  |    14|
|1271  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__14              |    14|
|1272  |              \latency_test.reg                             |synth_reg__parameterized4__22                                                 |    14|
|1273  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__22                                                   |    14|
|1274  |          add_del                                           |sysgen_delay_4e9264ffdf__14                                                   |    10|
|1275  |          dat_del                                           |sysgen_delay_5ec362a23c__28                                                   |    32|
|1276  |          we_del                                            |sysgen_delay_e0740ee3f9__56                                                   |     1|
|1277  |      snapshot4_67                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67                               |   141|
|1278  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x6                                      |   141|
|1279  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x5                                 |    70|
|1280  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x11                            |     3|
|1281  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__91                                |     1|
|1282  |                \srl_delay.synth_reg_srl_inst               |synth_reg__92                                                                 |     1|
|1283  |                  \partial_one.last_srlc33e                 |srlc33e__92                                                                   |     1|
|1284  |              inverter                                      |sysgen_inverter_6233897471__51                                                |     1|
|1285  |              edge_op                                       |sysgen_logical_9cc14fefba__13                                                 |     1|
|1286  |            delay                                           |sysgen_delay_e0740ee3f9__49                                                   |     1|
|1287  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__13                |    12|
|1288  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__13                                                 |    12|
|1289  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__13                                                   |    12|
|1290  |            delay4                                          |sysgen_delay_e0740ee3f9__51                                                   |     1|
|1291  |            delay6                                          |sysgen_delay_5ec362a23c__25                                                   |    32|
|1292  |            inverter                                        |sysgen_inverter_918b6bc6d0__13                                                |     2|
|1293  |            inverter1                                       |sysgen_inverter_6233897471__52                                                |     1|
|1294  |            logical1                                        |sysgen_logical_2486129911__26                                                 |     2|
|1295  |            logical6                                        |sysgen_logical_c05fefc67b__13                                                 |     1|
|1296  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__13                             |     1|
|1297  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__13                                          |     1|
|1298  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__13                                         |     1|
|1299  |            shift                                           |sysgen_shift_5af4fe0a99__13                                                   |     1|
|1300  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__20                 |    13|
|1301  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x5                              |    14|
|1302  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x5                              |     2|
|1303  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__20 |     2|
|1304  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x12                            |     3|
|1305  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__85                                |     1|
|1306  |                \srl_delay.synth_reg_srl_inst               |synth_reg__86                                                                 |     1|
|1307  |                  \partial_one.last_srlc33e                 |srlc33e__86                                                                   |     1|
|1308  |              inverter                                      |sysgen_inverter_6233897471__49                                                |     1|
|1309  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__13                                                 |     1|
|1310  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__88                                |     1|
|1311  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__89                                                                 |     1|
|1312  |                \partial_one.last_srlc33e                   |srlc33e__89                                                                   |     1|
|1313  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__89                                |     1|
|1314  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__90                                                                 |     1|
|1315  |                \partial_one.last_srlc33e                   |srlc33e__90                                                                   |     1|
|1316  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__90                                |     1|
|1317  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__91                                                                 |     1|
|1318  |                \partial_one.last_srlc33e                   |srlc33e__91                                                                   |     1|
|1319  |            inverter                                        |sysgen_inverter_6233897471__50                                                |     1|
|1320  |            logical                                         |sysgen_logical_d26e5cda59__13                                                 |     1|
|1321  |            mux1                                            |sysgen_mux_4874190f11__38                                                     |     1|
|1322  |            mux2                                            |sysgen_mux_4874190f11__39                                                     |     1|
|1323  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__25             |     1|
|1324  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__25                                          |     1|
|1325  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__25                                         |     1|
|1326  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__26             |     1|
|1327  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__26                                          |     1|
|1328  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__26                                         |     1|
|1329  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x5                                  |    14|
|1330  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__13              |    14|
|1331  |              \latency_test.reg                             |synth_reg__parameterized4__21                                                 |    14|
|1332  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__21                                                   |    14|
|1333  |          add_del                                           |sysgen_delay_4e9264ffdf__13                                                   |    10|
|1334  |          dat_del                                           |sysgen_delay_5ec362a23c__26                                                   |    32|
|1335  |          we_del                                            |sysgen_delay_e0740ee3f9__52                                                   |     1|
|1336  |      snapshot5_01                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01                               |   141|
|1337  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x0                                      |   141|
|1338  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x0                                 |    70|
|1339  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x1                             |     3|
|1340  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__84                                |     1|
|1341  |                \srl_delay.synth_reg_srl_inst               |synth_reg__85                                                                 |     1|
|1342  |                  \partial_one.last_srlc33e                 |srlc33e__85                                                                   |     1|
|1343  |              inverter                                      |sysgen_inverter_6233897471__47                                                |     1|
|1344  |              edge_op                                       |sysgen_logical_9cc14fefba__12                                                 |     1|
|1345  |            delay                                           |sysgen_delay_e0740ee3f9__45                                                   |     1|
|1346  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__12                |    12|
|1347  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__12                                                 |    12|
|1348  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__12                                                   |    12|
|1349  |            delay4                                          |sysgen_delay_e0740ee3f9__47                                                   |     1|
|1350  |            delay6                                          |sysgen_delay_5ec362a23c__23                                                   |    32|
|1351  |            inverter                                        |sysgen_inverter_918b6bc6d0__12                                                |     2|
|1352  |            inverter1                                       |sysgen_inverter_6233897471__48                                                |     1|
|1353  |            logical1                                        |sysgen_logical_2486129911__24                                                 |     2|
|1354  |            logical6                                        |sysgen_logical_c05fefc67b__12                                                 |     1|
|1355  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__12                             |     1|
|1356  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__12                                          |     1|
|1357  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__12                                         |     1|
|1358  |            shift                                           |sysgen_shift_5af4fe0a99__12                                                   |     1|
|1359  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__21                 |    13|
|1360  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x0                              |    14|
|1361  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x0                              |     2|
|1362  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__21 |     2|
|1363  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x2                             |     3|
|1364  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__78                                |     1|
|1365  |                \srl_delay.synth_reg_srl_inst               |synth_reg__79                                                                 |     1|
|1366  |                  \partial_one.last_srlc33e                 |srlc33e__79                                                                   |     1|
|1367  |              inverter                                      |sysgen_inverter_6233897471__45                                                |     1|
|1368  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__12                                                 |     1|
|1369  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__81                                |     1|
|1370  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__82                                                                 |     1|
|1371  |                \partial_one.last_srlc33e                   |srlc33e__82                                                                   |     1|
|1372  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__82                                |     1|
|1373  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__83                                                                 |     1|
|1374  |                \partial_one.last_srlc33e                   |srlc33e__83                                                                   |     1|
|1375  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__83                                |     1|
|1376  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__84                                                                 |     1|
|1377  |                \partial_one.last_srlc33e                   |srlc33e__84                                                                   |     1|
|1378  |            inverter                                        |sysgen_inverter_6233897471__46                                                |     1|
|1379  |            logical                                         |sysgen_logical_d26e5cda59__12                                                 |     1|
|1380  |            mux1                                            |sysgen_mux_4874190f11__35                                                     |     1|
|1381  |            mux2                                            |sysgen_mux_4874190f11__36                                                     |     1|
|1382  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__23             |     1|
|1383  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__23                                          |     1|
|1384  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__23                                         |     1|
|1385  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__24             |     1|
|1386  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__24                                          |     1|
|1387  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__24                                         |     1|
|1388  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x0                                  |    14|
|1389  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__12              |    14|
|1390  |              \latency_test.reg                             |synth_reg__parameterized4__20                                                 |    14|
|1391  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__20                                                   |    14|
|1392  |          add_del                                           |sysgen_delay_4e9264ffdf__12                                                   |    10|
|1393  |          dat_del                                           |sysgen_delay_5ec362a23c__24                                                   |    32|
|1394  |          we_del                                            |sysgen_delay_e0740ee3f9__48                                                   |     1|
|1395  |      snapshot5_23                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23                               |   141|
|1396  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss                                         |   141|
|1397  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen                                    |    70|
|1398  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect                                |     3|
|1399  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__77                                |     1|
|1400  |                \srl_delay.synth_reg_srl_inst               |synth_reg__78                                                                 |     1|
|1401  |                  \partial_one.last_srlc33e                 |srlc33e__78                                                                   |     1|
|1402  |              inverter                                      |sysgen_inverter_6233897471__43                                                |     1|
|1403  |              edge_op                                       |sysgen_logical_9cc14fefba__11                                                 |     1|
|1404  |            delay                                           |sysgen_delay_e0740ee3f9__41                                                   |     1|
|1405  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__11                |    12|
|1406  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__11                                                 |    12|
|1407  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__11                                                   |    12|
|1408  |            delay4                                          |sysgen_delay_e0740ee3f9__43                                                   |     1|
|1409  |            delay6                                          |sysgen_delay_5ec362a23c__21                                                   |    32|
|1410  |            inverter                                        |sysgen_inverter_918b6bc6d0__11                                                |     2|
|1411  |            inverter1                                       |sysgen_inverter_6233897471__44                                                |     1|
|1412  |            logical1                                        |sysgen_logical_2486129911__22                                                 |     2|
|1413  |            logical6                                        |sysgen_logical_c05fefc67b__11                                                 |     1|
|1414  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__11                             |     1|
|1415  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__11                                          |     1|
|1416  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__11                                         |     1|
|1417  |            shift                                           |sysgen_shift_5af4fe0a99__11                                                   |     1|
|1418  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__22                 |    13|
|1419  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl                                 |    14|
|1420  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge                                 |     2|
|1421  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__22 |     2|
|1422  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x0                             |     3|
|1423  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__71                                |     1|
|1424  |                \srl_delay.synth_reg_srl_inst               |synth_reg__72                                                                 |     1|
|1425  |                  \partial_one.last_srlc33e                 |srlc33e__72                                                                   |     1|
|1426  |              inverter                                      |sysgen_inverter_6233897471__41                                                |     1|
|1427  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__11                                                 |     1|
|1428  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__74                                |     1|
|1429  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__75                                                                 |     1|
|1430  |                \partial_one.last_srlc33e                   |srlc33e__75                                                                   |     1|
|1431  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__75                                |     1|
|1432  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__76                                                                 |     1|
|1433  |                \partial_one.last_srlc33e                   |srlc33e__76                                                                   |     1|
|1434  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__76                                |     1|
|1435  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__77                                                                 |     1|
|1436  |                \partial_one.last_srlc33e                   |srlc33e__77                                                                   |     1|
|1437  |            inverter                                        |sysgen_inverter_6233897471__42                                                |     1|
|1438  |            logical                                         |sysgen_logical_d26e5cda59__11                                                 |     1|
|1439  |            mux1                                            |sysgen_mux_4874190f11__32                                                     |     1|
|1440  |            mux2                                            |sysgen_mux_4874190f11__33                                                     |     1|
|1441  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__21             |     1|
|1442  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__21                                          |     1|
|1443  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__21                                         |     1|
|1444  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__22             |     1|
|1445  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__22                                          |     1|
|1446  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__22                                         |     1|
|1447  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status                                     |    14|
|1448  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__11              |    14|
|1449  |              \latency_test.reg                             |synth_reg__parameterized4__19                                                 |    14|
|1450  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__19                                                   |    14|
|1451  |          add_del                                           |sysgen_delay_4e9264ffdf__11                                                   |    10|
|1452  |          dat_del                                           |sysgen_delay_5ec362a23c__22                                                   |    32|
|1453  |          we_del                                            |sysgen_delay_e0740ee3f9__44                                                   |     1|
|1454  |      snapshot5_45                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45                               |   141|
|1455  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x3                                      |   141|
|1456  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x2                                 |    70|
|1457  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x5                             |     3|
|1458  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__70                                |     1|
|1459  |                \srl_delay.synth_reg_srl_inst               |synth_reg__71                                                                 |     1|
|1460  |                  \partial_one.last_srlc33e                 |srlc33e__71                                                                   |     1|
|1461  |              inverter                                      |sysgen_inverter_6233897471__39                                                |     1|
|1462  |              edge_op                                       |sysgen_logical_9cc14fefba__10                                                 |     1|
|1463  |            delay                                           |sysgen_delay_e0740ee3f9__37                                                   |     1|
|1464  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__10                |    12|
|1465  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__10                                                 |    12|
|1466  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__10                                                   |    12|
|1467  |            delay4                                          |sysgen_delay_e0740ee3f9__39                                                   |     1|
|1468  |            delay6                                          |sysgen_delay_5ec362a23c__19                                                   |    32|
|1469  |            inverter                                        |sysgen_inverter_918b6bc6d0__10                                                |     2|
|1470  |            inverter1                                       |sysgen_inverter_6233897471__40                                                |     1|
|1471  |            logical1                                        |sysgen_logical_2486129911__20                                                 |     2|
|1472  |            logical6                                        |sysgen_logical_c05fefc67b__10                                                 |     1|
|1473  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__10                             |     1|
|1474  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__10                                          |     1|
|1475  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__10                                         |     1|
|1476  |            shift                                           |sysgen_shift_5af4fe0a99__10                                                   |     1|
|1477  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__23                 |    13|
|1478  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x2                              |    14|
|1479  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x2                              |     2|
|1480  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__23 |     2|
|1481  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x6                             |     3|
|1482  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__64                                |     1|
|1483  |                \srl_delay.synth_reg_srl_inst               |synth_reg__65                                                                 |     1|
|1484  |                  \partial_one.last_srlc33e                 |srlc33e__65                                                                   |     1|
|1485  |              inverter                                      |sysgen_inverter_6233897471__37                                                |     1|
|1486  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__10                                                 |     1|
|1487  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__67                                |     1|
|1488  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__68                                                                 |     1|
|1489  |                \partial_one.last_srlc33e                   |srlc33e__68                                                                   |     1|
|1490  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__68                                |     1|
|1491  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__69                                                                 |     1|
|1492  |                \partial_one.last_srlc33e                   |srlc33e__69                                                                   |     1|
|1493  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__69                                |     1|
|1494  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__70                                                                 |     1|
|1495  |                \partial_one.last_srlc33e                   |srlc33e__70                                                                   |     1|
|1496  |            inverter                                        |sysgen_inverter_6233897471__38                                                |     1|
|1497  |            logical                                         |sysgen_logical_d26e5cda59__10                                                 |     1|
|1498  |            mux1                                            |sysgen_mux_4874190f11__29                                                     |     1|
|1499  |            mux2                                            |sysgen_mux_4874190f11__30                                                     |     1|
|1500  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__19             |     1|
|1501  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__19                                          |     1|
|1502  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__19                                         |     1|
|1503  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__20             |     1|
|1504  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__20                                          |     1|
|1505  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__20                                         |     1|
|1506  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x2                                  |    14|
|1507  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__10              |    14|
|1508  |              \latency_test.reg                             |synth_reg__parameterized4__18                                                 |    14|
|1509  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__18                                                   |    14|
|1510  |          add_del                                           |sysgen_delay_4e9264ffdf__10                                                   |    10|
|1511  |          dat_del                                           |sysgen_delay_5ec362a23c__20                                                   |    32|
|1512  |          we_del                                            |sysgen_delay_e0740ee3f9__40                                                   |     1|
|1513  |      snapshot5_67                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67                               |   141|
|1514  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x2                                      |   141|
|1515  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x1                                 |    70|
|1516  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x3                             |     3|
|1517  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__63                                |     1|
|1518  |                \srl_delay.synth_reg_srl_inst               |synth_reg__64                                                                 |     1|
|1519  |                  \partial_one.last_srlc33e                 |srlc33e__64                                                                   |     1|
|1520  |              inverter                                      |sysgen_inverter_6233897471__35                                                |     1|
|1521  |              edge_op                                       |sysgen_logical_9cc14fefba__9                                                  |     1|
|1522  |            delay                                           |sysgen_delay_e0740ee3f9__33                                                   |     1|
|1523  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__9                 |    12|
|1524  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__9                                                  |    12|
|1525  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__9                                                    |    12|
|1526  |            delay4                                          |sysgen_delay_e0740ee3f9__35                                                   |     1|
|1527  |            delay6                                          |sysgen_delay_5ec362a23c__17                                                   |    32|
|1528  |            inverter                                        |sysgen_inverter_918b6bc6d0__9                                                 |     2|
|1529  |            inverter1                                       |sysgen_inverter_6233897471__36                                                |     1|
|1530  |            logical1                                        |sysgen_logical_2486129911__18                                                 |     2|
|1531  |            logical6                                        |sysgen_logical_c05fefc67b__9                                                  |     1|
|1532  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__9                              |     1|
|1533  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__9                                           |     1|
|1534  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__9                                          |     1|
|1535  |            shift                                           |sysgen_shift_5af4fe0a99__9                                                    |     1|
|1536  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__24                 |    13|
|1537  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x1                              |    14|
|1538  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x1                              |     2|
|1539  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__24 |     2|
|1540  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x4                             |     3|
|1541  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__57                                |     1|
|1542  |                \srl_delay.synth_reg_srl_inst               |synth_reg__58                                                                 |     1|
|1543  |                  \partial_one.last_srlc33e                 |srlc33e__58                                                                   |     1|
|1544  |              inverter                                      |sysgen_inverter_6233897471__33                                                |     1|
|1545  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__9                                                  |     1|
|1546  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__60                                |     1|
|1547  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__61                                                                 |     1|
|1548  |                \partial_one.last_srlc33e                   |srlc33e__61                                                                   |     1|
|1549  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__61                                |     1|
|1550  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__62                                                                 |     1|
|1551  |                \partial_one.last_srlc33e                   |srlc33e__62                                                                   |     1|
|1552  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__62                                |     1|
|1553  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__63                                                                 |     1|
|1554  |                \partial_one.last_srlc33e                   |srlc33e__63                                                                   |     1|
|1555  |            inverter                                        |sysgen_inverter_6233897471__34                                                |     1|
|1556  |            logical                                         |sysgen_logical_d26e5cda59__9                                                  |     1|
|1557  |            mux1                                            |sysgen_mux_4874190f11__26                                                     |     1|
|1558  |            mux2                                            |sysgen_mux_4874190f11__27                                                     |     1|
|1559  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__17             |     1|
|1560  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__17                                          |     1|
|1561  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__17                                         |     1|
|1562  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__18             |     1|
|1563  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__18                                          |     1|
|1564  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__18                                         |     1|
|1565  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x1                                  |    14|
|1566  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__9               |    14|
|1567  |              \latency_test.reg                             |synth_reg__parameterized4__17                                                 |    14|
|1568  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__17                                                   |    14|
|1569  |          add_del                                           |sysgen_delay_4e9264ffdf__9                                                    |    10|
|1570  |          dat_del                                           |sysgen_delay_5ec362a23c__18                                                   |    32|
|1571  |          we_del                                            |sysgen_delay_e0740ee3f9__36                                                   |     1|
|1572  |      snapshot6_01                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01                               |   141|
|1573  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x1                                      |   141|
|1574  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x13                                |    70|
|1575  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x24                            |     3|
|1576  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__56                                |     1|
|1577  |                \srl_delay.synth_reg_srl_inst               |synth_reg__57                                                                 |     1|
|1578  |                  \partial_one.last_srlc33e                 |srlc33e__57                                                                   |     1|
|1579  |              inverter                                      |sysgen_inverter_6233897471__31                                                |     1|
|1580  |              edge_op                                       |sysgen_logical_9cc14fefba__8                                                  |     1|
|1581  |            delay                                           |sysgen_delay_e0740ee3f9__29                                                   |     1|
|1582  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__8                 |    12|
|1583  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__8                                                  |    12|
|1584  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__8                                                    |    12|
|1585  |            delay4                                          |sysgen_delay_e0740ee3f9__31                                                   |     1|
|1586  |            delay6                                          |sysgen_delay_5ec362a23c__15                                                   |    32|
|1587  |            inverter                                        |sysgen_inverter_918b6bc6d0__8                                                 |     2|
|1588  |            inverter1                                       |sysgen_inverter_6233897471__32                                                |     1|
|1589  |            logical1                                        |sysgen_logical_2486129911__16                                                 |     2|
|1590  |            logical6                                        |sysgen_logical_c05fefc67b__8                                                  |     1|
|1591  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__8                              |     1|
|1592  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__8                                           |     1|
|1593  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__8                                          |     1|
|1594  |            shift                                           |sysgen_shift_5af4fe0a99__8                                                    |     1|
|1595  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__25                 |    13|
|1596  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x12                             |    14|
|1597  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x12                             |     2|
|1598  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__25 |     2|
|1599  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x25                            |     3|
|1600  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__50                                |     1|
|1601  |                \srl_delay.synth_reg_srl_inst               |synth_reg__51                                                                 |     1|
|1602  |                  \partial_one.last_srlc33e                 |srlc33e__51                                                                   |     1|
|1603  |              inverter                                      |sysgen_inverter_6233897471__29                                                |     1|
|1604  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__8                                                  |     1|
|1605  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__53                                |     1|
|1606  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__54                                                                 |     1|
|1607  |                \partial_one.last_srlc33e                   |srlc33e__54                                                                   |     1|
|1608  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__54                                |     1|
|1609  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__55                                                                 |     1|
|1610  |                \partial_one.last_srlc33e                   |srlc33e__55                                                                   |     1|
|1611  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__55                                |     1|
|1612  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__56                                                                 |     1|
|1613  |                \partial_one.last_srlc33e                   |srlc33e__56                                                                   |     1|
|1614  |            inverter                                        |sysgen_inverter_6233897471__30                                                |     1|
|1615  |            logical                                         |sysgen_logical_d26e5cda59__8                                                  |     1|
|1616  |            mux1                                            |sysgen_mux_4874190f11__23                                                     |     1|
|1617  |            mux2                                            |sysgen_mux_4874190f11__24                                                     |     1|
|1618  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__15             |     1|
|1619  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__15                                          |     1|
|1620  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__15                                         |     1|
|1621  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__16             |     1|
|1622  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__16                                          |     1|
|1623  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__16                                         |     1|
|1624  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x12                                 |    14|
|1625  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__8               |    14|
|1626  |              \latency_test.reg                             |synth_reg__parameterized4__16                                                 |    14|
|1627  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__16                                                   |    14|
|1628  |          add_del                                           |sysgen_delay_4e9264ffdf__8                                                    |    10|
|1629  |          dat_del                                           |sysgen_delay_5ec362a23c__16                                                   |    32|
|1630  |          we_del                                            |sysgen_delay_e0740ee3f9__32                                                   |     1|
|1631  |      snapshot6_23                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23                               |   141|
|1632  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x12                                     |   141|
|1633  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x10                                |    70|
|1634  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x22                            |     3|
|1635  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__49                                |     1|
|1636  |                \srl_delay.synth_reg_srl_inst               |synth_reg__50                                                                 |     1|
|1637  |                  \partial_one.last_srlc33e                 |srlc33e__50                                                                   |     1|
|1638  |              inverter                                      |sysgen_inverter_6233897471__27                                                |     1|
|1639  |              edge_op                                       |sysgen_logical_9cc14fefba__7                                                  |     1|
|1640  |            delay                                           |sysgen_delay_e0740ee3f9__25                                                   |     1|
|1641  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__7                 |    12|
|1642  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__7                                                  |    12|
|1643  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__7                                                    |    12|
|1644  |            delay4                                          |sysgen_delay_e0740ee3f9__27                                                   |     1|
|1645  |            delay6                                          |sysgen_delay_5ec362a23c__13                                                   |    32|
|1646  |            inverter                                        |sysgen_inverter_918b6bc6d0__7                                                 |     2|
|1647  |            inverter1                                       |sysgen_inverter_6233897471__28                                                |     1|
|1648  |            logical1                                        |sysgen_logical_2486129911__14                                                 |     2|
|1649  |            logical6                                        |sysgen_logical_c05fefc67b__7                                                  |     1|
|1650  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__7                              |     1|
|1651  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__7                                           |     1|
|1652  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__7                                          |     1|
|1653  |            shift                                           |sysgen_shift_5af4fe0a99__7                                                    |     1|
|1654  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__26                 |    13|
|1655  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x11                             |    14|
|1656  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x11                             |     2|
|1657  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__26 |     2|
|1658  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x23                            |     3|
|1659  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__43                                |     1|
|1660  |                \srl_delay.synth_reg_srl_inst               |synth_reg__44                                                                 |     1|
|1661  |                  \partial_one.last_srlc33e                 |srlc33e__44                                                                   |     1|
|1662  |              inverter                                      |sysgen_inverter_6233897471__25                                                |     1|
|1663  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__7                                                  |     1|
|1664  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__46                                |     1|
|1665  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__47                                                                 |     1|
|1666  |                \partial_one.last_srlc33e                   |srlc33e__47                                                                   |     1|
|1667  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__47                                |     1|
|1668  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__48                                                                 |     1|
|1669  |                \partial_one.last_srlc33e                   |srlc33e__48                                                                   |     1|
|1670  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__48                                |     1|
|1671  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__49                                                                 |     1|
|1672  |                \partial_one.last_srlc33e                   |srlc33e__49                                                                   |     1|
|1673  |            inverter                                        |sysgen_inverter_6233897471__26                                                |     1|
|1674  |            logical                                         |sysgen_logical_d26e5cda59__7                                                  |     1|
|1675  |            mux1                                            |sysgen_mux_4874190f11__20                                                     |     1|
|1676  |            mux2                                            |sysgen_mux_4874190f11__21                                                     |     1|
|1677  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__13             |     1|
|1678  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__13                                          |     1|
|1679  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__13                                         |     1|
|1680  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__14             |     1|
|1681  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__14                                          |     1|
|1682  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__14                                         |     1|
|1683  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x11                                 |    14|
|1684  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__7               |    14|
|1685  |              \latency_test.reg                             |synth_reg__parameterized4__15                                                 |    14|
|1686  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__15                                                   |    14|
|1687  |          add_del                                           |sysgen_delay_4e9264ffdf__7                                                    |    10|
|1688  |          dat_del                                           |sysgen_delay_5ec362a23c__14                                                   |    32|
|1689  |          we_del                                            |sysgen_delay_e0740ee3f9__28                                                   |     1|
|1690  |      snapshot6_45                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45                               |   141|
|1691  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x11                                     |   141|
|1692  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x11                                |    70|
|1693  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x26                            |     3|
|1694  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__42                                |     1|
|1695  |                \srl_delay.synth_reg_srl_inst               |synth_reg__43                                                                 |     1|
|1696  |                  \partial_one.last_srlc33e                 |srlc33e__43                                                                   |     1|
|1697  |              inverter                                      |sysgen_inverter_6233897471__23                                                |     1|
|1698  |              edge_op                                       |sysgen_logical_9cc14fefba__6                                                  |     1|
|1699  |            delay                                           |sysgen_delay_e0740ee3f9__21                                                   |     1|
|1700  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__6                 |    12|
|1701  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__6                                                  |    12|
|1702  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__6                                                    |    12|
|1703  |            delay4                                          |sysgen_delay_e0740ee3f9__23                                                   |     1|
|1704  |            delay6                                          |sysgen_delay_5ec362a23c__11                                                   |    32|
|1705  |            inverter                                        |sysgen_inverter_918b6bc6d0__6                                                 |     2|
|1706  |            inverter1                                       |sysgen_inverter_6233897471__24                                                |     1|
|1707  |            logical1                                        |sysgen_logical_2486129911__12                                                 |     2|
|1708  |            logical6                                        |sysgen_logical_c05fefc67b__6                                                  |     1|
|1709  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__6                              |     1|
|1710  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__6                                           |     1|
|1711  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__6                                          |     1|
|1712  |            shift                                           |sysgen_shift_5af4fe0a99__6                                                    |     1|
|1713  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__27                 |    13|
|1714  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x14                             |    14|
|1715  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x14                             |     2|
|1716  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__27 |     2|
|1717  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x30                            |     3|
|1718  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__36                                |     1|
|1719  |                \srl_delay.synth_reg_srl_inst               |synth_reg__37                                                                 |     1|
|1720  |                  \partial_one.last_srlc33e                 |srlc33e__37                                                                   |     1|
|1721  |              inverter                                      |sysgen_inverter_6233897471__21                                                |     1|
|1722  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__6                                                  |     1|
|1723  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__39                                |     1|
|1724  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__40                                                                 |     1|
|1725  |                \partial_one.last_srlc33e                   |srlc33e__40                                                                   |     1|
|1726  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__40                                |     1|
|1727  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__41                                                                 |     1|
|1728  |                \partial_one.last_srlc33e                   |srlc33e__41                                                                   |     1|
|1729  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__41                                |     1|
|1730  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__42                                                                 |     1|
|1731  |                \partial_one.last_srlc33e                   |srlc33e__42                                                                   |     1|
|1732  |            inverter                                        |sysgen_inverter_6233897471__22                                                |     1|
|1733  |            logical                                         |sysgen_logical_d26e5cda59__6                                                  |     1|
|1734  |            mux1                                            |sysgen_mux_4874190f11__17                                                     |     1|
|1735  |            mux2                                            |sysgen_mux_4874190f11__18                                                     |     1|
|1736  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__11             |     1|
|1737  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__11                                          |     1|
|1738  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__11                                         |     1|
|1739  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__12             |     1|
|1740  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__12                                          |     1|
|1741  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__12                                         |     1|
|1742  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x14                                 |    14|
|1743  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__6               |    14|
|1744  |              \latency_test.reg                             |synth_reg__parameterized4__14                                                 |    14|
|1745  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__14                                                   |    14|
|1746  |          add_del                                           |sysgen_delay_4e9264ffdf__6                                                    |    10|
|1747  |          dat_del                                           |sysgen_delay_5ec362a23c__12                                                   |    32|
|1748  |          we_del                                            |sysgen_delay_e0740ee3f9__24                                                   |     1|
|1749  |      snapshot6_67                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67                               |   141|
|1750  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x14                                     |   141|
|1751  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x14                                |    70|
|1752  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x28                            |     3|
|1753  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__35                                |     1|
|1754  |                \srl_delay.synth_reg_srl_inst               |synth_reg__36                                                                 |     1|
|1755  |                  \partial_one.last_srlc33e                 |srlc33e__36                                                                   |     1|
|1756  |              inverter                                      |sysgen_inverter_6233897471__19                                                |     1|
|1757  |              edge_op                                       |sysgen_logical_9cc14fefba__5                                                  |     1|
|1758  |            delay                                           |sysgen_delay_e0740ee3f9__17                                                   |     1|
|1759  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__5                 |    12|
|1760  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__5                                                  |    12|
|1761  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__5                                                    |    12|
|1762  |            delay4                                          |sysgen_delay_e0740ee3f9__19                                                   |     1|
|1763  |            delay6                                          |sysgen_delay_5ec362a23c__9                                                    |    32|
|1764  |            inverter                                        |sysgen_inverter_918b6bc6d0__5                                                 |     2|
|1765  |            inverter1                                       |sysgen_inverter_6233897471__20                                                |     1|
|1766  |            logical1                                        |sysgen_logical_2486129911__10                                                 |     2|
|1767  |            logical6                                        |sysgen_logical_c05fefc67b__5                                                  |     1|
|1768  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__5                              |     1|
|1769  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__5                                           |     1|
|1770  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__5                                          |     1|
|1771  |            shift                                           |sysgen_shift_5af4fe0a99__5                                                    |     1|
|1772  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__28                 |    13|
|1773  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x13                             |    14|
|1774  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x13                             |     2|
|1775  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__28 |     2|
|1776  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x27                            |     3|
|1777  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__29                                |     1|
|1778  |                \srl_delay.synth_reg_srl_inst               |synth_reg__30                                                                 |     1|
|1779  |                  \partial_one.last_srlc33e                 |srlc33e__30                                                                   |     1|
|1780  |              inverter                                      |sysgen_inverter_6233897471__17                                                |     1|
|1781  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__5                                                  |     1|
|1782  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__32                                |     1|
|1783  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__33                                                                 |     1|
|1784  |                \partial_one.last_srlc33e                   |srlc33e__33                                                                   |     1|
|1785  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__33                                |     1|
|1786  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__34                                                                 |     1|
|1787  |                \partial_one.last_srlc33e                   |srlc33e__34                                                                   |     1|
|1788  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__34                                |     1|
|1789  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__35                                                                 |     1|
|1790  |                \partial_one.last_srlc33e                   |srlc33e__35                                                                   |     1|
|1791  |            inverter                                        |sysgen_inverter_6233897471__18                                                |     1|
|1792  |            logical                                         |sysgen_logical_d26e5cda59__5                                                  |     1|
|1793  |            mux1                                            |sysgen_mux_4874190f11__14                                                     |     1|
|1794  |            mux2                                            |sysgen_mux_4874190f11__15                                                     |     1|
|1795  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__9              |     1|
|1796  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__9                                           |     1|
|1797  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__9                                          |     1|
|1798  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__10             |     1|
|1799  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__10                                          |     1|
|1800  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__10                                         |     1|
|1801  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x13                                 |    14|
|1802  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__5               |    14|
|1803  |              \latency_test.reg                             |synth_reg__parameterized4__13                                                 |    14|
|1804  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__13                                                   |    14|
|1805  |          add_del                                           |sysgen_delay_4e9264ffdf__5                                                    |    10|
|1806  |          dat_del                                           |sysgen_delay_5ec362a23c__10                                                   |    32|
|1807  |          we_del                                            |sysgen_delay_e0740ee3f9__20                                                   |     1|
|1808  |      snapshot7_01                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01                               |   141|
|1809  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x13                                     |   141|
|1810  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x12                                |    70|
|1811  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x29                            |     3|
|1812  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__28                                |     1|
|1813  |                \srl_delay.synth_reg_srl_inst               |synth_reg__29                                                                 |     1|
|1814  |                  \partial_one.last_srlc33e                 |srlc33e__29                                                                   |     1|
|1815  |              inverter                                      |sysgen_inverter_6233897471__15                                                |     1|
|1816  |              edge_op                                       |sysgen_logical_9cc14fefba__4                                                  |     1|
|1817  |            delay                                           |sysgen_delay_e0740ee3f9__13                                                   |     1|
|1818  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__4                 |    12|
|1819  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__4                                                  |    12|
|1820  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__4                                                    |    12|
|1821  |            delay4                                          |sysgen_delay_e0740ee3f9__15                                                   |     1|
|1822  |            delay6                                          |sysgen_delay_5ec362a23c__7                                                    |    32|
|1823  |            inverter                                        |sysgen_inverter_918b6bc6d0__4                                                 |     2|
|1824  |            inverter1                                       |sysgen_inverter_6233897471__16                                                |     1|
|1825  |            logical1                                        |sysgen_logical_2486129911__8                                                  |     2|
|1826  |            logical6                                        |sysgen_logical_c05fefc67b__4                                                  |     1|
|1827  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__4                              |     1|
|1828  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__4                                           |     1|
|1829  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__4                                          |     1|
|1830  |            shift                                           |sysgen_shift_5af4fe0a99__4                                                    |     1|
|1831  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__29                 |    13|
|1832  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x8                              |    14|
|1833  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x8                              |     2|
|1834  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__29 |     2|
|1835  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x17                            |     3|
|1836  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__22                                |     1|
|1837  |                \srl_delay.synth_reg_srl_inst               |synth_reg__23                                                                 |     1|
|1838  |                  \partial_one.last_srlc33e                 |srlc33e__23                                                                   |     1|
|1839  |              inverter                                      |sysgen_inverter_6233897471__13                                                |     1|
|1840  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__4                                                  |     1|
|1841  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__25                                |     1|
|1842  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__26                                                                 |     1|
|1843  |                \partial_one.last_srlc33e                   |srlc33e__26                                                                   |     1|
|1844  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__26                                |     1|
|1845  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__27                                                                 |     1|
|1846  |                \partial_one.last_srlc33e                   |srlc33e__27                                                                   |     1|
|1847  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__27                                |     1|
|1848  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__28                                                                 |     1|
|1849  |                \partial_one.last_srlc33e                   |srlc33e__28                                                                   |     1|
|1850  |            inverter                                        |sysgen_inverter_6233897471__14                                                |     1|
|1851  |            logical                                         |sysgen_logical_d26e5cda59__4                                                  |     1|
|1852  |            mux1                                            |sysgen_mux_4874190f11__11                                                     |     1|
|1853  |            mux2                                            |sysgen_mux_4874190f11__12                                                     |     1|
|1854  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__7              |     1|
|1855  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__7                                           |     1|
|1856  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__7                                          |     1|
|1857  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__8              |     1|
|1858  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__8                                           |     1|
|1859  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__8                                          |     1|
|1860  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x8                                  |    14|
|1861  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__4               |    14|
|1862  |              \latency_test.reg                             |synth_reg__parameterized4__12                                                 |    14|
|1863  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__12                                                   |    14|
|1864  |          add_del                                           |sysgen_delay_4e9264ffdf__4                                                    |    10|
|1865  |          dat_del                                           |sysgen_delay_5ec362a23c__8                                                    |    32|
|1866  |          we_del                                            |sysgen_delay_e0740ee3f9__16                                                   |     1|
|1867  |      snapshot7_23                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23                               |   141|
|1868  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x9                                      |   141|
|1869  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x8                                 |    70|
|1870  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x18                            |     3|
|1871  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__21                                |     1|
|1872  |                \srl_delay.synth_reg_srl_inst               |synth_reg__22                                                                 |     1|
|1873  |                  \partial_one.last_srlc33e                 |srlc33e__22                                                                   |     1|
|1874  |              inverter                                      |sysgen_inverter_6233897471__11                                                |     1|
|1875  |              edge_op                                       |sysgen_logical_9cc14fefba__3                                                  |     1|
|1876  |            delay                                           |sysgen_delay_e0740ee3f9__9                                                    |     1|
|1877  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__3                 |    12|
|1878  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__3                                                  |    12|
|1879  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__3                                                    |    12|
|1880  |            delay4                                          |sysgen_delay_e0740ee3f9__11                                                   |     1|
|1881  |            delay6                                          |sysgen_delay_5ec362a23c__5                                                    |    32|
|1882  |            inverter                                        |sysgen_inverter_918b6bc6d0__3                                                 |     2|
|1883  |            inverter1                                       |sysgen_inverter_6233897471__12                                                |     1|
|1884  |            logical1                                        |sysgen_logical_2486129911__6                                                  |     2|
|1885  |            logical6                                        |sysgen_logical_c05fefc67b__3                                                  |     1|
|1886  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__3                              |     1|
|1887  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__3                                           |     1|
|1888  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__3                                          |     1|
|1889  |            shift                                           |sysgen_shift_5af4fe0a99__3                                                    |     1|
|1890  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__30                 |    13|
|1891  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x7                              |    14|
|1892  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x7                              |     2|
|1893  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__30 |     2|
|1894  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x15                            |     3|
|1895  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__15                                |     1|
|1896  |                \srl_delay.synth_reg_srl_inst               |synth_reg__16                                                                 |     1|
|1897  |                  \partial_one.last_srlc33e                 |srlc33e__16                                                                   |     1|
|1898  |              inverter                                      |sysgen_inverter_6233897471__9                                                 |     1|
|1899  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__3                                                  |     1|
|1900  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__18                                |     1|
|1901  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__19                                                                 |     1|
|1902  |                \partial_one.last_srlc33e                   |srlc33e__19                                                                   |     1|
|1903  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__19                                |     1|
|1904  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__20                                                                 |     1|
|1905  |                \partial_one.last_srlc33e                   |srlc33e__20                                                                   |     1|
|1906  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__20                                |     1|
|1907  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__21                                                                 |     1|
|1908  |                \partial_one.last_srlc33e                   |srlc33e__21                                                                   |     1|
|1909  |            inverter                                        |sysgen_inverter_6233897471__10                                                |     1|
|1910  |            logical                                         |sysgen_logical_d26e5cda59__3                                                  |     1|
|1911  |            mux1                                            |sysgen_mux_4874190f11__8                                                      |     1|
|1912  |            mux2                                            |sysgen_mux_4874190f11__9                                                      |     1|
|1913  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__5              |     1|
|1914  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__5                                           |     1|
|1915  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__5                                          |     1|
|1916  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__6              |     1|
|1917  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__6                                           |     1|
|1918  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__6                                          |     1|
|1919  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x7                                  |    14|
|1920  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__3               |    14|
|1921  |              \latency_test.reg                             |synth_reg__parameterized4__11                                                 |    14|
|1922  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__11                                                   |    14|
|1923  |          add_del                                           |sysgen_delay_4e9264ffdf__3                                                    |    10|
|1924  |          dat_del                                           |sysgen_delay_5ec362a23c__6                                                    |    32|
|1925  |          we_del                                            |sysgen_delay_e0740ee3f9__12                                                   |     1|
|1926  |      snapshot7_45                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45                               |   141|
|1927  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x8                                      |   141|
|1928  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x7                                 |    70|
|1929  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x16                            |     3|
|1930  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__14                                |     1|
|1931  |                \srl_delay.synth_reg_srl_inst               |synth_reg__15                                                                 |     1|
|1932  |                  \partial_one.last_srlc33e                 |srlc33e__15                                                                   |     1|
|1933  |              inverter                                      |sysgen_inverter_6233897471__7                                                 |     1|
|1934  |              edge_op                                       |sysgen_logical_9cc14fefba__2                                                  |     1|
|1935  |            delay                                           |sysgen_delay_e0740ee3f9__5                                                    |     1|
|1936  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__2                 |    12|
|1937  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__2                                                  |    12|
|1938  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__2                                                    |    12|
|1939  |            delay4                                          |sysgen_delay_e0740ee3f9__7                                                    |     1|
|1940  |            delay6                                          |sysgen_delay_5ec362a23c__3                                                    |    32|
|1941  |            inverter                                        |sysgen_inverter_918b6bc6d0__2                                                 |     2|
|1942  |            inverter1                                       |sysgen_inverter_6233897471__8                                                 |     1|
|1943  |            logical1                                        |sysgen_logical_2486129911__4                                                  |     2|
|1944  |            logical6                                        |sysgen_logical_c05fefc67b__2                                                  |     1|
|1945  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__2                              |     1|
|1946  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__2                                           |     1|
|1947  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__2                                          |     1|
|1948  |            shift                                           |sysgen_shift_5af4fe0a99__2                                                    |     1|
|1949  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__31                 |    13|
|1950  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x9                              |    14|
|1951  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x10                             |     2|
|1952  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__31 |     2|
|1953  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x20                            |     3|
|1954  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__8                                 |     1|
|1955  |                \srl_delay.synth_reg_srl_inst               |synth_reg__9                                                                  |     1|
|1956  |                  \partial_one.last_srlc33e                 |srlc33e__9                                                                    |     1|
|1957  |              inverter                                      |sysgen_inverter_6233897471__5                                                 |     1|
|1958  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__2                                                  |     1|
|1959  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__11                                |     1|
|1960  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__12                                                                 |     1|
|1961  |                \partial_one.last_srlc33e                   |srlc33e__12                                                                   |     1|
|1962  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__12                                |     1|
|1963  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__13                                                                 |     1|
|1964  |                \partial_one.last_srlc33e                   |srlc33e__13                                                                   |     1|
|1965  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__13                                |     1|
|1966  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__14                                                                 |     1|
|1967  |                \partial_one.last_srlc33e                   |srlc33e__14                                                                   |     1|
|1968  |            inverter                                        |sysgen_inverter_6233897471__6                                                 |     1|
|1969  |            logical                                         |sysgen_logical_d26e5cda59__2                                                  |     1|
|1970  |            mux1                                            |sysgen_mux_4874190f11__5                                                      |     1|
|1971  |            mux2                                            |sysgen_mux_4874190f11__6                                                      |     1|
|1972  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__3              |     1|
|1973  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__3                                           |     1|
|1974  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__3                                          |     1|
|1975  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__4              |     1|
|1976  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__4                                           |     1|
|1977  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__4                                          |     1|
|1978  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x10                                 |    14|
|1979  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__2               |    14|
|1980  |              \latency_test.reg                             |synth_reg__parameterized4__10                                                 |    14|
|1981  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__10                                                   |    14|
|1982  |          add_del                                           |sysgen_delay_4e9264ffdf__2                                                    |    10|
|1983  |          dat_del                                           |sysgen_delay_5ec362a23c__4                                                    |    32|
|1984  |          we_del                                            |sysgen_delay_e0740ee3f9__8                                                    |     1|
|1985  |      snapshot7_67                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67                               |   141|
|1986  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x10                                     |   141|
|1987  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x9                                 |    70|
|1988  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x21                            |     3|
|1989  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__7                                 |     1|
|1990  |                \srl_delay.synth_reg_srl_inst               |synth_reg__8                                                                  |     1|
|1991  |                  \partial_one.last_srlc33e                 |srlc33e__8                                                                    |     1|
|1992  |              inverter                                      |sysgen_inverter_6233897471__3                                                 |     1|
|1993  |              edge_op                                       |sysgen_logical_9cc14fefba__1                                                  |     1|
|1994  |            delay                                           |sysgen_delay_e0740ee3f9__1                                                    |     1|
|1995  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__1                 |    12|
|1996  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__1                                                  |    12|
|1997  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__1                                                    |    12|
|1998  |            delay4                                          |sysgen_delay_e0740ee3f9__3                                                    |     1|
|1999  |            delay6                                          |sysgen_delay_5ec362a23c__1                                                    |    32|
|2000  |            inverter                                        |sysgen_inverter_918b6bc6d0__1                                                 |     2|
|2001  |            inverter1                                       |sysgen_inverter_6233897471__4                                                 |     1|
|2002  |            logical1                                        |sysgen_logical_2486129911__2                                                  |     2|
|2003  |            logical6                                        |sysgen_logical_c05fefc67b__1                                                  |     1|
|2004  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__1                              |     1|
|2005  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__1                                           |     1|
|2006  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__1                                          |     1|
|2007  |            shift                                           |sysgen_shift_5af4fe0a99__1                                                    |     1|
|2008  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free                             |    13|
|2009  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x10                             |    14|
|2010  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x9                              |     2|
|2011  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0             |     2|
|2012  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x19                            |     3|
|2013  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__1                                 |     1|
|2014  |                \srl_delay.synth_reg_srl_inst               |synth_reg__2                                                                  |     1|
|2015  |                  \partial_one.last_srlc33e                 |srlc33e__2                                                                    |     1|
|2016  |              inverter                                      |sysgen_inverter_6233897471__1                                                 |     1|
|2017  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__1                                                  |     1|
|2018  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__4                                 |     1|
|2019  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__5                                                                  |     1|
|2020  |                \partial_one.last_srlc33e                   |srlc33e__5                                                                    |     1|
|2021  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__5                                 |     1|
|2022  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__6                                                                  |     1|
|2023  |                \partial_one.last_srlc33e                   |srlc33e__6                                                                    |     1|
|2024  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__6                                 |     1|
|2025  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__7                                                                  |     1|
|2026  |                \partial_one.last_srlc33e                   |srlc33e__7                                                                    |     1|
|2027  |            inverter                                        |sysgen_inverter_6233897471__2                                                 |     1|
|2028  |            logical                                         |sysgen_logical_d26e5cda59__1                                                  |     1|
|2029  |            mux1                                            |sysgen_mux_4874190f11__2                                                      |     1|
|2030  |            mux2                                            |sysgen_mux_4874190f11__3                                                      |     1|
|2031  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__1              |     1|
|2032  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__1                                           |     1|
|2033  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__1                                          |     1|
|2034  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__2              |     1|
|2035  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__2                                           |     1|
|2036  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__2                                          |     1|
|2037  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x9                                  |    14|
|2038  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__1               |    14|
|2039  |              \latency_test.reg                             |synth_reg__parameterized4__9                                                  |    14|
|2040  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__9                                                    |    14|
|2041  |          add_del                                           |sysgen_delay_4e9264ffdf__1                                                    |    10|
|2042  |          dat_del                                           |sysgen_delay_5ec362a23c__2                                                    |    32|
|2043  |          we_del                                            |sysgen_delay_e0740ee3f9__4                                                    |     1|
|2044  |      sync_state0                                           |rfdc_multi_eight_adcs_2048gsps_mts_sync_state0                                |     1|
|2045  |        cast_gw                                             |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized5                  |     1|
|2046  |          \latency_test.reg                                 |synth_reg__parameterized4__1                                                  |     1|
|2047  |            \partial_one.last_srlc33e                       |srlc33e__parameterized3__1                                                    |     1|
|2048  |      sync_state1                                           |rfdc_multi_eight_adcs_2048gsps_mts_sync_state1                                |     1|
|2049  |        cast_gw                                             |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized5__7               |     1|
|2050  |          \latency_test.reg                                 |synth_reg__parameterized4__8                                                  |     1|
|2051  |            \partial_one.last_srlc33e                       |srlc33e__parameterized3__8                                                    |     1|
|2052  |      sync_state2                                           |rfdc_multi_eight_adcs_2048gsps_mts_sync_state2                                |     1|
|2053  |        cast_gw                                             |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized5__6               |     1|
|2054  |          \latency_test.reg                                 |synth_reg__parameterized4__7                                                  |     1|
|2055  |            \partial_one.last_srlc33e                       |srlc33e__parameterized3__7                                                    |     1|
|2056  |      sync_state3                                           |rfdc_multi_eight_adcs_2048gsps_mts_sync_state3                                |     1|
|2057  |        cast_gw                                             |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized5__5               |     1|
|2058  |          \latency_test.reg                                 |synth_reg__parameterized4__6                                                  |     1|
|2059  |            \partial_one.last_srlc33e                       |srlc33e__parameterized3__6                                                    |     1|
|2060  |      sync_state4                                           |rfdc_multi_eight_adcs_2048gsps_mts_sync_state4                                |     1|
|2061  |        cast_gw                                             |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized5__4               |     1|
|2062  |          \latency_test.reg                                 |synth_reg__parameterized4__5                                                  |     1|
|2063  |            \partial_one.last_srlc33e                       |srlc33e__parameterized3__5                                                    |     1|
|2064  |      sync_state5                                           |rfdc_multi_eight_adcs_2048gsps_mts_sync_state5                                |     1|
|2065  |        cast_gw                                             |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized5__3               |     1|
|2066  |          \latency_test.reg                                 |synth_reg__parameterized4__4                                                  |     1|
|2067  |            \partial_one.last_srlc33e                       |srlc33e__parameterized3__4                                                    |     1|
|2068  |      sync_state6                                           |rfdc_multi_eight_adcs_2048gsps_mts_sync_state6                                |     1|
|2069  |        cast_gw                                             |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized5__2               |     1|
|2070  |          \latency_test.reg                                 |synth_reg__parameterized4__3                                                  |     1|
|2071  |            \partial_one.last_srlc33e                       |srlc33e__parameterized3__3                                                    |     1|
|2072  |      sync_state7                                           |rfdc_multi_eight_adcs_2048gsps_mts_sync_state7                                |     1|
|2073  |        cast_gw                                             |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized5__1               |     1|
|2074  |          \latency_test.reg                                 |synth_reg__parameterized4__2                                                  |     1|
|2075  |            \partial_one.last_srlc33e                       |srlc33e__parameterized3__2                                                    |     1|
|2076  |      counter_led                                           |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1             |    28|
|2077  |  zcu111_inst                                               |zcu111                                                                        |  2232|
|2078  |    axi_interconnect_0                                      |zcu111_axi_interconnect_0_0                                                   |  1558|
|2079  |      m00_couplers                                          |m00_couplers_imp_1CG92RI                                                      |   334|
|2080  |      m01_couplers                                          |m01_couplers_imp_9O4VJ                                                        |   350|
|2081  |  rfdc_multi_eight_adcs_2048gsps_mts_led_cntrl              |cdc_synchroniser__1                                                           |     4|
|2082  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_ctrl   |cdc_synchroniser__3                                                           |     6|
|2083  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status |cdc_synchroniser__4                                                           |    17|
|2084  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_ctrl   |cdc_synchroniser__5                                                           |     6|
|2085  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_status |cdc_synchroniser__6                                                           |    17|
|2086  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45_ss_ctrl   |cdc_synchroniser__7                                                           |     6|
|2087  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45_ss_status |cdc_synchroniser__8                                                           |    17|
|2088  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67_ss_ctrl   |cdc_synchroniser__9                                                           |     6|
|2089  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67_ss_status |cdc_synchroniser__10                                                          |    17|
|2090  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01_ss_ctrl   |cdc_synchroniser__11                                                          |     6|
|2091  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01_ss_status |cdc_synchroniser__12                                                          |    17|
|2092  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23_ss_ctrl   |cdc_synchroniser__13                                                          |     6|
|2093  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23_ss_status |cdc_synchroniser__14                                                          |    17|
|2094  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45_ss_ctrl   |cdc_synchroniser__15                                                          |     6|
|2095  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45_ss_status |cdc_synchroniser__16                                                          |    17|
|2096  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67_ss_ctrl   |cdc_synchroniser__17                                                          |     6|
|2097  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67_ss_status |cdc_synchroniser__18                                                          |    17|
|2098  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01_ss_ctrl   |cdc_synchroniser__19                                                          |     6|
|2099  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01_ss_status |cdc_synchroniser__20                                                          |    17|
|2100  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23_ss_ctrl   |cdc_synchroniser__21                                                          |     6|
|2101  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23_ss_status |cdc_synchroniser__22                                                          |    17|
|2102  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45_ss_ctrl   |cdc_synchroniser__23                                                          |     6|
|2103  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45_ss_status |cdc_synchroniser__24                                                          |    17|
|2104  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67_ss_ctrl   |cdc_synchroniser__25                                                          |     6|
|2105  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67_ss_status |cdc_synchroniser__26                                                          |    17|
|2106  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01_ss_ctrl   |cdc_synchroniser__27                                                          |     6|
|2107  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01_ss_status |cdc_synchroniser__28                                                          |    17|
|2108  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23_ss_ctrl   |cdc_synchroniser__29                                                          |     6|
|2109  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23_ss_status |cdc_synchroniser__30                                                          |    17|
|2110  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45_ss_ctrl   |cdc_synchroniser__31                                                          |     6|
|2111  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45_ss_status |cdc_synchroniser__32                                                          |    17|
|2112  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67_ss_ctrl   |cdc_synchroniser__33                                                          |     6|
|2113  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67_ss_status |cdc_synchroniser__34                                                          |    17|
|2114  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01_ss_ctrl   |cdc_synchroniser__35                                                          |     6|
|2115  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01_ss_status |cdc_synchroniser__36                                                          |    17|
|2116  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23_ss_ctrl   |cdc_synchroniser__37                                                          |     6|
|2117  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23_ss_status |cdc_synchroniser__38                                                          |    17|
|2118  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45_ss_ctrl   |cdc_synchroniser__39                                                          |     6|
|2119  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45_ss_status |cdc_synchroniser__40                                                          |    17|
|2120  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67_ss_ctrl   |cdc_synchroniser__41                                                          |     6|
|2121  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67_ss_status |cdc_synchroniser__42                                                          |    17|
|2122  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01_ss_ctrl   |cdc_synchroniser__43                                                          |     6|
|2123  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01_ss_status |cdc_synchroniser__44                                                          |    17|
|2124  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23_ss_ctrl   |cdc_synchroniser__45                                                          |     6|
|2125  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23_ss_status |cdc_synchroniser__46                                                          |    17|
|2126  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45_ss_ctrl   |cdc_synchroniser__47                                                          |     6|
|2127  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45_ss_status |cdc_synchroniser__48                                                          |    17|
|2128  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67_ss_ctrl   |cdc_synchroniser__49                                                          |     6|
|2129  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67_ss_status |cdc_synchroniser__50                                                          |    17|
|2130  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01_ss_ctrl   |cdc_synchroniser__51                                                          |     6|
|2131  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01_ss_status |cdc_synchroniser__52                                                          |    17|
|2132  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23_ss_ctrl   |cdc_synchroniser__53                                                          |     6|
|2133  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23_ss_status |cdc_synchroniser__54                                                          |    17|
|2134  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45_ss_ctrl   |cdc_synchroniser__55                                                          |     6|
|2135  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45_ss_status |cdc_synchroniser__56                                                          |    17|
|2136  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67_ss_ctrl   |cdc_synchroniser__57                                                          |     6|
|2137  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67_ss_status |cdc_synchroniser__58                                                          |    17|
|2138  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01_ss_ctrl   |cdc_synchroniser__59                                                          |     6|
|2139  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01_ss_status |cdc_synchroniser__60                                                          |    17|
|2140  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23_ss_ctrl   |cdc_synchroniser__61                                                          |     6|
|2141  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23_ss_status |cdc_synchroniser__62                                                          |    17|
|2142  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45_ss_ctrl   |cdc_synchroniser__63                                                          |     6|
|2143  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45_ss_status |cdc_synchroniser__64                                                          |    17|
|2144  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67_ss_ctrl   |cdc_synchroniser__65                                                          |     6|
|2145  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67_ss_status |cdc_synchroniser__66                                                          |    17|
|2146  |  rfdc_multi_eight_adcs_2048gsps_mts_sync_state0            |cdc_synchroniser__67                                                          |     4|
|2147  |  rfdc_multi_eight_adcs_2048gsps_mts_sync_state1            |cdc_synchroniser__68                                                          |     4|
|2148  |  rfdc_multi_eight_adcs_2048gsps_mts_sync_state2            |cdc_synchroniser__69                                                          |     4|
|2149  |  rfdc_multi_eight_adcs_2048gsps_mts_sync_state3            |cdc_synchroniser__70                                                          |     4|
|2150  |  rfdc_multi_eight_adcs_2048gsps_mts_sync_state4            |cdc_synchroniser__71                                                          |     4|
|2151  |  rfdc_multi_eight_adcs_2048gsps_mts_sync_state5            |cdc_synchroniser__72                                                          |     4|
|2152  |  rfdc_multi_eight_adcs_2048gsps_mts_sync_state6            |cdc_synchroniser__73                                                          |     4|
|2153  |  rfdc_multi_eight_adcs_2048gsps_mts_sync_state7            |cdc_synchroniser                                                              |     4|
|2154  |  rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1              |gpio_simulink2ext__1                                                          |     1|
|2155  |  rfdc_multi_eight_adcs_2048gsps_mts_gpio_led               |gpio_simulink2ext                                                             |     1|
+------+------------------------------------------------------------+------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:02:18 . Memory (MB): peak = 2928.594 ; gain = 1528.188 ; free physical = 9982 ; free virtual = 31147
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 26 critical warnings and 6137 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:01:53 . Memory (MB): peak = 2928.594 ; gain = 505.984 ; free physical = 10017 ; free virtual = 31182
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:02:19 . Memory (MB): peak = 2928.602 ; gain = 1528.188 ; free physical = 10028 ; free virtual = 31193
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1015 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_clk_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2973.242 ; gain = 0.000 ; free physical = 9934 ; free virtual = 31100
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1012 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 2 instances
  FDE => FDRE: 1003 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
2002 Infos, 586 Warnings, 26 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:23 . Memory (MB): peak = 2973.242 ; gain = 1592.293 ; free physical = 9999 ; free virtual = 31166
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.242 ; gain = 0.000 ; free physical = 9999 ; free virtual = 31166
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 25 09:45:13 2020...
