## device
> [AT24C256](https://pdf1.alldatasheet.co.kr/datasheet-pdf/view/574755/ATMEL/AT24C256.html)
![at24c256](https://github.com/Taeho-Cho/FPGA/assets/57129682/b466a221-2657-4e11-b12b-514313c54400)
## AXI Lite slave IP
> create an IP from the AXI_Lite_slv.sv file for memery mapping
## RTL file tree
```
AT24C256_wrapper.v
└── AT24C256_I2C.sv
    └── prescaler.sv
```
wrap the RTL.sv files to add into the DB
