====================================================================================================
Lint Check Report
Questa Lint  Version 2021.1 4558100 win64 28-Jan-2021

Timestamp            : Fri Sep  5 15:50:17 2025
Description          : Report for referring checks count, check violations details, and  design information
Design               : APB_SLAVE
Database             : E:/Projects/Verilog/Projects/APB_UART/QUESTA_LINT/lint.db
Design Quality Score : 99.1%

Sections:
   Section 1 : Check Summary
   Section 2 : Check Details
   Section 3 : Design Information
====================================================================================================


====================================================================================================
Section 1 : Check Summary
====================================================================================================
-------------
| Error (0) |
-------------

---------------
| Warning (1) |
---------------
  seq_block_has_duplicate_assign          : 1

------------
| Info (2) |
------------
  assign_width_overflow                   : 1
  always_signal_assign_large              : 1

----------------
| Resolved (0) |
----------------


====================================================================================================
Section 2 : Check Details
====================================================================================================
-------------
| Error (0) |
-------------


---------------
| Warning (1) |
---------------

Check: seq_block_has_duplicate_assign [Category: Rtl Design Style] (1)
       [Message: Signal is assigned more than once in a sequential block. Signal '<signal>', Module '<module>', File '<file>', Total Assigns Count '<count>', First Assign at Line '<line1>', Second Assign at Line '<line2>'.]
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
seq_block_has_duplicate_assign: [uninspected] Signal is assigned more than once in a sequential block. Signal 'PRDATA', Module 'APB_SLAVE', File 'E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v', Total Assigns Count '2', First Assign at Line '59', Second Assign at Line '62'.



------------
| Info (2) |
------------

Check: assign_width_overflow [Category: Rtl Design Style] (1)
       [Message: Width of assignment RHS is greater than width of LHS.  LHS Expression '<lhs_expression>', LHS Width '<lhs_width>', RHS Width '<rhs_width>', Module '<module>', File '<file>', Line '<line>'.]
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
assign_width_overflow: [uninspected] Width of assignment RHS is greater than width of LHS.  LHS Expression 'PRDATA', LHS Width '32', RHS Width '56', Module 'APB_SLAVE', File 'E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v', Line '65'. [RTL ID:b2cfba92_00200]


Check: always_signal_assign_large [Category: Rtl Design Style] (1)
       [Message: Always block has more signal assignments than the specified limit. Total count '<count>', Specified limit '<limit>', Module '<module>', File '<file>', Line '<line>'.]
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
always_signal_assign_large: [uninspected] Always block has more signal assignments than the specified limit. Total count '6', Specified limit '5', Module 'APB_SLAVE', File 'E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v', Line '37'.



----------------
| Resolved (0) |
----------------



====================================================================================================
Section 3 : Design Information
====================================================================================================
-----------
| Summary |
-----------
  Register Bits                           : 194
  Latch Bits                              : 0
  User-specified Blackboxes               : 0
  Inferred Blackboxes                     : 0
  Empty Modules                           : 0
  Unresolved Modules                      : 0
  Hierarchical IPs                        : 0

