# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../100_sim2.srcs/sources_1/new/key_ctrl.v" \
"../../../../100_sim2.srcs/sources_1/new/key_proc.v" \
"../../../../100_sim2.srcs/sources_1/new/tim_proc.v" \
"../../../../100_sim2.srcs/sim_1/new/test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
