\subsection{arch Architecture Reference}
\label{classsmpl__cnt_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{d7/d63/classsmpl__cnt_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+371}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf cnt\+\_\+mux\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf one\+\_\+ch} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+cnt\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf cnt\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+mux} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf cnt\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf lpm\+\_\+cnt\+\_\+inst\+\_\+inst0}  {\bfseries entity lpm\+\_\+cnt\+\_\+inst}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 42} of file {\bf smpl\+\_\+cnt.\+vhd}.



\subsubsection{Member Function Documentation}
\index{smpl\+\_\+cnt\+::arch@{smpl\+\_\+cnt\+::arch}!cnt\+\_\+mux\+\_\+proc@{cnt\+\_\+mux\+\_\+proc}}
\index{cnt\+\_\+mux\+\_\+proc@{cnt\+\_\+mux\+\_\+proc}!smpl\+\_\+cnt\+::arch@{smpl\+\_\+cnt\+::arch}}
\paragraph[{cnt\+\_\+mux\+\_\+procclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}cnt\+\_\+mux\+\_\+proc (
\begin{DoxyParamCaption}
\item[{}]{clk, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classsmpl__cnt_1_1arch_a1bea184ffb134c2a877e82b6ec18ed46}


Definition at line {\bf 91} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt\+::arch@{smpl\+\_\+cnt\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+371@{P\+R\+O\+C\+E\+S\+S\+\_\+371}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+371@{P\+R\+O\+C\+E\+S\+S\+\_\+371}!smpl\+\_\+cnt\+::arch@{smpl\+\_\+cnt\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+371reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+371(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classsmpl__cnt_1_1arch_aeb12caeb33127f17bb141e2b5cbc37af}


Definition at line {\bf 58} of file {\bf smpl\+\_\+cnt.\+vhd}.



\subsubsection{Member Data Documentation}
\index{smpl\+\_\+cnt\+::arch@{smpl\+\_\+cnt\+::arch}!cnt\+\_\+mux@{cnt\+\_\+mux}}
\index{cnt\+\_\+mux@{cnt\+\_\+mux}!smpl\+\_\+cnt\+::arch@{smpl\+\_\+cnt\+::arch}}
\paragraph[{cnt\+\_\+mux}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+mux} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf cnt\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cnt_1_1arch_a37b507d874c71dc5b036957b93eb41c8}


Definition at line {\bf 50} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt\+::arch@{smpl\+\_\+cnt\+::arch}!inst0\+\_\+q@{inst0\+\_\+q}}
\index{inst0\+\_\+q@{inst0\+\_\+q}!smpl\+\_\+cnt\+::arch@{smpl\+\_\+cnt\+::arch}}
\paragraph[{inst0\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf cnt\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cnt_1_1arch_a91ed28799d080ecb7aece4dd47af2d4d}


Definition at line {\bf 48} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt\+::arch@{smpl\+\_\+cnt\+::arch}!lpm\+\_\+cnt\+\_\+inst\+\_\+inst0@{lpm\+\_\+cnt\+\_\+inst\+\_\+inst0}}
\index{lpm\+\_\+cnt\+\_\+inst\+\_\+inst0@{lpm\+\_\+cnt\+\_\+inst\+\_\+inst0}!smpl\+\_\+cnt\+::arch@{smpl\+\_\+cnt\+::arch}}
\paragraph[{lpm\+\_\+cnt\+\_\+inst\+\_\+inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpm\+\_\+cnt\+\_\+inst\+\_\+inst0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{lpm\+\_\+cnt\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classsmpl__cnt_1_1arch_ad98015c0b1bc9c4d1d26d1ba8bf05e54}


Definition at line {\bf 88} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt\+::arch@{smpl\+\_\+cnt\+::arch}!one\+\_\+ch@{one\+\_\+ch}}
\index{one\+\_\+ch@{one\+\_\+ch}!smpl\+\_\+cnt\+::arch@{smpl\+\_\+cnt\+::arch}}
\paragraph[{one\+\_\+ch}]{\setlength{\rightskip}{0pt plus 5cm}{\bf one\+\_\+ch} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cnt_1_1arch_af2003ffdfbe36b172a7d218ef880b9b7}


Definition at line {\bf 44} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt\+::arch@{smpl\+\_\+cnt\+::arch}!shift\+\_\+cnt\+\_\+out@{shift\+\_\+cnt\+\_\+out}}
\index{shift\+\_\+cnt\+\_\+out@{shift\+\_\+cnt\+\_\+out}!smpl\+\_\+cnt\+::arch@{smpl\+\_\+cnt\+::arch}}
\paragraph[{shift\+\_\+cnt\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+cnt\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cnt_1_1arch_aaa2f0e241a8d50b672575fcd0e10effb}


Definition at line {\bf 45} of file {\bf smpl\+\_\+cnt.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/smpl\+\_\+cnt/synth/{\bf smpl\+\_\+cnt.\+vhd}\end{DoxyCompactItemize}
