Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat May 14 20:56:59 2022
| Host         : divyanshu-HP-ENVY-x360-Convertible-13-bd0xxx running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file design_timing_summary_routed.rpt -pb design_timing_summary_routed.pb -rpx design_timing_summary_routed.rpx -warn_on_violation
| Design       : \design 
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -32.687     -602.638                     22                   94        0.236        0.000                      0                   94        4.500        0.000                       0                    88  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -32.687     -602.638                     22                   94        0.236        0.000                      0                   94        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           22  Failing Endpoints,  Worst Slack      -32.687ns,  Total Violation     -602.638ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -32.687ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_A_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        42.675ns  (logic 19.731ns (46.236%)  route 22.944ns (53.764%))
  Logic Levels:           84  (CARRY4=55 LUT1=1 LUT2=3 LUT3=7 LUT4=2 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.374     4.533    clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.433     4.966 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.284     5.250    counter_reg_n_0_[0]
    SLICE_X52Y0          LUT2 (Prop_lut2_I0_O)        0.105     5.355 r  counter[4]_i_3/O
                         net (fo=9, routed)           0.337     5.692    counter[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.186 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.186    counter_reg[4]_i_2_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.286 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.286    counter_reg[8]_i_2_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.543 f  counter_reg[12]_i_2/O[1]
                         net (fo=9, routed)           0.439     6.981    counter_reg[12]_i_2_n_6
    SLICE_X53Y2          LUT1 (Prop_lut1_I0_O)        0.245     7.226 r  deciseconds[3]_i_173/O
                         net (fo=1, routed)           0.000     7.226    deciseconds[3]_i_173_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.683 r  deciseconds_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     7.683    deciseconds_reg[3]_i_139_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.781 r  deciseconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.781    deciseconds_reg[3]_i_112_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.961 f  deciseconds_reg[3]_i_85/O[0]
                         net (fo=7, routed)           0.520     8.481    deciseconds6[17]
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.249     8.730 f  deciseconds[3]_i_89/O
                         net (fo=12, routed)          0.633     9.363    deciseconds[3]_i_89_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I3_O)        0.105     9.468 r  deciseconds[3]_i_125/O
                         net (fo=1, routed)           0.586    10.054    deciseconds[3]_i_125_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508    10.562 r  deciseconds_reg[3]_i_94/O[3]
                         net (fo=3, routed)           0.836    11.398    deciseconds_reg[3]_i_94_n_4
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.257    11.655 r  deciseconds[3]_i_77/O
                         net (fo=1, routed)           0.512    12.167    deciseconds[3]_i_77_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.485 r  deciseconds_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.485    deciseconds_reg[3]_i_47_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.583 r  deciseconds_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.583    deciseconds_reg[3]_i_24_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.681 r  deciseconds_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.681    deciseconds_reg[3]_i_12_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.881 r  deciseconds_reg[3]_i_8/O[2]
                         net (fo=55, routed)          0.654    13.535    deciseconds_reg[3]_i_8_n_5
    SLICE_X61Y5          LUT3 (Prop_lut3_I0_O)        0.253    13.788 r  deciseconds[1]_i_225/O
                         net (fo=1, routed)           0.544    14.333    deciseconds[1]_i_225_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    14.769 r  deciseconds_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.769    deciseconds_reg[1]_i_131_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.867 r  deciseconds_reg[1]_i_77/CO[3]
                         net (fo=25, routed)          0.835    15.701    deciseconds_reg[1]_i_77_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.105    15.806 r  deciseconds[1]_i_127/O
                         net (fo=1, routed)           0.569    16.376    deciseconds[1]_i_127_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.105    16.481 r  deciseconds[1]_i_73/O
                         net (fo=1, routed)           0.000    16.481    deciseconds[1]_i_73_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    16.813 r  deciseconds_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.813    deciseconds_reg[1]_i_37_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    17.078 r  deciseconds_reg[1]_i_19/O[1]
                         net (fo=3, routed)           0.408    17.486    deciseconds_reg[1]_i_19_n_6
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.250    17.736 r  deciseconds[1]_i_29/O
                         net (fo=1, routed)           0.381    18.117    deciseconds[1]_i_29_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    18.444 r  deciseconds_reg[1]_i_18/CO[3]
                         net (fo=15, routed)          0.728    19.172    deciseconds_reg[1]_i_18_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.105    19.277 r  deciseconds[3]_i_13/O
                         net (fo=10, routed)          0.375    19.652    deciseconds[3]_i_13_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.105    19.757 r  deciseconds[3]_i_7/O
                         net (fo=36, routed)          0.646    20.403    deciseconds[3]_i_7_n_0
    SLICE_X58Y4          LUT3 (Prop_lut3_I0_O)        0.105    20.508 r  deciseconds[1]_i_395/O
                         net (fo=1, routed)           0.000    20.508    deciseconds[1]_i_395_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    20.715 r  deciseconds_reg[1]_i_307/O[0]
                         net (fo=2, routed)           0.482    21.197    deciseconds_reg[1]_i_307_n_7
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.249    21.446 r  deciseconds[1]_i_311/O
                         net (fo=61, routed)          1.019    22.465    deciseconds[1]_i_311_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I4_O)        0.105    22.570 r  second_ones[0]_i_755/O
                         net (fo=1, routed)           0.680    23.250    second_ones[0]_i_755_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    23.680 r  second_ones_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.680    second_ones_reg[0]_i_724_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.780 r  second_ones_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    23.780    second_ones_reg[0]_i_677_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.880 r  second_ones_reg[0]_i_574/CO[3]
                         net (fo=1, routed)           0.000    23.880    second_ones_reg[0]_i_574_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.980 r  second_ones_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    23.980    second_ones_reg[0]_i_441_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.080 r  second_ones_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.080    second_ones_reg[0]_i_275_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.180 r  second_ones_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    24.180    second_ones_reg[0]_i_468_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.280 r  second_ones_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.280    second_ones_reg[0]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    24.458 r  second_ones_reg[0]_i_535/O[0]
                         net (fo=3, routed)           0.501    24.959    second_ones_reg[0]_i_535_n_7
    SLICE_X53Y11         LUT4 (Prop_lut4_I0_O)        0.238    25.197 r  second_ones[0]_i_546/O
                         net (fo=1, routed)           0.730    25.927    second_ones[0]_i_546_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    26.357 r  second_ones_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.357    second_ones_reg[0]_i_397_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    26.619 r  minutes_reg[3]_i_107/O[3]
                         net (fo=3, routed)           0.482    27.101    minutes_reg[3]_i_107_n_4
    SLICE_X63Y14         LUT3 (Prop_lut3_I2_O)        0.250    27.351 r  minutes[3]_i_111/O
                         net (fo=2, routed)           1.084    28.435    minutes[3]_i_111_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.105    28.540 r  minutes[3]_i_92/O
                         net (fo=1, routed)           0.000    28.540    minutes[3]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.872 r  minutes_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.872    minutes_reg[3]_i_68_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.137 r  second_ones_reg[0]_i_186/O[1]
                         net (fo=7, routed)           0.587    29.725    second_ones_reg[0]_i_186_n_6
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.250    29.975 r  second_ones[0]_i_525/O
                         net (fo=1, routed)           0.000    29.975    second_ones[0]_i_525_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.432 r  second_ones_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    30.432    second_ones_reg[0]_i_373_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.692 r  second_ones_reg[0]_i_220/O[3]
                         net (fo=3, routed)           0.802    31.494    second_ones_reg[0]_i_220_n_4
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.257    31.751 r  second_ones[0]_i_213/O
                         net (fo=1, routed)           0.000    31.751    second_ones[0]_i_213_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.208 r  second_ones_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    32.208    second_ones_reg[0]_i_107_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.306 r  second_ones_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.306    second_ones_reg[0]_i_49_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.438 r  second_ones_reg[0]_i_24/CO[1]
                         net (fo=58, routed)          0.558    32.996    second_ones_reg[0]_i_24_n_2
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.275    33.271 r  second_ones[0]_i_74/O
                         net (fo=1, routed)           0.413    33.683    second_ones[0]_i_74_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    34.211 r  second_ones_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.211    second_ones_reg[0]_i_34_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.311 r  second_ones_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.311    second_ones_reg[0]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.411 r  minutes_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.411    minutes_reg[3]_i_37_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.511 r  second_ones_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.511    second_ones_reg[0]_i_42_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    34.773 f  second_ones_reg[0]_i_18/O[3]
                         net (fo=4, routed)           0.514    35.288    second_ones5[20]
    SLICE_X55Y22         LUT5 (Prop_lut5_I0_O)        0.250    35.538 r  minutes[0]_i_95/O
                         net (fo=1, routed)           0.000    35.538    minutes[0]_i_95_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    35.870 r  minutes_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    35.870    minutes_reg[0]_i_58_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.968 r  minutes_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.968    minutes_reg[0]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    36.233 r  minutes_reg[0]_i_8/O[1]
                         net (fo=4, routed)           0.442    36.675    second_ones6[26]
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.250    36.925 r  minutes[0]_i_75/O
                         net (fo=23, routed)          0.663    37.588    minutes[0]_i_75_n_0
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.105    37.693 r  minutes[1]_i_35/O
                         net (fo=3, routed)           0.711    38.404    minutes[1]_i_35_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    38.840 r  minutes_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.840    minutes_reg[1]_i_20_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    39.105 r  minutes_reg[3]_i_19/O[1]
                         net (fo=3, routed)           0.568    39.674    minutes_reg[3]_i_19_n_6
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.250    39.924 r  minutes[3]_i_12/O
                         net (fo=1, routed)           0.646    40.569    minutes[3]_i_12_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    41.000 r  minutes_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.008    41.008    minutes_reg[3]_i_3_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.108 r  minutes_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    41.108    minutes_reg[0]_i_111_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    41.365 r  minutes_reg[0]_i_78/O[1]
                         net (fo=3, routed)           0.405    41.769    minutes_reg[0]_i_78_n_6
    SLICE_X49Y26         LUT2 (Prop_lut2_I1_O)        0.245    42.014 r  minutes[0]_i_143/O
                         net (fo=1, routed)           0.000    42.014    minutes[0]_i_143_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    42.346 r  minutes_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    42.346    minutes_reg[0]_i_110_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    42.526 r  minutes_reg[0]_i_77/O[0]
                         net (fo=3, routed)           0.478    43.004    minutes_reg[0]_i_77_n_7
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.249    43.253 r  minutes[0]_i_136/O
                         net (fo=1, routed)           0.513    43.766    minutes[0]_i_136_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    44.196 r  minutes_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.008    44.204    minutes_reg[0]_i_99_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.304 r  minutes_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    44.304    minutes_reg[0]_i_63_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.404 r  minutes_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.404    minutes_reg[0]_i_31_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.504 r  minutes_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.504    minutes_reg[0]_i_14_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    44.711 r  minutes_reg[0]_i_5/CO[0]
                         net (fo=9, routed)           0.486    45.198    minutes_reg[0]_i_5_n_3
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.297    45.495 r  minutes[3]_i_6/O
                         net (fo=1, routed)           0.375    45.870    minutes[3]_i_6_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.480    46.350 r  minutes_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.378    46.728    minutes1[3]
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.253    46.981 r  digit_A_i_7/O
                         net (fo=1, routed)           0.121    47.103    digit_A_i_7_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.105    47.208 r  digit_A_i_1/O
                         net (fo=1, routed)           0.000    47.208    digit_A_i_1_n_0
    SLICE_X50Y31         FDRE                                         r  digit_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.255    14.255    clk_IBUF_BUFG
    SLICE_X50Y31         FDRE                                         r  digit_A_reg/C
                         clock pessimism              0.225    14.480    
                         clock uncertainty           -0.035    14.445    
    SLICE_X50Y31         FDRE (Setup_fdre_C_D)        0.076    14.521    digit_A_reg
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -47.208    
  -------------------------------------------------------------------
                         slack                                -32.687    

Slack (VIOLATED) :        -32.660ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        42.647ns  (logic 19.730ns (46.264%)  route 22.917ns (53.736%))
  Logic Levels:           84  (CARRY4=55 LUT1=1 LUT2=3 LUT3=7 LUT4=2 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.374     4.533    clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.433     4.966 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.284     5.250    counter_reg_n_0_[0]
    SLICE_X52Y0          LUT2 (Prop_lut2_I0_O)        0.105     5.355 r  counter[4]_i_3/O
                         net (fo=9, routed)           0.337     5.692    counter[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.186 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.186    counter_reg[4]_i_2_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.286 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.286    counter_reg[8]_i_2_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.543 f  counter_reg[12]_i_2/O[1]
                         net (fo=9, routed)           0.439     6.981    counter_reg[12]_i_2_n_6
    SLICE_X53Y2          LUT1 (Prop_lut1_I0_O)        0.245     7.226 r  deciseconds[3]_i_173/O
                         net (fo=1, routed)           0.000     7.226    deciseconds[3]_i_173_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.683 r  deciseconds_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     7.683    deciseconds_reg[3]_i_139_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.781 r  deciseconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.781    deciseconds_reg[3]_i_112_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.961 f  deciseconds_reg[3]_i_85/O[0]
                         net (fo=7, routed)           0.520     8.481    deciseconds6[17]
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.249     8.730 f  deciseconds[3]_i_89/O
                         net (fo=12, routed)          0.633     9.363    deciseconds[3]_i_89_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I3_O)        0.105     9.468 r  deciseconds[3]_i_125/O
                         net (fo=1, routed)           0.586    10.054    deciseconds[3]_i_125_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508    10.562 r  deciseconds_reg[3]_i_94/O[3]
                         net (fo=3, routed)           0.836    11.398    deciseconds_reg[3]_i_94_n_4
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.257    11.655 r  deciseconds[3]_i_77/O
                         net (fo=1, routed)           0.512    12.167    deciseconds[3]_i_77_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.485 r  deciseconds_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.485    deciseconds_reg[3]_i_47_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.583 r  deciseconds_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.583    deciseconds_reg[3]_i_24_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.681 r  deciseconds_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.681    deciseconds_reg[3]_i_12_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.881 r  deciseconds_reg[3]_i_8/O[2]
                         net (fo=55, routed)          0.654    13.535    deciseconds_reg[3]_i_8_n_5
    SLICE_X61Y5          LUT3 (Prop_lut3_I0_O)        0.253    13.788 r  deciseconds[1]_i_225/O
                         net (fo=1, routed)           0.544    14.333    deciseconds[1]_i_225_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    14.769 r  deciseconds_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.769    deciseconds_reg[1]_i_131_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.867 r  deciseconds_reg[1]_i_77/CO[3]
                         net (fo=25, routed)          0.835    15.701    deciseconds_reg[1]_i_77_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.105    15.806 r  deciseconds[1]_i_127/O
                         net (fo=1, routed)           0.569    16.376    deciseconds[1]_i_127_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.105    16.481 r  deciseconds[1]_i_73/O
                         net (fo=1, routed)           0.000    16.481    deciseconds[1]_i_73_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    16.813 r  deciseconds_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.813    deciseconds_reg[1]_i_37_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    17.078 r  deciseconds_reg[1]_i_19/O[1]
                         net (fo=3, routed)           0.408    17.486    deciseconds_reg[1]_i_19_n_6
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.250    17.736 r  deciseconds[1]_i_29/O
                         net (fo=1, routed)           0.381    18.117    deciseconds[1]_i_29_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    18.444 r  deciseconds_reg[1]_i_18/CO[3]
                         net (fo=15, routed)          0.728    19.172    deciseconds_reg[1]_i_18_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.105    19.277 r  deciseconds[3]_i_13/O
                         net (fo=10, routed)          0.375    19.652    deciseconds[3]_i_13_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.105    19.757 r  deciseconds[3]_i_7/O
                         net (fo=36, routed)          0.646    20.403    deciseconds[3]_i_7_n_0
    SLICE_X58Y4          LUT3 (Prop_lut3_I0_O)        0.105    20.508 r  deciseconds[1]_i_395/O
                         net (fo=1, routed)           0.000    20.508    deciseconds[1]_i_395_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    20.715 r  deciseconds_reg[1]_i_307/O[0]
                         net (fo=2, routed)           0.482    21.197    deciseconds_reg[1]_i_307_n_7
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.249    21.446 r  deciseconds[1]_i_311/O
                         net (fo=61, routed)          1.019    22.465    deciseconds[1]_i_311_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I4_O)        0.105    22.570 r  second_ones[0]_i_755/O
                         net (fo=1, routed)           0.680    23.250    second_ones[0]_i_755_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    23.680 r  second_ones_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.680    second_ones_reg[0]_i_724_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.780 r  second_ones_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    23.780    second_ones_reg[0]_i_677_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.880 r  second_ones_reg[0]_i_574/CO[3]
                         net (fo=1, routed)           0.000    23.880    second_ones_reg[0]_i_574_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.980 r  second_ones_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    23.980    second_ones_reg[0]_i_441_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.080 r  second_ones_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.080    second_ones_reg[0]_i_275_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.180 r  second_ones_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    24.180    second_ones_reg[0]_i_468_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.280 r  second_ones_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.280    second_ones_reg[0]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    24.458 r  second_ones_reg[0]_i_535/O[0]
                         net (fo=3, routed)           0.501    24.959    second_ones_reg[0]_i_535_n_7
    SLICE_X53Y11         LUT4 (Prop_lut4_I0_O)        0.238    25.197 r  second_ones[0]_i_546/O
                         net (fo=1, routed)           0.730    25.927    second_ones[0]_i_546_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    26.357 r  second_ones_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.357    second_ones_reg[0]_i_397_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    26.619 r  minutes_reg[3]_i_107/O[3]
                         net (fo=3, routed)           0.482    27.101    minutes_reg[3]_i_107_n_4
    SLICE_X63Y14         LUT3 (Prop_lut3_I2_O)        0.250    27.351 r  minutes[3]_i_111/O
                         net (fo=2, routed)           1.084    28.435    minutes[3]_i_111_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.105    28.540 r  minutes[3]_i_92/O
                         net (fo=1, routed)           0.000    28.540    minutes[3]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.872 r  minutes_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.872    minutes_reg[3]_i_68_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.137 r  second_ones_reg[0]_i_186/O[1]
                         net (fo=7, routed)           0.587    29.725    second_ones_reg[0]_i_186_n_6
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.250    29.975 r  second_ones[0]_i_525/O
                         net (fo=1, routed)           0.000    29.975    second_ones[0]_i_525_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.432 r  second_ones_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    30.432    second_ones_reg[0]_i_373_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.692 r  second_ones_reg[0]_i_220/O[3]
                         net (fo=3, routed)           0.802    31.494    second_ones_reg[0]_i_220_n_4
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.257    31.751 r  second_ones[0]_i_213/O
                         net (fo=1, routed)           0.000    31.751    second_ones[0]_i_213_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.208 r  second_ones_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    32.208    second_ones_reg[0]_i_107_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.306 r  second_ones_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.306    second_ones_reg[0]_i_49_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.438 r  second_ones_reg[0]_i_24/CO[1]
                         net (fo=58, routed)          0.558    32.996    second_ones_reg[0]_i_24_n_2
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.275    33.271 r  second_ones[0]_i_74/O
                         net (fo=1, routed)           0.413    33.683    second_ones[0]_i_74_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    34.211 r  second_ones_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.211    second_ones_reg[0]_i_34_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.311 r  second_ones_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.311    second_ones_reg[0]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.411 r  minutes_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.411    minutes_reg[3]_i_37_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.511 r  second_ones_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.511    second_ones_reg[0]_i_42_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    34.773 f  second_ones_reg[0]_i_18/O[3]
                         net (fo=4, routed)           0.514    35.288    second_ones5[20]
    SLICE_X55Y22         LUT5 (Prop_lut5_I0_O)        0.250    35.538 r  minutes[0]_i_95/O
                         net (fo=1, routed)           0.000    35.538    minutes[0]_i_95_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    35.870 r  minutes_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    35.870    minutes_reg[0]_i_58_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.968 r  minutes_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.968    minutes_reg[0]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    36.233 r  minutes_reg[0]_i_8/O[1]
                         net (fo=4, routed)           0.442    36.675    second_ones6[26]
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.250    36.925 r  minutes[0]_i_75/O
                         net (fo=23, routed)          0.663    37.588    minutes[0]_i_75_n_0
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.105    37.693 r  minutes[1]_i_35/O
                         net (fo=3, routed)           0.711    38.404    minutes[1]_i_35_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    38.840 r  minutes_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.840    minutes_reg[1]_i_20_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    39.105 r  minutes_reg[3]_i_19/O[1]
                         net (fo=3, routed)           0.568    39.674    minutes_reg[3]_i_19_n_6
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.250    39.924 r  minutes[3]_i_12/O
                         net (fo=1, routed)           0.646    40.569    minutes[3]_i_12_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    41.000 r  minutes_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.008    41.008    minutes_reg[3]_i_3_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.108 r  minutes_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    41.108    minutes_reg[0]_i_111_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    41.365 r  minutes_reg[0]_i_78/O[1]
                         net (fo=3, routed)           0.405    41.769    minutes_reg[0]_i_78_n_6
    SLICE_X49Y26         LUT2 (Prop_lut2_I1_O)        0.245    42.014 r  minutes[0]_i_143/O
                         net (fo=1, routed)           0.000    42.014    minutes[0]_i_143_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    42.346 r  minutes_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    42.346    minutes_reg[0]_i_110_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    42.526 r  minutes_reg[0]_i_77/O[0]
                         net (fo=3, routed)           0.478    43.004    minutes_reg[0]_i_77_n_7
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.249    43.253 r  minutes[0]_i_136/O
                         net (fo=1, routed)           0.513    43.766    minutes[0]_i_136_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    44.196 r  minutes_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.008    44.204    minutes_reg[0]_i_99_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.304 r  minutes_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    44.304    minutes_reg[0]_i_63_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.404 r  minutes_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.404    minutes_reg[0]_i_31_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.504 r  minutes_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.504    minutes_reg[0]_i_14_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    44.711 r  minutes_reg[0]_i_5/CO[0]
                         net (fo=9, routed)           0.486    45.198    minutes_reg[0]_i_5_n_3
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.297    45.495 r  minutes[3]_i_6/O
                         net (fo=1, routed)           0.375    45.870    minutes[3]_i_6_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.482    46.352 r  minutes_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.351    46.703    minutes1[2]
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.250    46.953 r  digit_B_i_3/O
                         net (fo=1, routed)           0.121    47.075    digit_B_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.105    47.180 r  digit_B_i_1/O
                         net (fo=1, routed)           0.000    47.180    digit_B_i_1_n_0
    SLICE_X50Y30         FDRE                                         r  digit_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.254    14.254    clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  digit_B_reg/C
                         clock pessimism              0.225    14.479    
                         clock uncertainty           -0.035    14.444    
    SLICE_X50Y30         FDRE (Setup_fdre_C_D)        0.076    14.520    digit_B_reg
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -47.180    
  -------------------------------------------------------------------
                         slack                                -32.660    

Slack (VIOLATED) :        -32.546ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minutes_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        42.533ns  (logic 19.625ns (46.140%)  route 22.908ns (53.860%))
  Logic Levels:           83  (CARRY4=55 LUT1=1 LUT2=3 LUT3=7 LUT4=2 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.374     4.533    clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.433     4.966 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.284     5.250    counter_reg_n_0_[0]
    SLICE_X52Y0          LUT2 (Prop_lut2_I0_O)        0.105     5.355 r  counter[4]_i_3/O
                         net (fo=9, routed)           0.337     5.692    counter[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.186 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.186    counter_reg[4]_i_2_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.286 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.286    counter_reg[8]_i_2_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.543 f  counter_reg[12]_i_2/O[1]
                         net (fo=9, routed)           0.439     6.981    counter_reg[12]_i_2_n_6
    SLICE_X53Y2          LUT1 (Prop_lut1_I0_O)        0.245     7.226 r  deciseconds[3]_i_173/O
                         net (fo=1, routed)           0.000     7.226    deciseconds[3]_i_173_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.683 r  deciseconds_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     7.683    deciseconds_reg[3]_i_139_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.781 r  deciseconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.781    deciseconds_reg[3]_i_112_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.961 f  deciseconds_reg[3]_i_85/O[0]
                         net (fo=7, routed)           0.520     8.481    deciseconds6[17]
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.249     8.730 f  deciseconds[3]_i_89/O
                         net (fo=12, routed)          0.633     9.363    deciseconds[3]_i_89_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I3_O)        0.105     9.468 r  deciseconds[3]_i_125/O
                         net (fo=1, routed)           0.586    10.054    deciseconds[3]_i_125_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508    10.562 r  deciseconds_reg[3]_i_94/O[3]
                         net (fo=3, routed)           0.836    11.398    deciseconds_reg[3]_i_94_n_4
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.257    11.655 r  deciseconds[3]_i_77/O
                         net (fo=1, routed)           0.512    12.167    deciseconds[3]_i_77_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.485 r  deciseconds_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.485    deciseconds_reg[3]_i_47_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.583 r  deciseconds_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.583    deciseconds_reg[3]_i_24_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.681 r  deciseconds_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.681    deciseconds_reg[3]_i_12_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.881 r  deciseconds_reg[3]_i_8/O[2]
                         net (fo=55, routed)          0.654    13.535    deciseconds_reg[3]_i_8_n_5
    SLICE_X61Y5          LUT3 (Prop_lut3_I0_O)        0.253    13.788 r  deciseconds[1]_i_225/O
                         net (fo=1, routed)           0.544    14.333    deciseconds[1]_i_225_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    14.769 r  deciseconds_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.769    deciseconds_reg[1]_i_131_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.867 r  deciseconds_reg[1]_i_77/CO[3]
                         net (fo=25, routed)          0.835    15.701    deciseconds_reg[1]_i_77_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.105    15.806 r  deciseconds[1]_i_127/O
                         net (fo=1, routed)           0.569    16.376    deciseconds[1]_i_127_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.105    16.481 r  deciseconds[1]_i_73/O
                         net (fo=1, routed)           0.000    16.481    deciseconds[1]_i_73_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    16.813 r  deciseconds_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.813    deciseconds_reg[1]_i_37_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    17.078 r  deciseconds_reg[1]_i_19/O[1]
                         net (fo=3, routed)           0.408    17.486    deciseconds_reg[1]_i_19_n_6
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.250    17.736 r  deciseconds[1]_i_29/O
                         net (fo=1, routed)           0.381    18.117    deciseconds[1]_i_29_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    18.444 r  deciseconds_reg[1]_i_18/CO[3]
                         net (fo=15, routed)          0.728    19.172    deciseconds_reg[1]_i_18_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.105    19.277 r  deciseconds[3]_i_13/O
                         net (fo=10, routed)          0.375    19.652    deciseconds[3]_i_13_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.105    19.757 r  deciseconds[3]_i_7/O
                         net (fo=36, routed)          0.646    20.403    deciseconds[3]_i_7_n_0
    SLICE_X58Y4          LUT3 (Prop_lut3_I0_O)        0.105    20.508 r  deciseconds[1]_i_395/O
                         net (fo=1, routed)           0.000    20.508    deciseconds[1]_i_395_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    20.715 r  deciseconds_reg[1]_i_307/O[0]
                         net (fo=2, routed)           0.482    21.197    deciseconds_reg[1]_i_307_n_7
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.249    21.446 r  deciseconds[1]_i_311/O
                         net (fo=61, routed)          1.019    22.465    deciseconds[1]_i_311_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I4_O)        0.105    22.570 r  second_ones[0]_i_755/O
                         net (fo=1, routed)           0.680    23.250    second_ones[0]_i_755_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    23.680 r  second_ones_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.680    second_ones_reg[0]_i_724_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.780 r  second_ones_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    23.780    second_ones_reg[0]_i_677_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.880 r  second_ones_reg[0]_i_574/CO[3]
                         net (fo=1, routed)           0.000    23.880    second_ones_reg[0]_i_574_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.980 r  second_ones_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    23.980    second_ones_reg[0]_i_441_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.080 r  second_ones_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.080    second_ones_reg[0]_i_275_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.180 r  second_ones_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    24.180    second_ones_reg[0]_i_468_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.280 r  second_ones_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.280    second_ones_reg[0]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    24.458 r  second_ones_reg[0]_i_535/O[0]
                         net (fo=3, routed)           0.501    24.959    second_ones_reg[0]_i_535_n_7
    SLICE_X53Y11         LUT4 (Prop_lut4_I0_O)        0.238    25.197 r  second_ones[0]_i_546/O
                         net (fo=1, routed)           0.730    25.927    second_ones[0]_i_546_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    26.357 r  second_ones_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.357    second_ones_reg[0]_i_397_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    26.619 r  minutes_reg[3]_i_107/O[3]
                         net (fo=3, routed)           0.482    27.101    minutes_reg[3]_i_107_n_4
    SLICE_X63Y14         LUT3 (Prop_lut3_I2_O)        0.250    27.351 r  minutes[3]_i_111/O
                         net (fo=2, routed)           1.084    28.435    minutes[3]_i_111_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.105    28.540 r  minutes[3]_i_92/O
                         net (fo=1, routed)           0.000    28.540    minutes[3]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.872 r  minutes_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.872    minutes_reg[3]_i_68_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.137 r  second_ones_reg[0]_i_186/O[1]
                         net (fo=7, routed)           0.587    29.725    second_ones_reg[0]_i_186_n_6
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.250    29.975 r  second_ones[0]_i_525/O
                         net (fo=1, routed)           0.000    29.975    second_ones[0]_i_525_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.432 r  second_ones_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    30.432    second_ones_reg[0]_i_373_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.692 r  second_ones_reg[0]_i_220/O[3]
                         net (fo=3, routed)           0.802    31.494    second_ones_reg[0]_i_220_n_4
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.257    31.751 r  second_ones[0]_i_213/O
                         net (fo=1, routed)           0.000    31.751    second_ones[0]_i_213_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.208 r  second_ones_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    32.208    second_ones_reg[0]_i_107_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.306 r  second_ones_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.306    second_ones_reg[0]_i_49_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.438 r  second_ones_reg[0]_i_24/CO[1]
                         net (fo=58, routed)          0.558    32.996    second_ones_reg[0]_i_24_n_2
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.275    33.271 r  second_ones[0]_i_74/O
                         net (fo=1, routed)           0.413    33.683    second_ones[0]_i_74_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    34.211 r  second_ones_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.211    second_ones_reg[0]_i_34_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.311 r  second_ones_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.311    second_ones_reg[0]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.411 r  minutes_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.411    minutes_reg[3]_i_37_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.511 r  second_ones_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.511    second_ones_reg[0]_i_42_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    34.773 f  second_ones_reg[0]_i_18/O[3]
                         net (fo=4, routed)           0.514    35.288    second_ones5[20]
    SLICE_X55Y22         LUT5 (Prop_lut5_I0_O)        0.250    35.538 r  minutes[0]_i_95/O
                         net (fo=1, routed)           0.000    35.538    minutes[0]_i_95_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    35.870 r  minutes_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    35.870    minutes_reg[0]_i_58_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.968 r  minutes_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.968    minutes_reg[0]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    36.233 r  minutes_reg[0]_i_8/O[1]
                         net (fo=4, routed)           0.442    36.675    second_ones6[26]
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.250    36.925 r  minutes[0]_i_75/O
                         net (fo=23, routed)          0.663    37.588    minutes[0]_i_75_n_0
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.105    37.693 r  minutes[1]_i_35/O
                         net (fo=3, routed)           0.711    38.404    minutes[1]_i_35_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    38.840 r  minutes_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.840    minutes_reg[1]_i_20_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    39.105 r  minutes_reg[3]_i_19/O[1]
                         net (fo=3, routed)           0.568    39.674    minutes_reg[3]_i_19_n_6
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.250    39.924 r  minutes[3]_i_12/O
                         net (fo=1, routed)           0.646    40.569    minutes[3]_i_12_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    41.000 r  minutes_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.008    41.008    minutes_reg[3]_i_3_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.108 r  minutes_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    41.108    minutes_reg[0]_i_111_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    41.365 r  minutes_reg[0]_i_78/O[1]
                         net (fo=3, routed)           0.405    41.769    minutes_reg[0]_i_78_n_6
    SLICE_X49Y26         LUT2 (Prop_lut2_I1_O)        0.245    42.014 r  minutes[0]_i_143/O
                         net (fo=1, routed)           0.000    42.014    minutes[0]_i_143_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    42.346 r  minutes_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    42.346    minutes_reg[0]_i_110_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    42.526 r  minutes_reg[0]_i_77/O[0]
                         net (fo=3, routed)           0.478    43.004    minutes_reg[0]_i_77_n_7
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.249    43.253 r  minutes[0]_i_136/O
                         net (fo=1, routed)           0.513    43.766    minutes[0]_i_136_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    44.196 r  minutes_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.008    44.204    minutes_reg[0]_i_99_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.304 r  minutes_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    44.304    minutes_reg[0]_i_63_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.404 r  minutes_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.404    minutes_reg[0]_i_31_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.504 r  minutes_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.504    minutes_reg[0]_i_14_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    44.711 r  minutes_reg[0]_i_5/CO[0]
                         net (fo=9, routed)           0.486    45.198    minutes_reg[0]_i_5_n_3
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.297    45.495 r  minutes[3]_i_6/O
                         net (fo=1, routed)           0.375    45.870    minutes[3]_i_6_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.482    46.352 r  minutes_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.464    46.816    minutes1[2]
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.250    47.066 r  minutes[2]_i_1/O
                         net (fo=1, routed)           0.000    47.066    minutes[2]_i_1_n_0
    SLICE_X52Y31         FDRE                                         r  minutes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.255    14.255    clk_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  minutes_reg[2]/C
                         clock pessimism              0.225    14.480    
                         clock uncertainty           -0.035    14.445    
    SLICE_X52Y31         FDRE (Setup_fdre_C_D)        0.076    14.521    minutes_reg[2]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -47.066    
  -------------------------------------------------------------------
                         slack                                -32.546    

Slack (VIOLATED) :        -32.497ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_C_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        42.485ns  (logic 19.639ns (46.225%)  route 22.846ns (53.775%))
  Logic Levels:           84  (CARRY4=55 LUT1=1 LUT2=3 LUT3=7 LUT4=2 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 14.256 - 10.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.374     4.533    clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.433     4.966 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.284     5.250    counter_reg_n_0_[0]
    SLICE_X52Y0          LUT2 (Prop_lut2_I0_O)        0.105     5.355 r  counter[4]_i_3/O
                         net (fo=9, routed)           0.337     5.692    counter[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.186 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.186    counter_reg[4]_i_2_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.286 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.286    counter_reg[8]_i_2_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.543 f  counter_reg[12]_i_2/O[1]
                         net (fo=9, routed)           0.439     6.981    counter_reg[12]_i_2_n_6
    SLICE_X53Y2          LUT1 (Prop_lut1_I0_O)        0.245     7.226 r  deciseconds[3]_i_173/O
                         net (fo=1, routed)           0.000     7.226    deciseconds[3]_i_173_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.683 r  deciseconds_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     7.683    deciseconds_reg[3]_i_139_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.781 r  deciseconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.781    deciseconds_reg[3]_i_112_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.961 f  deciseconds_reg[3]_i_85/O[0]
                         net (fo=7, routed)           0.520     8.481    deciseconds6[17]
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.249     8.730 f  deciseconds[3]_i_89/O
                         net (fo=12, routed)          0.633     9.363    deciseconds[3]_i_89_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I3_O)        0.105     9.468 r  deciseconds[3]_i_125/O
                         net (fo=1, routed)           0.586    10.054    deciseconds[3]_i_125_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508    10.562 r  deciseconds_reg[3]_i_94/O[3]
                         net (fo=3, routed)           0.836    11.398    deciseconds_reg[3]_i_94_n_4
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.257    11.655 r  deciseconds[3]_i_77/O
                         net (fo=1, routed)           0.512    12.167    deciseconds[3]_i_77_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.485 r  deciseconds_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.485    deciseconds_reg[3]_i_47_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.583 r  deciseconds_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.583    deciseconds_reg[3]_i_24_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.681 r  deciseconds_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.681    deciseconds_reg[3]_i_12_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.881 r  deciseconds_reg[3]_i_8/O[2]
                         net (fo=55, routed)          0.654    13.535    deciseconds_reg[3]_i_8_n_5
    SLICE_X61Y5          LUT3 (Prop_lut3_I0_O)        0.253    13.788 r  deciseconds[1]_i_225/O
                         net (fo=1, routed)           0.544    14.333    deciseconds[1]_i_225_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    14.769 r  deciseconds_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.769    deciseconds_reg[1]_i_131_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.867 r  deciseconds_reg[1]_i_77/CO[3]
                         net (fo=25, routed)          0.835    15.701    deciseconds_reg[1]_i_77_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.105    15.806 r  deciseconds[1]_i_127/O
                         net (fo=1, routed)           0.569    16.376    deciseconds[1]_i_127_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.105    16.481 r  deciseconds[1]_i_73/O
                         net (fo=1, routed)           0.000    16.481    deciseconds[1]_i_73_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    16.813 r  deciseconds_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.813    deciseconds_reg[1]_i_37_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    17.078 r  deciseconds_reg[1]_i_19/O[1]
                         net (fo=3, routed)           0.408    17.486    deciseconds_reg[1]_i_19_n_6
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.250    17.736 r  deciseconds[1]_i_29/O
                         net (fo=1, routed)           0.381    18.117    deciseconds[1]_i_29_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    18.444 r  deciseconds_reg[1]_i_18/CO[3]
                         net (fo=15, routed)          0.728    19.172    deciseconds_reg[1]_i_18_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.105    19.277 r  deciseconds[3]_i_13/O
                         net (fo=10, routed)          0.375    19.652    deciseconds[3]_i_13_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.105    19.757 r  deciseconds[3]_i_7/O
                         net (fo=36, routed)          0.646    20.403    deciseconds[3]_i_7_n_0
    SLICE_X58Y4          LUT3 (Prop_lut3_I0_O)        0.105    20.508 r  deciseconds[1]_i_395/O
                         net (fo=1, routed)           0.000    20.508    deciseconds[1]_i_395_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    20.715 r  deciseconds_reg[1]_i_307/O[0]
                         net (fo=2, routed)           0.482    21.197    deciseconds_reg[1]_i_307_n_7
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.249    21.446 r  deciseconds[1]_i_311/O
                         net (fo=61, routed)          1.019    22.465    deciseconds[1]_i_311_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I4_O)        0.105    22.570 r  second_ones[0]_i_755/O
                         net (fo=1, routed)           0.680    23.250    second_ones[0]_i_755_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    23.680 r  second_ones_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.680    second_ones_reg[0]_i_724_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.780 r  second_ones_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    23.780    second_ones_reg[0]_i_677_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.880 r  second_ones_reg[0]_i_574/CO[3]
                         net (fo=1, routed)           0.000    23.880    second_ones_reg[0]_i_574_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.980 r  second_ones_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    23.980    second_ones_reg[0]_i_441_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.080 r  second_ones_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.080    second_ones_reg[0]_i_275_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.180 r  second_ones_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    24.180    second_ones_reg[0]_i_468_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.280 r  second_ones_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.280    second_ones_reg[0]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    24.458 r  second_ones_reg[0]_i_535/O[0]
                         net (fo=3, routed)           0.501    24.959    second_ones_reg[0]_i_535_n_7
    SLICE_X53Y11         LUT4 (Prop_lut4_I0_O)        0.238    25.197 r  second_ones[0]_i_546/O
                         net (fo=1, routed)           0.730    25.927    second_ones[0]_i_546_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    26.357 r  second_ones_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.357    second_ones_reg[0]_i_397_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    26.619 r  minutes_reg[3]_i_107/O[3]
                         net (fo=3, routed)           0.482    27.101    minutes_reg[3]_i_107_n_4
    SLICE_X63Y14         LUT3 (Prop_lut3_I2_O)        0.250    27.351 r  minutes[3]_i_111/O
                         net (fo=2, routed)           1.084    28.435    minutes[3]_i_111_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.105    28.540 r  minutes[3]_i_92/O
                         net (fo=1, routed)           0.000    28.540    minutes[3]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.872 r  minutes_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.872    minutes_reg[3]_i_68_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.137 r  second_ones_reg[0]_i_186/O[1]
                         net (fo=7, routed)           0.587    29.725    second_ones_reg[0]_i_186_n_6
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.250    29.975 r  second_ones[0]_i_525/O
                         net (fo=1, routed)           0.000    29.975    second_ones[0]_i_525_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.432 r  second_ones_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    30.432    second_ones_reg[0]_i_373_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.692 r  second_ones_reg[0]_i_220/O[3]
                         net (fo=3, routed)           0.802    31.494    second_ones_reg[0]_i_220_n_4
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.257    31.751 r  second_ones[0]_i_213/O
                         net (fo=1, routed)           0.000    31.751    second_ones[0]_i_213_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.208 r  second_ones_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    32.208    second_ones_reg[0]_i_107_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.306 r  second_ones_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.306    second_ones_reg[0]_i_49_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.438 r  second_ones_reg[0]_i_24/CO[1]
                         net (fo=58, routed)          0.558    32.996    second_ones_reg[0]_i_24_n_2
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.275    33.271 r  second_ones[0]_i_74/O
                         net (fo=1, routed)           0.413    33.683    second_ones[0]_i_74_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    34.211 r  second_ones_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.211    second_ones_reg[0]_i_34_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.311 r  second_ones_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.311    second_ones_reg[0]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.411 r  minutes_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.411    minutes_reg[3]_i_37_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.511 r  second_ones_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.511    second_ones_reg[0]_i_42_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    34.773 f  second_ones_reg[0]_i_18/O[3]
                         net (fo=4, routed)           0.514    35.288    second_ones5[20]
    SLICE_X55Y22         LUT5 (Prop_lut5_I0_O)        0.250    35.538 r  minutes[0]_i_95/O
                         net (fo=1, routed)           0.000    35.538    minutes[0]_i_95_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    35.870 r  minutes_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    35.870    minutes_reg[0]_i_58_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.968 r  minutes_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.968    minutes_reg[0]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    36.233 r  minutes_reg[0]_i_8/O[1]
                         net (fo=4, routed)           0.442    36.675    second_ones6[26]
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.250    36.925 r  minutes[0]_i_75/O
                         net (fo=23, routed)          0.663    37.588    minutes[0]_i_75_n_0
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.105    37.693 r  minutes[1]_i_35/O
                         net (fo=3, routed)           0.711    38.404    minutes[1]_i_35_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    38.840 r  minutes_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.840    minutes_reg[1]_i_20_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    39.105 r  minutes_reg[3]_i_19/O[1]
                         net (fo=3, routed)           0.568    39.674    minutes_reg[3]_i_19_n_6
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.250    39.924 r  minutes[3]_i_12/O
                         net (fo=1, routed)           0.646    40.569    minutes[3]_i_12_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    41.000 r  minutes_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.008    41.008    minutes_reg[3]_i_3_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.108 r  minutes_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    41.108    minutes_reg[0]_i_111_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    41.365 r  minutes_reg[0]_i_78/O[1]
                         net (fo=3, routed)           0.405    41.769    minutes_reg[0]_i_78_n_6
    SLICE_X49Y26         LUT2 (Prop_lut2_I1_O)        0.245    42.014 r  minutes[0]_i_143/O
                         net (fo=1, routed)           0.000    42.014    minutes[0]_i_143_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    42.346 r  minutes_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    42.346    minutes_reg[0]_i_110_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    42.526 r  minutes_reg[0]_i_77/O[0]
                         net (fo=3, routed)           0.478    43.004    minutes_reg[0]_i_77_n_7
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.249    43.253 r  minutes[0]_i_136/O
                         net (fo=1, routed)           0.513    43.766    minutes[0]_i_136_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    44.196 r  minutes_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.008    44.204    minutes_reg[0]_i_99_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.304 r  minutes_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    44.304    minutes_reg[0]_i_63_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.404 r  minutes_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.404    minutes_reg[0]_i_31_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.504 r  minutes_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.504    minutes_reg[0]_i_14_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    44.711 r  minutes_reg[0]_i_5/CO[0]
                         net (fo=9, routed)           0.486    45.198    minutes_reg[0]_i_5_n_3
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.297    45.495 r  minutes[3]_i_6/O
                         net (fo=1, routed)           0.375    45.870    minutes[3]_i_6_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.392    46.262 r  minutes_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.281    46.543    minutes1[1]
    SLICE_X50Y32         LUT6 (Prop_lut6_I2_O)        0.249    46.792 r  digit_C_i_2/O
                         net (fo=1, routed)           0.121    46.913    digit_C_i_2_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.105    47.018 r  digit_C_i_1/O
                         net (fo=1, routed)           0.000    47.018    digit_C_i_1_n_0
    SLICE_X50Y32         FDRE                                         r  digit_C_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.256    14.256    clk_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  digit_C_reg/C
                         clock pessimism              0.225    14.481    
                         clock uncertainty           -0.035    14.446    
    SLICE_X50Y32         FDRE (Setup_fdre_C_D)        0.076    14.522    digit_C_reg
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -47.018    
  -------------------------------------------------------------------
                         slack                                -32.497    

Slack (VIOLATED) :        -32.358ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minutes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        42.347ns  (logic 19.534ns (46.128%)  route 22.813ns (53.872%))
  Logic Levels:           83  (CARRY4=55 LUT1=1 LUT2=3 LUT3=7 LUT4=2 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 14.256 - 10.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.374     4.533    clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.433     4.966 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.284     5.250    counter_reg_n_0_[0]
    SLICE_X52Y0          LUT2 (Prop_lut2_I0_O)        0.105     5.355 r  counter[4]_i_3/O
                         net (fo=9, routed)           0.337     5.692    counter[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.186 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.186    counter_reg[4]_i_2_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.286 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.286    counter_reg[8]_i_2_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.543 f  counter_reg[12]_i_2/O[1]
                         net (fo=9, routed)           0.439     6.981    counter_reg[12]_i_2_n_6
    SLICE_X53Y2          LUT1 (Prop_lut1_I0_O)        0.245     7.226 r  deciseconds[3]_i_173/O
                         net (fo=1, routed)           0.000     7.226    deciseconds[3]_i_173_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.683 r  deciseconds_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     7.683    deciseconds_reg[3]_i_139_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.781 r  deciseconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.781    deciseconds_reg[3]_i_112_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.961 f  deciseconds_reg[3]_i_85/O[0]
                         net (fo=7, routed)           0.520     8.481    deciseconds6[17]
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.249     8.730 f  deciseconds[3]_i_89/O
                         net (fo=12, routed)          0.633     9.363    deciseconds[3]_i_89_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I3_O)        0.105     9.468 r  deciseconds[3]_i_125/O
                         net (fo=1, routed)           0.586    10.054    deciseconds[3]_i_125_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508    10.562 r  deciseconds_reg[3]_i_94/O[3]
                         net (fo=3, routed)           0.836    11.398    deciseconds_reg[3]_i_94_n_4
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.257    11.655 r  deciseconds[3]_i_77/O
                         net (fo=1, routed)           0.512    12.167    deciseconds[3]_i_77_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.485 r  deciseconds_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.485    deciseconds_reg[3]_i_47_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.583 r  deciseconds_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.583    deciseconds_reg[3]_i_24_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.681 r  deciseconds_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.681    deciseconds_reg[3]_i_12_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.881 r  deciseconds_reg[3]_i_8/O[2]
                         net (fo=55, routed)          0.654    13.535    deciseconds_reg[3]_i_8_n_5
    SLICE_X61Y5          LUT3 (Prop_lut3_I0_O)        0.253    13.788 r  deciseconds[1]_i_225/O
                         net (fo=1, routed)           0.544    14.333    deciseconds[1]_i_225_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    14.769 r  deciseconds_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.769    deciseconds_reg[1]_i_131_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.867 r  deciseconds_reg[1]_i_77/CO[3]
                         net (fo=25, routed)          0.835    15.701    deciseconds_reg[1]_i_77_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.105    15.806 r  deciseconds[1]_i_127/O
                         net (fo=1, routed)           0.569    16.376    deciseconds[1]_i_127_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.105    16.481 r  deciseconds[1]_i_73/O
                         net (fo=1, routed)           0.000    16.481    deciseconds[1]_i_73_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    16.813 r  deciseconds_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.813    deciseconds_reg[1]_i_37_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    17.078 r  deciseconds_reg[1]_i_19/O[1]
                         net (fo=3, routed)           0.408    17.486    deciseconds_reg[1]_i_19_n_6
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.250    17.736 r  deciseconds[1]_i_29/O
                         net (fo=1, routed)           0.381    18.117    deciseconds[1]_i_29_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    18.444 r  deciseconds_reg[1]_i_18/CO[3]
                         net (fo=15, routed)          0.728    19.172    deciseconds_reg[1]_i_18_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.105    19.277 r  deciseconds[3]_i_13/O
                         net (fo=10, routed)          0.375    19.652    deciseconds[3]_i_13_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.105    19.757 r  deciseconds[3]_i_7/O
                         net (fo=36, routed)          0.646    20.403    deciseconds[3]_i_7_n_0
    SLICE_X58Y4          LUT3 (Prop_lut3_I0_O)        0.105    20.508 r  deciseconds[1]_i_395/O
                         net (fo=1, routed)           0.000    20.508    deciseconds[1]_i_395_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    20.715 r  deciseconds_reg[1]_i_307/O[0]
                         net (fo=2, routed)           0.482    21.197    deciseconds_reg[1]_i_307_n_7
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.249    21.446 r  deciseconds[1]_i_311/O
                         net (fo=61, routed)          1.019    22.465    deciseconds[1]_i_311_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I4_O)        0.105    22.570 r  second_ones[0]_i_755/O
                         net (fo=1, routed)           0.680    23.250    second_ones[0]_i_755_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    23.680 r  second_ones_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.680    second_ones_reg[0]_i_724_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.780 r  second_ones_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    23.780    second_ones_reg[0]_i_677_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.880 r  second_ones_reg[0]_i_574/CO[3]
                         net (fo=1, routed)           0.000    23.880    second_ones_reg[0]_i_574_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.980 r  second_ones_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    23.980    second_ones_reg[0]_i_441_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.080 r  second_ones_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.080    second_ones_reg[0]_i_275_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.180 r  second_ones_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    24.180    second_ones_reg[0]_i_468_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.280 r  second_ones_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.280    second_ones_reg[0]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    24.458 r  second_ones_reg[0]_i_535/O[0]
                         net (fo=3, routed)           0.501    24.959    second_ones_reg[0]_i_535_n_7
    SLICE_X53Y11         LUT4 (Prop_lut4_I0_O)        0.238    25.197 r  second_ones[0]_i_546/O
                         net (fo=1, routed)           0.730    25.927    second_ones[0]_i_546_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    26.357 r  second_ones_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.357    second_ones_reg[0]_i_397_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    26.619 r  minutes_reg[3]_i_107/O[3]
                         net (fo=3, routed)           0.482    27.101    minutes_reg[3]_i_107_n_4
    SLICE_X63Y14         LUT3 (Prop_lut3_I2_O)        0.250    27.351 r  minutes[3]_i_111/O
                         net (fo=2, routed)           1.084    28.435    minutes[3]_i_111_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.105    28.540 r  minutes[3]_i_92/O
                         net (fo=1, routed)           0.000    28.540    minutes[3]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.872 r  minutes_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.872    minutes_reg[3]_i_68_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.137 r  second_ones_reg[0]_i_186/O[1]
                         net (fo=7, routed)           0.587    29.725    second_ones_reg[0]_i_186_n_6
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.250    29.975 r  second_ones[0]_i_525/O
                         net (fo=1, routed)           0.000    29.975    second_ones[0]_i_525_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.432 r  second_ones_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    30.432    second_ones_reg[0]_i_373_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.692 r  second_ones_reg[0]_i_220/O[3]
                         net (fo=3, routed)           0.802    31.494    second_ones_reg[0]_i_220_n_4
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.257    31.751 r  second_ones[0]_i_213/O
                         net (fo=1, routed)           0.000    31.751    second_ones[0]_i_213_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.208 r  second_ones_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    32.208    second_ones_reg[0]_i_107_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.306 r  second_ones_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.306    second_ones_reg[0]_i_49_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.438 r  second_ones_reg[0]_i_24/CO[1]
                         net (fo=58, routed)          0.558    32.996    second_ones_reg[0]_i_24_n_2
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.275    33.271 r  second_ones[0]_i_74/O
                         net (fo=1, routed)           0.413    33.683    second_ones[0]_i_74_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    34.211 r  second_ones_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.211    second_ones_reg[0]_i_34_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.311 r  second_ones_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.311    second_ones_reg[0]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.411 r  minutes_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.411    minutes_reg[3]_i_37_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.511 r  second_ones_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.511    second_ones_reg[0]_i_42_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    34.773 f  second_ones_reg[0]_i_18/O[3]
                         net (fo=4, routed)           0.514    35.288    second_ones5[20]
    SLICE_X55Y22         LUT5 (Prop_lut5_I0_O)        0.250    35.538 r  minutes[0]_i_95/O
                         net (fo=1, routed)           0.000    35.538    minutes[0]_i_95_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    35.870 r  minutes_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    35.870    minutes_reg[0]_i_58_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.968 r  minutes_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.968    minutes_reg[0]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    36.233 r  minutes_reg[0]_i_8/O[1]
                         net (fo=4, routed)           0.442    36.675    second_ones6[26]
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.250    36.925 r  minutes[0]_i_75/O
                         net (fo=23, routed)          0.663    37.588    minutes[0]_i_75_n_0
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.105    37.693 r  minutes[1]_i_35/O
                         net (fo=3, routed)           0.711    38.404    minutes[1]_i_35_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    38.840 r  minutes_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.840    minutes_reg[1]_i_20_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    39.105 r  minutes_reg[3]_i_19/O[1]
                         net (fo=3, routed)           0.568    39.674    minutes_reg[3]_i_19_n_6
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.250    39.924 r  minutes[3]_i_12/O
                         net (fo=1, routed)           0.646    40.569    minutes[3]_i_12_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    41.000 r  minutes_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.008    41.008    minutes_reg[3]_i_3_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.108 r  minutes_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    41.108    minutes_reg[0]_i_111_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    41.365 r  minutes_reg[0]_i_78/O[1]
                         net (fo=3, routed)           0.405    41.769    minutes_reg[0]_i_78_n_6
    SLICE_X49Y26         LUT2 (Prop_lut2_I1_O)        0.245    42.014 r  minutes[0]_i_143/O
                         net (fo=1, routed)           0.000    42.014    minutes[0]_i_143_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    42.346 r  minutes_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    42.346    minutes_reg[0]_i_110_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    42.526 r  minutes_reg[0]_i_77/O[0]
                         net (fo=3, routed)           0.478    43.004    minutes_reg[0]_i_77_n_7
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.249    43.253 r  minutes[0]_i_136/O
                         net (fo=1, routed)           0.513    43.766    minutes[0]_i_136_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    44.196 r  minutes_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.008    44.204    minutes_reg[0]_i_99_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.304 r  minutes_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    44.304    minutes_reg[0]_i_63_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.404 r  minutes_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.404    minutes_reg[0]_i_31_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.504 r  minutes_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.504    minutes_reg[0]_i_14_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    44.711 r  minutes_reg[0]_i_5/CO[0]
                         net (fo=9, routed)           0.486    45.198    minutes_reg[0]_i_5_n_3
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.297    45.495 r  minutes[3]_i_6/O
                         net (fo=1, routed)           0.375    45.870    minutes[3]_i_6_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.392    46.262 r  minutes_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.369    46.631    minutes1[1]
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.249    46.880 r  minutes[1]_i_1/O
                         net (fo=1, routed)           0.000    46.880    minutes[1]_i_1_n_0
    SLICE_X52Y32         FDRE                                         r  minutes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.256    14.256    clk_IBUF_BUFG
    SLICE_X52Y32         FDRE                                         r  minutes_reg[1]/C
                         clock pessimism              0.225    14.481    
                         clock uncertainty           -0.035    14.446    
    SLICE_X52Y32         FDRE (Setup_fdre_C_D)        0.076    14.522    minutes_reg[1]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -46.880    
  -------------------------------------------------------------------
                         slack                                -32.358    

Slack (VIOLATED) :        -32.338ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minutes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        42.322ns  (logic 19.626ns (46.373%)  route 22.696ns (53.628%))
  Logic Levels:           83  (CARRY4=55 LUT1=1 LUT2=3 LUT3=7 LUT4=2 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 14.256 - 10.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.374     4.533    clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.433     4.966 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.284     5.250    counter_reg_n_0_[0]
    SLICE_X52Y0          LUT2 (Prop_lut2_I0_O)        0.105     5.355 r  counter[4]_i_3/O
                         net (fo=9, routed)           0.337     5.692    counter[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.186 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.186    counter_reg[4]_i_2_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.286 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.286    counter_reg[8]_i_2_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.543 f  counter_reg[12]_i_2/O[1]
                         net (fo=9, routed)           0.439     6.981    counter_reg[12]_i_2_n_6
    SLICE_X53Y2          LUT1 (Prop_lut1_I0_O)        0.245     7.226 r  deciseconds[3]_i_173/O
                         net (fo=1, routed)           0.000     7.226    deciseconds[3]_i_173_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.683 r  deciseconds_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     7.683    deciseconds_reg[3]_i_139_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.781 r  deciseconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.781    deciseconds_reg[3]_i_112_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.961 f  deciseconds_reg[3]_i_85/O[0]
                         net (fo=7, routed)           0.520     8.481    deciseconds6[17]
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.249     8.730 f  deciseconds[3]_i_89/O
                         net (fo=12, routed)          0.633     9.363    deciseconds[3]_i_89_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I3_O)        0.105     9.468 r  deciseconds[3]_i_125/O
                         net (fo=1, routed)           0.586    10.054    deciseconds[3]_i_125_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508    10.562 r  deciseconds_reg[3]_i_94/O[3]
                         net (fo=3, routed)           0.836    11.398    deciseconds_reg[3]_i_94_n_4
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.257    11.655 r  deciseconds[3]_i_77/O
                         net (fo=1, routed)           0.512    12.167    deciseconds[3]_i_77_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.485 r  deciseconds_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.485    deciseconds_reg[3]_i_47_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.583 r  deciseconds_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.583    deciseconds_reg[3]_i_24_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.681 r  deciseconds_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.681    deciseconds_reg[3]_i_12_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.881 r  deciseconds_reg[3]_i_8/O[2]
                         net (fo=55, routed)          0.654    13.535    deciseconds_reg[3]_i_8_n_5
    SLICE_X61Y5          LUT3 (Prop_lut3_I0_O)        0.253    13.788 r  deciseconds[1]_i_225/O
                         net (fo=1, routed)           0.544    14.333    deciseconds[1]_i_225_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    14.769 r  deciseconds_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.769    deciseconds_reg[1]_i_131_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.867 r  deciseconds_reg[1]_i_77/CO[3]
                         net (fo=25, routed)          0.835    15.701    deciseconds_reg[1]_i_77_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.105    15.806 r  deciseconds[1]_i_127/O
                         net (fo=1, routed)           0.569    16.376    deciseconds[1]_i_127_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.105    16.481 r  deciseconds[1]_i_73/O
                         net (fo=1, routed)           0.000    16.481    deciseconds[1]_i_73_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    16.813 r  deciseconds_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.813    deciseconds_reg[1]_i_37_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    17.078 r  deciseconds_reg[1]_i_19/O[1]
                         net (fo=3, routed)           0.408    17.486    deciseconds_reg[1]_i_19_n_6
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.250    17.736 r  deciseconds[1]_i_29/O
                         net (fo=1, routed)           0.381    18.117    deciseconds[1]_i_29_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    18.444 r  deciseconds_reg[1]_i_18/CO[3]
                         net (fo=15, routed)          0.728    19.172    deciseconds_reg[1]_i_18_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.105    19.277 r  deciseconds[3]_i_13/O
                         net (fo=10, routed)          0.375    19.652    deciseconds[3]_i_13_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.105    19.757 r  deciseconds[3]_i_7/O
                         net (fo=36, routed)          0.646    20.403    deciseconds[3]_i_7_n_0
    SLICE_X58Y4          LUT3 (Prop_lut3_I0_O)        0.105    20.508 r  deciseconds[1]_i_395/O
                         net (fo=1, routed)           0.000    20.508    deciseconds[1]_i_395_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    20.715 r  deciseconds_reg[1]_i_307/O[0]
                         net (fo=2, routed)           0.482    21.197    deciseconds_reg[1]_i_307_n_7
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.249    21.446 r  deciseconds[1]_i_311/O
                         net (fo=61, routed)          1.019    22.465    deciseconds[1]_i_311_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I4_O)        0.105    22.570 r  second_ones[0]_i_755/O
                         net (fo=1, routed)           0.680    23.250    second_ones[0]_i_755_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    23.680 r  second_ones_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.680    second_ones_reg[0]_i_724_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.780 r  second_ones_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    23.780    second_ones_reg[0]_i_677_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.880 r  second_ones_reg[0]_i_574/CO[3]
                         net (fo=1, routed)           0.000    23.880    second_ones_reg[0]_i_574_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.980 r  second_ones_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    23.980    second_ones_reg[0]_i_441_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.080 r  second_ones_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.080    second_ones_reg[0]_i_275_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.180 r  second_ones_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    24.180    second_ones_reg[0]_i_468_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.280 r  second_ones_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.280    second_ones_reg[0]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    24.458 r  second_ones_reg[0]_i_535/O[0]
                         net (fo=3, routed)           0.501    24.959    second_ones_reg[0]_i_535_n_7
    SLICE_X53Y11         LUT4 (Prop_lut4_I0_O)        0.238    25.197 r  second_ones[0]_i_546/O
                         net (fo=1, routed)           0.730    25.927    second_ones[0]_i_546_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    26.357 r  second_ones_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.357    second_ones_reg[0]_i_397_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    26.619 r  minutes_reg[3]_i_107/O[3]
                         net (fo=3, routed)           0.482    27.101    minutes_reg[3]_i_107_n_4
    SLICE_X63Y14         LUT3 (Prop_lut3_I2_O)        0.250    27.351 r  minutes[3]_i_111/O
                         net (fo=2, routed)           1.084    28.435    minutes[3]_i_111_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.105    28.540 r  minutes[3]_i_92/O
                         net (fo=1, routed)           0.000    28.540    minutes[3]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.872 r  minutes_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.872    minutes_reg[3]_i_68_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.137 r  second_ones_reg[0]_i_186/O[1]
                         net (fo=7, routed)           0.587    29.725    second_ones_reg[0]_i_186_n_6
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.250    29.975 r  second_ones[0]_i_525/O
                         net (fo=1, routed)           0.000    29.975    second_ones[0]_i_525_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.432 r  second_ones_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    30.432    second_ones_reg[0]_i_373_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.692 r  second_ones_reg[0]_i_220/O[3]
                         net (fo=3, routed)           0.802    31.494    second_ones_reg[0]_i_220_n_4
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.257    31.751 r  second_ones[0]_i_213/O
                         net (fo=1, routed)           0.000    31.751    second_ones[0]_i_213_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.208 r  second_ones_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    32.208    second_ones_reg[0]_i_107_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.306 r  second_ones_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.306    second_ones_reg[0]_i_49_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.438 r  second_ones_reg[0]_i_24/CO[1]
                         net (fo=58, routed)          0.558    32.996    second_ones_reg[0]_i_24_n_2
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.275    33.271 r  second_ones[0]_i_74/O
                         net (fo=1, routed)           0.413    33.683    second_ones[0]_i_74_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    34.211 r  second_ones_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.211    second_ones_reg[0]_i_34_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.311 r  second_ones_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.311    second_ones_reg[0]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.411 r  minutes_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.411    minutes_reg[3]_i_37_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.511 r  second_ones_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.511    second_ones_reg[0]_i_42_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    34.773 f  second_ones_reg[0]_i_18/O[3]
                         net (fo=4, routed)           0.514    35.288    second_ones5[20]
    SLICE_X55Y22         LUT5 (Prop_lut5_I0_O)        0.250    35.538 r  minutes[0]_i_95/O
                         net (fo=1, routed)           0.000    35.538    minutes[0]_i_95_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    35.870 r  minutes_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    35.870    minutes_reg[0]_i_58_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.968 r  minutes_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.968    minutes_reg[0]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    36.233 r  minutes_reg[0]_i_8/O[1]
                         net (fo=4, routed)           0.442    36.675    second_ones6[26]
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.250    36.925 r  minutes[0]_i_75/O
                         net (fo=23, routed)          0.663    37.588    minutes[0]_i_75_n_0
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.105    37.693 r  minutes[1]_i_35/O
                         net (fo=3, routed)           0.711    38.404    minutes[1]_i_35_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    38.840 r  minutes_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.840    minutes_reg[1]_i_20_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    39.105 r  minutes_reg[3]_i_19/O[1]
                         net (fo=3, routed)           0.568    39.674    minutes_reg[3]_i_19_n_6
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.250    39.924 r  minutes[3]_i_12/O
                         net (fo=1, routed)           0.646    40.569    minutes[3]_i_12_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    41.000 r  minutes_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.008    41.008    minutes_reg[3]_i_3_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.108 r  minutes_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    41.108    minutes_reg[0]_i_111_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    41.365 r  minutes_reg[0]_i_78/O[1]
                         net (fo=3, routed)           0.405    41.769    minutes_reg[0]_i_78_n_6
    SLICE_X49Y26         LUT2 (Prop_lut2_I1_O)        0.245    42.014 r  minutes[0]_i_143/O
                         net (fo=1, routed)           0.000    42.014    minutes[0]_i_143_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    42.346 r  minutes_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    42.346    minutes_reg[0]_i_110_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    42.526 r  minutes_reg[0]_i_77/O[0]
                         net (fo=3, routed)           0.478    43.004    minutes_reg[0]_i_77_n_7
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.249    43.253 r  minutes[0]_i_136/O
                         net (fo=1, routed)           0.513    43.766    minutes[0]_i_136_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    44.196 r  minutes_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.008    44.204    minutes_reg[0]_i_99_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.304 r  minutes_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    44.304    minutes_reg[0]_i_63_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.404 r  minutes_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.404    minutes_reg[0]_i_31_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.504 r  minutes_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.504    minutes_reg[0]_i_14_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    44.711 r  minutes_reg[0]_i_5/CO[0]
                         net (fo=9, routed)           0.486    45.198    minutes_reg[0]_i_5_n_3
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.297    45.495 r  minutes[3]_i_6/O
                         net (fo=1, routed)           0.375    45.870    minutes[3]_i_6_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.480    46.350 r  minutes_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.253    46.602    minutes1[3]
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.253    46.855 r  minutes[3]_i_1/O
                         net (fo=1, routed)           0.000    46.855    minutes[3]_i_1_n_0
    SLICE_X52Y32         FDRE                                         r  minutes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.256    14.256    clk_IBUF_BUFG
    SLICE_X52Y32         FDRE                                         r  minutes_reg[3]/C
                         clock pessimism              0.225    14.481    
                         clock uncertainty           -0.035    14.446    
    SLICE_X52Y32         FDRE (Setup_fdre_C_D)        0.072    14.518    minutes_reg[3]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -46.855    
  -------------------------------------------------------------------
                         slack                                -32.338    

Slack (VIOLATED) :        -31.958ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second_ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.899ns  (logic 18.385ns (43.880%)  route 23.514ns (56.120%))
  Logic Levels:           76  (CARRY4=47 LUT1=1 LUT2=3 LUT3=7 LUT4=2 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.374     4.533    clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.433     4.966 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.284     5.250    counter_reg_n_0_[0]
    SLICE_X52Y0          LUT2 (Prop_lut2_I0_O)        0.105     5.355 r  counter[4]_i_3/O
                         net (fo=9, routed)           0.337     5.692    counter[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.186 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.186    counter_reg[4]_i_2_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.286 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.286    counter_reg[8]_i_2_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.543 f  counter_reg[12]_i_2/O[1]
                         net (fo=9, routed)           0.439     6.981    counter_reg[12]_i_2_n_6
    SLICE_X53Y2          LUT1 (Prop_lut1_I0_O)        0.245     7.226 r  deciseconds[3]_i_173/O
                         net (fo=1, routed)           0.000     7.226    deciseconds[3]_i_173_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.683 r  deciseconds_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     7.683    deciseconds_reg[3]_i_139_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.781 r  deciseconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.781    deciseconds_reg[3]_i_112_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.961 f  deciseconds_reg[3]_i_85/O[0]
                         net (fo=7, routed)           0.520     8.481    deciseconds6[17]
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.249     8.730 f  deciseconds[3]_i_89/O
                         net (fo=12, routed)          0.633     9.363    deciseconds[3]_i_89_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I3_O)        0.105     9.468 r  deciseconds[3]_i_125/O
                         net (fo=1, routed)           0.586    10.054    deciseconds[3]_i_125_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508    10.562 r  deciseconds_reg[3]_i_94/O[3]
                         net (fo=3, routed)           0.836    11.398    deciseconds_reg[3]_i_94_n_4
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.257    11.655 r  deciseconds[3]_i_77/O
                         net (fo=1, routed)           0.512    12.167    deciseconds[3]_i_77_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.485 r  deciseconds_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.485    deciseconds_reg[3]_i_47_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.583 r  deciseconds_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.583    deciseconds_reg[3]_i_24_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.681 r  deciseconds_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.681    deciseconds_reg[3]_i_12_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.881 r  deciseconds_reg[3]_i_8/O[2]
                         net (fo=55, routed)          0.654    13.535    deciseconds_reg[3]_i_8_n_5
    SLICE_X61Y5          LUT3 (Prop_lut3_I0_O)        0.253    13.788 r  deciseconds[1]_i_225/O
                         net (fo=1, routed)           0.544    14.333    deciseconds[1]_i_225_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    14.769 r  deciseconds_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.769    deciseconds_reg[1]_i_131_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.867 r  deciseconds_reg[1]_i_77/CO[3]
                         net (fo=25, routed)          0.835    15.701    deciseconds_reg[1]_i_77_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.105    15.806 r  deciseconds[1]_i_127/O
                         net (fo=1, routed)           0.569    16.376    deciseconds[1]_i_127_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.105    16.481 r  deciseconds[1]_i_73/O
                         net (fo=1, routed)           0.000    16.481    deciseconds[1]_i_73_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    16.813 r  deciseconds_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.813    deciseconds_reg[1]_i_37_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    17.078 r  deciseconds_reg[1]_i_19/O[1]
                         net (fo=3, routed)           0.408    17.486    deciseconds_reg[1]_i_19_n_6
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.250    17.736 r  deciseconds[1]_i_29/O
                         net (fo=1, routed)           0.381    18.117    deciseconds[1]_i_29_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    18.444 r  deciseconds_reg[1]_i_18/CO[3]
                         net (fo=15, routed)          0.728    19.172    deciseconds_reg[1]_i_18_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.105    19.277 r  deciseconds[3]_i_13/O
                         net (fo=10, routed)          0.375    19.652    deciseconds[3]_i_13_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.105    19.757 r  deciseconds[3]_i_7/O
                         net (fo=36, routed)          0.646    20.403    deciseconds[3]_i_7_n_0
    SLICE_X58Y4          LUT3 (Prop_lut3_I0_O)        0.105    20.508 r  deciseconds[1]_i_395/O
                         net (fo=1, routed)           0.000    20.508    deciseconds[1]_i_395_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    20.715 r  deciseconds_reg[1]_i_307/O[0]
                         net (fo=2, routed)           0.482    21.197    deciseconds_reg[1]_i_307_n_7
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.249    21.446 r  deciseconds[1]_i_311/O
                         net (fo=61, routed)          1.019    22.465    deciseconds[1]_i_311_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I4_O)        0.105    22.570 r  second_ones[0]_i_755/O
                         net (fo=1, routed)           0.680    23.250    second_ones[0]_i_755_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    23.680 r  second_ones_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.680    second_ones_reg[0]_i_724_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.780 r  second_ones_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    23.780    second_ones_reg[0]_i_677_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.880 r  second_ones_reg[0]_i_574/CO[3]
                         net (fo=1, routed)           0.000    23.880    second_ones_reg[0]_i_574_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.980 r  second_ones_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    23.980    second_ones_reg[0]_i_441_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.080 r  second_ones_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.080    second_ones_reg[0]_i_275_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.180 r  second_ones_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    24.180    second_ones_reg[0]_i_468_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.280 r  second_ones_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.280    second_ones_reg[0]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    24.458 r  second_ones_reg[0]_i_535/O[0]
                         net (fo=3, routed)           0.501    24.959    second_ones_reg[0]_i_535_n_7
    SLICE_X53Y11         LUT4 (Prop_lut4_I0_O)        0.238    25.197 r  second_ones[0]_i_546/O
                         net (fo=1, routed)           0.730    25.927    second_ones[0]_i_546_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    26.357 r  second_ones_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.357    second_ones_reg[0]_i_397_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    26.619 r  minutes_reg[3]_i_107/O[3]
                         net (fo=3, routed)           0.482    27.101    minutes_reg[3]_i_107_n_4
    SLICE_X63Y14         LUT3 (Prop_lut3_I2_O)        0.250    27.351 r  minutes[3]_i_111/O
                         net (fo=2, routed)           1.084    28.435    minutes[3]_i_111_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.105    28.540 r  minutes[3]_i_92/O
                         net (fo=1, routed)           0.000    28.540    minutes[3]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.872 r  minutes_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.872    minutes_reg[3]_i_68_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.137 r  second_ones_reg[0]_i_186/O[1]
                         net (fo=7, routed)           0.587    29.725    second_ones_reg[0]_i_186_n_6
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.250    29.975 r  second_ones[0]_i_525/O
                         net (fo=1, routed)           0.000    29.975    second_ones[0]_i_525_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.432 r  second_ones_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    30.432    second_ones_reg[0]_i_373_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.692 r  second_ones_reg[0]_i_220/O[3]
                         net (fo=3, routed)           0.802    31.494    second_ones_reg[0]_i_220_n_4
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.257    31.751 r  second_ones[0]_i_213/O
                         net (fo=1, routed)           0.000    31.751    second_ones[0]_i_213_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.208 r  second_ones_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    32.208    second_ones_reg[0]_i_107_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.306 r  second_ones_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.306    second_ones_reg[0]_i_49_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.438 r  second_ones_reg[0]_i_24/CO[1]
                         net (fo=58, routed)          0.558    32.996    second_ones_reg[0]_i_24_n_2
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.275    33.271 r  second_ones[0]_i_74/O
                         net (fo=1, routed)           0.413    33.683    second_ones[0]_i_74_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    34.211 r  second_ones_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.211    second_ones_reg[0]_i_34_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.311 r  second_ones_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.311    second_ones_reg[0]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.411 r  minutes_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.411    minutes_reg[3]_i_37_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    34.589 f  second_ones_reg[0]_i_42/O[0]
                         net (fo=3, routed)           0.503    35.093    second_ones5[13]
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.238    35.331 r  minutes[0]_i_132/O
                         net (fo=1, routed)           0.000    35.331    minutes[0]_i_132_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    35.771 r  minutes_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    35.771    minutes_reg[0]_i_94_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    36.036 r  minutes_reg[0]_i_58/O[1]
                         net (fo=3, routed)           0.512    36.548    second_ones6[18]
    SLICE_X54Y22         LUT5 (Prop_lut5_I4_O)        0.250    36.798 r  minutes[3]_i_86/O
                         net (fo=28, routed)          0.830    37.628    minutes[3]_i_86_n_0
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.105    37.733 r  minutes[3]_i_42/O
                         net (fo=4, routed)           0.624    38.357    minutes[3]_i_42_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    38.793 r  second_ones_reg[0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    38.793    second_ones_reg[0]_i_471_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.891 r  second_ones_reg[0]_i_470/CO[3]
                         net (fo=1, routed)           0.000    38.891    second_ones_reg[0]_i_470_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    39.156 r  second_ones_reg[0]_i_321/O[1]
                         net (fo=3, routed)           0.653    39.808    second_ones_reg[0]_i_321_n_6
    SLICE_X47Y23         LUT3 (Prop_lut3_I1_O)        0.250    40.058 r  second_ones[0]_i_180/O
                         net (fo=1, routed)           0.396    40.454    second_ones[0]_i_180_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442    40.896 r  second_ones_reg[0]_i_92/O[2]
                         net (fo=2, routed)           0.377    41.274    second_ones_reg[0]_i_92_n_5
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.598    41.872 r  second_ones_reg[0]_i_41/O[1]
                         net (fo=1, routed)           0.381    42.253    second_ones_reg[0]_i_41_n_6
    SLICE_X46Y22         LUT2 (Prop_lut2_I1_O)        0.245    42.498 r  second_ones[0]_i_14/O
                         net (fo=1, routed)           0.000    42.498    second_ones[0]_i_14_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    42.812 r  second_ones_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.812    second_ones_reg[0]_i_4_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    43.069 r  second_ones_reg[0]_i_9/O[1]
                         net (fo=6, routed)           0.701    43.770    second_ones_reg[0]_i_9_n_6
    SLICE_X46Y24         LUT5 (Prop_lut5_I4_O)        0.258    44.028 r  second_ones[2]_i_8/O
                         net (fo=6, routed)           0.999    45.027    second_ones4__0[5]
    SLICE_X47Y27         LUT6 (Prop_lut6_I2_O)        0.283    45.310 r  second_ones[2]_i_2/O
                         net (fo=6, routed)           0.505    45.815    second_ones[2]_i_2_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.105    45.920 r  second_ones[3]_i_2/O
                         net (fo=1, routed)           0.406    46.327    second_ones[3]_i_2_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.105    46.432 r  second_ones[3]_i_1/O
                         net (fo=1, routed)           0.000    46.432    p_3_in
    SLICE_X48Y30         FDRE                                         r  second_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.254    14.254    clk_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  second_ones_reg[3]/C
                         clock pessimism              0.225    14.479    
                         clock uncertainty           -0.035    14.444    
    SLICE_X48Y30         FDRE (Setup_fdre_C_D)        0.030    14.474    second_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -46.432    
  -------------------------------------------------------------------
                         slack                                -31.958    

Slack (VIOLATED) :        -31.876ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_D_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.814ns  (logic 18.385ns (43.968%)  route 23.429ns (56.032%))
  Logic Levels:           76  (CARRY4=47 LUT1=1 LUT2=3 LUT3=7 LUT4=2 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 14.252 - 10.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.374     4.533    clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.433     4.966 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.284     5.250    counter_reg_n_0_[0]
    SLICE_X52Y0          LUT2 (Prop_lut2_I0_O)        0.105     5.355 r  counter[4]_i_3/O
                         net (fo=9, routed)           0.337     5.692    counter[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.186 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.186    counter_reg[4]_i_2_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.286 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.286    counter_reg[8]_i_2_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.543 f  counter_reg[12]_i_2/O[1]
                         net (fo=9, routed)           0.439     6.981    counter_reg[12]_i_2_n_6
    SLICE_X53Y2          LUT1 (Prop_lut1_I0_O)        0.245     7.226 r  deciseconds[3]_i_173/O
                         net (fo=1, routed)           0.000     7.226    deciseconds[3]_i_173_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.683 r  deciseconds_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     7.683    deciseconds_reg[3]_i_139_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.781 r  deciseconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.781    deciseconds_reg[3]_i_112_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.961 f  deciseconds_reg[3]_i_85/O[0]
                         net (fo=7, routed)           0.520     8.481    deciseconds6[17]
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.249     8.730 f  deciseconds[3]_i_89/O
                         net (fo=12, routed)          0.633     9.363    deciseconds[3]_i_89_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I3_O)        0.105     9.468 r  deciseconds[3]_i_125/O
                         net (fo=1, routed)           0.586    10.054    deciseconds[3]_i_125_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508    10.562 r  deciseconds_reg[3]_i_94/O[3]
                         net (fo=3, routed)           0.836    11.398    deciseconds_reg[3]_i_94_n_4
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.257    11.655 r  deciseconds[3]_i_77/O
                         net (fo=1, routed)           0.512    12.167    deciseconds[3]_i_77_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.485 r  deciseconds_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.485    deciseconds_reg[3]_i_47_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.583 r  deciseconds_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.583    deciseconds_reg[3]_i_24_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.681 r  deciseconds_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.681    deciseconds_reg[3]_i_12_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.881 r  deciseconds_reg[3]_i_8/O[2]
                         net (fo=55, routed)          0.654    13.535    deciseconds_reg[3]_i_8_n_5
    SLICE_X61Y5          LUT3 (Prop_lut3_I0_O)        0.253    13.788 r  deciseconds[1]_i_225/O
                         net (fo=1, routed)           0.544    14.333    deciseconds[1]_i_225_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    14.769 r  deciseconds_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.769    deciseconds_reg[1]_i_131_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.867 r  deciseconds_reg[1]_i_77/CO[3]
                         net (fo=25, routed)          0.835    15.701    deciseconds_reg[1]_i_77_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.105    15.806 r  deciseconds[1]_i_127/O
                         net (fo=1, routed)           0.569    16.376    deciseconds[1]_i_127_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.105    16.481 r  deciseconds[1]_i_73/O
                         net (fo=1, routed)           0.000    16.481    deciseconds[1]_i_73_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    16.813 r  deciseconds_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.813    deciseconds_reg[1]_i_37_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    17.078 r  deciseconds_reg[1]_i_19/O[1]
                         net (fo=3, routed)           0.408    17.486    deciseconds_reg[1]_i_19_n_6
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.250    17.736 r  deciseconds[1]_i_29/O
                         net (fo=1, routed)           0.381    18.117    deciseconds[1]_i_29_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    18.444 r  deciseconds_reg[1]_i_18/CO[3]
                         net (fo=15, routed)          0.728    19.172    deciseconds_reg[1]_i_18_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.105    19.277 r  deciseconds[3]_i_13/O
                         net (fo=10, routed)          0.375    19.652    deciseconds[3]_i_13_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.105    19.757 r  deciseconds[3]_i_7/O
                         net (fo=36, routed)          0.646    20.403    deciseconds[3]_i_7_n_0
    SLICE_X58Y4          LUT3 (Prop_lut3_I0_O)        0.105    20.508 r  deciseconds[1]_i_395/O
                         net (fo=1, routed)           0.000    20.508    deciseconds[1]_i_395_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    20.715 r  deciseconds_reg[1]_i_307/O[0]
                         net (fo=2, routed)           0.482    21.197    deciseconds_reg[1]_i_307_n_7
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.249    21.446 r  deciseconds[1]_i_311/O
                         net (fo=61, routed)          1.019    22.465    deciseconds[1]_i_311_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I4_O)        0.105    22.570 r  second_ones[0]_i_755/O
                         net (fo=1, routed)           0.680    23.250    second_ones[0]_i_755_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    23.680 r  second_ones_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.680    second_ones_reg[0]_i_724_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.780 r  second_ones_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    23.780    second_ones_reg[0]_i_677_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.880 r  second_ones_reg[0]_i_574/CO[3]
                         net (fo=1, routed)           0.000    23.880    second_ones_reg[0]_i_574_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.980 r  second_ones_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    23.980    second_ones_reg[0]_i_441_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.080 r  second_ones_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.080    second_ones_reg[0]_i_275_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.180 r  second_ones_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    24.180    second_ones_reg[0]_i_468_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.280 r  second_ones_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.280    second_ones_reg[0]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    24.458 r  second_ones_reg[0]_i_535/O[0]
                         net (fo=3, routed)           0.501    24.959    second_ones_reg[0]_i_535_n_7
    SLICE_X53Y11         LUT4 (Prop_lut4_I0_O)        0.238    25.197 r  second_ones[0]_i_546/O
                         net (fo=1, routed)           0.730    25.927    second_ones[0]_i_546_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    26.357 r  second_ones_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.357    second_ones_reg[0]_i_397_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    26.619 r  minutes_reg[3]_i_107/O[3]
                         net (fo=3, routed)           0.482    27.101    minutes_reg[3]_i_107_n_4
    SLICE_X63Y14         LUT3 (Prop_lut3_I2_O)        0.250    27.351 r  minutes[3]_i_111/O
                         net (fo=2, routed)           1.084    28.435    minutes[3]_i_111_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.105    28.540 r  minutes[3]_i_92/O
                         net (fo=1, routed)           0.000    28.540    minutes[3]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.872 r  minutes_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.872    minutes_reg[3]_i_68_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.137 r  second_ones_reg[0]_i_186/O[1]
                         net (fo=7, routed)           0.587    29.725    second_ones_reg[0]_i_186_n_6
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.250    29.975 r  second_ones[0]_i_525/O
                         net (fo=1, routed)           0.000    29.975    second_ones[0]_i_525_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.432 r  second_ones_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    30.432    second_ones_reg[0]_i_373_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.692 r  second_ones_reg[0]_i_220/O[3]
                         net (fo=3, routed)           0.802    31.494    second_ones_reg[0]_i_220_n_4
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.257    31.751 r  second_ones[0]_i_213/O
                         net (fo=1, routed)           0.000    31.751    second_ones[0]_i_213_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.208 r  second_ones_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    32.208    second_ones_reg[0]_i_107_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.306 r  second_ones_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.306    second_ones_reg[0]_i_49_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.438 r  second_ones_reg[0]_i_24/CO[1]
                         net (fo=58, routed)          0.558    32.996    second_ones_reg[0]_i_24_n_2
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.275    33.271 r  second_ones[0]_i_74/O
                         net (fo=1, routed)           0.413    33.683    second_ones[0]_i_74_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    34.211 r  second_ones_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.211    second_ones_reg[0]_i_34_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.311 r  second_ones_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.311    second_ones_reg[0]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.411 r  minutes_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.411    minutes_reg[3]_i_37_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    34.589 f  second_ones_reg[0]_i_42/O[0]
                         net (fo=3, routed)           0.503    35.093    second_ones5[13]
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.238    35.331 r  minutes[0]_i_132/O
                         net (fo=1, routed)           0.000    35.331    minutes[0]_i_132_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    35.771 r  minutes_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    35.771    minutes_reg[0]_i_94_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    36.036 r  minutes_reg[0]_i_58/O[1]
                         net (fo=3, routed)           0.512    36.548    second_ones6[18]
    SLICE_X54Y22         LUT5 (Prop_lut5_I4_O)        0.250    36.798 r  minutes[3]_i_86/O
                         net (fo=28, routed)          0.830    37.628    minutes[3]_i_86_n_0
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.105    37.733 r  minutes[3]_i_42/O
                         net (fo=4, routed)           0.624    38.357    minutes[3]_i_42_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    38.793 r  second_ones_reg[0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    38.793    second_ones_reg[0]_i_471_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.891 r  second_ones_reg[0]_i_470/CO[3]
                         net (fo=1, routed)           0.000    38.891    second_ones_reg[0]_i_470_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    39.156 r  second_ones_reg[0]_i_321/O[1]
                         net (fo=3, routed)           0.653    39.808    second_ones_reg[0]_i_321_n_6
    SLICE_X47Y23         LUT3 (Prop_lut3_I1_O)        0.250    40.058 r  second_ones[0]_i_180/O
                         net (fo=1, routed)           0.396    40.454    second_ones[0]_i_180_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442    40.896 r  second_ones_reg[0]_i_92/O[2]
                         net (fo=2, routed)           0.377    41.274    second_ones_reg[0]_i_92_n_5
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.598    41.872 r  second_ones_reg[0]_i_41/O[1]
                         net (fo=1, routed)           0.381    42.253    second_ones_reg[0]_i_41_n_6
    SLICE_X46Y22         LUT2 (Prop_lut2_I1_O)        0.245    42.498 r  second_ones[0]_i_14/O
                         net (fo=1, routed)           0.000    42.498    second_ones[0]_i_14_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    42.812 r  second_ones_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.812    second_ones_reg[0]_i_4_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    43.069 r  second_ones_reg[0]_i_9/O[1]
                         net (fo=6, routed)           0.701    43.770    second_ones_reg[0]_i_9_n_6
    SLICE_X46Y24         LUT5 (Prop_lut5_I4_O)        0.258    44.028 r  second_ones[2]_i_8/O
                         net (fo=6, routed)           0.999    45.027    second_ones4__0[5]
    SLICE_X47Y27         LUT6 (Prop_lut6_I2_O)        0.283    45.310 r  second_ones[2]_i_2/O
                         net (fo=6, routed)           0.495    45.805    second_ones[2]_i_2_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.105    45.910 r  second_tens[0]_i_2/O
                         net (fo=3, routed)           0.332    46.242    second_tens[0]_i_2_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I2_O)        0.105    46.347 r  digit_D_i_1/O
                         net (fo=1, routed)           0.000    46.347    digit_D_i_1_n_0
    SLICE_X47Y31         FDRE                                         r  digit_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.252    14.252    clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  digit_D_reg/C
                         clock pessimism              0.225    14.477    
                         clock uncertainty           -0.035    14.442    
    SLICE_X47Y31         FDRE (Setup_fdre_C_D)        0.030    14.472    digit_D_reg
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                         -46.347    
  -------------------------------------------------------------------
                         slack                                -31.876    

Slack (VIOLATED) :        -31.868ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second_tens_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.846ns  (logic 18.385ns (43.934%)  route 23.461ns (56.066%))
  Logic Levels:           76  (CARRY4=47 LUT1=1 LUT2=3 LUT3=7 LUT4=2 LUT5=7 LUT6=9)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 14.248 - 10.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.374     4.533    clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.433     4.966 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.284     5.250    counter_reg_n_0_[0]
    SLICE_X52Y0          LUT2 (Prop_lut2_I0_O)        0.105     5.355 r  counter[4]_i_3/O
                         net (fo=9, routed)           0.337     5.692    counter[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.186 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.186    counter_reg[4]_i_2_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.286 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.286    counter_reg[8]_i_2_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.543 f  counter_reg[12]_i_2/O[1]
                         net (fo=9, routed)           0.439     6.981    counter_reg[12]_i_2_n_6
    SLICE_X53Y2          LUT1 (Prop_lut1_I0_O)        0.245     7.226 r  deciseconds[3]_i_173/O
                         net (fo=1, routed)           0.000     7.226    deciseconds[3]_i_173_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.683 r  deciseconds_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     7.683    deciseconds_reg[3]_i_139_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.781 r  deciseconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.781    deciseconds_reg[3]_i_112_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.961 f  deciseconds_reg[3]_i_85/O[0]
                         net (fo=7, routed)           0.520     8.481    deciseconds6[17]
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.249     8.730 f  deciseconds[3]_i_89/O
                         net (fo=12, routed)          0.633     9.363    deciseconds[3]_i_89_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I3_O)        0.105     9.468 r  deciseconds[3]_i_125/O
                         net (fo=1, routed)           0.586    10.054    deciseconds[3]_i_125_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508    10.562 r  deciseconds_reg[3]_i_94/O[3]
                         net (fo=3, routed)           0.836    11.398    deciseconds_reg[3]_i_94_n_4
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.257    11.655 r  deciseconds[3]_i_77/O
                         net (fo=1, routed)           0.512    12.167    deciseconds[3]_i_77_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.485 r  deciseconds_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.485    deciseconds_reg[3]_i_47_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.583 r  deciseconds_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.583    deciseconds_reg[3]_i_24_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.681 r  deciseconds_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.681    deciseconds_reg[3]_i_12_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.881 r  deciseconds_reg[3]_i_8/O[2]
                         net (fo=55, routed)          0.654    13.535    deciseconds_reg[3]_i_8_n_5
    SLICE_X61Y5          LUT3 (Prop_lut3_I0_O)        0.253    13.788 r  deciseconds[1]_i_225/O
                         net (fo=1, routed)           0.544    14.333    deciseconds[1]_i_225_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    14.769 r  deciseconds_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.769    deciseconds_reg[1]_i_131_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.867 r  deciseconds_reg[1]_i_77/CO[3]
                         net (fo=25, routed)          0.835    15.701    deciseconds_reg[1]_i_77_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.105    15.806 r  deciseconds[1]_i_127/O
                         net (fo=1, routed)           0.569    16.376    deciseconds[1]_i_127_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.105    16.481 r  deciseconds[1]_i_73/O
                         net (fo=1, routed)           0.000    16.481    deciseconds[1]_i_73_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    16.813 r  deciseconds_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.813    deciseconds_reg[1]_i_37_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    17.078 r  deciseconds_reg[1]_i_19/O[1]
                         net (fo=3, routed)           0.408    17.486    deciseconds_reg[1]_i_19_n_6
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.250    17.736 r  deciseconds[1]_i_29/O
                         net (fo=1, routed)           0.381    18.117    deciseconds[1]_i_29_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    18.444 r  deciseconds_reg[1]_i_18/CO[3]
                         net (fo=15, routed)          0.728    19.172    deciseconds_reg[1]_i_18_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.105    19.277 r  deciseconds[3]_i_13/O
                         net (fo=10, routed)          0.375    19.652    deciseconds[3]_i_13_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.105    19.757 r  deciseconds[3]_i_7/O
                         net (fo=36, routed)          0.646    20.403    deciseconds[3]_i_7_n_0
    SLICE_X58Y4          LUT3 (Prop_lut3_I0_O)        0.105    20.508 r  deciseconds[1]_i_395/O
                         net (fo=1, routed)           0.000    20.508    deciseconds[1]_i_395_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    20.715 r  deciseconds_reg[1]_i_307/O[0]
                         net (fo=2, routed)           0.482    21.197    deciseconds_reg[1]_i_307_n_7
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.249    21.446 r  deciseconds[1]_i_311/O
                         net (fo=61, routed)          1.019    22.465    deciseconds[1]_i_311_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I4_O)        0.105    22.570 r  second_ones[0]_i_755/O
                         net (fo=1, routed)           0.680    23.250    second_ones[0]_i_755_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    23.680 r  second_ones_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.680    second_ones_reg[0]_i_724_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.780 r  second_ones_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    23.780    second_ones_reg[0]_i_677_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.880 r  second_ones_reg[0]_i_574/CO[3]
                         net (fo=1, routed)           0.000    23.880    second_ones_reg[0]_i_574_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.980 r  second_ones_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    23.980    second_ones_reg[0]_i_441_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.080 r  second_ones_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.080    second_ones_reg[0]_i_275_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.180 r  second_ones_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    24.180    second_ones_reg[0]_i_468_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.280 r  second_ones_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.280    second_ones_reg[0]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    24.458 r  second_ones_reg[0]_i_535/O[0]
                         net (fo=3, routed)           0.501    24.959    second_ones_reg[0]_i_535_n_7
    SLICE_X53Y11         LUT4 (Prop_lut4_I0_O)        0.238    25.197 r  second_ones[0]_i_546/O
                         net (fo=1, routed)           0.730    25.927    second_ones[0]_i_546_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    26.357 r  second_ones_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.357    second_ones_reg[0]_i_397_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    26.619 r  minutes_reg[3]_i_107/O[3]
                         net (fo=3, routed)           0.482    27.101    minutes_reg[3]_i_107_n_4
    SLICE_X63Y14         LUT3 (Prop_lut3_I2_O)        0.250    27.351 r  minutes[3]_i_111/O
                         net (fo=2, routed)           1.084    28.435    minutes[3]_i_111_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.105    28.540 r  minutes[3]_i_92/O
                         net (fo=1, routed)           0.000    28.540    minutes[3]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.872 r  minutes_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.872    minutes_reg[3]_i_68_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.137 r  second_ones_reg[0]_i_186/O[1]
                         net (fo=7, routed)           0.587    29.725    second_ones_reg[0]_i_186_n_6
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.250    29.975 r  second_ones[0]_i_525/O
                         net (fo=1, routed)           0.000    29.975    second_ones[0]_i_525_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.432 r  second_ones_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    30.432    second_ones_reg[0]_i_373_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.692 r  second_ones_reg[0]_i_220/O[3]
                         net (fo=3, routed)           0.802    31.494    second_ones_reg[0]_i_220_n_4
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.257    31.751 r  second_ones[0]_i_213/O
                         net (fo=1, routed)           0.000    31.751    second_ones[0]_i_213_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.208 r  second_ones_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    32.208    second_ones_reg[0]_i_107_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.306 r  second_ones_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.306    second_ones_reg[0]_i_49_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.438 r  second_ones_reg[0]_i_24/CO[1]
                         net (fo=58, routed)          0.558    32.996    second_ones_reg[0]_i_24_n_2
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.275    33.271 r  second_ones[0]_i_74/O
                         net (fo=1, routed)           0.413    33.683    second_ones[0]_i_74_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    34.211 r  second_ones_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.211    second_ones_reg[0]_i_34_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.311 r  second_ones_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.311    second_ones_reg[0]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.411 r  minutes_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.411    minutes_reg[3]_i_37_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    34.589 f  second_ones_reg[0]_i_42/O[0]
                         net (fo=3, routed)           0.503    35.093    second_ones5[13]
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.238    35.331 r  minutes[0]_i_132/O
                         net (fo=1, routed)           0.000    35.331    minutes[0]_i_132_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    35.771 r  minutes_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    35.771    minutes_reg[0]_i_94_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    36.036 r  minutes_reg[0]_i_58/O[1]
                         net (fo=3, routed)           0.512    36.548    second_ones6[18]
    SLICE_X54Y22         LUT5 (Prop_lut5_I4_O)        0.250    36.798 r  minutes[3]_i_86/O
                         net (fo=28, routed)          0.830    37.628    minutes[3]_i_86_n_0
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.105    37.733 r  minutes[3]_i_42/O
                         net (fo=4, routed)           0.624    38.357    minutes[3]_i_42_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    38.793 r  second_ones_reg[0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    38.793    second_ones_reg[0]_i_471_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.891 r  second_ones_reg[0]_i_470/CO[3]
                         net (fo=1, routed)           0.000    38.891    second_ones_reg[0]_i_470_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    39.156 r  second_ones_reg[0]_i_321/O[1]
                         net (fo=3, routed)           0.653    39.808    second_ones_reg[0]_i_321_n_6
    SLICE_X47Y23         LUT3 (Prop_lut3_I1_O)        0.250    40.058 r  second_ones[0]_i_180/O
                         net (fo=1, routed)           0.396    40.454    second_ones[0]_i_180_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442    40.896 r  second_ones_reg[0]_i_92/O[2]
                         net (fo=2, routed)           0.377    41.274    second_ones_reg[0]_i_92_n_5
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.598    41.872 r  second_ones_reg[0]_i_41/O[1]
                         net (fo=1, routed)           0.381    42.253    second_ones_reg[0]_i_41_n_6
    SLICE_X46Y22         LUT2 (Prop_lut2_I1_O)        0.245    42.498 r  second_ones[0]_i_14/O
                         net (fo=1, routed)           0.000    42.498    second_ones[0]_i_14_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    42.812 r  second_ones_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.812    second_ones_reg[0]_i_4_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    43.069 r  second_ones_reg[0]_i_9/O[1]
                         net (fo=6, routed)           0.701    43.770    second_ones_reg[0]_i_9_n_6
    SLICE_X46Y24         LUT5 (Prop_lut5_I4_O)        0.258    44.028 r  second_ones[2]_i_8/O
                         net (fo=6, routed)           0.999    45.027    second_ones4__0[5]
    SLICE_X47Y27         LUT6 (Prop_lut6_I2_O)        0.283    45.310 r  second_ones[2]_i_2/O
                         net (fo=6, routed)           0.495    45.805    second_ones[2]_i_2_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.105    45.910 r  second_tens[0]_i_2/O
                         net (fo=3, routed)           0.364    46.274    second_tens[0]_i_2_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.105    46.379 r  second_tens[0]_i_1/O
                         net (fo=1, routed)           0.000    46.379    second_tens[0]_i_1_n_0
    SLICE_X46Y27         FDRE                                         r  second_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.248    14.248    clk_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  second_tens_reg[0]/C
                         clock pessimism              0.225    14.473    
                         clock uncertainty           -0.035    14.438    
    SLICE_X46Y27         FDRE (Setup_fdre_C_D)        0.074    14.512    second_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -46.379    
  -------------------------------------------------------------------
                         slack                                -31.868    

Slack (VIOLATED) :        -31.709ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second_tens_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.652ns  (logic 18.458ns (44.314%)  route 23.194ns (55.686%))
  Logic Levels:           77  (CARRY4=47 LUT1=1 LUT2=3 LUT3=8 LUT4=2 LUT5=7 LUT6=9)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.374     4.533    clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.433     4.966 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.284     5.250    counter_reg_n_0_[0]
    SLICE_X52Y0          LUT2 (Prop_lut2_I0_O)        0.105     5.355 r  counter[4]_i_3/O
                         net (fo=9, routed)           0.337     5.692    counter[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.186 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.186    counter_reg[4]_i_2_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.286 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.286    counter_reg[8]_i_2_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.543 f  counter_reg[12]_i_2/O[1]
                         net (fo=9, routed)           0.439     6.981    counter_reg[12]_i_2_n_6
    SLICE_X53Y2          LUT1 (Prop_lut1_I0_O)        0.245     7.226 r  deciseconds[3]_i_173/O
                         net (fo=1, routed)           0.000     7.226    deciseconds[3]_i_173_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.683 r  deciseconds_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     7.683    deciseconds_reg[3]_i_139_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.781 r  deciseconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.781    deciseconds_reg[3]_i_112_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.961 f  deciseconds_reg[3]_i_85/O[0]
                         net (fo=7, routed)           0.520     8.481    deciseconds6[17]
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.249     8.730 f  deciseconds[3]_i_89/O
                         net (fo=12, routed)          0.633     9.363    deciseconds[3]_i_89_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I3_O)        0.105     9.468 r  deciseconds[3]_i_125/O
                         net (fo=1, routed)           0.586    10.054    deciseconds[3]_i_125_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508    10.562 r  deciseconds_reg[3]_i_94/O[3]
                         net (fo=3, routed)           0.836    11.398    deciseconds_reg[3]_i_94_n_4
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.257    11.655 r  deciseconds[3]_i_77/O
                         net (fo=1, routed)           0.512    12.167    deciseconds[3]_i_77_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.485 r  deciseconds_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.485    deciseconds_reg[3]_i_47_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.583 r  deciseconds_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.583    deciseconds_reg[3]_i_24_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.681 r  deciseconds_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.681    deciseconds_reg[3]_i_12_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.881 r  deciseconds_reg[3]_i_8/O[2]
                         net (fo=55, routed)          0.654    13.535    deciseconds_reg[3]_i_8_n_5
    SLICE_X61Y5          LUT3 (Prop_lut3_I0_O)        0.253    13.788 r  deciseconds[1]_i_225/O
                         net (fo=1, routed)           0.544    14.333    deciseconds[1]_i_225_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    14.769 r  deciseconds_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.769    deciseconds_reg[1]_i_131_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.867 r  deciseconds_reg[1]_i_77/CO[3]
                         net (fo=25, routed)          0.835    15.701    deciseconds_reg[1]_i_77_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.105    15.806 r  deciseconds[1]_i_127/O
                         net (fo=1, routed)           0.569    16.376    deciseconds[1]_i_127_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.105    16.481 r  deciseconds[1]_i_73/O
                         net (fo=1, routed)           0.000    16.481    deciseconds[1]_i_73_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    16.813 r  deciseconds_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.813    deciseconds_reg[1]_i_37_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    17.078 r  deciseconds_reg[1]_i_19/O[1]
                         net (fo=3, routed)           0.408    17.486    deciseconds_reg[1]_i_19_n_6
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.250    17.736 r  deciseconds[1]_i_29/O
                         net (fo=1, routed)           0.381    18.117    deciseconds[1]_i_29_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    18.444 r  deciseconds_reg[1]_i_18/CO[3]
                         net (fo=15, routed)          0.728    19.172    deciseconds_reg[1]_i_18_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.105    19.277 r  deciseconds[3]_i_13/O
                         net (fo=10, routed)          0.375    19.652    deciseconds[3]_i_13_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.105    19.757 r  deciseconds[3]_i_7/O
                         net (fo=36, routed)          0.646    20.403    deciseconds[3]_i_7_n_0
    SLICE_X58Y4          LUT3 (Prop_lut3_I0_O)        0.105    20.508 r  deciseconds[1]_i_395/O
                         net (fo=1, routed)           0.000    20.508    deciseconds[1]_i_395_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    20.715 r  deciseconds_reg[1]_i_307/O[0]
                         net (fo=2, routed)           0.482    21.197    deciseconds_reg[1]_i_307_n_7
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.249    21.446 r  deciseconds[1]_i_311/O
                         net (fo=61, routed)          1.019    22.465    deciseconds[1]_i_311_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I4_O)        0.105    22.570 r  second_ones[0]_i_755/O
                         net (fo=1, routed)           0.680    23.250    second_ones[0]_i_755_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    23.680 r  second_ones_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.680    second_ones_reg[0]_i_724_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.780 r  second_ones_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    23.780    second_ones_reg[0]_i_677_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.880 r  second_ones_reg[0]_i_574/CO[3]
                         net (fo=1, routed)           0.000    23.880    second_ones_reg[0]_i_574_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.980 r  second_ones_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    23.980    second_ones_reg[0]_i_441_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.080 r  second_ones_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.080    second_ones_reg[0]_i_275_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.180 r  second_ones_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    24.180    second_ones_reg[0]_i_468_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.280 r  second_ones_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.280    second_ones_reg[0]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    24.458 r  second_ones_reg[0]_i_535/O[0]
                         net (fo=3, routed)           0.501    24.959    second_ones_reg[0]_i_535_n_7
    SLICE_X53Y11         LUT4 (Prop_lut4_I0_O)        0.238    25.197 r  second_ones[0]_i_546/O
                         net (fo=1, routed)           0.730    25.927    second_ones[0]_i_546_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    26.357 r  second_ones_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.357    second_ones_reg[0]_i_397_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    26.619 r  minutes_reg[3]_i_107/O[3]
                         net (fo=3, routed)           0.482    27.101    minutes_reg[3]_i_107_n_4
    SLICE_X63Y14         LUT3 (Prop_lut3_I2_O)        0.250    27.351 r  minutes[3]_i_111/O
                         net (fo=2, routed)           1.084    28.435    minutes[3]_i_111_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.105    28.540 r  minutes[3]_i_92/O
                         net (fo=1, routed)           0.000    28.540    minutes[3]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.872 r  minutes_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.872    minutes_reg[3]_i_68_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.137 r  second_ones_reg[0]_i_186/O[1]
                         net (fo=7, routed)           0.587    29.725    second_ones_reg[0]_i_186_n_6
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.250    29.975 r  second_ones[0]_i_525/O
                         net (fo=1, routed)           0.000    29.975    second_ones[0]_i_525_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.432 r  second_ones_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    30.432    second_ones_reg[0]_i_373_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.692 r  second_ones_reg[0]_i_220/O[3]
                         net (fo=3, routed)           0.802    31.494    second_ones_reg[0]_i_220_n_4
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.257    31.751 r  second_ones[0]_i_213/O
                         net (fo=1, routed)           0.000    31.751    second_ones[0]_i_213_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.208 r  second_ones_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    32.208    second_ones_reg[0]_i_107_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.306 r  second_ones_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.306    second_ones_reg[0]_i_49_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.438 r  second_ones_reg[0]_i_24/CO[1]
                         net (fo=58, routed)          0.558    32.996    second_ones_reg[0]_i_24_n_2
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.275    33.271 r  second_ones[0]_i_74/O
                         net (fo=1, routed)           0.413    33.683    second_ones[0]_i_74_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    34.211 r  second_ones_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.211    second_ones_reg[0]_i_34_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.311 r  second_ones_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.311    second_ones_reg[0]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.411 r  minutes_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.411    minutes_reg[3]_i_37_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    34.589 f  second_ones_reg[0]_i_42/O[0]
                         net (fo=3, routed)           0.503    35.093    second_ones5[13]
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.238    35.331 r  minutes[0]_i_132/O
                         net (fo=1, routed)           0.000    35.331    minutes[0]_i_132_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    35.771 r  minutes_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    35.771    minutes_reg[0]_i_94_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    36.036 r  minutes_reg[0]_i_58/O[1]
                         net (fo=3, routed)           0.512    36.548    second_ones6[18]
    SLICE_X54Y22         LUT5 (Prop_lut5_I4_O)        0.250    36.798 r  minutes[3]_i_86/O
                         net (fo=28, routed)          0.830    37.628    minutes[3]_i_86_n_0
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.105    37.733 r  minutes[3]_i_42/O
                         net (fo=4, routed)           0.624    38.357    minutes[3]_i_42_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    38.793 r  second_ones_reg[0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    38.793    second_ones_reg[0]_i_471_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.891 r  second_ones_reg[0]_i_470/CO[3]
                         net (fo=1, routed)           0.000    38.891    second_ones_reg[0]_i_470_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    39.156 r  second_ones_reg[0]_i_321/O[1]
                         net (fo=3, routed)           0.653    39.808    second_ones_reg[0]_i_321_n_6
    SLICE_X47Y23         LUT3 (Prop_lut3_I1_O)        0.250    40.058 r  second_ones[0]_i_180/O
                         net (fo=1, routed)           0.396    40.454    second_ones[0]_i_180_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442    40.896 r  second_ones_reg[0]_i_92/O[2]
                         net (fo=2, routed)           0.377    41.274    second_ones_reg[0]_i_92_n_5
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.598    41.872 r  second_ones_reg[0]_i_41/O[1]
                         net (fo=1, routed)           0.381    42.253    second_ones_reg[0]_i_41_n_6
    SLICE_X46Y22         LUT2 (Prop_lut2_I1_O)        0.245    42.498 r  second_ones[0]_i_14/O
                         net (fo=1, routed)           0.000    42.498    second_ones[0]_i_14_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    42.812 r  second_ones_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.812    second_ones_reg[0]_i_4_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    43.069 f  second_ones_reg[0]_i_9/O[1]
                         net (fo=6, routed)           0.701    43.770    second_ones_reg[0]_i_9_n_6
    SLICE_X46Y24         LUT5 (Prop_lut5_I2_O)        0.245    44.015 r  second_ones[2]_i_12/O
                         net (fo=6, routed)           0.543    44.558    second_ones4__0[2]
    SLICE_X46Y25         LUT3 (Prop_lut3_I2_O)        0.105    44.663 f  second_ones[2]_i_10/O
                         net (fo=3, routed)           0.262    44.925    second_ones[2]_i_10_n_0
    SLICE_X46Y27         LUT6 (Prop_lut6_I0_O)        0.264    45.189 f  second_tens[3]_i_3/O
                         net (fo=1, routed)           0.438    45.627    second_tens[3]_i_3_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.105    45.732 r  second_tens[3]_i_2/O
                         net (fo=2, routed)           0.348    46.080    second_tens[3]_i_2_n_0
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.105    46.185 r  second_tens[3]_i_1/O
                         net (fo=1, routed)           0.000    46.185    p_4_in
    SLICE_X48Y31         FDRE                                         r  second_tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.255    14.255    clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  second_tens_reg[3]/C
                         clock pessimism              0.225    14.480    
                         clock uncertainty           -0.035    14.445    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)        0.032    14.477    second_tens_reg[3]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -46.185    
  -------------------------------------------------------------------
                         slack                                -31.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.525%)  route 0.148ns (41.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.567     1.450    clk_IBUF_BUFG
    SLICE_X52Y0          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.148     1.762    counter_reg_n_0_[2]
    SLICE_X52Y0          LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    counter[2]_i_1_n_0
    SLICE_X52Y0          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.838     1.965    clk_IBUF_BUFG
    SLICE_X52Y0          FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X52Y0          FDRE (Hold_fdre_C_D)         0.121     1.571    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 second_tens_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second_tens_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  second_tens_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  second_tens_reg[2]/Q
                         net (fo=1, routed)           0.155     1.740    second_tens[2]
    SLICE_X49Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.785 r  second_tens[2]_i_1/O
                         net (fo=2, routed)           0.000     1.785    second_tens[2]_i_1_n_0
    SLICE_X49Y32         FDRE                                         r  second_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  second_tens_reg[2]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.091     1.534    second_tens_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.567     1.450    clk_IBUF_BUFG
    SLICE_X51Y1          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.167     1.758    counter_reg_n_0_[15]
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.803    counter[15]_i_1_n_0
    SLICE_X51Y1          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.838     1.965    clk_IBUF_BUFG
    SLICE_X51Y1          FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X51Y1          FDRE (Hold_fdre_C_D)         0.091     1.541    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  counter_reg[31]/Q
                         net (fo=2, routed)           0.167     1.756    counter_reg_n_0_[31]
    SLICE_X55Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  counter[31]_i_1/O
                         net (fo=1, routed)           0.000     1.801    counter[31]_i_1_n_0
    SLICE_X55Y9          FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.836     1.963    clk_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  counter_reg[31]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y9          FDRE (Hold_fdre_C_D)         0.091     1.539    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.569     1.452    clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.167     1.760    counter_reg_n_0_[6]
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.805    counter[6]_i_1_n_0
    SLICE_X57Y0          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.838     1.965    clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X57Y0          FDRE (Hold_fdre_C_D)         0.091     1.543    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  counter2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  counter2_reg[27]/Q
                         net (fo=15, routed)          0.118     1.702    counter2_reg[27]
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  counter2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    counter2_reg[24]_i_1_n_4
    SLICE_X57Y30         FDRE                                         r  counter2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  counter2_reg[27]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.105     1.548    counter2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.568     1.451    clk_IBUF_BUFG
    SLICE_X56Y3          FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDRE (Prop_fdre_C_Q)         0.164     1.615 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.174     1.789    counter_reg_n_0_[19]
    SLICE_X56Y3          LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.834    counter[19]_i_1_n_0
    SLICE_X56Y3          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.837     1.964    clk_IBUF_BUFG
    SLICE_X56Y3          FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X56Y3          FDRE (Hold_fdre_C_D)         0.120     1.571    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.568     1.451    clk_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.164     1.615 r  counter_reg[25]/Q
                         net (fo=2, routed)           0.174     1.789    counter_reg_n_0_[25]
    SLICE_X56Y6          LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  counter[25]_i_1/O
                         net (fo=1, routed)           0.000     1.834    counter[25]_i_1_n_0
    SLICE_X56Y6          FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.837     1.964    clk_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  counter_reg[25]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X56Y6          FDRE (Hold_fdre_C_D)         0.120     1.571    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.568     1.451    clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.164     1.615 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.174     1.789    counter_reg_n_0_[26]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  counter[26]_i_1/O
                         net (fo=1, routed)           0.000     1.834    counter[26]_i_1_n_0
    SLICE_X56Y4          FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.837     1.964    clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  counter_reg[26]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X56Y4          FDRE (Hold_fdre_C_D)         0.120     1.571    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X54Y8          FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  counter_reg[30]/Q
                         net (fo=2, routed)           0.174     1.786    counter_reg_n_0_[30]
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  counter[30]_i_1/O
                         net (fo=1, routed)           0.000     1.831    counter[30]_i_1_n_0
    SLICE_X54Y8          FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.836     1.963    clk_IBUF_BUFG
    SLICE_X54Y8          FDRE                                         r  counter_reg[30]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X54Y8          FDRE (Hold_fdre_C_D)         0.120     1.568    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y24   counter2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   counter2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   counter2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27   counter2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27   counter2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27   counter2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27   counter2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y28   counter2_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y28   counter2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   counter2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   counter2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   counter2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   counter2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   deciseconds_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   enable_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   counter2_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   deciseconds_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y32   minutes_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   counter2_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   counter2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   counter2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   counter2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   counter2_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y32   minutes_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y32   digit_C_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y32   minutes_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y32   minutes_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y24   counter2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   counter2_reg[10]/C



