// Seed: 1614592178
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  supply1 id_7;
  generate
    for (id_8 = "" ^ id_7; 1; id_7 = 1'h0) assign id_3 = 1;
  endgenerate
  wire id_9 = (id_1);
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wand id_3,
    input uwire id_4,
    output tri0 id_5
);
  specify
    (id_7 => id_8) = 1;
  endspecify module_0(
      id_8, id_7, id_7, id_8
  );
endmodule
