\doxysection{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}
\hypertarget{stm32f4xx__hal__rcc__ex_8h_source}{}\label{stm32f4xx__hal__rcc__ex_8h_source}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_rcc\_ex.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_rcc\_ex.h}}
\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{00021\ }
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00023\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00025\ }
\DoxyCodeLine{00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{00028\ }
\DoxyCodeLine{00037\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00045\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00046\ \{}
\DoxyCodeLine{00047\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a6cbaf84f6566af15e6e4f97a339d5759}{PLLState}};\ \ \ }
\DoxyCodeLine{00050\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a72806832a179af8756b9330de7f7c6a8}{PLLSource}};\ \ }
\DoxyCodeLine{00053\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_af8ae37696b35fd358c1ec1f6391158a4}{PLLM}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00056\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2482608639ebfffc51a41135c979369b}{PLLN}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00060\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4ecedf3ef401fa564aa636824fc3ded0}{PLLP}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00063\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2b69dfec4b8ab52d649a71d141892691}{PLLQ}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\(\backslash\)}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{00068\ \ \ uint32\_t\ PLLR;\ \ \ \ \ \ \ }
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ }}
\DoxyCodeLine{00073\ \}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}};}
\DoxyCodeLine{00074\ }
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{00079\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00080\ \{}
\DoxyCodeLine{00081\ \ \ uint32\_t\ PLLI2SM;\ \ \ \ }
\DoxyCodeLine{00084\ \ \ uint32\_t\ PLLI2SN;\ \ \ \ }
\DoxyCodeLine{00087\ \ \ uint32\_t\ PLLI2SP;\ \ \ \ }
\DoxyCodeLine{00090\ \ \ uint32\_t\ PLLI2SQ;\ \ \ \ }
\DoxyCodeLine{00094\ \ \ uint32\_t\ PLLI2SR;\ \ \ \ }
\DoxyCodeLine{00097\ \}RCC\_PLLI2SInitTypeDef;}
\DoxyCodeLine{00098\ }
\DoxyCodeLine{00102\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00103\ \{}
\DoxyCodeLine{00104\ \ \ uint32\_t\ PLLSAIM;\ \ \ \ }
\DoxyCodeLine{00107\ \ \ uint32\_t\ PLLSAIN;\ \ \ \ }
\DoxyCodeLine{00110\ \ \ uint32\_t\ PLLSAIP;\ \ \ \ }
\DoxyCodeLine{00113\ \ \ uint32\_t\ PLLSAIQ;\ \ \ \ }
\DoxyCodeLine{00116\ \}RCC\_PLLSAIInitTypeDef;}
\DoxyCodeLine{00117\ }
\DoxyCodeLine{00121\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00122\ \{}
\DoxyCodeLine{00123\ \ \ uint32\_t\ PeriphClockSelection;\ }
\DoxyCodeLine{00126\ \ \ RCC\_PLLI2SInitTypeDef\ PLLI2S;\ \ }
\DoxyCodeLine{00129\ \ \ RCC\_PLLSAIInitTypeDef\ PLLSAI;\ \ }
\DoxyCodeLine{00132\ \ \ uint32\_t\ PLLI2SDivQ;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00136\ \ \ uint32\_t\ PLLSAIDivQ;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00140\ \ \ uint32\_t\ Sai1ClockSelection;\ \ \ \ }
\DoxyCodeLine{00143\ \ \ uint32\_t\ Sai2ClockSelection;\ \ \ \ }
\DoxyCodeLine{00146\ \ \ uint32\_t\ I2sApb1ClockSelection;\ \ \ \ }
\DoxyCodeLine{00149\ \ \ uint32\_t\ I2sApb2ClockSelection;\ \ \ \ }
\DoxyCodeLine{00152\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{00155\ \ \ uint32\_t\ SdioClockSelection;\ \ \ \ }
\DoxyCodeLine{00158\ \ \ uint32\_t\ CecClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{00161\ \ \ uint32\_t\ Fmpi2c1ClockSelection;\ \ }
\DoxyCodeLine{00164\ \ \ uint32\_t\ SpdifClockSelection;\ \ \ \ }
\DoxyCodeLine{00167\ \ \ uint32\_t\ Clk48ClockSelection;\ \ \ \ \ }
\DoxyCodeLine{00170\ \ \ uint8\_t\ TIMPresSelection;\ \ \ \ \ \ }
\DoxyCodeLine{00172\ \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{\ \ \ }}
\DoxyCodeLine{00174\ }
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{00179\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00180\ \{}
\DoxyCodeLine{00181\ \ \ uint32\_t\ PeriphClockSelection;\ \ \ }
\DoxyCodeLine{00184\ \ \ uint32\_t\ I2SClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{00187\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{00190\ \ \ uint32\_t\ Lptim1ClockSelection;\ \ \ }
\DoxyCodeLine{00193\ \ \ uint32\_t\ Fmpi2c1ClockSelection;\ \ }
\DoxyCodeLine{00196\ \ \ uint8\_t\ TIMPresSelection;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00198\ \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00200\ }
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{00205\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00206\ \{}
\DoxyCodeLine{00207\ \ \ uint32\_t\ PLLI2SM;\ \ \ \ }
\DoxyCodeLine{00210\ \ \ uint32\_t\ PLLI2SN;\ \ \ \ }
\DoxyCodeLine{00213\ \ \ uint32\_t\ PLLI2SQ;\ \ \ \ }
\DoxyCodeLine{00217\ \ \ uint32\_t\ PLLI2SR;\ \ \ \ }
\DoxyCodeLine{00220\ \}RCC\_PLLI2SInitTypeDef;}
\DoxyCodeLine{00221\ }
\DoxyCodeLine{00225\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00226\ \{}
\DoxyCodeLine{00227\ \ \ uint32\_t\ PeriphClockSelection;\ }
\DoxyCodeLine{00230\ \ \ RCC\_PLLI2SInitTypeDef\ PLLI2S;\ \ }
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{00234\ \ \ uint32\_t\ PLLDivR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00238\ \ \ uint32\_t\ PLLI2SDivR;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ }}
\DoxyCodeLine{00242\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00243\ \ \ uint32\_t\ I2sApb1ClockSelection;\ \ \ \ }
\DoxyCodeLine{00246\ \ \ uint32\_t\ I2sApb2ClockSelection;\ \ \ \ }
\DoxyCodeLine{00249\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{00252\ \ \ uint32\_t\ SdioClockSelection;\ \ \ \ }
\DoxyCodeLine{00255\ \ \ uint32\_t\ Fmpi2c1ClockSelection;\ \ }
\DoxyCodeLine{00258\ \ \ uint32\_t\ Clk48ClockSelection;\ \ \ \ \ }
\DoxyCodeLine{00261\ \ \ uint32\_t\ Dfsdm1ClockSelection;\ \ \ \ }
\DoxyCodeLine{00264\ \ \ uint32\_t\ Dfsdm1AudioClockSelection;}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{00268\ \ \ uint32\_t\ Dfsdm2ClockSelection;\ \ \ \ }
\DoxyCodeLine{00271\ \ \ uint32\_t\ Dfsdm2AudioClockSelection;}
\DoxyCodeLine{00274\ \ \ uint32\_t\ Lptim1ClockSelection;\ \ \ }
\DoxyCodeLine{00277\ \ \ uint32\_t\ SaiAClockSelection;\ \ \ \ \ }
\DoxyCodeLine{00280\ \ \ uint32\_t\ SaiBClockSelection;\ \ \ \ \ }
\DoxyCodeLine{00282\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00283\ }
\DoxyCodeLine{00284\ \ \ uint32\_t\ PLLI2SSelection;\ \ \ \ \ \ }
\DoxyCodeLine{00287\ \ \ uint8\_t\ TIMPresSelection;\ \ \ \ \ \ }
\DoxyCodeLine{00289\ \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00291\ }
\DoxyCodeLine{00292\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{00293\ }
\DoxyCodeLine{00297\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00298\ \{}
\DoxyCodeLine{00299\ \ \ uint32\_t\ PLLI2SN;\ \ \ \ }
\DoxyCodeLine{00303\ \ \ uint32\_t\ PLLI2SR;\ \ \ \ }
\DoxyCodeLine{00307\ \ \ uint32\_t\ PLLI2SQ;\ \ \ \ }
\DoxyCodeLine{00310\ \}RCC\_PLLI2SInitTypeDef;}
\DoxyCodeLine{00311\ }
\DoxyCodeLine{00315\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00316\ \{}
\DoxyCodeLine{00317\ \ \ uint32\_t\ PLLSAIN;\ \ \ \ }
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{00321\ \ \ uint32\_t\ PLLSAIP;\ \ \ \ }
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00325\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00326\ \ \ uint32\_t\ PLLSAIQ;\ \ \ \ }
\DoxyCodeLine{00330\ \ \ uint32\_t\ PLLSAIR;\ \ \ \ }
\DoxyCodeLine{00334\ \}RCC\_PLLSAIInitTypeDef;}
\DoxyCodeLine{00335\ }
\DoxyCodeLine{00339\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00340\ \{}
\DoxyCodeLine{00341\ \ \ uint32\_t\ PeriphClockSelection;\ }
\DoxyCodeLine{00344\ \ \ RCC\_PLLI2SInitTypeDef\ PLLI2S;\ \ }
\DoxyCodeLine{00347\ \ \ RCC\_PLLSAIInitTypeDef\ PLLSAI;\ \ }
\DoxyCodeLine{00350\ \ \ uint32\_t\ PLLI2SDivQ;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00354\ \ \ uint32\_t\ PLLSAIDivQ;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00358\ \ \ uint32\_t\ PLLSAIDivR;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00361\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{00364\ \ \ uint8\_t\ TIMPresSelection;\ \ \ \ \ \ }
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{00367\ \ \ uint32\_t\ Clk48ClockSelection;\ \ }
\DoxyCodeLine{00370\ \ \ uint32\_t\ SdioClockSelection;\ \ \ }
\DoxyCodeLine{00372\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{\ \ }}
\DoxyCodeLine{00373\ \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{00374\ }
\DoxyCodeLine{00375\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00376\ }
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\ ||\(\backslash\)}}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)}}
\DoxyCodeLine{00382\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00383\ \{}
\DoxyCodeLine{00384\ \textcolor{preprocessor}{\#if\ defined(STM32F411xE)}}
\DoxyCodeLine{00385\ \ \ uint32\_t\ PLLI2SM;\ \ \ \ }
\DoxyCodeLine{00387\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00388\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00389\ \ \ uint32\_t\ PLLI2SN;\ \ \ \ }
\DoxyCodeLine{00394\ \ \ uint32\_t\ PLLI2SR;\ \ \ \ }
\DoxyCodeLine{00398\ \}RCC\_PLLI2SInitTypeDef;}
\DoxyCodeLine{00399\ \ }
\DoxyCodeLine{00403\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00404\ \{}
\DoxyCodeLine{00405\ \ \ uint32\_t\ PeriphClockSelection;\ }
\DoxyCodeLine{00408\ \ \ RCC\_PLLI2SInitTypeDef\ PLLI2S;\ \ }
\DoxyCodeLine{00411\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#if\ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ }}
\DoxyCodeLine{00414\ \ \ uint8\_t\ TIMPresSelection;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00417\ \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00423\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00431\ \textcolor{comment}{/*\ Peripheral\ Clock\ source\ for\ STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx\ */}}
\DoxyCodeLine{00432\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{00433\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{00434\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\_APB1\ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\_APB2\ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{00437\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{00438\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_FMPI2C1\ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{00439\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CLK48\ \ \ \ \ \ \ \ \ \ \ 0x00000020U}}
\DoxyCodeLine{00440\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SDIO\ \ \ \ \ \ \ \ \ \ \ \ 0x00000040U}}
\DoxyCodeLine{00441\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_PLLI2S\ \ \ \ \ \ \ \ \ \ 0x00000080U}}
\DoxyCodeLine{00442\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_DFSDM1\ \ \ \ \ \ \ \ \ \ 0x00000100U}}
\DoxyCodeLine{00443\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_DFSDM1\_AUDIO\ \ \ \ 0x00000200U}}
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx)\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_DFSDM2\ \ \ \ \ \ \ \ \ \ 0x00000400U}}
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_DFSDM2\_AUDIO\ \ \ \ 0x00000800U}}
\DoxyCodeLine{00448\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPTIM1\ \ \ \ \ \ \ \ \ \ 0x00001000U}}
\DoxyCodeLine{00449\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAIA\ \ \ \ \ \ \ \ \ \ \ \ 0x00002000U}}
\DoxyCodeLine{00450\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAIB\ \ \ \ \ \ \ \ \ \ \ \ 0x00004000U}}
\DoxyCodeLine{00451\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00452\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00453\ }
\DoxyCodeLine{00454\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Peripheral\ Clock\ source\ for\ STM32F410xx\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_FMPI2C1\ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPTIM1\ \ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00462\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00463\ }
\DoxyCodeLine{00464\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Peripheral\ Clock\ source\ for\ STM32F446xx\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00465\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{00466\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\_APB1\ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{00467\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\_APB2\ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI1\ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI2\ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{00470\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{00471\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000020U}}
\DoxyCodeLine{00472\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CEC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000040U}}
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_FMPI2C1\ \ \ \ \ \ \ \ \ 0x00000080U}}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CLK48\ \ \ \ \ \ \ \ \ \ \ 0x00000100U}}
\DoxyCodeLine{00475\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SDIO\ \ \ \ \ \ \ \ \ \ \ \ 0x00000200U}}
\DoxyCodeLine{00476\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SPDIFRX\ \ \ \ \ \ \ \ \ 0x00000400U}}
\DoxyCodeLine{00477\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_PLLI2S\ \ \ \ \ \ \ \ \ \ 0x00000800U}}
\DoxyCodeLine{00478\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00479\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00480\ \ \ \ \ }
\DoxyCodeLine{00481\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Peripheral\ Clock\ source\ for\ STM32F469xx/STM32F479xx\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00482\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{00483\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{00484\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI\_PLLI2S\ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{00485\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI\_PLLSAI\ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{00486\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LTDC\ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{00487\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{00488\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000020U}}
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_PLLI2S\ \ \ \ \ \ \ \ \ \ 0x00000040U}}
\DoxyCodeLine{00490\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CLK48\ \ \ \ \ \ \ \ \ \ \ 0x00000080U}}
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SDIO\ \ \ \ \ \ \ \ \ \ \ \ 0x00000100U}}
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00493\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00494\ }
\DoxyCodeLine{00495\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/\ Peripheral\ Clock\ source\ for\ STM32F42xxx/STM32F43xxx\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00496\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)}}
\DoxyCodeLine{00497\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{00498\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI\_PLLI2S\ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{00499\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI\_PLLSAI\ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{00500\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LTDC\ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{00502\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000020U}}
\DoxyCodeLine{00503\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_PLLI2S\ \ \ \ \ \ \ \ \ \ 0x00000040U}}
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00505\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00506\ }
\DoxyCodeLine{00507\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/\ Peripheral\ Clock\ source\ for\ STM32F40xxx/STM32F41xxx\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)||\ defined(STM32F417xx)\ ||\(\backslash\)}}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ }}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{00511\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{00512\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_PLLI2S\ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{00513\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00514\ \textcolor{preprocessor}{\#if\ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)}}
\DoxyCodeLine{00515\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{00516\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ */}\textcolor{preprocessor}{\ \ \ \ \ \ }}
\DoxyCodeLine{00517\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F469xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F479xx)\ }}
\DoxyCodeLine{00528\ \textcolor{preprocessor}{\#define\ RCC\_I2SCLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00529\ \textcolor{preprocessor}{\#define\ RCC\_I2SCLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||}}
\DoxyCodeLine{00534\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00535\ }
\DoxyCodeLine{00539\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F446xx)\ ||\(\backslash\)}}
\DoxyCodeLine{00540\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ }}
\DoxyCodeLine{00541\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAIDIVR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00542\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAIDIVR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00010000U}}
\DoxyCodeLine{00543\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAIDIVR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00020000U}}
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAIDIVR\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00030000U}}
\DoxyCodeLine{00545\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00553\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00554\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)}}
\DoxyCodeLine{00555\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SP\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{00556\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SP\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{00557\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SP\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U}}
\DoxyCodeLine{00558\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SP\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{00559\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00567\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ }}
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAIP\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{00569\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAIP\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{00570\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAIP\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U}}
\DoxyCodeLine{00571\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAIP\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{00572\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{00581\ \textcolor{preprocessor}{\#define\ RCC\_SAIACLKSOURCE\_PLLSAI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\#define\ RCC\_SAIACLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00100000U}}
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\#define\ RCC\_SAIACLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00200000U}}
\DoxyCodeLine{00591\ \textcolor{preprocessor}{\#define\ RCC\_SAIBCLKSOURCE\_PLLSAI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\#define\ RCC\_SAIBCLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00400000U}}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\#define\ RCC\_SAIBCLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00800000U}}
\DoxyCodeLine{00597\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00598\ \ \ \ \ \ \ }
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\#define\ RCC\_CLK48CLKSOURCE\_PLLQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\#define\ RCC\_CLK48CLKSOURCE\_PLLSAIP\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\#define\ RCC\_SDIOCLKSOURCE\_CLK48\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\#define\ RCC\_SDIOCLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SDIOSEL)}}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\#define\ RCC\_DSICLKSOURCE\_DSIPHY\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\#define\ RCC\_DSICLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_DSISEL)}}
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00627\ }
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLLSAI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1SRC\_0)}}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1SRC\_1)}}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1SRC)}}
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PLLSAI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI2SRC\_0)}}
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI2SRC\_1)}}
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI2SRC)}}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB1CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB1CLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC\_0)}}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB1CLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC\_1)}}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB1CLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC)}}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB2CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB2CLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC\_0)}}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB2CLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC\_1)}}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB2CLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC)}}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00677\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_0)}}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_1)}}
\DoxyCodeLine{00686\ \textcolor{preprocessor}{\#define\ RCC\_CECCLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\#define\ RCC\_CECCLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_CECSEL)}}
\DoxyCodeLine{00695\ \textcolor{preprocessor}{\#define\ RCC\_CLK48CLKSOURCE\_PLLQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\#define\ RCC\_CLK48CLKSOURCE\_PLLSAIP\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{00704\ \textcolor{preprocessor}{\#define\ RCC\_SDIOCLKSOURCE\_CLK48\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\#define\ RCC\_SDIOCLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_SDIOSEL)}}
\DoxyCodeLine{00713\ \textcolor{preprocessor}{\#define\ RCC\_SPDIFRXCLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\#define\ RCC\_SPDIFRXCLKSOURCE\_PLLI2SP\ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_SPDIFRXSEL)}}
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00720\ }
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{00725\ \textcolor{preprocessor}{\#define\ RCC\_SAIACLKSOURCE\_PLLI2SR\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00726\ \textcolor{preprocessor}{\#define\ RCC\_SAIACLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1ASRC\_0)}}
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\#define\ RCC\_SAIACLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1ASRC\_1)}}
\DoxyCodeLine{00728\ \textcolor{preprocessor}{\#define\ RCC\_SAIACLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1ASRC\_0\ |\ RCC\_DCKCFGR\_SAI1ASRC\_1)}}
\DoxyCodeLine{00736\ \textcolor{preprocessor}{\#define\ RCC\_SAIBCLKSOURCE\_PLLI2SR\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00737\ \textcolor{preprocessor}{\#define\ RCC\_SAIBCLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1BSRC\_0)}}
\DoxyCodeLine{00738\ \textcolor{preprocessor}{\#define\ RCC\_SAIBCLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1BSRC\_1)}}
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\#define\ RCC\_SAIBCLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1BSRC\_0\ |\ RCC\_DCKCFGR\_SAI1BSRC\_1)}}
\DoxyCodeLine{00747\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00748\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_0)}}
\DoxyCodeLine{00749\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_1)}}
\DoxyCodeLine{00750\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_0\ |\ RCC\_DCKCFGR2\_LPTIM1SEL\_1)}}
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM2AUDIOCLKSOURCE\_I2S1\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00760\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM2AUDIOCLKSOURCE\_I2S2\ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_CKDFSDM2ASEL)}}
\DoxyCodeLine{00768\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM2CLKSOURCE\_PCLK2\ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00769\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM2CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_CKDFSDM1SEL)}}
\DoxyCodeLine{00774\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00775\ }
\DoxyCodeLine{00776\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{00780\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ \ 0x00000000U\ }}
\DoxyCodeLine{00781\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_PLLI2SCFGR\_PLLI2SSRC)}}
\DoxyCodeLine{00789\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1AUDIOCLKSOURCE\_I2S1\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00790\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1AUDIOCLKSOURCE\_I2S2\ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_CKDFSDM1ASEL)}}
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1CLKSOURCE\_PCLK2\ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_CKDFSDM1SEL)}}
\DoxyCodeLine{00807\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB1CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00808\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB1CLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC\_0)}}
\DoxyCodeLine{00809\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB1CLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC\_1)}}
\DoxyCodeLine{00810\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB1CLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC)}}
\DoxyCodeLine{00818\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB2CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00819\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB2CLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC\_0)}}
\DoxyCodeLine{00820\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB2CLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC\_1)}}
\DoxyCodeLine{00821\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB2CLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC)}}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_0)}}
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_1)}}
\DoxyCodeLine{00839\ \textcolor{preprocessor}{\#define\ RCC\_CLK48CLKSOURCE\_PLLQ\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00840\ \textcolor{preprocessor}{\#define\ RCC\_CLK48CLKSOURCE\_PLLI2SQ\ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\#define\ RCC\_SDIOCLKSOURCE\_CLK48\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00849\ \textcolor{preprocessor}{\#define\ RCC\_SDIOCLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_SDIOSEL)}}
\DoxyCodeLine{00853\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00854\ }
\DoxyCodeLine{00855\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{00856\ }
\DoxyCodeLine{00860\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPBCLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00861\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPBCLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2SSRC\_0)}}
\DoxyCodeLine{00862\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPBCLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2SSRC\_1)}}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00871\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_0)}}
\DoxyCodeLine{00872\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_1)}}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_0)}}
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_1)}}
\DoxyCodeLine{00883\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_0\ |\ RCC\_DCKCFGR2\_LPTIM1SEL\_1)}}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00888\ }
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\(\backslash\)}}
\DoxyCodeLine{00890\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F410Rx)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\(\backslash\)}}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\(\backslash\)}}
\DoxyCodeLine{00893\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#define\ RCC\_TIMPRES\_DESACTIVATED\ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{00898\ \textcolor{preprocessor}{\#define\ RCC\_TIMPRES\_ACTIVATED\ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{00902\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F401xC\ ||\ STM32F401xE\ ||\(\backslash\)}}
\DoxyCodeLine{00903\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F410xx\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\(\backslash\)}}
\DoxyCodeLine{00904\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00905\ }
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F411xE)\ ||\(\backslash\)}}
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\(\backslash\)}}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\(\backslash\)}}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F423xx)}}
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_LOWPOWER\_MODE\ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_HIGHDRIVE\_MODE\ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410xx\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\(\backslash\)}}
\DoxyCodeLine{00919\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00920\ }
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00924\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_PLLI2SCLK\ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2\_0}}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2\_1}}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2}}
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||}}
\DoxyCodeLine{00937\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||}}
\DoxyCodeLine{00938\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F412Rx\ ||\ STM32F413xx\ |\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00939\ }
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_I2SCLK\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2\_0}}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2\_1}}
\DoxyCodeLine{00947\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2}}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00952\ }
\DoxyCodeLine{00957\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00961\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ STM32F42xxx/STM32F43xxx/STM32F469xx/STM32F479xx\ -\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00962\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{00972\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{00973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00976\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{00979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00984\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{00986\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{00987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00988\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00992\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{00993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00998\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{01001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{01003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01004\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01005\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01006\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{01008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{01010\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01023\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{01024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01026\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{01045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01047\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACEN);\(\backslash\)}}
\DoxyCodeLine{01050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACEN);\(\backslash\)}}
\DoxyCodeLine{01052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01054\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACTXEN);\(\backslash\)}}
\DoxyCodeLine{01057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACTXEN);\(\backslash\)}}
\DoxyCodeLine{01059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACRXEN);\(\backslash\)}}
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACRXEN);\(\backslash\)}}
\DoxyCodeLine{01066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01068\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACPTPEN);\(\backslash\)}}
\DoxyCodeLine{01071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01072\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACPTPEN);\(\backslash\)}}
\DoxyCodeLine{01073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01075\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{01078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{01080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01082\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{01085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01089\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{01090\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{01091\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOFEN))}}
\DoxyCodeLine{01092\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOGEN))}}
\DoxyCodeLine{01093\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOIEN))}}
\DoxyCodeLine{01094\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOJEN))}}
\DoxyCodeLine{01095\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOKEN))}}
\DoxyCodeLine{01096\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_DMA2DEN))}}
\DoxyCodeLine{01097\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_ETHMACEN))}}
\DoxyCodeLine{01098\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_ETHMACTXEN))}}
\DoxyCodeLine{01099\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_ETHMACRXEN))}}
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_DISABLE()\ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_ETHMACPTPEN))}}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE()\ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_OTGHSEN))}}
\DoxyCodeLine{01102\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE()\ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_OTGHSULPIEN))}}
\DoxyCodeLine{01103\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_BKPSRAMEN))}}
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE()\ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CCMDATARAMEN))}}
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{01106\ }
\DoxyCodeLine{01110\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH\_CLK\_ENABLE()\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMAC\_CLK\_ENABLE();\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACTX\_CLK\_ENABLE();\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACRX\_CLK\_ENABLE();\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01114\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01118\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH\_CLK\_DISABLE()\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACTX\_CLK\_DISABLE();\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01120\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACRX\_CLK\_DISABLE();\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMAC\_CLK\_DISABLE();\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01134\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ !=\ RESET)\ }}
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ !=\ RESET)\ }}
\DoxyCodeLine{01136\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOFEN))\ !=\ RESET)\ }}
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOGEN))\ !=\ RESET)}}
\DoxyCodeLine{01138\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOIEN))\ !=\ RESET)\ }}
\DoxyCodeLine{01139\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOJEN))\ !=\ RESET)\ }}
\DoxyCodeLine{01140\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOKEN))\ !=\ RESET)}}
\DoxyCodeLine{01141\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_DMA2DEN))\ !=\ RESET)\ }}
\DoxyCodeLine{01142\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACEN))\ !=\ RESET)\ }}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACTXEN))\ !=\ RESET)}}
\DoxyCodeLine{01144\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACRXEN))\ !=\ RESET)}}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACPTPEN))\ !=\ RESET)}}
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSEN))\ !=\ RESET)}}
\DoxyCodeLine{01147\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED()\ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSULPIEN))\ !=\ RESET)}}
\DoxyCodeLine{01148\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_BKPSRAMEN))\ !=\ RESET)}}
\DoxyCodeLine{01149\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ !=\ RESET)\ }}
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ !=\ RESET)}}
\DoxyCodeLine{01151\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_ENABLED()\ \ \ \&\&\ \(\backslash\)}}
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_ENABLED()\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{01153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_ENABLED())\ }}
\DoxyCodeLine{01154\ }
\DoxyCodeLine{01155\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ ==\ RESET)\ }}
\DoxyCodeLine{01156\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ ==\ RESET)\ }}
\DoxyCodeLine{01157\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOFEN))\ ==\ RESET)\ }}
\DoxyCodeLine{01158\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOGEN))\ ==\ RESET)}}
\DoxyCodeLine{01159\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOIEN))\ ==\ RESET)\ }}
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOJEN))\ ==\ RESET)\ }}
\DoxyCodeLine{01161\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOKEN))\ ==\ RESET)}}
\DoxyCodeLine{01162\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_DMA2DEN))\ ==\ RESET)\ }}
\DoxyCodeLine{01163\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACEN))\ ==\ RESET)\ }}
\DoxyCodeLine{01164\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACTXEN))\ ==\ RESET)}}
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACRXEN))\ ==\ RESET)}}
\DoxyCodeLine{01166\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACPTPEN))\ ==\ RESET)}}
\DoxyCodeLine{01167\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSEN))\ ==\ RESET)}}
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSULPIEN))\ ==\ RESET)}}
\DoxyCodeLine{01169\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_BKPSRAMEN))\ ==\ RESET)}}
\DoxyCodeLine{01170\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ ==\ RESET)\ }}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ ==\ RESET)}}
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_DISABLED()\ \ \ \&\&\ \(\backslash\)}}
\DoxyCodeLine{01173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_DISABLED()\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_DISABLED())}}
\DoxyCodeLine{01186\ \textcolor{preprocessor}{\ \#define\ \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{01191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01193\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()\ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{01194\ }
\DoxyCodeLine{01195\ \textcolor{preprocessor}{\#if\ defined(STM32F437xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{01196\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{01201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{01206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{01208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01210\ }
\DoxyCodeLine{01211\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_DISABLE()\ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_CRYPEN))}}
\DoxyCodeLine{01212\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_DISABLE()\ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_HASHEN))}}
\DoxyCodeLine{01213\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F437xx\ ||\ STM32F439xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01214\ }
\DoxyCodeLine{01215\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()\ \ do\ \{(RCC-\/>AHB2ENR\ |=\ (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{01216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{01217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0U)}}
\DoxyCodeLine{01218\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01219\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE()\ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_OTGFSEN))}}
\DoxyCodeLine{01220\ }
\DoxyCodeLine{01221\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{01224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{01226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01228\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()\ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{01240\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_DCMIEN))\ !=\ RESET)}}
\DoxyCodeLine{01241\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_DCMIEN))\ ==\ RESET)}}
\DoxyCodeLine{01242\ }
\DoxyCodeLine{01243\ \textcolor{preprocessor}{\#if\ defined(STM32F437xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{01244\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_CRYPEN))\ !=\ RESET)}}
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_CRYPEN))\ ==\ RESET)}}
\DoxyCodeLine{01246\ }
\DoxyCodeLine{01247\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_HASHEN))\ !=\ RESET)}}
\DoxyCodeLine{01248\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_HASHEN))\ ==\ RESET)}}
\DoxyCodeLine{01249\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F437xx\ ||\ STM32F439xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01250\ }
\DoxyCodeLine{01251\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ !=\ RESET)}}
\DoxyCodeLine{01252\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ ==\ RESET)}}
\DoxyCodeLine{01253\ }
\DoxyCodeLine{01254\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_RNGEN))\ !=\ RESET)\ }}
\DoxyCodeLine{01255\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_RNGEN))\ ==\ RESET)\ \ \ \ \ }}
\DoxyCodeLine{01267\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{01270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{01272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01274\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_DISABLE()\ \ (RCC-\/>AHB3ENR\ \&=\ \string~(RCC\_AHB3ENR\_FMCEN))}}
\DoxyCodeLine{01275\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{01276\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{01279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{01281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01282\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01283\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE()\ \ (RCC-\/>AHB3ENR\ \&=\ \string~(RCC\_AHB3ENR\_QSPIEN))}}
\DoxyCodeLine{01284\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01297\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_FMCEN))\ !=\ RESET)}}
\DoxyCodeLine{01298\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_FMCEN))\ ==\ RESET)}}
\DoxyCodeLine{01299\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{01300\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_QSPIEN))\ !=\ RESET)}}
\DoxyCodeLine{01301\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_QSPIEN))\ ==\ RESET)}}
\DoxyCodeLine{01302\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{\ \ }}
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{01317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{01324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01328\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01329\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01330\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{01331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{01333\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01335\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{01338\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{01340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01341\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01342\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{01345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01346\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{01347\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01348\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01349\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01350\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01351\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{01352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{01354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01356\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{01359\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01360\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{01361\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01363\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01364\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01365\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{01366\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01367\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{01368\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01369\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01370\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01371\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01372\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{01373\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01374\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{01375\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01376\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01377\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{01380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{01382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01383\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01384\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01385\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{01387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{01389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01391\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01392\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{01394\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01395\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{01396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01397\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01398\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01399\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01400\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{01401\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01402\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{01403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01405\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01406\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01407\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{01408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{01410\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01411\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01412\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{01415\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{01417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01419\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{01422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{01424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01426\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01427\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{01429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{01431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01433\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{01436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{01438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01439\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01440\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01441\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01442\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{01443\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01444\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{01445\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01446\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01447\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{01448\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{01449\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{01450\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{01451\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{01452\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{01453\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM7EN))}}
\DoxyCodeLine{01454\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM12EN))}}
\DoxyCodeLine{01455\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM13EN))}}
\DoxyCodeLine{01456\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM14EN))}}
\DoxyCodeLine{01457\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()\ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_USART3EN))}}
\DoxyCodeLine{01458\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART4EN))}}
\DoxyCodeLine{01459\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART5EN))}}
\DoxyCodeLine{01460\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN1EN))}}
\DoxyCodeLine{01461\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN2EN))}}
\DoxyCodeLine{01462\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_DACEN))}}
\DoxyCodeLine{01463\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART7EN))}}
\DoxyCodeLine{01464\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART8EN))}}
\DoxyCodeLine{01476\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{01477\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ !=\ RESET)\ }}
\DoxyCodeLine{01478\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ !=\ RESET)}}
\DoxyCodeLine{01479\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ !=\ RESET)\ }}
\DoxyCodeLine{01480\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ !=\ RESET)}}
\DoxyCodeLine{01481\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ !=\ RESET)\ }}
\DoxyCodeLine{01482\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ !=\ RESET)\ }}
\DoxyCodeLine{01483\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM12EN))\ !=\ RESET)\ }}
\DoxyCodeLine{01484\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM13EN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{01485\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ !=\ RESET)\ }}
\DoxyCodeLine{01486\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ !=\ RESET)\ }}
\DoxyCodeLine{01487\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART4EN))\ !=\ RESET)\ }}
\DoxyCodeLine{01488\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART5EN))\ !=\ RESET)\ }}
\DoxyCodeLine{01489\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))\ !=\ RESET)}}
\DoxyCodeLine{01490\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN2EN))\ !=\ RESET)}}
\DoxyCodeLine{01491\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ !=\ RESET)\ }}
\DoxyCodeLine{01492\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART7EN))\ !=\ RESET)}}
\DoxyCodeLine{01493\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART8EN))\ !=\ RESET)\ }}
\DoxyCodeLine{01494\ }
\DoxyCodeLine{01495\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{01496\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ ==\ RESET)\ }}
\DoxyCodeLine{01497\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ ==\ RESET)}}
\DoxyCodeLine{01498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ ==\ RESET)\ }}
\DoxyCodeLine{01499\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ ==\ RESET)}}
\DoxyCodeLine{01500\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ ==\ RESET)\ }}
\DoxyCodeLine{01501\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ ==\ RESET)\ }}
\DoxyCodeLine{01502\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM12EN))\ ==\ RESET)\ }}
\DoxyCodeLine{01503\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM13EN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{01504\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ ==\ RESET)\ }}
\DoxyCodeLine{01505\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ ==\ RESET)\ }}
\DoxyCodeLine{01506\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART4EN))\ ==\ RESET)\ }}
\DoxyCodeLine{01507\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART5EN))\ ==\ RESET)\ }}
\DoxyCodeLine{01508\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))\ ==\ RESET)}}
\DoxyCodeLine{01509\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN2EN))\ ==\ RESET)}}
\DoxyCodeLine{01510\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ ==\ RESET)\ }}
\DoxyCodeLine{01511\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART7EN))\ ==\ RESET)}}
\DoxyCodeLine{01512\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART8EN))\ ==\ RESET)\ }}
\DoxyCodeLine{01524\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01525\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01526\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{01527\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01528\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{01529\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01530\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01531\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01532\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01533\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{01534\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01535\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{01536\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01538\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01539\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01540\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{01541\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01542\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{01543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01544\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01545\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01546\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01547\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{01548\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01549\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{01550\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01551\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01552\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01553\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01554\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{01555\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01556\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{01557\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01559\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01560\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01561\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{01562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01563\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{01564\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01565\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01566\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01567\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01568\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{01569\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01570\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{01571\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01572\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01573\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01574\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{01576\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01577\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{01578\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01579\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01580\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01581\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01582\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{01583\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{01585\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01587\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{01588\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{01589\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{01590\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM8EN))}}
\DoxyCodeLine{01591\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_ADC2EN))}}
\DoxyCodeLine{01592\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_ADC3EN))}}
\DoxyCodeLine{01593\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI5EN))}}
\DoxyCodeLine{01594\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI6EN))}}
\DoxyCodeLine{01595\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SAI1EN))}}
\DoxyCodeLine{01596\ }
\DoxyCodeLine{01597\ \textcolor{preprocessor}{\#if\ defined(STM32F429xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{01598\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{01601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{01603\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01604\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01605\ }
\DoxyCodeLine{01606\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLK\_DISABLE()\ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_LTDCEN))}}
\DoxyCodeLine{01607\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01608\ }
\DoxyCodeLine{01609\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{01610\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{01612\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{01613\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01614\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{01615\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01616\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01617\ }
\DoxyCodeLine{01618\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CLK\_DISABLE()\ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_DSIEN))}}
\DoxyCodeLine{01619\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01631\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM8EN))\ !=\ RESET)}}
\DoxyCodeLine{01632\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC2EN))\ !=\ RESET)}}
\DoxyCodeLine{01633\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC3EN))\ !=\ RESET)\ }}
\DoxyCodeLine{01634\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI5EN))\ !=\ RESET)\ }}
\DoxyCodeLine{01635\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI6EN))\ !=\ RESET)\ }}
\DoxyCodeLine{01636\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SAI1EN))\ !=\ RESET)\ }}
\DoxyCodeLine{01637\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ !=\ RESET)}}
\DoxyCodeLine{01638\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ !=\ RESET)}}
\DoxyCodeLine{01639\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))!=\ RESET)\ \ }}
\DoxyCodeLine{01640\ }
\DoxyCodeLine{01641\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ ==\ RESET)}}
\DoxyCodeLine{01642\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ ==\ RESET)}}
\DoxyCodeLine{01643\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))==\ RESET)}}
\DoxyCodeLine{01644\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM8EN))\ ==\ RESET)}}
\DoxyCodeLine{01645\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC2EN))\ ==\ RESET)}}
\DoxyCodeLine{01646\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC3EN))\ ==\ RESET)}}
\DoxyCodeLine{01647\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI5EN))\ ==\ RESET)}}
\DoxyCodeLine{01648\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI6EN))\ ==\ RESET)}}
\DoxyCodeLine{01649\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SAI1EN))\ ==\ RESET)}}
\DoxyCodeLine{01650\ }
\DoxyCodeLine{01651\ \textcolor{preprocessor}{\#if\ defined(STM32F429xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{01652\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_LTDCEN))\ !=\ RESET)}}
\DoxyCodeLine{01653\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_LTDCEN))\ ==\ RESET)}}
\DoxyCodeLine{01654\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01655\ }
\DoxyCodeLine{01656\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{01657\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_DSIEN))\ !=\ RESET)}}
\DoxyCodeLine{01658\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_DSIEN))\ ==\ RESET)}}
\DoxyCodeLine{01659\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01668\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{01669\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{01670\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{01671\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{01672\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{01673\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_FORCE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_ETHMACRST))}}
\DoxyCodeLine{01674\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{01675\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOJRST))}}
\DoxyCodeLine{01676\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOKRST))}}
\DoxyCodeLine{01677\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_DMA2DRST))}}
\DoxyCodeLine{01678\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{01679\ }
\DoxyCodeLine{01680\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{01681\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{01682\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{01683\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{01684\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{01685\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_RELEASE\_RESET()\ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_ETHMACRST))}}
\DoxyCodeLine{01686\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{01687\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOJRST))}}
\DoxyCodeLine{01688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOKRST))}}
\DoxyCodeLine{01689\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_DMA2DRST))}}
\DoxyCodeLine{01690\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{01699\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB2RSTR\ =\ 0xFFFFFFFFU)\ }}
\DoxyCodeLine{01700\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{01701\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{01702\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{01703\ }
\DoxyCodeLine{01704\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{01705\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{01706\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{01707\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{01708\ }
\DoxyCodeLine{01709\ \textcolor{preprocessor}{\#if\ defined(STM32F437xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F479xx)\ }}
\DoxyCodeLine{01710\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{01711\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{01712\ }
\DoxyCodeLine{01713\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{01714\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{01715\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F437xx\ ||\ STM32F439xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01724\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0xFFFFFFFFU)}}
\DoxyCodeLine{01725\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0x00U)\ }}
\DoxyCodeLine{01726\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{01727\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_RELEASE\_RESET()\ \ (RCC-\/>AHB3RSTR\ \&=\ \string~(RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{01728\ }
\DoxyCodeLine{01729\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{01730\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{01731\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~(RCC\_AHB3RSTR\_QSPIRST))\ \ }}
\DoxyCodeLine{01732\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01741\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{01742\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{01743\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{01744\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{01745\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{01746\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_FORCE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{01747\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{01748\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{01749\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{01750\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{01751\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{01752\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART7RST))}}
\DoxyCodeLine{01753\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART8RST))}}
\DoxyCodeLine{01754\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{01755\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{01756\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{01757\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{01758\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{01759\ }
\DoxyCodeLine{01760\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{01761\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{01762\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{01763\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{01764\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{01765\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{01766\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{01767\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{01768\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{01769\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{01770\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()\ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{01771\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{01772\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{01773\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{01774\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{01775\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{01776\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART7RST))}}
\DoxyCodeLine{01777\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART8RST))}}
\DoxyCodeLine{01786\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{01787\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{01788\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI6RST))}}
\DoxyCodeLine{01789\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{01790\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{01791\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{01792\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()\ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{01793\ }
\DoxyCodeLine{01794\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{01795\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{01796\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()(RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{01797\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{01798\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{01799\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI6RST))}}
\DoxyCodeLine{01800\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{01801\ }
\DoxyCodeLine{01802\ \textcolor{preprocessor}{\#if\ defined(STM32F429xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{01803\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_LTDCRST))}}
\DoxyCodeLine{01804\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_LTDCRST))}}
\DoxyCodeLine{01805\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F429xx||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01806\ }
\DoxyCodeLine{01807\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{01808\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ \ (RCC\_APB2RSTR\_DSIRST))}}
\DoxyCodeLine{01809\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_DSIRST))}}
\DoxyCodeLine{01810\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01823\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{01824\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{01825\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{01826\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{01827\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOILPEN))}}
\DoxyCodeLine{01828\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{01829\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETHMACLPEN))}}
\DoxyCodeLine{01830\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETHMACTXLPEN))}}
\DoxyCodeLine{01831\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETHMACRXLPEN))}}
\DoxyCodeLine{01832\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETHMACPTPLPEN))}}
\DoxyCodeLine{01833\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{01834\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{01835\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOJLPEN))}}
\DoxyCodeLine{01836\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOKLPEN))}}
\DoxyCodeLine{01837\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM3LPEN))}}
\DoxyCodeLine{01838\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{01839\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{01840\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{01841\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{01842\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{01843\ }
\DoxyCodeLine{01844\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{01845\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{01846\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{01847\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{01848\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOILPEN))}}
\DoxyCodeLine{01849\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{01850\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_ETHMACLPEN))}}
\DoxyCodeLine{01851\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_ETHMACTXLPEN))}}
\DoxyCodeLine{01852\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_ETHMACRXLPEN))}}
\DoxyCodeLine{01853\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_ETHMACPTPLPEN))}}
\DoxyCodeLine{01854\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{01855\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{01856\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOJLPEN))}}
\DoxyCodeLine{01857\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOKLPEN))}}
\DoxyCodeLine{01858\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{01859\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{01860\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{01861\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{01862\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{01875\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{01876\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{01877\ }
\DoxyCodeLine{01878\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{01879\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{01880\ }
\DoxyCodeLine{01881\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{01882\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{01883\ }
\DoxyCodeLine{01884\ \textcolor{preprocessor}{\#if\ defined(STM32F437xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F479xx)\ }}
\DoxyCodeLine{01885\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{01886\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{01887\ }
\DoxyCodeLine{01888\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{01889\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{01890\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F437xx\ ||\ STM32F439xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01903\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{01904\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB3LPENR\ \&=\ \string~(RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{01905\ }
\DoxyCodeLine{01906\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{01907\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{01908\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB3LPENR\ \&=\ \string~(RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{01909\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01922\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{01923\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{01924\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{01925\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{01926\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{01927\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{01928\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{01929\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{01930\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{01931\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{01932\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{01933\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART7LPEN))}}
\DoxyCodeLine{01934\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART8LPEN))}}
\DoxyCodeLine{01935\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{01936\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{01937\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{01938\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{01939\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{01940\ }
\DoxyCodeLine{01941\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{01942\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{01943\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{01944\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{01945\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{01946\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{01947\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{01948\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{01949\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{01950\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{01951\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{01952\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{01953\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{01954\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{01955\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{01956\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{01957\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART7LPEN))}}
\DoxyCodeLine{01958\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART8LPEN))}}
\DoxyCodeLine{01971\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{01972\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{01973\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{01974\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{01975\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI6LPEN))}}
\DoxyCodeLine{01976\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{01977\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{01978\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{01979\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()(RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{01980\ }
\DoxyCodeLine{01981\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{01982\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{01983\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{01984\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{01985\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{01986\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{01987\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{01988\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI6LPEN))}}
\DoxyCodeLine{01989\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{01990\ }
\DoxyCodeLine{01991\ \textcolor{preprocessor}{\#if\ defined(STM32F429xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{01992\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_LTDCLPEN))}}
\DoxyCodeLine{01993\ }
\DoxyCodeLine{01994\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_LTDCLPEN))}}
\DoxyCodeLine{01995\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01996\ }
\DoxyCodeLine{01997\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{01998\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB2LPENR\ |=\ \ (RCC\_APB2LPENR\_DSILPEN))}}
\DoxyCodeLine{01999\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_DSILPEN))}}
\DoxyCodeLine{02000\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02004\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02005\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02006\ }
\DoxyCodeLine{02007\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ STM32F40xxx/STM32F41xxx-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02008\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)||\ defined(STM32F417xx)}}
\DoxyCodeLine{02016\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{02019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{02021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02023\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02025\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{02026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{02028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02030\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{02033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{02035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02037\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{02040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{02042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02044\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{02047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{02049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02051\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{02054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{02056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02058\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02060\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{02061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{02063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02065\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{02068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{02070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02072\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{02075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{02077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02079\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{02082\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{02084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02086\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{02087\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{02088\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOFEN))}}
\DoxyCodeLine{02089\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOGEN))}}
\DoxyCodeLine{02090\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOIEN))}}
\DoxyCodeLine{02091\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE()\ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_OTGHSEN))}}
\DoxyCodeLine{02092\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE()\ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_OTGHSULPIEN))}}
\DoxyCodeLine{02093\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_BKPSRAMEN))}}
\DoxyCodeLine{02094\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE()\ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CCMDATARAMEN))}}
\DoxyCodeLine{02095\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{02096\ \textcolor{preprocessor}{\#if\ defined(STM32F407xx)||\ defined(STM32F417xx)}}
\DoxyCodeLine{02100\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACEN);\(\backslash\)}}
\DoxyCodeLine{02103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACEN);\(\backslash\)}}
\DoxyCodeLine{02105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02107\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACTXEN);\(\backslash\)}}
\DoxyCodeLine{02110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACTXEN);\(\backslash\)}}
\DoxyCodeLine{02112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02114\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACRXEN);\(\backslash\)}}
\DoxyCodeLine{02117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACRXEN);\(\backslash\)}}
\DoxyCodeLine{02119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02120\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02121\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACPTPEN);\(\backslash\)}}
\DoxyCodeLine{02124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACPTPEN);\(\backslash\)}}
\DoxyCodeLine{02126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02128\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH\_CLK\_ENABLE()\ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMAC\_CLK\_ENABLE();\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACTX\_CLK\_ENABLE();\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACRX\_CLK\_ENABLE();\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02133\ }
\DoxyCodeLine{02137\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_CLK\_DISABLE()\ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_ETHMACEN))}}
\DoxyCodeLine{02138\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_DISABLE()\ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_ETHMACTXEN))}}
\DoxyCodeLine{02139\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_DISABLE()\ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_ETHMACRXEN))}}
\DoxyCodeLine{02140\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_DISABLE()\ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_ETHMACPTPEN))\ \ }}
\DoxyCodeLine{02141\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH\_CLK\_DISABLE()\ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACTX\_CLK\_DISABLE();\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACRX\_CLK\_DISABLE();\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMAC\_CLK\_DISABLE();\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02146\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02158\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_BKPSRAMEN))\ !=\ RESET)}}
\DoxyCodeLine{02159\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ !=\ RESET)}}
\DoxyCodeLine{02160\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ !=\ RESET)}}
\DoxyCodeLine{02161\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ !=\ RESET)}}
\DoxyCodeLine{02162\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ !=\ RESET)}}
\DoxyCodeLine{02163\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOIEN))\ !=\ RESET)}}
\DoxyCodeLine{02164\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOFEN))\ !=\ RESET)}}
\DoxyCodeLine{02165\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOGEN))\ !=\ RESET)}}
\DoxyCodeLine{02166\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSEN))\ !=\ RESET)}}
\DoxyCodeLine{02167\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSULPIEN))\ !=\ RESET)}}
\DoxyCodeLine{02168\ }
\DoxyCodeLine{02169\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ ==\ RESET)}}
\DoxyCodeLine{02170\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ ==\ RESET)}}
\DoxyCodeLine{02171\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOFEN))\ ==\ RESET)}}
\DoxyCodeLine{02172\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOGEN))\ ==\ RESET)}}
\DoxyCodeLine{02173\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOIEN))\ ==\ RESET)}}
\DoxyCodeLine{02174\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSEN))\ ==\ RESET)}}
\DoxyCodeLine{02175\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSULPIEN))==\ RESET)}}
\DoxyCodeLine{02176\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_BKPSRAMEN))\ ==\ RESET)}}
\DoxyCodeLine{02177\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ ==\ RESET)}}
\DoxyCodeLine{02178\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ ==\ RESET)}}
\DoxyCodeLine{02179\ \textcolor{preprocessor}{\#if\ defined(STM32F407xx)||\ defined(STM32F417xx)}}
\DoxyCodeLine{02183\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACEN))\ !=\ RESET)}}
\DoxyCodeLine{02184\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACTXEN))\ !=\ RESET)}}
\DoxyCodeLine{02185\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACRXEN))\ !=\ RESET)}}
\DoxyCodeLine{02186\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACPTPEN))\ !=\ RESET)}}
\DoxyCodeLine{02187\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (\_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_ENABLED()\ \ \ \&\&\ \(\backslash\)}}
\DoxyCodeLine{02188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_ENABLED()\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{02189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_ENABLED())}}
\DoxyCodeLine{02193\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACEN))\ ==\ RESET)}}
\DoxyCodeLine{02194\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACTXEN))\ ==\ RESET)}}
\DoxyCodeLine{02195\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACRXEN))\ ==\ RESET)}}
\DoxyCodeLine{02196\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACPTPEN))\ ==\ RESET)}}
\DoxyCodeLine{02197\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (\_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_DISABLED()\ \ \ \&\&\ \(\backslash\)}}
\DoxyCodeLine{02198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_DISABLED()\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{02199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_DISABLED())}}
\DoxyCodeLine{02200\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02212\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()\ \ do\ \{(RCC-\/>AHB2ENR\ |=\ (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{02213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{02214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0U)}}
\DoxyCodeLine{02215\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02216\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE()\ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_OTGFSEN))}}
\DoxyCodeLine{02217\ }
\DoxyCodeLine{02218\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{02221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{02223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02225\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()\ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{02226\ }
\DoxyCodeLine{02227\ \textcolor{preprocessor}{\#if\ defined(STM32F407xx)||\ defined(STM32F417xx)\ }}
\DoxyCodeLine{02228\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{02231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02232\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{02233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02235\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()\ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{02236\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02237\ }
\DoxyCodeLine{02238\ \textcolor{preprocessor}{\#if\ defined(STM32F415xx)\ ||\ defined(STM32F417xx)}}
\DoxyCodeLine{02239\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{02242\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{02244\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02246\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{02249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{02251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02253\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_DISABLE()\ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_CRYPEN))}}
\DoxyCodeLine{02254\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_DISABLE()\ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_HASHEN))}}
\DoxyCodeLine{02255\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F415xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02268\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ !=\ RESET)}}
\DoxyCodeLine{02269\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ ==\ RESET)\ }}
\DoxyCodeLine{02270\ }
\DoxyCodeLine{02271\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_RNGEN))\ !=\ RESET)\ \ \ }}
\DoxyCodeLine{02272\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_RNGEN))\ ==\ RESET)\ }}
\DoxyCodeLine{02273\ }
\DoxyCodeLine{02274\ \textcolor{preprocessor}{\#if\ defined(STM32F407xx)||\ defined(STM32F417xx)\ }}
\DoxyCodeLine{02275\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_DCMIEN))\ !=\ RESET)\ }}
\DoxyCodeLine{02276\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_DCMIEN))\ ==\ RESET)\ }}
\DoxyCodeLine{02277\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02278\ }
\DoxyCodeLine{02279\ \textcolor{preprocessor}{\#if\ defined(STM32F415xx)\ ||\ defined(STM32F417xx)}}
\DoxyCodeLine{02280\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_CRYPEN))\ !=\ RESET)\ }}
\DoxyCodeLine{02281\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_HASHEN))\ !=\ RESET)\ }}
\DoxyCodeLine{02282\ }
\DoxyCodeLine{02283\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_CRYPEN))\ ==\ RESET)\ }}
\DoxyCodeLine{02284\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_HASHEN))\ ==\ RESET)\ }}
\DoxyCodeLine{02285\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F415xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{\ \ }}
\DoxyCodeLine{02297\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02298\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02299\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FSMCEN);\(\backslash\)}}
\DoxyCodeLine{02300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FSMCEN);\(\backslash\)}}
\DoxyCodeLine{02302\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02303\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02304\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_CLK\_DISABLE()\ (RCC-\/>AHB3ENR\ \&=\ \string~(RCC\_AHB3ENR\_FSMCEN))}}
\DoxyCodeLine{02316\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_FSMCEN))\ !=\ RESET)\ }}
\DoxyCodeLine{02317\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_FSMCEN))\ ==\ RESET)\ }}
\DoxyCodeLine{02329\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02330\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{02332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02333\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{02334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02336\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02338\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{02339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{02341\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02342\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02343\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{02346\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02347\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{02348\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02349\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02350\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02351\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{02353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{02355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02357\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02359\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{02360\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02361\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{02362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02363\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02364\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02365\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02366\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{02367\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02368\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{02369\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02370\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02371\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02372\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02373\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{02374\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02375\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{02376\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02378\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{02381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{02383\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02385\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{02388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{02390\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02391\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02392\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02394\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{02395\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{02397\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02398\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02399\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02400\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02401\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{02402\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{02404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02405\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02406\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02407\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{02409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02410\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{02411\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02412\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02413\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02415\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{02416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{02418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02420\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{02423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{02425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02426\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02427\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{02430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{02432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02433\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02434\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{02437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{02439\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02440\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02441\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{02442\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{02443\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{02444\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{02445\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{02446\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{02447\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM7EN))}}
\DoxyCodeLine{02448\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM12EN))}}
\DoxyCodeLine{02449\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM13EN))}}
\DoxyCodeLine{02450\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM14EN))}}
\DoxyCodeLine{02451\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()\ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_USART3EN))}}
\DoxyCodeLine{02452\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART4EN))}}
\DoxyCodeLine{02453\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART5EN))}}
\DoxyCodeLine{02454\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN1EN))}}
\DoxyCodeLine{02455\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN2EN))}}
\DoxyCodeLine{02456\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_DACEN))}}
\DoxyCodeLine{02468\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{02469\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ !=\ RESET)\ }}
\DoxyCodeLine{02470\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ !=\ RESET)}}
\DoxyCodeLine{02471\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ !=\ RESET)\ }}
\DoxyCodeLine{02472\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ !=\ RESET)\ }}
\DoxyCodeLine{02473\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ !=\ RESET)\ }}
\DoxyCodeLine{02474\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ !=\ RESET)\ }}
\DoxyCodeLine{02475\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM12EN))\ !=\ RESET)\ }}
\DoxyCodeLine{02476\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM13EN))\ !=\ RESET)\ }}
\DoxyCodeLine{02477\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ !=\ RESET)\ }}
\DoxyCodeLine{02478\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ !=\ RESET)\ }}
\DoxyCodeLine{02479\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART4EN))\ !=\ RESET)\ }}
\DoxyCodeLine{02480\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART5EN))\ !=\ RESET)\ }}
\DoxyCodeLine{02481\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))\ !=\ RESET)\ }}
\DoxyCodeLine{02482\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN2EN))\ !=\ RESET)\ }}
\DoxyCodeLine{02483\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ !=\ RESET)\ }}
\DoxyCodeLine{02484\ }
\DoxyCodeLine{02485\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{02486\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ ==\ RESET)\ }}
\DoxyCodeLine{02487\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ ==\ RESET)}}
\DoxyCodeLine{02488\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ ==\ RESET)\ }}
\DoxyCodeLine{02489\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ ==\ RESET)\ }}
\DoxyCodeLine{02490\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ ==\ RESET)\ }}
\DoxyCodeLine{02491\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ ==\ RESET)\ }}
\DoxyCodeLine{02492\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM12EN))\ ==\ RESET)\ }}
\DoxyCodeLine{02493\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM13EN))\ ==\ RESET)\ }}
\DoxyCodeLine{02494\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ ==\ RESET)\ }}
\DoxyCodeLine{02495\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ ==\ RESET)\ }}
\DoxyCodeLine{02496\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART4EN))\ ==\ RESET)\ }}
\DoxyCodeLine{02497\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART5EN))\ ==\ RESET)\ }}
\DoxyCodeLine{02498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))\ ==\ RESET)\ }}
\DoxyCodeLine{02499\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN2EN))\ ==\ RESET)\ }}
\DoxyCodeLine{02500\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ ==\ RESET)\ }}
\DoxyCodeLine{02512\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02513\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02514\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{02515\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02516\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{02517\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02518\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02519\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02520\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02521\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{02522\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02523\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{02524\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02525\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02526\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02527\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02528\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{02529\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02530\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{02531\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02532\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02533\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02534\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02535\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{02536\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{02538\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02539\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02540\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02541\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02542\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{02543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02544\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{02545\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02546\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02547\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02548\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02549\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{02550\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02551\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{02552\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02553\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02554\ }
\DoxyCodeLine{02555\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{02556\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{02557\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{02558\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM8EN))}}
\DoxyCodeLine{02559\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_ADC2EN))}}
\DoxyCodeLine{02560\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_ADC3EN))}}
\DoxyCodeLine{02572\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{02573\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{02574\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ !=\ RESET)\ }}
\DoxyCodeLine{02575\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM8EN))\ !=\ RESET)\ }}
\DoxyCodeLine{02576\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC2EN))\ !=\ RESET)\ }}
\DoxyCodeLine{02577\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC3EN))\ !=\ RESET)}}
\DoxyCodeLine{02578\ \ \ }
\DoxyCodeLine{02579\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{02580\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{02581\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ ==\ RESET)\ }}
\DoxyCodeLine{02582\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM8EN))\ ==\ RESET)\ }}
\DoxyCodeLine{02583\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC2EN))\ ==\ RESET)\ }}
\DoxyCodeLine{02584\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC3EN))\ ==\ RESET)}}
\DoxyCodeLine{02593\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{02594\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{02595\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{02596\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{02597\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{02598\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_FORCE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_ETHMACRST))}}
\DoxyCodeLine{02599\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{02600\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{02601\ }
\DoxyCodeLine{02602\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{02603\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{02604\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{02605\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{02606\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{02607\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_RELEASE\_RESET()\ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_ETHMACRST))}}
\DoxyCodeLine{02608\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{02609\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{02618\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ =\ 0xFFFFFFFFU)\ }}
\DoxyCodeLine{02619\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()\ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{02620\ }
\DoxyCodeLine{02621\ \textcolor{preprocessor}{\#if\ defined(STM32F407xx)||\ defined(STM32F417xx)\ \ }}
\DoxyCodeLine{02622\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{02623\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{02624\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02625\ }
\DoxyCodeLine{02626\ \textcolor{preprocessor}{\#if\ defined(STM32F415xx)\ ||\ defined(STM32F417xx)\ }}
\DoxyCodeLine{02627\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{02628\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{02629\ }
\DoxyCodeLine{02630\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{02631\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{02632\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F415xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02633\ \ \ \ }
\DoxyCodeLine{02634\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{02635\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{02636\ }
\DoxyCodeLine{02637\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{02638\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{02647\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0xFFFFFFFFU)}}
\DoxyCodeLine{02648\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0x00U)\ }}
\DoxyCodeLine{02649\ }
\DoxyCodeLine{02650\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_FORCE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_FSMCRST))}}
\DoxyCodeLine{02651\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_RELEASE\_RESET()\ (RCC-\/>AHB3RSTR\ \&=\ \string~(RCC\_AHB3RSTR\_FSMCRST))}}
\DoxyCodeLine{02660\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{02661\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{02662\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{02663\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{02664\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{02665\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_FORCE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{02666\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{02667\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{02668\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{02669\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{02670\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{02671\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{02672\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{02673\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{02674\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{02675\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{02676\ }
\DoxyCodeLine{02677\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{02678\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{02679\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{02680\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{02681\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{02682\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{02683\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{02684\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{02685\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{02686\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{02687\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()\ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{02688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{02689\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{02690\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{02691\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{02692\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{02701\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{02702\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{02703\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{02704\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()\ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{02705\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02706\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{02707\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{02708\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()(RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{02709\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{02722\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{02723\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{02724\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{02725\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{02726\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOILPEN))}}
\DoxyCodeLine{02727\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{02728\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETHMACLPEN))}}
\DoxyCodeLine{02729\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETHMACTXLPEN))}}
\DoxyCodeLine{02730\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETHMACRXLPEN))}}
\DoxyCodeLine{02731\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETHMACPTPLPEN))}}
\DoxyCodeLine{02732\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{02733\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{02734\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{02735\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{02736\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{02737\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{02738\ }
\DoxyCodeLine{02739\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{02740\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{02741\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{02742\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{02743\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOILPEN))}}
\DoxyCodeLine{02744\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{02745\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_ETHMACLPEN))}}
\DoxyCodeLine{02746\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_ETHMACTXLPEN))}}
\DoxyCodeLine{02747\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_ETHMACRXLPEN))}}
\DoxyCodeLine{02748\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_ETHMACPTPLPEN))}}
\DoxyCodeLine{02749\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{02750\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{02751\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{02752\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{02753\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{02754\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{02767\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{02768\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{02769\ }
\DoxyCodeLine{02770\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{02771\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{02772\ }
\DoxyCodeLine{02773\ \textcolor{preprocessor}{\#if\ defined(STM32F407xx)||\ defined(STM32F417xx)\ }}
\DoxyCodeLine{02774\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{02775\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{02776\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02777\ }
\DoxyCodeLine{02778\ \textcolor{preprocessor}{\#if\ defined(STM32F415xx)\ ||\ defined(STM32F417xx)\ }}
\DoxyCodeLine{02779\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{02780\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{02781\ }
\DoxyCodeLine{02782\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{02783\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{02784\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F415xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02797\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_FSMCLPEN))}}
\DoxyCodeLine{02798\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB3LPENR\ \&=\ \string~(RCC\_AHB3LPENR\_FSMCLPEN))}}
\DoxyCodeLine{02811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{02812\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{02813\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{02814\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{02815\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{02816\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{02817\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{02818\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{02819\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{02820\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{02821\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{02822\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{02823\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{02824\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{02825\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{02826\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{02827\ }
\DoxyCodeLine{02828\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{02829\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{02830\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{02831\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{02832\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{02833\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{02834\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{02835\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{02836\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{02837\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{02838\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{02839\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{02840\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{02841\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{02842\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{02843\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{02856\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{02857\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{02858\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{02859\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{02860\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{02861\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()(RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{02862\ }
\DoxyCodeLine{02863\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{02864\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{02865\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{02866\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{02867\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{02868\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{02872\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02873\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02874\ }
\DoxyCodeLine{02875\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ STM32F401xE/STM32F401xC\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02876\ \textcolor{preprocessor}{\#if\ defined(STM32F401xC)\ ||\ defined(STM32F401xE)}}
\DoxyCodeLine{02884\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02885\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02886\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{02887\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02888\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{02889\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02890\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02891\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02892\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02893\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{02894\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02895\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{02896\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02897\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02898\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02899\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02900\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{02901\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02902\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{02903\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02904\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02905\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02906\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02907\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{02908\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02909\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{02910\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02911\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02912\ }
\DoxyCodeLine{02913\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{02914\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{02915\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{02916\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE()\ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CCMDATARAMEN))}}
\DoxyCodeLine{02928\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ !=\ RESET)\ }}
\DoxyCodeLine{02929\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{02930\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{02931\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_ENABLED()\ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{02932\ }
\DoxyCodeLine{02933\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ ==\ RESET)\ }}
\DoxyCodeLine{02934\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{02935\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{02936\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{02948\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()\ \ do\ \{(RCC-\/>AHB2ENR\ |=\ (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{02949\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{02950\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0U)}}
\DoxyCodeLine{02951\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02952\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE()\ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_OTGFSEN))}}
\DoxyCodeLine{02964\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ !=\ RESET)}}
\DoxyCodeLine{02965\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ ==\ RESET)}}
\DoxyCodeLine{02977\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{02980\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02981\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{02982\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02984\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02985\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02986\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{02987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02988\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{02989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02991\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02992\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{02993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{02994\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{02995\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{02996\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{02997\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02998\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{03001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03002\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{03003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03004\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03005\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03006\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{03008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03009\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{03010\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03012\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{03013\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{03014\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{03015\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{03016\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{03028\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ !=\ RESET)\ }}
\DoxyCodeLine{03029\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ !=\ RESET)\ }}
\DoxyCodeLine{03030\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ !=\ RESET)\ }}
\DoxyCodeLine{03031\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ !=\ RESET)\ }}
\DoxyCodeLine{03032\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ !=\ RESET)}}
\DoxyCodeLine{03033\ }
\DoxyCodeLine{03034\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ ==\ RESET)\ }}
\DoxyCodeLine{03035\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ ==\ RESET)\ }}
\DoxyCodeLine{03036\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ ==\ RESET)\ }}
\DoxyCodeLine{03037\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ ==\ RESET)\ }}
\DoxyCodeLine{03038\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ ==\ RESET)}}
\DoxyCodeLine{03050\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{03053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{03055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03057\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{03060\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{03062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03064\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{03067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{03069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03071\ }
\DoxyCodeLine{03072\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{03073\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{03074\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{03086\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{03087\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ !=\ RESET)\ \ \ }}
\DoxyCodeLine{03088\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{03089\ }
\DoxyCodeLine{03090\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ ==\ RESET)}}
\DoxyCodeLine{03091\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ ==\ RESET)\ }}
\DoxyCodeLine{03092\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ ==\ RESET)\ }}
\DoxyCodeLine{03100\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ =\ 0xFFFFFFFFU)}}
\DoxyCodeLine{03101\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{03102\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{03103\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{03104\ }
\DoxyCodeLine{03105\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ =\ 0x00U)}}
\DoxyCodeLine{03106\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{03107\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{03108\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{03117\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB2RSTR\ =\ 0xFFFFFFFFU)\ }}
\DoxyCodeLine{03118\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{03119\ }
\DoxyCodeLine{03120\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{03121\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{03130\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ =\ 0xFFFFFFFFU)\ \ }}
\DoxyCodeLine{03131\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{03132\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{03133\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{03134\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{03135\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{03136\ }
\DoxyCodeLine{03137\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ =\ 0x00U)\ }}
\DoxyCodeLine{03138\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{03139\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{03140\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{03141\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{03142\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{03151\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ =\ 0xFFFFFFFFU)\ \ }}
\DoxyCodeLine{03152\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{03153\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{03154\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{03155\ }
\DoxyCodeLine{03156\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{03157\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{03158\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{03159\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{03168\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0xFFFFFFFFU)}}
\DoxyCodeLine{03169\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0x00U)\ }}
\DoxyCodeLine{03182\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{03183\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{03184\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{03185\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{03186\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{03187\ }
\DoxyCodeLine{03188\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{03189\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{03190\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{03191\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{03192\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{03205\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{03206\ }
\DoxyCodeLine{03207\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{03220\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{03221\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{03222\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{03223\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{03224\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{03225\ }
\DoxyCodeLine{03226\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{03227\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{03228\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{03229\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{03230\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{03243\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{03244\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{03245\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{03246\ }
\DoxyCodeLine{03247\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{03248\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{03249\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{03253\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F401xC\ ||\ STM32F401xE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{03254\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{03255\ }
\DoxyCodeLine{03256\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ STM32F410xx\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{03257\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{03265\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03266\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{03268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{03270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03272\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03274\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{03275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03276\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{03277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03279\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{03280\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_RNGEN))}}
\DoxyCodeLine{03292\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ !=\ RESET)}}
\DoxyCodeLine{03293\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_RNGEN))\ !=\ RESET)}}
\DoxyCodeLine{03294\ \ \ \ \ \ \ }
\DoxyCodeLine{03295\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ ==\ RESET)}}
\DoxyCodeLine{03296\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_RNGEN))\ ==\ RESET)}}
\DoxyCodeLine{03305\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{03308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{03310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03312\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03313\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{03315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{03317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03319\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{03322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{03324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03326\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{03329\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03330\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{03331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)\ }}
\DoxyCodeLine{03333\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{03336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{03338\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03340\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03341\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{03342\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_RTCAPBEN))}}
\DoxyCodeLine{03343\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_LPTIM1EN))}}
\DoxyCodeLine{03344\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_DISABLE()\ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_FMPI2C1EN))}}
\DoxyCodeLine{03345\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()\ \ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_DACEN))}}
\DoxyCodeLine{03357\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ !=\ RESET)\ }}
\DoxyCodeLine{03358\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_RTCAPBEN))\ !=\ RESET)}}
\DoxyCodeLine{03359\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_LPTIM1EN))\ !=\ RESET)\ }}
\DoxyCodeLine{03360\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_ENABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_FMPI2C1EN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{03361\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ !=\ RESET)\ }}
\DoxyCodeLine{03362\ }
\DoxyCodeLine{03363\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ ==\ RESET)\ }}
\DoxyCodeLine{03364\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_RTCAPBEN))\ ==\ RESET)}}
\DoxyCodeLine{03365\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_LPTIM1EN))\ ==\ RESET)\ }}
\DoxyCodeLine{03366\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_FMPI2C1EN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{03367\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{03376\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{03379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{03381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03383\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03385\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_EXTITEN);\(\backslash\)}}
\DoxyCodeLine{03386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_EXTITEN);\(\backslash\)}}
\DoxyCodeLine{03388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03390\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI5EN))}}
\DoxyCodeLine{03391\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_EXTITEN))}}
\DoxyCodeLine{03403\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI5EN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{03404\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_EXTITEN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{03405\ \ \ }
\DoxyCodeLine{03406\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI5EN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{03407\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_EXTITEN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{03416\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{03417\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_RNGRST))}}
\DoxyCodeLine{03418\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{03419\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_RNGRST))}}
\DoxyCodeLine{03428\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()}}
\DoxyCodeLine{03429\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()}}
\DoxyCodeLine{03438\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()}}
\DoxyCodeLine{03439\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()}}
\DoxyCodeLine{03448\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{03449\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_LPTIM1RST))}}
\DoxyCodeLine{03450\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_FORCE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{03451\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_FORCE\_RESET()\ \ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{03452\ }
\DoxyCodeLine{03453\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{03454\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_LPTIM1RST))}}
\DoxyCodeLine{03455\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_RELEASE\_RESET()\ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{03456\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{03465\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{03466\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI5RST))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03479\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_RNGLPEN))}}
\DoxyCodeLine{03480\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{03481\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{03482\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{03483\ }
\DoxyCodeLine{03484\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_RNGLPEN))}}
\DoxyCodeLine{03485\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{03486\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{03487\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{03496\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{03497\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_LPTIM1LPEN))}}
\DoxyCodeLine{03498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_RTCAPBLPEN))}}
\DoxyCodeLine{03499\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{03500\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{03501\ }
\DoxyCodeLine{03502\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{03503\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_LPTIM1LPEN))}}
\DoxyCodeLine{03504\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_RTCAPBLPEN))}}
\DoxyCodeLine{03505\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{03506\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{03515\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{03516\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_EXTITLPEN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03517\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI5LPEN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03518\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_EXTITLPEN))}}
\DoxyCodeLine{03523\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03524\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{03525\ }
\DoxyCodeLine{03526\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ STM32F411xx\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{03527\ \textcolor{preprocessor}{\#if\ defined(STM32F411xE)}}
\DoxyCodeLine{03535\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03536\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{03538\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03539\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{03540\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03541\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03542\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03544\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{03545\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03546\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{03547\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03548\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03549\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03550\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03551\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{03552\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03553\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{03554\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03555\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03556\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03557\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{03559\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03560\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{03561\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03563\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{03564\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{03565\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE()\ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CCMDATARAMEN))}}
\DoxyCodeLine{03566\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{03578\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ !=\ RESET)\ }}
\DoxyCodeLine{03579\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ !=\ RESET)\ }}
\DoxyCodeLine{03580\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ !=\ RESET)\ }}
\DoxyCodeLine{03581\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ !=\ RESET)\ }}
\DoxyCodeLine{03582\ }
\DoxyCodeLine{03583\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ ==\ RESET)\ }}
\DoxyCodeLine{03584\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ ==\ RESET)\ }}
\DoxyCodeLine{03585\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ ==\ RESET)\ }}
\DoxyCodeLine{03586\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ ==\ RESET)\ }}
\DoxyCodeLine{03598\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()\ \ do\ \{(RCC-\/>AHB2ENR\ |=\ (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{03599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{03600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0U)}}
\DoxyCodeLine{03601\ }
\DoxyCodeLine{03602\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE()\ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_OTGFSEN))}}
\DoxyCodeLine{03614\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ !=\ RESET)}}
\DoxyCodeLine{03615\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ ==\ RESET)}}
\DoxyCodeLine{03627\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03628\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03629\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{03630\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03631\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{03632\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03633\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03634\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03635\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03636\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{03637\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03638\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{03639\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03640\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03641\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03642\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03643\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{03644\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03645\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{03646\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03647\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03648\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03650\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{03651\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03652\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{03653\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03654\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03655\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03656\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03657\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{03658\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03659\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{03660\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03661\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03662\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{03663\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{03664\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{03665\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{03666\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{03678\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ !=\ RESET)\ }}
\DoxyCodeLine{03679\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ !=\ RESET)\ }}
\DoxyCodeLine{03680\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ !=\ RESET)\ }}
\DoxyCodeLine{03681\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ !=\ RESET)\ }}
\DoxyCodeLine{03682\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ !=\ RESET)}}
\DoxyCodeLine{03683\ }
\DoxyCodeLine{03684\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ ==\ RESET)\ }}
\DoxyCodeLine{03685\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ ==\ RESET)\ }}
\DoxyCodeLine{03686\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ ==\ RESET)\ }}
\DoxyCodeLine{03687\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ ==\ RESET)\ }}
\DoxyCodeLine{03688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ ==\ RESET)\ }}
\DoxyCodeLine{03697\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03698\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03699\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{03700\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03701\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{03702\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03703\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03704\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03705\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03706\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{03707\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03708\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{03709\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03710\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03711\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03712\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03713\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{03714\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03715\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{03716\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03717\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03718\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03719\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03720\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{03721\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03722\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{03723\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03724\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03725\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{03726\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{03727\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{03728\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI5EN))}}
\DoxyCodeLine{03740\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{03741\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ !=\ RESET)\ \ \ }}
\DoxyCodeLine{03742\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{03743\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI5EN))\ !=\ RESET)\ }}
\DoxyCodeLine{03744\ }
\DoxyCodeLine{03745\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{03746\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ ==\ RESET)\ \ \ }}
\DoxyCodeLine{03747\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{03748\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI5EN))\ ==\ RESET)\ \ \ }}
\DoxyCodeLine{03757\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{03758\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{03759\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{03760\ }
\DoxyCodeLine{03761\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{03762\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{03763\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{03772\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB2RSTR\ =\ 0xFFFFFFFFU)\ }}
\DoxyCodeLine{03773\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{03774\ }
\DoxyCodeLine{03775\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{03776\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{03785\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0xFFFFFFFFU)}}
\DoxyCodeLine{03786\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0x00U)\ }}
\DoxyCodeLine{03795\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{03796\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{03797\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{03798\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{03799\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{03800\ }
\DoxyCodeLine{03801\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{03802\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{03803\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{03804\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{03805\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{03814\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{03815\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{03816\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{03817\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{03818\ }
\DoxyCodeLine{03819\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{03820\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{03821\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{03822\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{03835\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{03836\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{03837\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{03838\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{03839\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{03840\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03841\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIODLPEN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03842\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{03843\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{03844\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{03845\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{03858\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{03859\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{03868\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{03869\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{03870\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{03871\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{03872\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{03873\ }
\DoxyCodeLine{03874\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{03875\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{03876\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{03877\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{03878\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{03887\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{03888\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{03889\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{03890\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{03891\ }
\DoxyCodeLine{03892\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{03893\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{03894\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{03895\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{03899\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03900\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{03901\ }
\DoxyCodeLine{03902\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ STM32F446xx\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{03903\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{03911\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03912\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03913\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{03914\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03915\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{03916\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03917\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03918\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03919\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03920\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{03921\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03922\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{03923\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03924\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03925\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03926\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03927\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{03928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{03930\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03931\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03932\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03933\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03934\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{03935\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03936\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{03937\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03938\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03939\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03940\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03941\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{03942\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03943\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{03944\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03945\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03946\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03947\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03948\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{03949\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03950\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{03951\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03952\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03953\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03954\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03955\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{03956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{03958\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03959\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03960\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03962\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{03963\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03964\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{03965\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03966\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03967\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{03968\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{03969\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{03970\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03971\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{03972\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{03973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{03974\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{03975\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{03976\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOFEN))}}
\DoxyCodeLine{03977\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOGEN))}}
\DoxyCodeLine{03978\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE()\ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_OTGHSEN))}}
\DoxyCodeLine{03979\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE()\ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_OTGHSULPIEN))}}
\DoxyCodeLine{03980\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_BKPSRAMEN))}}
\DoxyCodeLine{03981\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE()\ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CCMDATARAMEN))}}
\DoxyCodeLine{03982\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{03994\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ !=\ RESET)\ }}
\DoxyCodeLine{03995\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ !=\ RESET)\ }}
\DoxyCodeLine{03996\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOFEN))\ !=\ RESET)\ }}
\DoxyCodeLine{03997\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOGEN))\ !=\ RESET)\ }}
\DoxyCodeLine{03998\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSEN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{03999\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSULPIEN))\ !=\ RESET)\ }}
\DoxyCodeLine{04000\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_BKPSRAMEN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{04001\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))!=\ RESET)\ \ }}
\DoxyCodeLine{04002\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ !=\ RESET)\ }}
\DoxyCodeLine{04003\ }
\DoxyCodeLine{04004\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ ==\ RESET)\ }}
\DoxyCodeLine{04005\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ ==\ RESET)\ }}
\DoxyCodeLine{04006\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOFEN))\ ==\ RESET)\ }}
\DoxyCodeLine{04007\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOGEN))\ ==\ RESET)\ }}
\DoxyCodeLine{04008\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSEN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{04009\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSULPIEN))\ ==\ RESET)\ }}
\DoxyCodeLine{04010\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_BKPSRAMEN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{04011\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{04012\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ ==\ RESET)\ }}
\DoxyCodeLine{04024\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04025\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{04027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{04029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04031\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()\ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{04032\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()\ \ do\ \{(RCC-\/>AHB2ENR\ |=\ (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{04033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{04034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0U)}}
\DoxyCodeLine{04035\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{04036\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE()\ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_OTGFSEN))}}
\DoxyCodeLine{04037\ }
\DoxyCodeLine{04038\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{04041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{04043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04045\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()\ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{04057\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_DCMIEN))\ !=\ RESET)}}
\DoxyCodeLine{04058\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_DCMIEN))\ ==\ RESET)}}
\DoxyCodeLine{04059\ }
\DoxyCodeLine{04060\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ !=\ RESET)}}
\DoxyCodeLine{04061\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ ==\ RESET)}}
\DoxyCodeLine{04062\ }
\DoxyCodeLine{04063\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_RNGEN))\ !=\ RESET)\ }}
\DoxyCodeLine{04064\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_RNGEN))\ ==\ RESET)\ }}
\DoxyCodeLine{04076\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{04079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{04081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04082\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04083\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{04086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{04088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04090\ }
\DoxyCodeLine{04091\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_DISABLE()\ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~(RCC\_AHB3ENR\_FMCEN))}}
\DoxyCodeLine{04092\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE()\ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~(RCC\_AHB3ENR\_QSPIEN))}}
\DoxyCodeLine{04104\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_FMCEN))\ !=\ RESET)}}
\DoxyCodeLine{04105\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_QSPIEN))\ !=\ RESET)}}
\DoxyCodeLine{04106\ }
\DoxyCodeLine{04107\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_FMCEN))\ ==\ RESET)}}
\DoxyCodeLine{04108\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_QSPIEN))\ ==\ RESET)}}
\DoxyCodeLine{04120\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{04123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{04125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04127\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{04130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{04132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04134\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04135\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{04137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{04139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04140\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04141\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{04144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{04146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04148\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{04151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{04153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04155\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{04158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{04160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04162\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{04165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{04167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04168\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04169\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{04172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{04174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04176\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{04179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{04181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04183\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{04186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{04188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04190\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{04193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{04195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04197\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{04200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{04202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04204\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{04207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{04209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04211\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{04214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{04216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04218\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{04221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{04223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04225\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{04228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{04230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04232\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{04235\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{04237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04238\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04239\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{04242\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{04244\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04246\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{04249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{04251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04253\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{04254\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{04255\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{04256\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{04257\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{04258\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{04259\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM7EN))}}
\DoxyCodeLine{04260\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM12EN))}}
\DoxyCodeLine{04261\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM13EN))}}
\DoxyCodeLine{04262\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM14EN))}}
\DoxyCodeLine{04263\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_SPDIFRXEN))}}
\DoxyCodeLine{04264\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_USART3EN))}}
\DoxyCodeLine{04265\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART4EN))}}
\DoxyCodeLine{04266\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART5EN))}}
\DoxyCodeLine{04267\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_DISABLE()\ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_FMPI2C1EN))}}
\DoxyCodeLine{04268\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN1EN))}}
\DoxyCodeLine{04269\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN2EN))}}
\DoxyCodeLine{04270\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_DISABLE()\ \ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CECEN))}}
\DoxyCodeLine{04271\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()\ \ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_DACEN))}}
\DoxyCodeLine{04283\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{04284\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ !=\ RESET)}}
\DoxyCodeLine{04285\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ !=\ RESET)\ }}
\DoxyCodeLine{04286\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ !=\ RESET)}}
\DoxyCodeLine{04287\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ !=\ RESET)}}
\DoxyCodeLine{04288\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ !=\ RESET)}}
\DoxyCodeLine{04289\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ !=\ RESET)}}
\DoxyCodeLine{04290\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM12EN))\ !=\ RESET)}}
\DoxyCodeLine{04291\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM13EN))\ !=\ RESET)}}
\DoxyCodeLine{04292\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ !=\ RESET)}}
\DoxyCodeLine{04293\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_ENABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPDIFRXEN))\ !=\ RESET)}}
\DoxyCodeLine{04294\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ !=\ RESET)}}
\DoxyCodeLine{04295\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART4EN))\ !=\ RESET)}}
\DoxyCodeLine{04296\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART5EN))\ !=\ RESET)}}
\DoxyCodeLine{04297\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_ENABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_FMPI2C1EN))\ !=\ RESET)}}
\DoxyCodeLine{04298\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))\ !=\ RESET)}}
\DoxyCodeLine{04299\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN2EN))\ !=\ RESET)}}
\DoxyCodeLine{04300\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CECEN))\ !=\ RESET)}}
\DoxyCodeLine{04301\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ !=\ RESET)}}
\DoxyCodeLine{04302\ }
\DoxyCodeLine{04303\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{04304\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ ==\ RESET)}}
\DoxyCodeLine{04305\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ ==\ RESET)\ }}
\DoxyCodeLine{04306\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ ==\ RESET)}}
\DoxyCodeLine{04307\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ ==\ RESET)}}
\DoxyCodeLine{04308\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ ==\ RESET)}}
\DoxyCodeLine{04309\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ ==\ RESET)}}
\DoxyCodeLine{04310\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM12EN))\ ==\ RESET)}}
\DoxyCodeLine{04311\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM13EN))\ ==\ RESET)}}
\DoxyCodeLine{04312\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ ==\ RESET)}}
\DoxyCodeLine{04313\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPDIFRXEN))\ ==\ RESET)}}
\DoxyCodeLine{04314\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ ==\ RESET)}}
\DoxyCodeLine{04315\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART4EN))\ ==\ RESET)}}
\DoxyCodeLine{04316\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART5EN))\ ==\ RESET)}}
\DoxyCodeLine{04317\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_FMPI2C1EN))\ ==\ RESET)}}
\DoxyCodeLine{04318\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))\ ==\ RESET)}}
\DoxyCodeLine{04319\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN2EN))\ ==\ RESET)}}
\DoxyCodeLine{04320\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CECEN))\ ==\ RESET)}}
\DoxyCodeLine{04321\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ ==\ RESET)}}
\DoxyCodeLine{04333\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{04336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{04338\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04340\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04341\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04342\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{04343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{04345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04346\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04347\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04348\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04349\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{04350\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04351\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{04352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04354\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{04357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{04359\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04360\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04361\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04363\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{04364\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04365\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{04366\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04367\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04368\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04369\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04370\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{04371\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04372\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{04373\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04374\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04375\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04376\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{04378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{04380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04382\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04383\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{04385\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{04387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04389\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{04390\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{04391\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{04392\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM8EN))}}
\DoxyCodeLine{04393\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_ADC2EN))}}
\DoxyCodeLine{04394\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_ADC3EN))}}
\DoxyCodeLine{04395\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SAI1EN))}}
\DoxyCodeLine{04396\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SAI2EN))}}
\DoxyCodeLine{04408\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ !=\ RESET)\ }}
\DoxyCodeLine{04409\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ !=\ RESET)\ }}
\DoxyCodeLine{04410\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ !=\ RESET)\ \ }}
\DoxyCodeLine{04411\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM8EN))\ !=\ RESET)}}
\DoxyCodeLine{04412\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC2EN))\ !=\ RESET)\ }}
\DoxyCodeLine{04413\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC3EN))\ !=\ RESET)\ }}
\DoxyCodeLine{04414\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SAI1EN))\ !=\ RESET)}}
\DoxyCodeLine{04415\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SAI2EN))\ !=\ RESET)}}
\DoxyCodeLine{04416\ }
\DoxyCodeLine{04417\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ ==\ RESET)\ }}
\DoxyCodeLine{04418\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ ==\ RESET)\ }}
\DoxyCodeLine{04419\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ ==\ RESET)\ \ }}
\DoxyCodeLine{04420\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM8EN))\ ==\ RESET)}}
\DoxyCodeLine{04421\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC2EN))\ ==\ RESET)\ }}
\DoxyCodeLine{04422\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC3EN))\ ==\ RESET)\ }}
\DoxyCodeLine{04423\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SAI1EN))\ ==\ RESET)}}
\DoxyCodeLine{04424\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SAI2EN))\ ==\ RESET)\ }}
\DoxyCodeLine{04433\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{04434\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{04435\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{04436\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{04437\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{04438\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{04439\ }
\DoxyCodeLine{04440\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{04441\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{04442\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{04443\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{04444\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{04445\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{04454\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB2RSTR\ =\ 0xFFFFFFFFU)\ }}
\DoxyCodeLine{04455\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{04456\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{04457\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{04458\ }
\DoxyCodeLine{04459\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{04460\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{04461\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{04462\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{04471\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0xFFFFFFFFU)}}
\DoxyCodeLine{04472\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0x00U)\ }}
\DoxyCodeLine{04473\ }
\DoxyCodeLine{04474\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{04475\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{04476\ }
\DoxyCodeLine{04477\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~(RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{04478\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~(RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{04487\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{04488\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{04489\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{04490\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{04491\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{04492\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_FORCE\_RESET()\ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_SPDIFRXRST))}}
\DoxyCodeLine{04493\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_FORCE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{04494\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{04495\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{04496\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_FORCE\_RESET()\ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{04497\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{04498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{04499\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CECRST))}}
\DoxyCodeLine{04500\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{04501\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{04502\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{04503\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{04504\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{04505\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{04506\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{04507\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{04508\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{04509\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{04510\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{04511\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{04512\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{04513\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{04514\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{04515\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{04516\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{04517\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_SPDIFRXRST))}}
\DoxyCodeLine{04518\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()\ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{04519\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{04520\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{04521\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_RELEASE\_RESET()\ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{04522\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{04523\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{04524\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CECRST))}}
\DoxyCodeLine{04525\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{04534\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{04535\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SAI1RST))\ }}
\DoxyCodeLine{04536\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SAI2RST))}}
\DoxyCodeLine{04537\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{04538\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{04539\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{04540\ }
\DoxyCodeLine{04541\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{04542\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{04543\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{04544\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{04545\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{04546\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SAI2RST))\ }}
\DoxyCodeLine{04559\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{04560\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{04561\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{04562\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{04563\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{04564\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{04565\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{04566\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{04567\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{04568\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{04569\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{04570\ }
\DoxyCodeLine{04571\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{04572\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{04573\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{04574\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{04575\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{04576\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{04577\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{04578\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{04579\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{04580\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{04581\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{04594\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{04595\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{04596\ }
\DoxyCodeLine{04597\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{04598\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{04599\ }
\DoxyCodeLine{04600\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{04601\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{04614\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{04615\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{04616\ }
\DoxyCodeLine{04617\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~(RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{04618\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB3LPENR\ \&=\ \string~(RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{04631\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{04632\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{04633\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{04634\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{04635\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{04636\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_SPDIFRXLPEN))}}
\DoxyCodeLine{04637\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{04638\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{04639\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{04640\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{04641\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{04642\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{04643\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CECLPEN))}}
\DoxyCodeLine{04644\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{04645\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{04646\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{04647\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{04648\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{04649\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{04650\ }
\DoxyCodeLine{04651\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{04652\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{04653\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{04654\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{04655\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{04656\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{04657\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{04658\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{04659\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{04660\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{04661\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_SPDIFRXLPEN))}}
\DoxyCodeLine{04662\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{04663\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{04664\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{04665\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{04666\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{04667\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{04668\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CECLPEN))}}
\DoxyCodeLine{04669\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{04682\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{04683\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{04684\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{04685\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{04686\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SAI2LPEN))}}
\DoxyCodeLine{04687\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{04688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{04689\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()(RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{04690\ }
\DoxyCodeLine{04691\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{04692\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{04693\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{04694\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{04695\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{04696\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{04697\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{04698\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SAI2LPEN))}}
\DoxyCodeLine{04703\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04704\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{04705\ }
\DoxyCodeLine{04706\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{04707\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ }}
\DoxyCodeLine{04715\ \textcolor{preprocessor}{\#if\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ }}
\DoxyCodeLine{04716\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04717\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04718\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{04719\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04720\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{04721\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04722\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04723\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04724\ \textcolor{preprocessor}{\#if\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ }}
\DoxyCodeLine{04725\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04726\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04727\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{04728\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04729\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{04730\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04731\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04732\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04733\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04734\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04736\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{04737\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04738\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{04739\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04740\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04741\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04742\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04743\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{04744\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04745\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{04746\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04747\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04748\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04749\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04750\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04751\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{04752\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04753\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{04754\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04755\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04756\ \textcolor{preprocessor}{\#if\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ }}
\DoxyCodeLine{04757\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{04758\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04759\ \textcolor{preprocessor}{\#if\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ }}
\DoxyCodeLine{04760\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{04761\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04762\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{04763\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOFEN))}}
\DoxyCodeLine{04764\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOGEN))}}
\DoxyCodeLine{04765\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04766\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{04778\ \textcolor{preprocessor}{\#if\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{04779\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ !=\ RESET)}}
\DoxyCodeLine{04780\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04781\ \textcolor{preprocessor}{\#if\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{04782\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ !=\ RESET)}}
\DoxyCodeLine{04783\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04784\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{04785\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOFEN))\ !=\ RESET)}}
\DoxyCodeLine{04786\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOGEN))\ !=\ RESET)}}
\DoxyCodeLine{04787\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04788\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ !=\ RESET)}}
\DoxyCodeLine{04789\ }
\DoxyCodeLine{04790\ \textcolor{preprocessor}{\#if\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{04791\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ ==\ RESET)}}
\DoxyCodeLine{04792\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04793\ \textcolor{preprocessor}{\#if\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{04794\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ ==\ RESET)}}
\DoxyCodeLine{04795\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04796\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{04797\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOFEN))\ ==\ RESET)}}
\DoxyCodeLine{04798\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOGEN))\ ==\ RESET)}}
\DoxyCodeLine{04799\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04800\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ ==\ RESET)}}
\DoxyCodeLine{04812\ \textcolor{preprocessor}{\#if\ defined(STM32F423xx)}}
\DoxyCodeLine{04813\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04814\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04815\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AESEN);\(\backslash\)}}
\DoxyCodeLine{04816\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04817\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AESEN);\(\backslash\)}}
\DoxyCodeLine{04818\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04819\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04820\ }
\DoxyCodeLine{04821\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_DISABLE()\ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_AESEN))}}
\DoxyCodeLine{04822\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04823\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{04824\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04825\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04826\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{04827\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04828\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{04829\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04830\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04831\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()\ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{04832\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{04833\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()\ \ do\ \{(RCC-\/>AHB2ENR\ |=\ (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{04834\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{04835\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0U)}}
\DoxyCodeLine{04836\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{04837\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE()\ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_OTGFSEN))}}
\DoxyCodeLine{04849\ \textcolor{preprocessor}{\#if\ defined(STM32F423xx)}}
\DoxyCodeLine{04850\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_AESEN))\ !=\ RESET)}}
\DoxyCodeLine{04851\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_AESEN))\ ==\ RESET)}}
\DoxyCodeLine{04852\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04853\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{04854\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ !=\ RESET)}}
\DoxyCodeLine{04855\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ ==\ RESET)}}
\DoxyCodeLine{04856\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{04857\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_RNGEN))\ !=\ RESET)\ \ \ }}
\DoxyCodeLine{04858\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_RNGEN))\ ==\ RESET)\ \ \ }}
\DoxyCodeLine{04870\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{04871\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04872\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04873\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FSMCEN);\(\backslash\)}}
\DoxyCodeLine{04874\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04875\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FSMCEN);\(\backslash\)}}
\DoxyCodeLine{04876\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04877\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04878\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04879\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04880\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{04881\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04882\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{04883\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04884\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04885\ }
\DoxyCodeLine{04886\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_CLK\_DISABLE()\ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~(RCC\_AHB3ENR\_FSMCEN))}}
\DoxyCodeLine{04887\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE()\ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~(RCC\_AHB3ENR\_QSPIEN))}}
\DoxyCodeLine{04888\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ }}
\DoxyCodeLine{04900\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{04901\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_FSMCEN))\ !=\ RESET)\ }}
\DoxyCodeLine{04902\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_QSPIEN))\ !=\ RESET)\ }}
\DoxyCodeLine{04903\ }
\DoxyCodeLine{04904\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_FSMCEN))\ ==\ RESET)}}
\DoxyCodeLine{04905\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_QSPIEN))\ ==\ RESET)}}
\DoxyCodeLine{04906\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04907\ }
\DoxyCodeLine{04919\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04920\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04921\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{04922\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04923\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{04924\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04926\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04927\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{04929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04930\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{04931\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04932\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04933\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04934\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04935\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{04936\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04937\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{04938\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04939\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04940\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04941\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04942\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{04943\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04944\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{04945\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04946\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04947\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04948\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04949\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{04950\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04951\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{04952\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04954\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04955\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{04958\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04959\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{04960\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04962\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ }}
\DoxyCodeLine{04963\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04964\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04965\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{04966\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04967\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{04968\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04969\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04970\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04971\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04972\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{04973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04974\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{04975\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04976\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04977\ }
\DoxyCodeLine{04978\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{04979\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04980\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04981\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{04982\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{04984\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04985\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04986\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04988\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{04989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{04991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{04992\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{04993\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04994\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{04995\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{04996\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{04997\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{04998\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{04999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{05000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05002\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05004\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{05005\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05006\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{05007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05009\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05010\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{05012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{05014\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05015\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05016\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05017\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN3\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN3EN);\(\backslash\)}}
\DoxyCodeLine{05020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN3EN);\(\backslash\)}}
\DoxyCodeLine{05022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05023\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05024\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05025\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{05028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{05030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05032\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{05035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{05037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05039\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{05042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{05044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05046\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{05049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{05051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05053\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{05056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{05058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05060\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05061\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{05064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{05066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05068\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{05071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05072\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{05073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05075\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{05078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{05080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05082\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05083\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{05084\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{05085\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{05086\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{05087\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{05088\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM7EN))}}
\DoxyCodeLine{05089\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM12EN))}}
\DoxyCodeLine{05090\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM13EN))}}
\DoxyCodeLine{05091\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM14EN))\ }}
\DoxyCodeLine{05092\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05093\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_LPTIM1EN))}}
\DoxyCodeLine{05094\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05095\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_RTCAPBEN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05096\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{05097\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_USART3EN))}}
\DoxyCodeLine{05098\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ \ \ }}
\DoxyCodeLine{05099\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART4EN))}}
\DoxyCodeLine{05100\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART5EN))}}
\DoxyCodeLine{05101\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05102\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{05103\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_DISABLE()\ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_FMPI2C1EN))}}
\DoxyCodeLine{05104\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN1EN))}}
\DoxyCodeLine{05105\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN2EN))}}
\DoxyCodeLine{05106\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05107\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN3\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN3EN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05108\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()\ \ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_DACEN))}}
\DoxyCodeLine{05109\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART7EN))}}
\DoxyCodeLine{05110\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART8EN))}}
\DoxyCodeLine{05111\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05112\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{05124\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ !=\ RESET)\ }}
\DoxyCodeLine{05125\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ !=\ RESET)}}
\DoxyCodeLine{05126\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ !=\ RESET)}}
\DoxyCodeLine{05127\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ !=\ RESET)}}
\DoxyCodeLine{05128\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ !=\ RESET)}}
\DoxyCodeLine{05129\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM12EN))\ !=\ RESET)}}
\DoxyCodeLine{05130\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM13EN))\ !=\ RESET)}}
\DoxyCodeLine{05131\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ !=\ RESET)\ }}
\DoxyCodeLine{05132\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05133\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_LPTIM1EN))\ !=\ RESET)\ }}
\DoxyCodeLine{05134\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05135\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_RTCAPBEN))\ !=\ RESET)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05136\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ !=\ RESET)}}
\DoxyCodeLine{05137\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ !=\ RESET)}}
\DoxyCodeLine{05138\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05139\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART4EN))\ !=\ RESET)\ }}
\DoxyCodeLine{05140\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART5EN))\ !=\ RESET)\ }}
\DoxyCodeLine{05141\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05142\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ !=\ RESET)}}
\DoxyCodeLine{05143\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_ENABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_FMPI2C1EN))\ !=\ RESET)}}
\DoxyCodeLine{05144\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))!=\ RESET)}}
\DoxyCodeLine{05145\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN2EN))\ !=\ RESET)}}
\DoxyCodeLine{05146\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05147\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN3EN))\ !=\ RESET)}}
\DoxyCodeLine{05148\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ !=\ RESET)\ }}
\DoxyCodeLine{05149\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART7EN))\ !=\ RESET)}}
\DoxyCodeLine{05150\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART8EN))\ !=\ RESET)\ }}
\DoxyCodeLine{05151\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05152\ }
\DoxyCodeLine{05153\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ ==\ RESET)\ }}
\DoxyCodeLine{05154\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ ==\ RESET)}}
\DoxyCodeLine{05155\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ ==\ RESET)}}
\DoxyCodeLine{05156\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ ==\ RESET)}}
\DoxyCodeLine{05157\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ ==\ RESET)}}
\DoxyCodeLine{05158\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM12EN))\ ==\ RESET)}}
\DoxyCodeLine{05159\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM13EN))\ ==\ RESET)}}
\DoxyCodeLine{05160\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ ==\ RESET)}}
\DoxyCodeLine{05161\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05162\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_LPTIM1EN))\ ==\ RESET)\ }}
\DoxyCodeLine{05163\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05164\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_RTCAPBEN))\ ==\ RESET)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05165\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ ==\ RESET)}}
\DoxyCodeLine{05166\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ ==\ RESET)}}
\DoxyCodeLine{05167\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05168\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART4EN))\ ==\ RESET)\ }}
\DoxyCodeLine{05169\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART5EN))\ ==\ RESET)\ }}
\DoxyCodeLine{05170\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05171\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ ==\ RESET)}}
\DoxyCodeLine{05172\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_FMPI2C1EN))\ ==\ RESET)}}
\DoxyCodeLine{05173\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))\ ==\ RESET)}}
\DoxyCodeLine{05174\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN2EN))\ ==\ RESET)}}
\DoxyCodeLine{05175\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05176\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN3EN))\ ==\ RESET)}}
\DoxyCodeLine{05177\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ ==\ RESET)\ }}
\DoxyCodeLine{05178\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART7EN))\ ==\ RESET)}}
\DoxyCodeLine{05179\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART8EN))\ ==\ RESET)}}
\DoxyCodeLine{05180\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05191\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{05194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{05196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05198\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05199\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_UART9EN);\(\backslash\)}}
\DoxyCodeLine{05202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_UART9EN);\(\backslash\)}}
\DoxyCodeLine{05204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05206\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART10\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_UART10EN);\(\backslash\)}}
\DoxyCodeLine{05209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_UART10EN);\(\backslash\)}}
\DoxyCodeLine{05211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05213\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05214\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{05217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{05219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)\ }}
\DoxyCodeLine{05221\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{05224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{05226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05228\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_EXTITEN);\(\backslash\)}}
\DoxyCodeLine{05231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05232\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_EXTITEN);\(\backslash\)}}
\DoxyCodeLine{05233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05235\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{05238\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{05240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)\ }}
\DoxyCodeLine{05242\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05244\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{05245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05246\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{05247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05249\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05250\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{05253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{05255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05257\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05258\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05259\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05260\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{05261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05262\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{05263\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05264\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{05265\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05266\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{05267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{05268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM2EN);\(\backslash\)}}
\DoxyCodeLine{05269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{05270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM2EN);\(\backslash\)}}
\DoxyCodeLine{05271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{05272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05273\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05274\ \ }
\DoxyCodeLine{05275\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM8EN))}}
\DoxyCodeLine{05276\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05277\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_UART9EN))}}
\DoxyCodeLine{05278\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART10\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_UART10EN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05279\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05280\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{05281\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{05282\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_EXTITEN))}}
\DoxyCodeLine{05283\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{05284\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI5EN))}}
\DoxyCodeLine{05285\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05286\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SAI1EN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05287\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05288\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_DFSDM1EN))}}
\DoxyCodeLine{05289\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05290\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_DFSDM2EN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05291\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05303\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM8EN))\ !=\ RESET)}}
\DoxyCodeLine{05304\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05305\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_UART9EN))\ !=\ RESET)}}
\DoxyCodeLine{05306\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART10\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_UART10EN))\ !=\ RESET)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05307\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05308\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ !=\ RESET)\ }}
\DoxyCodeLine{05309\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ !=\ RESET)}}
\DoxyCodeLine{05310\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_EXTITEN))\ !=\ RESET)}}
\DoxyCodeLine{05311\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ !=\ RESET)}}
\DoxyCodeLine{05312\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI5EN))\ !=\ RESET)}}
\DoxyCodeLine{05313\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05314\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SAI1EN))\ !=\ RESET)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05315\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05316\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_DFSDM1EN))\ !=\ RESET)}}
\DoxyCodeLine{05317\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05318\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_DFSDM2EN))\ !=\ RESET)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05319\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05320\ }
\DoxyCodeLine{05321\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM8EN))\ ==\ RESET)}}
\DoxyCodeLine{05322\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05323\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_UART9EN))\ ==\ RESET)\ }}
\DoxyCodeLine{05324\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART10\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_UART10EN))\ ==\ RESET)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05325\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05326\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ ==\ RESET)\ }}
\DoxyCodeLine{05327\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ ==\ RESET)}}
\DoxyCodeLine{05328\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_EXTITEN))\ ==\ RESET)}}
\DoxyCodeLine{05329\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ ==\ RESET)}}
\DoxyCodeLine{05330\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI5EN))\ ==\ RESET)}}
\DoxyCodeLine{05331\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05332\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SAI1EN))\ ==\ RESET)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05333\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05334\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_DFSDM1EN))\ ==\ RESET)}}
\DoxyCodeLine{05335\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05336\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_DFSDM2EN))\ ==\ RESET)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05337\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05346\ \textcolor{preprocessor}{\#if\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05347\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{05348\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05349\ \textcolor{preprocessor}{\#if\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05350\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{05351\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05352\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05353\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{05354\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{05355\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05356\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{05357\ }
\DoxyCodeLine{05358\ \textcolor{preprocessor}{\#if\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05359\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{05360\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05361\ \textcolor{preprocessor}{\#if\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05362\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{05363\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05364\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05365\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{05366\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{05367\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05368\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{05377\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB2RSTR\ =\ 0xFFFFFFFFU)}}
\DoxyCodeLine{05378\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{05379\ }
\DoxyCodeLine{05380\ \textcolor{preprocessor}{\#if\ defined(STM32F423xx)}}
\DoxyCodeLine{05381\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_AESRST))}}
\DoxyCodeLine{05382\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_AESRST))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05383\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F423xx\ */}\textcolor{preprocessor}{\ }}
\DoxyCodeLine{05384\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{05385\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{05386\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{05387\ }
\DoxyCodeLine{05388\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{05389\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{05398\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05399\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0xFFFFFFFFU)}}
\DoxyCodeLine{05400\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0x00U)\ }}
\DoxyCodeLine{05401\ }
\DoxyCodeLine{05402\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_FSMCRST))}}
\DoxyCodeLine{05403\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{05404\ }
\DoxyCodeLine{05405\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~(RCC\_AHB3RSTR\_FSMCRST))}}
\DoxyCodeLine{05406\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~(RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{05407\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ }}
\DoxyCodeLine{05408\ \textcolor{preprocessor}{\#if\ defined(STM32F412Cx)}}
\DoxyCodeLine{05409\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()}}
\DoxyCodeLine{05410\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()}}
\DoxyCodeLine{05411\ }
\DoxyCodeLine{05412\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_FORCE\_RESET()}}
\DoxyCodeLine{05413\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()}}
\DoxyCodeLine{05414\ }
\DoxyCodeLine{05415\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_RELEASE\_RESET()}}
\DoxyCodeLine{05416\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()}}
\DoxyCodeLine{05417\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05426\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{05427\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM3RST))\ }}
\DoxyCodeLine{05428\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM4RST))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05429\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{05430\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{05431\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{05432\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{05433\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM14RST))\ }}
\DoxyCodeLine{05434\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05435\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_LPTIM1RST))\ }}
\DoxyCodeLine{05436\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05437\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_SPI3RST))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05438\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_FORCE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{05439\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05440\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{05441\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART5RST))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05442\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05443\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_I2C3RST))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05444\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_FORCE\_RESET()\ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{05445\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{05446\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{05447\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05448\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN3RST))}}
\DoxyCodeLine{05449\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{05450\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART7RST))}}
\DoxyCodeLine{05451\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART8RST))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05452\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05453\ }
\DoxyCodeLine{05454\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{05455\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{05456\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{05457\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{05458\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{05459\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{05460\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{05461\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM14RST))\ }}
\DoxyCodeLine{05462\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05463\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_LPTIM1RST))}}
\DoxyCodeLine{05464\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05465\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{05466\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{05467\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05468\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{05469\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{05470\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05471\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_I2C3RST))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05472\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_RELEASE\_RESET()\ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{05473\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{05474\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{05475\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05476\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN3\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN3RST))}}
\DoxyCodeLine{05477\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{05478\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART7RST))}}
\DoxyCodeLine{05479\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART8RST))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05480\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05489\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{05490\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05491\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_UART9RST))}}
\DoxyCodeLine{05492\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART10\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_UART10RST))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05493\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05494\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{05495\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{05496\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM10RST))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05497\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{05498\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05499\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{05500\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05501\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_DFSDM1RST))}}
\DoxyCodeLine{05502\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05503\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_DFSDM2RST))}}
\DoxyCodeLine{05504\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05505\ }
\DoxyCodeLine{05506\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{05507\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05508\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_UART9RST))}}
\DoxyCodeLine{05509\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART10\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_UART10RST))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05510\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05511\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{05512\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{05513\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{05514\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{05515\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05516\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{05517\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05518\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_DFSDM1RST))}}
\DoxyCodeLine{05519\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05520\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_DFSDM2RST))}}
\DoxyCodeLine{05521\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05534\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{05535\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{05536\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{05537\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{05538\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{05539\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{05540\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{05541\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05542\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{05543\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05544\ }
\DoxyCodeLine{05545\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{05546\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{05547\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{05548\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{05549\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{05550\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{05551\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{05552\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05553\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{05554\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05567\ \textcolor{preprocessor}{\#if\ defined(STM32F423xx)}}
\DoxyCodeLine{05568\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_AESLPEN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05569\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_AESLPEN))}}
\DoxyCodeLine{05570\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05571\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{05572\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{05573\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{05574\ }
\DoxyCodeLine{05575\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{05576\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{05589\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05590\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_FSMCLPEN))}}
\DoxyCodeLine{05591\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{05592\ }
\DoxyCodeLine{05593\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~(RCC\_AHB3LPENR\_FSMCLPEN))}}
\DoxyCodeLine{05594\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB3LPENR\ \&=\ \string~(RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{05595\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05596\ }
\DoxyCodeLine{05609\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{05610\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{05611\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM4LPEN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05612\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{05613\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{05614\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{05615\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{05616\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{05617\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05618\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_LPTIM1LPEN))}}
\DoxyCodeLine{05619\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05620\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_RTCAPBLPEN))}}
\DoxyCodeLine{05621\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_SPI3LPEN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05622\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{05623\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05624\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{05625\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{05626\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05627\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_I2C3LPEN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05628\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{05629\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{05630\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{05631\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05632\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN3LPEN))}}
\DoxyCodeLine{05633\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{05634\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART7LPEN))}}
\DoxyCodeLine{05635\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART8LPEN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05636\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05637\ }
\DoxyCodeLine{05638\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{05639\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{05640\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{05641\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{05642\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{05643\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{05644\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{05645\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{05646\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05647\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_LPTIM1LPEN))}}
\DoxyCodeLine{05648\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05649\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_RTCAPBLPEN))}}
\DoxyCodeLine{05650\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_SPI3LPEN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05651\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{05652\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05653\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{05654\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{05655\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05656\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_I2C3LPEN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05657\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{05658\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{05659\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{05660\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05661\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN3LPEN))}}
\DoxyCodeLine{05662\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{05663\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART7LPEN))}}
\DoxyCodeLine{05664\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART8LPEN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05665\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05678\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{05679\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05680\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_UART9LPEN))}}
\DoxyCodeLine{05681\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART10\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_UART10LPEN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05682\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05683\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{05684\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI4LPEN))\ \ }}
\DoxyCodeLine{05685\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_EXTITLPEN))\ }}
\DoxyCodeLine{05686\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM10LPEN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05687\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{05688\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05689\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{05690\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05691\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_DFSDM1LPEN))}}
\DoxyCodeLine{05692\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05693\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_DFSDM2LPEN))}}
\DoxyCodeLine{05694\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05695\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{05696\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{05697\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05698\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_UART9LPEN))}}
\DoxyCodeLine{05699\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART10\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_UART10LPEN))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05700\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05701\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{05702\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{05703\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_EXTITLPEN))}}
\DoxyCodeLine{05704\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM10LPEN))\ \ \ \ }}
\DoxyCodeLine{05705\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{05706\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05707\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{05708\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05709\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_DFSDM1LPEN))}}
\DoxyCodeLine{05710\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05711\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_DFSDM2LPEN))}}
\DoxyCodeLine{05712\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05716\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05717\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{05718\ }
\DoxyCodeLine{05719\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PLL\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{05720\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F446xx)\ ||\(\backslash\)}}
\DoxyCodeLine{05721\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{05722\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05756\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_CONFIG(\_\_RCC\_PLLSource\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLP\_\_,\ \_\_PLLQ\_\_,\_\_PLLR\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{05757\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>PLLCFGR\ =\ ((\_\_RCC\_PLLSource\_\_)\ |\ (\_\_PLLM\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{05758\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLN\_\_)\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{05759\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLP\_\_)\ >>\ 1U)\ -\/1U)\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{05760\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLQ\_\_)\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{05761\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLR\_\_)\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)))}}
\DoxyCodeLine{05762\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05792\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_CONFIG(\_\_RCC\_PLLSource\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLP\_\_,\ \_\_PLLQ\_\_)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{05793\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>PLLCFGR\ =\ (0x20000000U\ |\ (\_\_RCC\_PLLSource\_\_)\ |\ (\_\_PLLM\_\_)|\ \(\backslash\)}}
\DoxyCodeLine{05794\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLN\_\_)\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{05795\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLP\_\_)\ >>\ 1U)\ -\/1U)\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{05796\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLQ\_\_)\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)))}}
\DoxyCodeLine{05797\ \textcolor{preprocessor}{\ \#endif\ }\textcolor{comment}{/*\ STM32F410xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05798\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{05799\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{05800\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/PLLI2S\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{05801\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{05802\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{05803\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{05804\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{05805\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05806\ }
\DoxyCodeLine{05810\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_ENABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CR\_PLLI2SON\_BB\ =\ ENABLE)}}
\DoxyCodeLine{05811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_DISABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CR\_PLLI2SON\_BB\ =\ DISABLE)}}
\DoxyCodeLine{05812\ }
\DoxyCodeLine{05813\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||}}
\DoxyCodeLine{05814\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ }}
\DoxyCodeLine{05815\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05816\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{05844\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_CONFIG(\_\_PLLI2SM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SP\_\_,\ \_\_PLLI2SQ\_\_,\ \_\_PLLI2SR\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{05845\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>PLLI2SCFGR\ =\ ((\_\_PLLI2SM\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{05846\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SN\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{05847\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLI2SP\_\_)\ >>\ 1U)\ -\/1U)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SP\_Pos)\ |\(\backslash\)}}
\DoxyCodeLine{05848\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SQ\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{05849\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SR\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)))}}
\DoxyCodeLine{05850\ \textcolor{preprocessor}{\#elif\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{05851\ \textcolor{preprocessor}{\ \ \ \ \ \ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{05875\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_CONFIG(\_\_PLLI2SM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SQ\_\_,\ \_\_PLLI2SR\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{05876\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>PLLI2SCFGR\ =\ ((\_\_PLLI2SM\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{05877\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SN\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{05878\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SQ\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{05879\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SR\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)))}}
\DoxyCodeLine{05880\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05896\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_CONFIG(\_\_PLLI2SN\_\_,\ \_\_PLLI2SR\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{05897\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>PLLI2SCFGR\ =\ (((\_\_PLLI2SN\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ \ |\(\backslash\)}}
\DoxyCodeLine{05898\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SR\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)))}}
\DoxyCodeLine{05899\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05900\ }
\DoxyCodeLine{05901\ \textcolor{preprocessor}{\#if\ defined(STM32F411xE)}}
\DoxyCodeLine{05922\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_I2SCLK\_CONFIG(\_\_PLLI2SM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SR\_\_)\ (RCC-\/>PLLI2SCFGR\ =\ ((\_\_PLLI2SM\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{05923\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SN\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{05924\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SR\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)))}}
\DoxyCodeLine{05925\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05926\ }
\DoxyCodeLine{05927\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{05945\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_SAICLK\_CONFIG(\_\_PLLI2SN\_\_,\ \_\_PLLI2SQ\_\_,\ \_\_PLLI2SR\_\_)\ (RCC-\/>PLLI2SCFGR\ =\ ((\_\_PLLI2SN\_\_)\ <<\ 6U)\ \ |\(\backslash\)}}
\DoxyCodeLine{05946\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SQ\_\_)\ <<\ 24U)\ |\(\backslash\)}}
\DoxyCodeLine{05947\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SR\_\_)\ <<\ 28U))}}
\DoxyCodeLine{05948\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{\ \ \ }}
\DoxyCodeLine{05949\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{05950\ }
\DoxyCodeLine{05951\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PLLSAI\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{05952\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{05957\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_ENABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CR\_PLLSAION\_BB\ =\ ENABLE)}}
\DoxyCodeLine{05958\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_DISABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CR\_PLLSAION\_BB\ =\ DISABLE)}}
\DoxyCodeLine{05959\ }
\DoxyCodeLine{05960\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{05986\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_CONFIG(\_\_PLLSAIM\_\_,\ \_\_PLLSAIN\_\_,\ \_\_PLLSAIP\_\_,\ \_\_PLLSAIQ\_\_,\ \_\_PLLSAIR\_\_)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{05987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>PLLSAICFGR\ =\ ((\_\_PLLSAIM\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{05988\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAIN\_\_)\ <<\ RCC\_PLLSAICFGR\_PLLSAIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{05989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAIP\_\_)\ >>\ 1U)\ -\/1U)\ <<\ RCC\_PLLSAICFGR\_PLLSAIP\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{05990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAIQ\_\_)\ <<\ RCC\_PLLSAICFGR\_PLLSAIQ\_Pos)))\ }}
\DoxyCodeLine{05991\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05992\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{05993\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{06010\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_CONFIG(\_\_PLLSAIN\_\_,\ \_\_PLLSAIP\_\_,\ \_\_PLLSAIQ\_\_,\ \_\_PLLSAIR\_\_)\ \(\backslash\)}}
\DoxyCodeLine{06011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>PLLSAICFGR\ =\ (((\_\_PLLSAIN\_\_)\ <<\ RCC\_PLLSAICFGR\_PLLSAIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{06012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAIP\_\_)\ >>\ 1U)\ -\/1U)\ <<\ RCC\_PLLSAICFGR\_PLLSAIP\_Pos)\ |\(\backslash\)}}
\DoxyCodeLine{06013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAIQ\_\_)\ <<\ RCC\_PLLSAICFGR\_PLLSAIQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{06014\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAIR\_\_)\ <<\ RCC\_PLLSAICFGR\_PLLSAIR\_Pos)))}}
\DoxyCodeLine{06015\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06016\ }
\DoxyCodeLine{06017\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)}}
\DoxyCodeLine{06032\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_CONFIG(\_\_PLLSAIN\_\_,\ \_\_PLLSAIQ\_\_,\ \_\_PLLSAIR\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{06033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>PLLSAICFGR\ =\ (((\_\_PLLSAIN\_\_)\ <<\ RCC\_PLLSAICFGR\_PLLSAIN\_Pos)\ \ |\ \(\backslash\)}}
\DoxyCodeLine{06034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAIQ\_\_)\ <<\ RCC\_PLLSAICFGR\_PLLSAIQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{06035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAIR\_\_)\ <<\ RCC\_PLLSAICFGR\_PLLSAIR\_Pos)))}}
\DoxyCodeLine{06036\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06037\ }
\DoxyCodeLine{06038\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06039\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{06040\ }
\DoxyCodeLine{06041\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PLLSAI/PLLI2S\ Dividers\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{06042\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{06049\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVR\_CONFIG(\_\_PLLI2SDivR\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLI2SDIVR,\ (\_\_PLLI2SDivR\_\_)-\/1U))}}
\DoxyCodeLine{06050\ }
\DoxyCodeLine{06056\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_PLLSAICLKDIVR\_CONFIG(\_\_PLLDivR\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLDIVR,\ ((\_\_PLLDivR\_\_)-\/1U)<<8U))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06057\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{\ \ }}
\DoxyCodeLine{06058\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{06059\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ \ ||\ defined(STM32F446xx)\ ||\(\backslash\)}}
\DoxyCodeLine{06060\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{06067\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVQ\_CONFIG(\_\_PLLI2SDivQ\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLI2SDIVQ,\ (\_\_PLLI2SDivQ\_\_)-\/1U))}}
\DoxyCodeLine{06068\ }
\DoxyCodeLine{06075\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVQ\_CONFIG(\_\_PLLSAIDivQ\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLSAIDIVQ,\ ((\_\_PLLSAIDivQ\_\_)-\/1U)<<8U))}}
\DoxyCodeLine{06076\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06077\ }
\DoxyCodeLine{06078\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{06087\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVR\_CONFIG(\_\_PLLSAIDivR\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLSAIDIVR,\ (\_\_PLLSAIDivR\_\_)))}}
\DoxyCodeLine{06088\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06089\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{06090\ }
\DoxyCodeLine{06091\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Peripheral\ Clock\ selection\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{06092\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\ ||\(\backslash\)}}
\DoxyCodeLine{06093\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\(\backslash\)}}
\DoxyCodeLine{06094\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F469xx)\ ||\(\backslash\)}}
\DoxyCodeLine{06095\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F479xx)}}
\DoxyCodeLine{06104\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2S\_CONFIG(\_\_SOURCE\_\_)\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CFGR\_I2SSRC\_BB\ =\ (\_\_SOURCE\_\_))}}
\DoxyCodeLine{06105\ }
\DoxyCodeLine{06106\ }
\DoxyCodeLine{06113\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2S\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ RCC\_CFGR\_I2SSRC)))}}
\DoxyCodeLine{06114\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F40xxx\ ||\ STM32F41xxx\ ||\ STM32F42xxx\ ||\ STM32F43xxx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06115\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{06116\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{06117\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{06131\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI\_BLOCKACLKSOURCE\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI1ASRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06132\ }
\DoxyCodeLine{06146\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI\_BLOCKBCLKSOURCE\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI1BSRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06147\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06148\ }
\DoxyCodeLine{06149\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{06161\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI1SRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06162\ }
\DoxyCodeLine{06171\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI1\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI1SRC))}}
\DoxyCodeLine{06172\ }
\DoxyCodeLine{06184\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI2SRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06185\ }
\DoxyCodeLine{06194\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI2\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI2SRC))}}
\DoxyCodeLine{06195\ }
\DoxyCodeLine{06205\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2S\_APB1\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2S1SRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06206\ }
\DoxyCodeLine{06214\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2S\_APB1\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2S1SRC))}}
\DoxyCodeLine{06215\ }
\DoxyCodeLine{06225\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2S\_APB2\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2S2SRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06226\ }
\DoxyCodeLine{06234\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2S\_APB2\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2S2SRC))}}
\DoxyCodeLine{06235\ }
\DoxyCodeLine{06242\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CECSEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06243\ }
\DoxyCodeLine{06249\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_CEC\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CECSEL))}}
\DoxyCodeLine{06250\ }
\DoxyCodeLine{06258\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_FMPI2C1SEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06259\ }
\DoxyCodeLine{06266\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FMPI2C1\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_FMPI2C1SEL))}}
\DoxyCodeLine{06267\ }
\DoxyCodeLine{06274\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLK48\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CK48MSEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06275\ }
\DoxyCodeLine{06281\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_CLK48\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CK48MSEL))}}
\DoxyCodeLine{06282\ }
\DoxyCodeLine{06289\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_SDIOSEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06290\ }
\DoxyCodeLine{06296\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SDIO\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_SDIOSEL))}}
\DoxyCodeLine{06297\ }
\DoxyCodeLine{06304\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_SPDIFRXSEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06305\ }
\DoxyCodeLine{06311\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SPDIFRX\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_SPDIFRXSEL))}}
\DoxyCodeLine{06312\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06313\ \ \ \ \ \ \ }
\DoxyCodeLine{06314\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{06315\ \ \ \ \ \ \ }
\DoxyCodeLine{06322\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLK48\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CK48MSEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06323\ }
\DoxyCodeLine{06329\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_CLK48\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CK48MSEL))}}
\DoxyCodeLine{06330\ }
\DoxyCodeLine{06337\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SDIOSEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06338\ }
\DoxyCodeLine{06344\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SDIO\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SDIOSEL))\ \ }}
\DoxyCodeLine{06345\ \ \ \ \ \ \ }
\DoxyCodeLine{06352\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_DSISEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06353\ }
\DoxyCodeLine{06359\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DSI\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_DSISEL))\ \ \ \ \ \ \ }}
\DoxyCodeLine{06360\ \ \ \ \ \ \ }
\DoxyCodeLine{06361\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06362\ }
\DoxyCodeLine{06363\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{06364\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{06372\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CONFIG(\_\_DFSDM1\_CLKSOURCE\_\_)\ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM1SEL,\ (\_\_DFSDM1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{06373\ }
\DoxyCodeLine{06379\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DFSDM1\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM1SEL)))}}
\DoxyCodeLine{06380\ }
\DoxyCodeLine{06389\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1AUDIO\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM1ASEL,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06390\ }
\DoxyCodeLine{06398\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DFSDM1AUDIO\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM1ASEL))}}
\DoxyCodeLine{06399\ }
\DoxyCodeLine{06400\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{06408\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CONFIG(\_\_DFSDM2\_CLKSOURCE\_\_)\ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM1SEL,\ (\_\_DFSDM2\_CLKSOURCE\_\_))}}
\DoxyCodeLine{06409\ }
\DoxyCodeLine{06415\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DFSDM2\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM1SEL)))}}
\DoxyCodeLine{06416\ }
\DoxyCodeLine{06424\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2AUDIO\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM2ASEL,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06425\ }
\DoxyCodeLine{06432\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DFSDM2AUDIO\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM2ASEL))}}
\DoxyCodeLine{06433\ \ \ \ \ \ \ }
\DoxyCodeLine{06445\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI\_BLOCKACLKSOURCE\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI1ASRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06446\ \ \ \ \ \ \ }
\DoxyCodeLine{06455\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI\_BLOCKA\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI1ASRC))}}
\DoxyCodeLine{06456\ }
\DoxyCodeLine{06468\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI\_BLOCKBCLKSOURCE\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI1BSRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06469\ \ \ \ \ \ \ }
\DoxyCodeLine{06478\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI\_BLOCKB\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI1BSRC))}}
\DoxyCodeLine{06479\ }
\DoxyCodeLine{06488\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_LPTIM1SEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06489\ }
\DoxyCodeLine{06497\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_LPTIM1SEL))\ \ \ \ \ \ }}
\DoxyCodeLine{06498\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06499\ \ \ \ \ \ \ }
\DoxyCodeLine{06508\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2S\_APB1\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2S1SRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06509\ }
\DoxyCodeLine{06517\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2S\_APB1\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2S1SRC))}}
\DoxyCodeLine{06518\ }
\DoxyCodeLine{06527\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2S\_APB2\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2S2SRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06528\ }
\DoxyCodeLine{06536\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2S\_APB2\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2S2SRC))}}
\DoxyCodeLine{06537\ }
\DoxyCodeLine{06546\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_I2S\_CONFIG(\_\_SOURCE\_\_)\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_PLLI2SCFGR\_PLLI2SSRC\_BB\ =\ (\_\_SOURCE\_\_))}}
\DoxyCodeLine{06547\ \ \ \ \ \ \ }
\DoxyCodeLine{06555\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_FMPI2C1SEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06556\ }
\DoxyCodeLine{06563\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FMPI2C1\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_FMPI2C1SEL))}}
\DoxyCodeLine{06564\ }
\DoxyCodeLine{06571\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLK48\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CK48MSEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06572\ }
\DoxyCodeLine{06578\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_CLK48\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CK48MSEL))}}
\DoxyCodeLine{06579\ }
\DoxyCodeLine{06586\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_SDIOSEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06587\ }
\DoxyCodeLine{06593\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SDIO\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_SDIOSEL))}}
\DoxyCodeLine{06594\ }
\DoxyCodeLine{06595\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06596\ }
\DoxyCodeLine{06597\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{06605\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2S\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2SSRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06606\ }
\DoxyCodeLine{06613\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2S\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2SSRC))}}
\DoxyCodeLine{06614\ }
\DoxyCodeLine{06622\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_FMPI2C1SEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06623\ }
\DoxyCodeLine{06630\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FMPI2C1\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_FMPI2C1SEL))}}
\DoxyCodeLine{06631\ }
\DoxyCodeLine{06640\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_LPTIM1SEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{06641\ }
\DoxyCodeLine{06649\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_LPTIM1SEL))}}
\DoxyCodeLine{06650\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06651\ \ \ \ \ \ \ }
\DoxyCodeLine{06652\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\(\backslash\)}}
\DoxyCodeLine{06653\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{06654\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F410Rx)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\(\backslash\)}}
\DoxyCodeLine{06655\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\(\backslash\)}}
\DoxyCodeLine{06656\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{06670\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIMCLKPRESCALER(\_\_PRESC\_\_)\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_DCKCFGR\_TIMPRE\_BB\ =\ (\_\_PRESC\_\_))}}
\DoxyCodeLine{06671\ }
\DoxyCodeLine{06672\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx)\ ||\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F410xx\ ||\ STM32F411xE\ ||\(\backslash\)}}
\DoxyCodeLine{06673\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ \ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\(\backslash\)}}
\DoxyCodeLine{06674\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06675\ }
\DoxyCodeLine{06676\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{06677\ }
\DoxyCodeLine{06678\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{06681\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_ENABLE\_IT()\ (RCC-\/>CIR\ |=\ (RCC\_CIR\_PLLSAIRDYIE))}}
\DoxyCodeLine{06682\ }
\DoxyCodeLine{06685\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_DISABLE\_IT()\ (RCC-\/>CIR\ \&=\ \string~(RCC\_CIR\_PLLSAIRDYIE))}}
\DoxyCodeLine{06686\ }
\DoxyCodeLine{06689\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_CLEAR\_IT()\ (RCC-\/>CIR\ |=\ (RCC\_CIR\_PLLSAIRDYF))}}
\DoxyCodeLine{06690\ }
\DoxyCodeLine{06694\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_GET\_IT()\ ((RCC-\/>CIR\ \&\ (RCC\_CIR\_PLLSAIRDYIE))\ ==\ (RCC\_CIR\_PLLSAIRDYIE))}}
\DoxyCodeLine{06695\ }
\DoxyCodeLine{06699\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_GET\_FLAG()\ ((RCC-\/>CR\ \&\ (RCC\_CR\_PLLSAIRDY))\ ==\ (RCC\_CR\_PLLSAIRDY))}}
\DoxyCodeLine{06700\ }
\DoxyCodeLine{06701\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06702\ }
\DoxyCodeLine{06703\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{06706\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO1\_ENABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CFGR\_MCO1EN\_BB\ =\ ENABLE)}}
\DoxyCodeLine{06707\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO1\_DISABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CFGR\_MCO1EN\_BB\ =\ DISABLE)}}
\DoxyCodeLine{06708\ }
\DoxyCodeLine{06711\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO2\_ENABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CFGR\_MCO2EN\_BB\ =\ ENABLE)}}
\DoxyCodeLine{06712\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO2\_DISABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CFGR\_MCO2EN\_BB\ =\ DISABLE)}}
\DoxyCodeLine{06713\ }
\DoxyCodeLine{06714\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06715\ }
\DoxyCodeLine{06720\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{06728\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_PeriphCLKConfig(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit);}
\DoxyCodeLine{06729\ \textcolor{keywordtype}{void}\ HAL\_RCCEx\_GetPeriphCLKConfig(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit);}
\DoxyCodeLine{06730\ }
\DoxyCodeLine{06731\ uint32\_t\ HAL\_RCCEx\_GetPeriphCLKFreq(uint32\_t\ PeriphClk);}
\DoxyCodeLine{06732\ }
\DoxyCodeLine{06733\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F411xE)\ ||\(\backslash\)}}
\DoxyCodeLine{06734\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\(\backslash\)}}
\DoxyCodeLine{06735\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\(\backslash\)}}
\DoxyCodeLine{06736\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F423xx)}}
\DoxyCodeLine{06737\ \textcolor{keywordtype}{void}\ HAL\_RCCEx\_SelectLSEMode(uint8\_t\ Mode);}
\DoxyCodeLine{06738\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410xx\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06739\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{06740\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_EnablePLLI2S(RCC\_PLLI2SInitTypeDef\ \ *PLLI2SInit);}
\DoxyCodeLine{06741\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_DisablePLLI2S(\textcolor{keywordtype}{void});}
\DoxyCodeLine{06742\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06743\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{06744\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_EnablePLLSAI(RCC\_PLLSAIInitTypeDef\ \ *PLLSAIInit);}
\DoxyCodeLine{06745\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_DisablePLLSAI(\textcolor{keywordtype}{void});}
\DoxyCodeLine{06746\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06754\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{06755\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{06756\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{06765\ \textcolor{comment}{/*\ -\/-\/-\/\ CR\ Register\ -\/-\/-\/*/}\ \ }
\DoxyCodeLine{06766\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\(\backslash\)}}
\DoxyCodeLine{06767\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{06768\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ PLLSAION\ bit\ */}}
\DoxyCodeLine{06769\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAION\_BIT\_NUMBER\ \ \ \ \ \ \ 0x1CU}}
\DoxyCodeLine{06770\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLSAION\_BB\ \ \ \ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_CR\_OFFSET\ *\ 32U)\ +\ (RCC\_PLLSAION\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{06771\ }
\DoxyCodeLine{06772\ \textcolor{preprocessor}{\#define\ PLLSAI\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ 2U\ \ }\textcolor{comment}{/*\ Timeout\ value\ fixed\ to\ 2\ ms\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06773\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06774\ }
\DoxyCodeLine{06775\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{06776\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{06777\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{06778\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{06779\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{06780\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ PLLI2SON\ bit\ */}}
\DoxyCodeLine{06781\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SON\_BIT\_NUMBER\ \ \ \ 0x1AU}}
\DoxyCodeLine{06782\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLI2SON\_BB\ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_CR\_OFFSET\ *\ 32U)\ +\ (RCC\_PLLI2SON\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{06783\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||}}
\DoxyCodeLine{06784\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||}}
\DoxyCodeLine{06785\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06786\ }
\DoxyCodeLine{06787\ \textcolor{comment}{/*\ -\/-\/-\/\ DCKCFGR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{06788\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\(\backslash\)}}
\DoxyCodeLine{06789\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F401xC)\ ||\(\backslash\)}}
\DoxyCodeLine{06790\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\(\backslash\)}}
\DoxyCodeLine{06791\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\(\backslash\)}}
\DoxyCodeLine{06792\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{06793\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ TIMPRE\ bit\ */}}
\DoxyCodeLine{06794\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_OFFSET\ +\ 0x8CU)}}
\DoxyCodeLine{06795\ \textcolor{preprocessor}{\#define\ RCC\_TIMPRE\_BIT\_NUMBER\ \ \ \ \ \ \ \ \ \ 0x18U}}
\DoxyCodeLine{06796\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR\_TIMPRE\_BB\ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_DCKCFGR\_OFFSET\ *\ 32U)\ +\ (RCC\_TIMPRE\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{06797\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F410xx\ ||\ STM32F401xC\ ||\(\backslash\)}}
\DoxyCodeLine{06798\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F401xE\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\(\backslash\)}}
\DoxyCodeLine{06799\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06800\ }
\DoxyCodeLine{06801\ \textcolor{comment}{/*\ -\/-\/-\/\ CFGR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{06802\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_OFFSET\ +\ 0x08U)}}
\DoxyCodeLine{06803\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{06804\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{06805\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{06806\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{06807\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ I2SSRC\ bit\ */}}
\DoxyCodeLine{06808\ \textcolor{preprocessor}{\#define\ RCC\_I2SSRC\_BIT\_NUMBER\ \ \ \ \ \ 0x17U}}
\DoxyCodeLine{06809\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_I2SSRC\_BB\ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_CFGR\_OFFSET\ *\ 32U)\ +\ (RCC\_I2SSRC\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{06810\ \ \ \ \ \ \ }
\DoxyCodeLine{06811\ \textcolor{preprocessor}{\#define\ PLLI2S\_TIMEOUT\_VALUE\ \ \ \ \ \ \ 2U\ \ }\textcolor{comment}{/*\ Timeout\ value\ fixed\ to\ 2\ ms\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06812\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||}}
\DoxyCodeLine{06813\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06814\ \ \ \ \ \ \ }
\DoxyCodeLine{06815\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{06816\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{06817\ \textcolor{comment}{/*\ -\/-\/-\/\ PLLI2SCFGR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{06818\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_OFFSET\ \ \ \ \ \ \ \ \ (RCC\_OFFSET\ +\ 0x84U)}}
\DoxyCodeLine{06819\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ PLLI2SSRC\ bit\ */}}
\DoxyCodeLine{06820\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SSRC\_BIT\_NUMBER\ \ \ \ \ \ 0x16U}}
\DoxyCodeLine{06821\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SSRC\_BB\ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_PLLI2SCFGR\_OFFSET\ *\ 32U)\ +\ (RCC\_PLLI2SSRC\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{06822\ \ \ \ \ \ \ }
\DoxyCodeLine{06823\ \textcolor{preprocessor}{\#define\ PLLI2S\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ 2U\ \ }\textcolor{comment}{/*\ Timeout\ value\ fixed\ to\ 2\ ms\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06824\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ |\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06825\ }
\DoxyCodeLine{06826\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{06827\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ MCO1EN\ bit\ */}}
\DoxyCodeLine{06828\ \textcolor{preprocessor}{\#define\ RCC\_MCO1EN\_BIT\_NUMBER\ \ \ \ \ \ 0x8U}}
\DoxyCodeLine{06829\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1EN\_BB\ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_CFGR\_OFFSET\ *\ 32U)\ +\ (RCC\_MCO1EN\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{06830\ }
\DoxyCodeLine{06831\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ MCO2EN\ bit\ */}}
\DoxyCodeLine{06832\ \textcolor{preprocessor}{\#define\ RCC\_MCO2EN\_BIT\_NUMBER\ \ \ \ \ \ 0x9U}}
\DoxyCodeLine{06833\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2EN\_BB\ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_CFGR\_OFFSET\ *\ 32U)\ +\ (RCC\_MCO2EN\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{06834\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06835\ }
\DoxyCodeLine{06836\ \textcolor{preprocessor}{\#define\ PLL\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ 2U\ \ }\textcolor{comment}{/*\ 2\ ms\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06845\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{06852\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLN\_VALUE(VALUE)\ ((50U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 432U))}}
\DoxyCodeLine{06853\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SN\_VALUE(VALUE)\ ((50U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 432U))}}
\DoxyCodeLine{06854\ \ \ \ \ \ \ }
\DoxyCodeLine{06855\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)||\ defined(STM32F439xx)}}
\DoxyCodeLine{06856\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((1U\ <=\ (SELECTION))\ \&\&\ ((SELECTION)\ <=\ 0x0000007FU))}}
\DoxyCodeLine{06857\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06858\ }
\DoxyCodeLine{06859\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)||\ defined(STM32F417xx)\ }}
\DoxyCodeLine{06860\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((1U\ <=\ (SELECTION))\ \&\&\ ((SELECTION)\ <=\ 0x00000007U))}}
\DoxyCodeLine{06861\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06862\ }
\DoxyCodeLine{06863\ \textcolor{preprocessor}{\#if\ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ }}
\DoxyCodeLine{06864\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((1U\ <=\ (SELECTION))\ \&\&\ ((SELECTION)\ <=\ 0x0000000FU))}}
\DoxyCodeLine{06865\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06866\ }
\DoxyCodeLine{06867\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{06868\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((1U\ <=\ (SELECTION))\ \&\&\ ((SELECTION)\ <=\ 0x0000001FU))}}
\DoxyCodeLine{06869\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06870\ }
\DoxyCodeLine{06871\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{06872\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((1U\ <=\ (SELECTION))\ \&\&\ ((SELECTION)\ <=\ 0x00000FFFU))}}
\DoxyCodeLine{06873\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06874\ }
\DoxyCodeLine{06875\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{06876\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((1U\ <=\ (SELECTION))\ \&\&\ ((SELECTION)\ <=\ 0x000001FFU))}}
\DoxyCodeLine{06877\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06878\ }
\DoxyCodeLine{06879\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)}}
\DoxyCodeLine{06880\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((1U\ <=\ (SELECTION))\ \&\&\ ((SELECTION)\ <=\ 0x000003FFU))}}
\DoxyCodeLine{06881\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06882\ \ \ \ \ \ \ }
\DoxyCodeLine{06883\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{06884\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((1U\ <=\ (SELECTION))\ \&\&\ ((SELECTION)\ <=\ 0x00007FFFU))}}
\DoxyCodeLine{06885\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06886\ \ \ \ \ \ \ }
\DoxyCodeLine{06887\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SR\_VALUE(VALUE)\ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 7U))}}
\DoxyCodeLine{06888\ }
\DoxyCodeLine{06889\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)||\ defined(STM32F439xx)\ ||\(\backslash\)}}
\DoxyCodeLine{06890\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{06891\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SQ\_VALUE(VALUE)\ \ \ \ \ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 15U))}}
\DoxyCodeLine{06892\ }
\DoxyCodeLine{06893\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAIN\_VALUE(VALUE)\ \ \ \ \ ((50U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 432U))}}
\DoxyCodeLine{06894\ }
\DoxyCodeLine{06895\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAIQ\_VALUE(VALUE)\ \ \ \ \ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 15U))}}
\DoxyCodeLine{06896\ }
\DoxyCodeLine{06897\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAIR\_VALUE(VALUE)\ \ \ \ \ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 7U))}}
\DoxyCodeLine{06898\ }
\DoxyCodeLine{06899\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI\_DIVQ\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 32U))}}
\DoxyCodeLine{06900\ }
\DoxyCodeLine{06901\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2S\_DIVQ\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 32U))}}
\DoxyCodeLine{06902\ }
\DoxyCodeLine{06903\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI\_DIVR\_VALUE(VALUE)\ (((VALUE)\ ==\ RCC\_PLLSAIDIVR\_2)\ \ ||\(\backslash\)}}
\DoxyCodeLine{06904\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIDIVR\_4)\ \ ||\(\backslash\)}}
\DoxyCodeLine{06905\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIDIVR\_8)\ \ ||\(\backslash\)}}
\DoxyCodeLine{06906\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIDIVR\_16))}}
\DoxyCodeLine{06907\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06908\ }
\DoxyCodeLine{06909\ \textcolor{preprocessor}{\#if\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{06910\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{06911\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SM\_VALUE(VALUE)\ \ \ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 63U))}}
\DoxyCodeLine{06912\ \ }
\DoxyCodeLine{06913\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE\_MODE(MODE)\ \ \ \ \ \ \ \ \ \ \ (((MODE)\ ==\ RCC\_LSE\_LOWPOWER\_MODE)\ ||\(\backslash\)}}
\DoxyCodeLine{06914\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ RCC\_LSE\_HIGHDRIVE\_MODE))}}
\DoxyCodeLine{06915\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06916\ }
\DoxyCodeLine{06917\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{06918\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLR\_VALUE(VALUE)\ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 7U))}}
\DoxyCodeLine{06919\ }
\DoxyCodeLine{06920\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE\_MODE(MODE)\ \ \ \ \ \ \ \ \ \ \ (((MODE)\ ==\ RCC\_LSE\_LOWPOWER\_MODE)\ ||\(\backslash\)}}
\DoxyCodeLine{06921\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ RCC\_LSE\_HIGHDRIVE\_MODE))}}
\DoxyCodeLine{06922\ }
\DoxyCodeLine{06923\ \textcolor{preprocessor}{\#define\ IS\_RCC\_FMPI2C1CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_PCLK1)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{06924\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_SYSCLK)\ ||\(\backslash\)}}
\DoxyCodeLine{06925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_HSI))}}
\DoxyCodeLine{06926\ }
\DoxyCodeLine{06927\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPTIM1CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_PCLK1)\ ||\(\backslash\)}}
\DoxyCodeLine{06928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_HSI)\ ||\(\backslash\)}}
\DoxyCodeLine{06929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_LSI)\ ||\(\backslash\)}}
\DoxyCodeLine{06930\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_LSE))}}
\DoxyCodeLine{06931\ }
\DoxyCodeLine{06932\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2SAPBCLKSOURCE(SOURCE)\ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_I2SAPBCLKSOURCE\_PLLR)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{06933\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPBCLKSOURCE\_EXT)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{06934\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPBCLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{06935\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06936\ }
\DoxyCodeLine{06937\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{06938\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLR\_VALUE(VALUE)\ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 7U))}}
\DoxyCodeLine{06939\ \ \ }
\DoxyCodeLine{06940\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SP\_VALUE(VALUE)\ \ \ \ \ \ \ (((VALUE)\ ==\ RCC\_PLLI2SP\_DIV2)\ ||\(\backslash\)}}
\DoxyCodeLine{06941\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLI2SP\_DIV4)\ ||\(\backslash\)}}
\DoxyCodeLine{06942\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLI2SP\_DIV6)\ ||\(\backslash\)}}
\DoxyCodeLine{06943\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLI2SP\_DIV8))}}
\DoxyCodeLine{06944\ }
\DoxyCodeLine{06945\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAIM\_VALUE(VALUE)\ \ \ \ \ \ \ ((VALUE)\ <=\ 63U)}}
\DoxyCodeLine{06946\ \ \ }
\DoxyCodeLine{06947\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAIP\_VALUE(VALUE)\ \ \ \ \ \ \ (((VALUE)\ ==\ RCC\_PLLSAIP\_DIV2)\ ||\(\backslash\)}}
\DoxyCodeLine{06948\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIP\_DIV4)\ ||\(\backslash\)}}
\DoxyCodeLine{06949\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIP\_DIV6)\ ||\(\backslash\)}}
\DoxyCodeLine{06950\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIP\_DIV8))}}
\DoxyCodeLine{06951\ }
\DoxyCodeLine{06952\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI1CLKSOURCE(SOURCE)\ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_SAI1CLKSOURCE\_PLLSAI)\ ||\(\backslash\)}}
\DoxyCodeLine{06953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAI1CLKSOURCE\_PLLI2S)\ ||\(\backslash\)}}
\DoxyCodeLine{06954\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAI1CLKSOURCE\_PLLR)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{06955\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAI1CLKSOURCE\_EXT))}}
\DoxyCodeLine{06956\ }
\DoxyCodeLine{06957\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI2CLKSOURCE(SOURCE)\ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_SAI2CLKSOURCE\_PLLSAI)\ ||\(\backslash\)}}
\DoxyCodeLine{06958\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAI2CLKSOURCE\_PLLI2S)\ ||\(\backslash\)}}
\DoxyCodeLine{06959\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAI2CLKSOURCE\_PLLR)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{06960\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAI2CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{06961\ \ }
\DoxyCodeLine{06962\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2SAPB1CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_I2SAPB1CLKSOURCE\_PLLI2S)\ ||\(\backslash\)}}
\DoxyCodeLine{06963\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB1CLKSOURCE\_EXT)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{06964\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB1CLKSOURCE\_PLLR)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{06965\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB1CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{06966\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{06967\ \textcolor{preprocessor}{\ \#define\ IS\_RCC\_I2SAPB2CLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_I2SAPB2CLKSOURCE\_PLLI2S)\ ||\(\backslash\)}}
\DoxyCodeLine{06968\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB2CLKSOURCE\_EXT)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{06969\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB2CLKSOURCE\_PLLR)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{06970\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB2CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{06971\ }
\DoxyCodeLine{06972\ \textcolor{preprocessor}{\#define\ IS\_RCC\_FMPI2C1CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_PCLK1)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{06973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_SYSCLK)\ ||\(\backslash\)}}
\DoxyCodeLine{06974\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_HSI))}}
\DoxyCodeLine{06975\ }
\DoxyCodeLine{06976\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CECCLKSOURCE(SOURCE)\ \ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_CECCLKSOURCE\_HSI)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{06977\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_CECCLKSOURCE\_LSE))}}
\DoxyCodeLine{06978\ }
\DoxyCodeLine{06979\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLK48CLKSOURCE(SOURCE)\ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_CLK48CLKSOURCE\_PLLQ)\ ||\(\backslash\)}}
\DoxyCodeLine{06980\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_CLK48CLKSOURCE\_PLLSAIP))}}
\DoxyCodeLine{06981\ }
\DoxyCodeLine{06982\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SDIOCLKSOURCE(SOURCE)\ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_SDIOCLKSOURCE\_CLK48)\ ||\(\backslash\)}}
\DoxyCodeLine{06983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SDIOCLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{06984\ }
\DoxyCodeLine{06985\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SPDIFRXCLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_SPDIFRXCLKSOURCE\_PLLR)\ ||\(\backslash\)}}
\DoxyCodeLine{06986\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SPDIFRXCLKSOURCE\_PLLI2SP))\ \ }}
\DoxyCodeLine{06987\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06988\ }
\DoxyCodeLine{06989\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{06990\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLR\_VALUE(VALUE)\ \ \ \ \ \ \ \ \ \ \ \ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 7U))}}
\DoxyCodeLine{06991\ }
\DoxyCodeLine{06992\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAIP\_VALUE(VALUE)\ \ \ \ \ \ \ \ \ (((VALUE)\ ==\ RCC\_PLLSAIP\_DIV2)\ ||\(\backslash\)}}
\DoxyCodeLine{06993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIP\_DIV4)\ ||\(\backslash\)}}
\DoxyCodeLine{06994\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIP\_DIV6)\ ||\(\backslash\)}}
\DoxyCodeLine{06995\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIP\_DIV8))}}
\DoxyCodeLine{06996\ \ }
\DoxyCodeLine{06997\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLK48CLKSOURCE(SOURCE)\ \ \ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_CLK48CLKSOURCE\_PLLQ)\ ||\(\backslash\)}}
\DoxyCodeLine{06998\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_CLK48CLKSOURCE\_PLLSAIP))}}
\DoxyCodeLine{06999\ }
\DoxyCodeLine{07000\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SDIOCLKSOURCE(SOURCE)\ \ \ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_SDIOCLKSOURCE\_CLK48)\ ||\(\backslash\)}}
\DoxyCodeLine{07001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SDIOCLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{07002\ }
\DoxyCodeLine{07003\ \textcolor{preprocessor}{\#define\ IS\_RCC\_DSIBYTELANECLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_DSICLKSOURCE\_PLLR)\ \ ||\(\backslash\)}}
\DoxyCodeLine{07004\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_DSICLKSOURCE\_DSIPHY))}}
\DoxyCodeLine{07005\ }
\DoxyCodeLine{07006\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE\_MODE(MODE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((MODE)\ ==\ RCC\_LSE\_LOWPOWER\_MODE)\ ||\(\backslash\)}}
\DoxyCodeLine{07007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ RCC\_LSE\_HIGHDRIVE\_MODE))}}
\DoxyCodeLine{07008\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07009\ }
\DoxyCodeLine{07010\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{07011\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{07012\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SQ\_VALUE(VALUE)\ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 15U))}}
\DoxyCodeLine{07013\ \ \ \ \ }
\DoxyCodeLine{07014\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLR\_VALUE(VALUE)\ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 7U))}}
\DoxyCodeLine{07015\ }
\DoxyCodeLine{07016\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SCLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_PLLI2SCLKSOURCE\_PLLSRC)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_PLLI2SCLKSOURCE\_EXT))}}
\DoxyCodeLine{07018\ \ }
\DoxyCodeLine{07019\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2SAPB1CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_I2SAPB1CLKSOURCE\_PLLI2S)\ ||\(\backslash\)}}
\DoxyCodeLine{07020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB1CLKSOURCE\_EXT)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{07021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB1CLKSOURCE\_PLLR)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{07022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB1CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{07023\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{07024\ \textcolor{preprocessor}{\ \#define\ IS\_RCC\_I2SAPB2CLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_I2SAPB2CLKSOURCE\_PLLI2S)\ ||\(\backslash\)}}
\DoxyCodeLine{07025\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB2CLKSOURCE\_EXT)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{07026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB2CLKSOURCE\_PLLR)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{07027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB2CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{07028\ }
\DoxyCodeLine{07029\ \textcolor{preprocessor}{\#define\ IS\_RCC\_FMPI2C1CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_PCLK1)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{07030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_SYSCLK)\ ||\(\backslash\)}}
\DoxyCodeLine{07031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_HSI))}}
\DoxyCodeLine{07032\ }
\DoxyCodeLine{07033\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLK48CLKSOURCE(SOURCE)\ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_CLK48CLKSOURCE\_PLLQ)\ ||\(\backslash\)}}
\DoxyCodeLine{07034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_CLK48CLKSOURCE\_PLLI2SQ))}}
\DoxyCodeLine{07035\ }
\DoxyCodeLine{07036\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SDIOCLKSOURCE(SOURCE)\ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_SDIOCLKSOURCE\_CLK48)\ ||\(\backslash\)}}
\DoxyCodeLine{07037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SDIOCLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{07038\ }
\DoxyCodeLine{07039\ \textcolor{preprocessor}{\#define\ IS\_RCC\_DFSDM1CLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM1CLKSOURCE\_PCLK2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM1CLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{07041\ }
\DoxyCodeLine{07042\ \textcolor{preprocessor}{\#define\ IS\_RCC\_DFSDM1AUDIOCLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM1AUDIOCLKSOURCE\_I2S1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM1AUDIOCLKSOURCE\_I2S2))}}
\DoxyCodeLine{07044\ }
\DoxyCodeLine{07045\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{07046\ \textcolor{preprocessor}{\#define\ IS\_RCC\_DFSDM2CLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM2CLKSOURCE\_PCLK2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM2CLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{07048\ }
\DoxyCodeLine{07049\ \textcolor{preprocessor}{\#define\ IS\_RCC\_DFSDM2AUDIOCLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM2AUDIOCLKSOURCE\_I2S1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM2AUDIOCLKSOURCE\_I2S2))}}
\DoxyCodeLine{07051\ }
\DoxyCodeLine{07052\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPTIM1CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_PCLK1)\ ||\(\backslash\)}}
\DoxyCodeLine{07053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_HSI)\ \ ||\(\backslash\)}}
\DoxyCodeLine{07054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_LSI)\ \ ||\(\backslash\)}}
\DoxyCodeLine{07055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_LSE))}}
\DoxyCodeLine{07056\ }
\DoxyCodeLine{07057\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAIACLKSOURCE(SOURCE)\ \ \ \ \ (((SOURCE)\ ==\ RCC\_SAIACLKSOURCE\_PLLI2SR)\ ||\(\backslash\)}}
\DoxyCodeLine{07058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAIACLKSOURCE\_EXT)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{07059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAIACLKSOURCE\_PLLR)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{07060\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAIACLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{07061\ }
\DoxyCodeLine{07062\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAIBCLKSOURCE(SOURCE)\ \ \ \ \ (((SOURCE)\ ==\ RCC\_SAIBCLKSOURCE\_PLLI2SR)\ ||\(\backslash\)}}
\DoxyCodeLine{07063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAIBCLKSOURCE\_EXT)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{07064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAIBCLKSOURCE\_PLLR)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{07065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAIBCLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{07066\ }
\DoxyCodeLine{07067\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL\_DIVR\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 32U))}}
\DoxyCodeLine{07068\ }
\DoxyCodeLine{07069\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2S\_DIVR\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 32U))}}
\DoxyCodeLine{07070\ }
\DoxyCodeLine{07071\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07072\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07073\ }
\DoxyCodeLine{07074\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07075\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07076\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07077\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07078\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{07079\ \ \ \ \ \ \ }
\DoxyCodeLine{07080\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO2SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_MCO2SOURCE\_SYSCLK)\ ||\ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_PLLI2SCLK)||\ \(\backslash\)}}
\DoxyCodeLine{07081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_HSE)\ \ \ \ ||\ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_PLLCLK))}}
\DoxyCodeLine{07082\ }
\DoxyCodeLine{07083\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||}}
\DoxyCodeLine{07084\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ \(\backslash\)}}
\DoxyCodeLine{07085\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F412Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07086\ }
\DoxyCodeLine{07087\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ \ \ \ \ \ }}
\DoxyCodeLine{07088\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO2SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_MCO2SOURCE\_SYSCLK)\ ||\ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_I2SCLK)||\ \(\backslash\)}}
\DoxyCodeLine{07089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_HSE)\ \ \ \ ||\ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_PLLCLK))}}
\DoxyCodeLine{07090\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07106\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{07107\ \}}
\DoxyCodeLine{07108\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{07109\ }
\DoxyCodeLine{07110\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_HAL\_RCC\_EX\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07111\ }

\end{DoxyCode}
