$timescale 1ns $end
$scope module logic $end
$var wire 3 q q $end
$var wire 1 rst rst $end
$upscope $end
$enddefinitions $end
$dumpvars
b0 q
b1 rst
$end
#0
b0 q
b1 rst

#10
b1 q
b0 rst

#20
b10 q
b0 rst

#30
b100 q
b1 rst

#40
b1 q
b1 rst

#50
b1 q
b0 rst

#60
b10 q
b0 rst

#70
b100 q
b0 rst

#80
b1 q
b0 rst

#90
b10 q
b0 rst

#100
b100 q
b1 rst

#110
b1 q
b0 rst

#120
b10 q
b0 rst

#130
b100 q
b0 rst

#140
