{
    "lib": "libvart-dpu-runner.so",
    "filename": "Sequential_int.xmodel",
    "kernel": [
        "subgraph_Sequential__Sequential_ResNetBackbone_0__Sequential_resnet__Sequential_layer1__BasicBlock_1__input_29",
        "subgraph_Sequential__Sequential_ResNetBackbone_0__Sequential_resnet__Sequential_layer2__BasicBlock_0__input_43",
        "subgraph_Sequential__Sequential_ResNetBackbone_0__Sequential_resnet__Sequential_layer2__BasicBlock_1__input_55",
        "subgraph_Sequential__Sequential_ResNetBackbone_0__Sequential_resnet__Sequential_layer3__BasicBlock_0__input_69",
        "subgraph_Sequential__Sequential_ResNetBackbone_0__Sequential_resnet__Sequential_layer3__BasicBlock_1__input_81",
        "subgraph_Sequential__Sequential_ResNetBackbone_0__Sequential_resnet__Sequential_layer4__BasicBlock_0__input_95",
        "subgraph_Sequential__Sequential_ResNetBackbone_0__Sequential_resnet__Sequential_layer4__BasicBlock_1__input_107",
        "subgraph_Sequential__Sequential_ResNetBackbone_0__Sequential_resnet__Sequential_layer1__BasicBlock_0__input_17"
    ],
    "target": "DPUCAHX8H_ISA2"
}
