// Seed: 171345402
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_11;
  wire id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  assign id_15 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4, id_5, id_6;
  module_0(
      id_4, id_6, id_3, id_4, id_6, id_4, id_5, id_5, id_4, id_6
  );
  wire id_7;
endmodule
