#Build: Fabric Compiler 2024.2-SP1.2, Build 187561, May 22 18:16 2025
#Install: C:\studyware\pango\PDS_2024.2-SP1.2-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.18363
#Hostname: z02665mj
Generated by Fabric Compiler (version 2024.2-SP1.2 build 187561) at Tue Feb 10 16:31:17 2026
Parameters for debugging are loaded as follows:
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling place grid timing.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Elaborate the liberty model.
I: Multithreading enabled for Timing using a maximum of 4 processes.

Routing started.
Build routing arch for double attribute device.
Enter timing driven router mode.
I: Multithreading enabled for route using a maximum of 1 processes.
W: Route-4027: Cannot find permit_rougth_thru_units.json file in working directory.
Building routing graph takes 0.34 sec.
Enable Recovery Analysis in Routing
Init coarse delay table.
Read place coarse delay table takes 0.05 sec.
build place dedicate switch graph takes 0.23 sec
Setup STE netlist take 501 msec.
Slack Weight : 90
CE/RS signal series limit : 500
Dispose control chain take 94 msec.
Collect const net info take 34 msec.
Total nets for routing: 2188.
Total loads for routing: 10450.
Direct connect net size: 1107
Build all design net take 149 msec.
Processing design graph takes 0.78 sec.
Delay table total memory: 4.79386520 MB
Route graph total memory: 10.74938202 MB
Route design total memory: 3.59991837 MB
The remaining process takes 0.04 sec.
Stage: after context initialize | Performance: TNS = 0 ; WNS = 11344 ; THS = NA ; WHS = NA | Time (s): real = 0h:0m:6s ; cpu = 0h:0m:3s ; process = 0h:0m:4s | Memory (MB): curr = 332.578125 ; peak = 352.218750 | Checksum: B7F72DB8AE93B4D5
Global routing takes 0.00 sec.
Pin Cost Increasing Speed 300
Unrouted clock nets at iteration 0 (0.006 sec): 0
Stage: after clock route | Performance: TNS = 0 ; WNS = 11344 ; THS = NA ; WHS = NA | Time (s): real = 0h:0m:6s ; cpu = 0h:0m:3s ; process = 0h:0m:4s | Memory (MB): curr = 333.902344 ; peak = 352.218750 | Checksum: 8D3AB5FD073D1B5E
Total route nets size: 2183
I: Start printing congestion info.
I: Finish printing congestion info.
Pre route takes 0.679 sec
Stage: after pre route | Performance: TNS = 0 ; WNS = 12017 ; THS = 0 ; WHS = 256 | Time (s): real = 0h:0m:6s ; cpu = 0h:0m:4s ; process = 0h:0m:5s | Memory (MB): curr = 379.187500 ; peak = 383.566406 | Checksum: 489E99964FCFBE98
Unrouted general nets at iteration 2 (MT total route time: 0.383 sec): 1788(overused: 11281)
Unrouted general nets at iteration 3 (MT total route time: 0.312 sec): 1602(overused: 7056)
Unrouted general nets at iteration 4 (MT total route time: 0.265 sec): 1426(overused: 5563)
Unrouted general nets at iteration 5 (MT total route time: 0.368 sec): 1288(overused: 4495)
Unrouted general nets at iteration 6 (MT total route time: 0.222 sec): 1209(overused: 3927)
Unrouted general nets at iteration 7 (MT total route time: 0.136 sec): 724(overused: 2744)
Unrouted general nets at iteration 8 (MT total route time: 0.110 sec): 539(overused: 1710)
Unrouted general nets at iteration 9 (MT total route time: 0.089 sec): 467(overused: 1282)
Unrouted general nets at iteration 10 (MT total route time: 0.315 sec): 398(overused: 1064)
Unrouted general nets at iteration 11 (MT total route time: 0.328 sec): 338(overused: 867)
Unrouted general nets at iteration 12 (MT total route time: 0.189 sec): 292(overused: 781)
Unrouted general nets at iteration 13 (MT total route time: 0.067 sec): 236(overused: 541)
Unrouted general nets at iteration 14 (MT total route time: 0.043 sec): 193(overused: 488)
Unrouted general nets at iteration 15 (MT total route time: 0.051 sec): 151(overused: 368)
Unrouted general nets at iteration 16 (MT total route time: 0.036 sec): 119(overused: 232)
Unrouted general nets at iteration 17 (MT total route time: 0.030 sec): 76(overused: 164)
Unrouted general nets at iteration 18 (MT total route time: 0.024 sec): 65(overused: 138)
Unrouted general nets at iteration 19 (MT total route time: 0.024 sec): 71(overused: 154)
Unrouted general nets at iteration 20 (MT total route time: 0.046 sec): 64(overused: 128)
Unrouted general nets at iteration 21 (MT total route time: 0.024 sec): 48(overused: 96)
Unrouted general nets at iteration 22 (MT total route time: 0.016 sec): 41(overused: 82)
Unrouted general nets at iteration 23 (MT total route time: 0.012 sec): 28(overused: 54)
Unrouted general nets at iteration 24 (MT total route time: 0.010 sec): 24(overused: 32)
Unrouted general nets at iteration 25 (MT total route time: 0.008 sec): 15(overused: 18)
Unrouted general nets at iteration 26 (MT total route time: 0.008 sec): 17(overused: 24)
Unrouted general nets at iteration 27 (MT total route time: 0.009 sec): 19(overused: 36)
Unrouted general nets at iteration 28 (MT total route time: 0.009 sec): 13(overused: 30)
Unrouted general nets at iteration 29 (MT total route time: 0.008 sec): 15(overused: 24)
Unrouted general nets at iteration 30 (MT total route time: 0.007 sec): 13(overused: 22)
Unrouted general nets at iteration 31 (MT total route time: 0.008 sec): 12(overused: 28)
Unrouted general nets at iteration 32 (MT total route time: 0.012 sec): 8(overused: 12)
Unrouted general nets at iteration 33 (MT total route time: 0.007 sec): 7(overused: 12)
Unrouted general nets at iteration 34 (MT total route time: 0.007 sec): 3(overused: 6)
Unrouted general nets at iteration 35 (MT total route time: 0.007 sec): 2(overused: 2)
Unrouted general nets at iteration 36 (MT total route time: 0.008 sec): 0(overused: 0)
----General net take 0.006 sec(route net take 0.000 sec, inc cost take 0.002 sec, iter times: 1)
----const net route take 0.005 sec
Unrouted nets at iteration 37 (0.012 sec): 0
Stage: after detail route | Performance: TNS = 0 ; WNS = 10803 ; THS = NA ; WHS = NA | Time (s): real = 0h:0m:10s ; cpu = 0h:0m:4s ; process = 0h:0m:9s | Memory (MB): curr = 385.582031 ; peak = 385.585938 | Checksum: A243390B5EDD6CBD
Begin rip-up and reroute:
Rip-up and reroute takes 0.10 sec.
Stage: after ripup & reroute | Performance: TNS = 0 ; WNS = 10807 ; THS = NA ; WHS = NA | Time (s): real = 0h:0m:11s ; cpu = 0h:0m:4s ; process = 0h:0m:9s | Memory (MB): curr = 388.304688 ; peak = 388.367188 | Checksum: 539D260C71A0D563
Detailed routing takes 4.92 sec.
I: Design net nt_i_CLK_C42_IN_25M is routed by general path.
C: Route-2036: The clock path from i_CLK_C42_IN_25M_ibuf/opit_1:OUT to pll_inst/u_pll_e2/goppllinmuxd:CLK_IN[0] is routed by SRB.
Sort Original Nets take 0.000 sec
Check HPIO div result take 0.000 sec
Total net: 2188, route succeed net: 2188
Generate routing result take 0.007 sec
Handle PERMUX permutation take 0.107 sec
Handle const net take 0.007 sec
Handle route through take 0.028 sec
Used SRB routing arc is 17842.
Stage: after finish route | Performance: TNS = 0 ; WNS = 10807 ; THS = NA ; WHS = NA | Time (s): real = 0h:0m:11s ; cpu = 0h:0m:4s ; process = 0h:0m:9s | Memory (MB): curr = 369.585938 ; peak = 388.367188 | Checksum: 8C02A06DC3A05240
Finish routing takes 0.21 sec.
Total routing takes 6.39 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Device Type                      | Used     | Available     | Util(%)     
+----------------------------------------------------------------------------+
| CLMA                             | 277      | 592           | 47          
| + FF                             | 604      | 3552          | 18          
| + LUT                            | 710      | 2368          | 30          
|   + LUT as Logic                 | 598      |               |             
|   + LUT as Const                 | 94       |               |             
|   + LUT as Bypass                | 18       |               |             
| CLMS                             | 386      | 888           | 44          
| + FF                             | 857      | 5328          | 17          
| + LUT                            | 1047     | 3552          | 30          
|   + LUT as Logic                 | 938      |               |             
|   + LUT as Memory                | 0        |               |             
|     + LUT as Distributed RAM     | 0        |               |             
|   + LUT as Const                 | 101      |               |             
|   + LUT as Bypass                | 8        |               |             
| IO                               | 292      | 336           | 87          
| + IOBD                           | 19       | 21            | 91          
| + IOBR                           | 36       | 42            | 86          
| + IOBS                           | 237      | 273           | 87          
| BKCL                             | 6        | 6             | 100         
| CCS                              | 1        | 1             | 100         
| CLKDIV                           | 0        | 4             | 0           
| CLKDLY                           | 0        | 8             | 0           
| DLL                              | 0        | 2             | 0           
| DRM                              | 0        | 26            | 0           
| HARD0N1                          | 59       | 936           | 7           
| IOCKBRG                          | 0        | 2             | 0           
| IOCKGATE                         | 0        | 4             | 0           
| + IOCKGATE as Bypass             | 0        |               |             
| IOLDLYS                          | 137      | 252           | 55          
| IOLDLY                           | 38       | 84            | 46          
| IOL                              | 292      | 336           | 87          
| ISERDES                          | 0        | 21            | 0           
| LDO                              | 0        | 2             | 0           
| OSC                              | 0        | 1             | 0           
| OSERDES                          | 0        | 21            | 0           
| PLLINMUXD                        | 1        | 2             | 50          
| + PLLINMUXD as Bypass            | 0        |               |             
| PLL                              | 1        | 2             | 50          
| USCMDC                           | 1        | 8             | 13          
| + USCMDC as Bypass               | 0        |               |             
| USCMD                            | 0        | 2             | 0           
| + USCMD as Bypass                | 0        |               |             
| USSMBUF                          | 0        | 8             | 0           
| + USSMBUF as Bypass              | 0        |               |             
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:08s)
Design 'Tieta_Feiteng_2001_top' has been routed successfully.
Saving design to DB.
Action route: Export DB successfully.
Action route: Real time elapsed is 0h:0m:12s
Action route: CPU time elapsed is 0h:0m:9s
Action route: Process CPU time elapsed is 0h:0m:10s
Action route: Peak memory pool usage is 388 MB

Current time: Tue Feb 10 16:31:27 2026
