{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 01:32:13 2006 " "Info: Processing started: Sun Jan 01 01:32:13 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off XZQ -c XZQ --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off XZQ -c XZQ --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[0\] " "Warning: Node \"temp\[0\]\" is a latch" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[1\] " "Warning: Node \"temp\[1\]\" is a latch" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[2\] " "Warning: Node \"temp\[2\]\" is a latch" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[3\] " "Warning: Node \"temp\[3\]\" is a latch" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "D " "Info: Assuming node \"D\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "A " "Info: Assuming node \"A\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "C " "Info: Assuming node \"C\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "B " "Info: Assuming node \"B\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "comb~63 " "Info: Detected gated clock \"comb~63\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_TSU_RESULT" "temp\[2\] CC\[2\] A 4.741 ns register " "Info: tsu for register \"temp\[2\]\" (data pin = \"CC\[2\]\", clock pin = \"A\") is 4.741 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.685 ns + Longest pin register " "Info: + Longest pin to register delay is 10.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CC\[2\] 1 PIN PIN_125 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_125; Fanout = 1; PIN Node = 'CC\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CC[2] } "NODE_NAME" } } { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.041 ns) + CELL(0.651 ns) 8.626 ns comb~66 2 COMB LCCOMB_X17_Y1_N6 1 " "Info: 2: + IC(7.041 ns) + CELL(0.651 ns) = 8.626 ns; Loc. = LCCOMB_X17_Y1_N6; Fanout = 1; COMB Node = 'comb~66'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.692 ns" { CC[2] comb~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.650 ns) 9.671 ns comb~67 3 COMB LCCOMB_X17_Y1_N4 1 " "Info: 3: + IC(0.395 ns) + CELL(0.650 ns) = 9.671 ns; Loc. = LCCOMB_X17_Y1_N4; Fanout = 1; COMB Node = 'comb~67'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.045 ns" { comb~66 comb~67 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.616 ns) 10.685 ns temp\[2\] 4 REG LCCOMB_X17_Y1_N24 1 " "Info: 4: + IC(0.398 ns) + CELL(0.616 ns) = 10.685 ns; Loc. = LCCOMB_X17_Y1_N24; Fanout = 1; REG Node = 'temp\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.014 ns" { comb~67 temp[2] } "NODE_NAME" } } { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.851 ns ( 26.68 % ) " "Info: Total cell delay = 2.851 ns ( 26.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.834 ns ( 73.32 % ) " "Info: Total interconnect delay = 7.834 ns ( 73.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.685 ns" { CC[2] comb~66 comb~67 temp[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.685 ns" { CC[2] CC[2]~combout comb~66 comb~67 temp[2] } { 0.000ns 0.000ns 7.041ns 0.395ns 0.398ns } { 0.000ns 0.934ns 0.651ns 0.650ns 0.616ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.958 ns + " "Info: + Micro setup delay of destination is 0.958 ns" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A destination 6.902 ns - Shortest register " "Info: - Shortest clock path from clock \"A\" to destination register is 6.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns A 1 CLK PIN_57 3 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_57; Fanout = 3; CLK Node = 'A'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.319 ns) 2.638 ns comb~63 2 COMB LCCOMB_X17_Y1_N30 1 " "Info: 2: + IC(1.395 ns) + CELL(0.319 ns) = 2.638 ns; Loc. = LCCOMB_X17_Y1_N30; Fanout = 1; COMB Node = 'comb~63'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.714 ns" { A comb~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.610 ns) + CELL(0.000 ns) 5.248 ns comb~63clkctrl 3 COMB CLKCTRL_G2 4 " "Info: 3: + IC(2.610 ns) + CELL(0.000 ns) = 5.248 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'comb~63clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.610 ns" { comb~63 comb~63clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.206 ns) 6.902 ns temp\[2\] 4 REG LCCOMB_X17_Y1_N24 1 " "Info: 4: + IC(1.448 ns) + CELL(0.206 ns) = 6.902 ns; Loc. = LCCOMB_X17_Y1_N24; Fanout = 1; REG Node = 'temp\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.654 ns" { comb~63clkctrl temp[2] } "NODE_NAME" } } { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.449 ns ( 20.99 % ) " "Info: Total cell delay = 1.449 ns ( 20.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.453 ns ( 79.01 % ) " "Info: Total interconnect delay = 5.453 ns ( 79.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.902 ns" { A comb~63 comb~63clkctrl temp[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.902 ns" { A A~combout comb~63 comb~63clkctrl temp[2] } { 0.000ns 0.000ns 1.395ns 2.610ns 1.448ns } { 0.000ns 0.924ns 0.319ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.685 ns" { CC[2] comb~66 comb~67 temp[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.685 ns" { CC[2] CC[2]~combout comb~66 comb~67 temp[2] } { 0.000ns 0.000ns 7.041ns 0.395ns 0.398ns } { 0.000ns 0.934ns 0.651ns 0.650ns 0.616ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.902 ns" { A comb~63 comb~63clkctrl temp[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.902 ns" { A A~combout comb~63 comb~63clkctrl temp[2] } { 0.000ns 0.000ns 1.395ns 2.610ns 1.448ns } { 0.000ns 0.924ns 0.319ns 0.000ns 0.206ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "C OUTW\[1\] temp\[1\] 12.757 ns register " "Info: tco from clock \"C\" to destination pin \"OUTW\[1\]\" through register \"temp\[1\]\" is 12.757 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C source 7.345 ns + Longest register " "Info: + Longest clock path from clock \"C\" to source register is 7.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns C 1 CLK PIN_60 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 2; CLK Node = 'C'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.624 ns) 3.081 ns comb~63 2 COMB LCCOMB_X17_Y1_N30 1 " "Info: 2: + IC(1.513 ns) + CELL(0.624 ns) = 3.081 ns; Loc. = LCCOMB_X17_Y1_N30; Fanout = 1; COMB Node = 'comb~63'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.137 ns" { C comb~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.610 ns) + CELL(0.000 ns) 5.691 ns comb~63clkctrl 3 COMB CLKCTRL_G2 4 " "Info: 3: + IC(2.610 ns) + CELL(0.000 ns) = 5.691 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'comb~63clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.610 ns" { comb~63 comb~63clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.206 ns) 7.345 ns temp\[1\] 4 REG LCCOMB_X17_Y1_N16 1 " "Info: 4: + IC(1.448 ns) + CELL(0.206 ns) = 7.345 ns; Loc. = LCCOMB_X17_Y1_N16; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.654 ns" { comb~63clkctrl temp[1] } "NODE_NAME" } } { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.774 ns ( 24.15 % ) " "Info: Total cell delay = 1.774 ns ( 24.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.571 ns ( 75.85 % ) " "Info: Total interconnect delay = 5.571 ns ( 75.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.345 ns" { C comb~63 comb~63clkctrl temp[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.345 ns" { C C~combout comb~63 comb~63clkctrl temp[1] } { 0.000ns 0.000ns 1.513ns 2.610ns 1.448ns } { 0.000ns 0.944ns 0.624ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.412 ns + Longest register pin " "Info: + Longest register to pin delay is 5.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[1\] 1 REG LCCOMB_X17_Y1_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y1_N16; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { temp[1] } "NODE_NAME" } } { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.356 ns) + CELL(3.056 ns) 5.412 ns OUTW\[1\] 2 PIN PIN_30 0 " "Info: 2: + IC(2.356 ns) + CELL(3.056 ns) = 5.412 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'OUTW\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.412 ns" { temp[1] OUTW[1] } "NODE_NAME" } } { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 56.47 % ) " "Info: Total cell delay = 3.056 ns ( 56.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.356 ns ( 43.53 % ) " "Info: Total interconnect delay = 2.356 ns ( 43.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.412 ns" { temp[1] OUTW[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.412 ns" { temp[1] OUTW[1] } { 0.000ns 2.356ns } { 0.000ns 3.056ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.345 ns" { C comb~63 comb~63clkctrl temp[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.345 ns" { C C~combout comb~63 comb~63clkctrl temp[1] } { 0.000ns 0.000ns 1.513ns 2.610ns 1.448ns } { 0.000ns 0.944ns 0.624ns 0.000ns 0.206ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.412 ns" { temp[1] OUTW[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.412 ns" { temp[1] OUTW[1] } { 0.000ns 2.356ns } { 0.000ns 3.056ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "temp\[2\] A C -1.122 ns register " "Info: th for register \"temp\[2\]\" (data pin = \"A\", clock pin = \"C\") is -1.122 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C destination 7.345 ns + Longest register " "Info: + Longest clock path from clock \"C\" to destination register is 7.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns C 1 CLK PIN_60 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 2; CLK Node = 'C'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.624 ns) 3.081 ns comb~63 2 COMB LCCOMB_X17_Y1_N30 1 " "Info: 2: + IC(1.513 ns) + CELL(0.624 ns) = 3.081 ns; Loc. = LCCOMB_X17_Y1_N30; Fanout = 1; COMB Node = 'comb~63'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.137 ns" { C comb~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.610 ns) + CELL(0.000 ns) 5.691 ns comb~63clkctrl 3 COMB CLKCTRL_G2 4 " "Info: 3: + IC(2.610 ns) + CELL(0.000 ns) = 5.691 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'comb~63clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.610 ns" { comb~63 comb~63clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.206 ns) 7.345 ns temp\[2\] 4 REG LCCOMB_X17_Y1_N24 1 " "Info: 4: + IC(1.448 ns) + CELL(0.206 ns) = 7.345 ns; Loc. = LCCOMB_X17_Y1_N24; Fanout = 1; REG Node = 'temp\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.654 ns" { comb~63clkctrl temp[2] } "NODE_NAME" } } { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.774 ns ( 24.15 % ) " "Info: Total cell delay = 1.774 ns ( 24.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.571 ns ( 75.85 % ) " "Info: Total interconnect delay = 5.571 ns ( 75.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.345 ns" { C comb~63 comb~63clkctrl temp[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.345 ns" { C C~combout comb~63 comb~63clkctrl temp[2] } { 0.000ns 0.000ns 1.513ns 2.610ns 1.448ns } { 0.000ns 0.944ns 0.624ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.467 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns A 1 CLK PIN_57 3 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_57; Fanout = 3; CLK Node = 'A'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.715 ns) + CELL(0.202 ns) 6.841 ns comb~59 2 COMB LCCOMB_X17_Y1_N28 6 " "Info: 2: + IC(5.715 ns) + CELL(0.202 ns) = 6.841 ns; Loc. = LCCOMB_X17_Y1_N28; Fanout = 6; COMB Node = 'comb~59'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.917 ns" { A comb~59 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 7.453 ns comb~67 3 COMB LCCOMB_X17_Y1_N4 1 " "Info: 3: + IC(0.406 ns) + CELL(0.206 ns) = 7.453 ns; Loc. = LCCOMB_X17_Y1_N4; Fanout = 1; COMB Node = 'comb~67'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.612 ns" { comb~59 comb~67 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.616 ns) 8.467 ns temp\[2\] 4 REG LCCOMB_X17_Y1_N24 1 " "Info: 4: + IC(0.398 ns) + CELL(0.616 ns) = 8.467 ns; Loc. = LCCOMB_X17_Y1_N24; Fanout = 1; REG Node = 'temp\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.014 ns" { comb~67 temp[2] } "NODE_NAME" } } { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.948 ns ( 23.01 % ) " "Info: Total cell delay = 1.948 ns ( 23.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.519 ns ( 76.99 % ) " "Info: Total interconnect delay = 6.519 ns ( 76.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.467 ns" { A comb~59 comb~67 temp[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.467 ns" { A A~combout comb~59 comb~67 temp[2] } { 0.000ns 0.000ns 5.715ns 0.406ns 0.398ns } { 0.000ns 0.924ns 0.202ns 0.206ns 0.616ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.345 ns" { C comb~63 comb~63clkctrl temp[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.345 ns" { C C~combout comb~63 comb~63clkctrl temp[2] } { 0.000ns 0.000ns 1.513ns 2.610ns 1.448ns } { 0.000ns 0.944ns 0.624ns 0.000ns 0.206ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.467 ns" { A comb~59 comb~67 temp[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.467 ns" { A A~combout comb~59 comb~67 temp[2] } { 0.000ns 0.000ns 5.715ns 0.406ns 0.398ns } { 0.000ns 0.924ns 0.202ns 0.206ns 0.616ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 01:32:13 2006 " "Info: Processing ended: Sun Jan 01 01:32:13 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
