<profile>

<section name = "Vitis HLS Report for 'entry_proc'" level="0">
<item name = "Date">Tue Sep  6 19:46:54 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 3.741 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 0, 0, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 108, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="HwReg_background_U_G_c_blk_n">9, 2, 1, 2</column>
<column name="HwReg_background_V_B_c_blk_n">9, 2, 1, 2</column>
<column name="HwReg_background_Y_R_c_blk_n">9, 2, 1, 2</column>
<column name="HwReg_height_c46_blk_n">9, 2, 1, 2</column>
<column name="HwReg_layerAlpha_1_c_blk_n">9, 2, 1, 2</column>
<column name="HwReg_layerEnable_c_blk_n">9, 2, 1, 2</column>
<column name="HwReg_layerScaleFactor_1_c_blk_n">9, 2, 1, 2</column>
<column name="HwReg_layerStartX_1_c_blk_n">9, 2, 1, 2</column>
<column name="HwReg_layerStartY_1_c_blk_n">9, 2, 1, 2</column>
<column name="HwReg_width_c42_blk_n">9, 2, 1, 2</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="p_read">in, 10, ap_none, p_read, scalar</column>
<column name="HwReg_width_c42_din">out, 10, ap_fifo, HwReg_width_c42, pointer</column>
<column name="HwReg_width_c42_num_data_valid">in, 4, ap_fifo, HwReg_width_c42, pointer</column>
<column name="HwReg_width_c42_fifo_cap">in, 4, ap_fifo, HwReg_width_c42, pointer</column>
<column name="HwReg_width_c42_full_n">in, 1, ap_fifo, HwReg_width_c42, pointer</column>
<column name="HwReg_width_c42_write">out, 1, ap_fifo, HwReg_width_c42, pointer</column>
<column name="p_read1">in, 10, ap_none, p_read1, scalar</column>
<column name="HwReg_height_c46_din">out, 10, ap_fifo, HwReg_height_c46, pointer</column>
<column name="HwReg_height_c46_num_data_valid">in, 4, ap_fifo, HwReg_height_c46, pointer</column>
<column name="HwReg_height_c46_fifo_cap">in, 4, ap_fifo, HwReg_height_c46, pointer</column>
<column name="HwReg_height_c46_full_n">in, 1, ap_fifo, HwReg_height_c46, pointer</column>
<column name="HwReg_height_c46_write">out, 1, ap_fifo, HwReg_height_c46, pointer</column>
<column name="p_read2">in, 8, ap_none, p_read2, scalar</column>
<column name="HwReg_background_Y_R_c_din">out, 8, ap_fifo, HwReg_background_Y_R_c, pointer</column>
<column name="HwReg_background_Y_R_c_num_data_valid">in, 4, ap_fifo, HwReg_background_Y_R_c, pointer</column>
<column name="HwReg_background_Y_R_c_fifo_cap">in, 4, ap_fifo, HwReg_background_Y_R_c, pointer</column>
<column name="HwReg_background_Y_R_c_full_n">in, 1, ap_fifo, HwReg_background_Y_R_c, pointer</column>
<column name="HwReg_background_Y_R_c_write">out, 1, ap_fifo, HwReg_background_Y_R_c, pointer</column>
<column name="p_read3">in, 8, ap_none, p_read3, scalar</column>
<column name="HwReg_background_U_G_c_din">out, 8, ap_fifo, HwReg_background_U_G_c, pointer</column>
<column name="HwReg_background_U_G_c_num_data_valid">in, 4, ap_fifo, HwReg_background_U_G_c, pointer</column>
<column name="HwReg_background_U_G_c_fifo_cap">in, 4, ap_fifo, HwReg_background_U_G_c, pointer</column>
<column name="HwReg_background_U_G_c_full_n">in, 1, ap_fifo, HwReg_background_U_G_c, pointer</column>
<column name="HwReg_background_U_G_c_write">out, 1, ap_fifo, HwReg_background_U_G_c, pointer</column>
<column name="p_read4">in, 8, ap_none, p_read4, scalar</column>
<column name="HwReg_background_V_B_c_din">out, 8, ap_fifo, HwReg_background_V_B_c, pointer</column>
<column name="HwReg_background_V_B_c_num_data_valid">in, 4, ap_fifo, HwReg_background_V_B_c, pointer</column>
<column name="HwReg_background_V_B_c_fifo_cap">in, 4, ap_fifo, HwReg_background_V_B_c, pointer</column>
<column name="HwReg_background_V_B_c_full_n">in, 1, ap_fifo, HwReg_background_V_B_c, pointer</column>
<column name="HwReg_background_V_B_c_write">out, 1, ap_fifo, HwReg_background_V_B_c, pointer</column>
<column name="p_read5">in, 2, ap_none, p_read5, scalar</column>
<column name="HwReg_layerEnable_c_din">out, 2, ap_fifo, HwReg_layerEnable_c, pointer</column>
<column name="HwReg_layerEnable_c_num_data_valid">in, 4, ap_fifo, HwReg_layerEnable_c, pointer</column>
<column name="HwReg_layerEnable_c_fifo_cap">in, 4, ap_fifo, HwReg_layerEnable_c, pointer</column>
<column name="HwReg_layerEnable_c_full_n">in, 1, ap_fifo, HwReg_layerEnable_c, pointer</column>
<column name="HwReg_layerEnable_c_write">out, 1, ap_fifo, HwReg_layerEnable_c, pointer</column>
<column name="p_read6">in, 10, ap_none, p_read6, scalar</column>
<column name="HwReg_layerAlpha_1_c_din">out, 10, ap_fifo, HwReg_layerAlpha_1_c, pointer</column>
<column name="HwReg_layerAlpha_1_c_num_data_valid">in, 4, ap_fifo, HwReg_layerAlpha_1_c, pointer</column>
<column name="HwReg_layerAlpha_1_c_fifo_cap">in, 4, ap_fifo, HwReg_layerAlpha_1_c, pointer</column>
<column name="HwReg_layerAlpha_1_c_full_n">in, 1, ap_fifo, HwReg_layerAlpha_1_c, pointer</column>
<column name="HwReg_layerAlpha_1_c_write">out, 1, ap_fifo, HwReg_layerAlpha_1_c, pointer</column>
<column name="p_read7">in, 16, ap_none, p_read7, scalar</column>
<column name="HwReg_layerStartX_1_c_din">out, 16, ap_fifo, HwReg_layerStartX_1_c, pointer</column>
<column name="HwReg_layerStartX_1_c_num_data_valid">in, 4, ap_fifo, HwReg_layerStartX_1_c, pointer</column>
<column name="HwReg_layerStartX_1_c_fifo_cap">in, 4, ap_fifo, HwReg_layerStartX_1_c, pointer</column>
<column name="HwReg_layerStartX_1_c_full_n">in, 1, ap_fifo, HwReg_layerStartX_1_c, pointer</column>
<column name="HwReg_layerStartX_1_c_write">out, 1, ap_fifo, HwReg_layerStartX_1_c, pointer</column>
<column name="p_read8">in, 16, ap_none, p_read8, scalar</column>
<column name="HwReg_layerStartY_1_c_din">out, 16, ap_fifo, HwReg_layerStartY_1_c, pointer</column>
<column name="HwReg_layerStartY_1_c_num_data_valid">in, 4, ap_fifo, HwReg_layerStartY_1_c, pointer</column>
<column name="HwReg_layerStartY_1_c_fifo_cap">in, 4, ap_fifo, HwReg_layerStartY_1_c, pointer</column>
<column name="HwReg_layerStartY_1_c_full_n">in, 1, ap_fifo, HwReg_layerStartY_1_c, pointer</column>
<column name="HwReg_layerStartY_1_c_write">out, 1, ap_fifo, HwReg_layerStartY_1_c, pointer</column>
<column name="p_read9">in, 8, ap_none, p_read9, scalar</column>
<column name="HwReg_layerScaleFactor_1_c_din">out, 8, ap_fifo, HwReg_layerScaleFactor_1_c, pointer</column>
<column name="HwReg_layerScaleFactor_1_c_num_data_valid">in, 4, ap_fifo, HwReg_layerScaleFactor_1_c, pointer</column>
<column name="HwReg_layerScaleFactor_1_c_fifo_cap">in, 4, ap_fifo, HwReg_layerScaleFactor_1_c, pointer</column>
<column name="HwReg_layerScaleFactor_1_c_full_n">in, 1, ap_fifo, HwReg_layerScaleFactor_1_c, pointer</column>
<column name="HwReg_layerScaleFactor_1_c_write">out, 1, ap_fifo, HwReg_layerScaleFactor_1_c, pointer</column>
</table>
</item>
</section>
</profile>
