
smart_car_training.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003340  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e4  0800344c  0800344c  0000444c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b30  08003b30  0000501c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003b30  08003b30  0000501c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003b30  08003b30  0000501c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b30  08003b30  00004b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b34  08003b34  00004b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  08003b38  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  2000001c  08003b54  0000501c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000094  08003b54  00005094  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000501c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009a72  00000000  00000000  00005045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023a2  00000000  00000000  0000eab7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c08  00000000  00000000  00010e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000091f  00000000  00000000  00011a68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000184a9  00000000  00000000  00012387  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dc92  00000000  00000000  0002a830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089001  00000000  00000000  000384c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c14c3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002fd4  00000000  00000000  000c1508  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000c44dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000001c 	.word	0x2000001c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003434 	.word	0x08003434

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000020 	.word	0x20000020
 8000148:	08003434 	.word	0x08003434

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__aeabi_f2iz>:
 8000608:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800060c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000610:	d30f      	bcc.n	8000632 <__aeabi_f2iz+0x2a>
 8000612:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000616:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061a:	d90d      	bls.n	8000638 <__aeabi_f2iz+0x30>
 800061c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000620:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000624:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000628:	fa23 f002 	lsr.w	r0, r3, r2
 800062c:	bf18      	it	ne
 800062e:	4240      	negne	r0, r0
 8000630:	4770      	bx	lr
 8000632:	f04f 0000 	mov.w	r0, #0
 8000636:	4770      	bx	lr
 8000638:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800063c:	d101      	bne.n	8000642 <__aeabi_f2iz+0x3a>
 800063e:	0242      	lsls	r2, r0, #9
 8000640:	d105      	bne.n	800064e <__aeabi_f2iz+0x46>
 8000642:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000646:	bf08      	it	eq
 8000648:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800064c:	4770      	bx	lr
 800064e:	f04f 0000 	mov.w	r0, #0
 8000652:	4770      	bx	lr

08000654 <GRAY_Init>:
 * @brief  初始化灰度传感器GPIO
 * @param  None
 * @retval None
 */
void GRAY_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b086      	sub	sp, #24
 8000658:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065a:	f107 0308 	add.w	r3, r7, #8
 800065e:	2200      	movs	r2, #0
 8000660:	601a      	str	r2, [r3, #0]
 8000662:	605a      	str	r2, [r3, #4]
 8000664:	609a      	str	r2, [r3, #8]
 8000666:	60da      	str	r2, [r3, #12]
    
    // 使能GPIOA和GPIOC时钟
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000668:	4b1c      	ldr	r3, [pc, #112]	@ (80006dc <GRAY_Init+0x88>)
 800066a:	699b      	ldr	r3, [r3, #24]
 800066c:	4a1b      	ldr	r2, [pc, #108]	@ (80006dc <GRAY_Init+0x88>)
 800066e:	f043 0304 	orr.w	r3, r3, #4
 8000672:	6193      	str	r3, [r2, #24]
 8000674:	4b19      	ldr	r3, [pc, #100]	@ (80006dc <GRAY_Init+0x88>)
 8000676:	699b      	ldr	r3, [r3, #24]
 8000678:	f003 0304 	and.w	r3, r3, #4
 800067c:	607b      	str	r3, [r7, #4]
 800067e:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000680:	4b16      	ldr	r3, [pc, #88]	@ (80006dc <GRAY_Init+0x88>)
 8000682:	699b      	ldr	r3, [r3, #24]
 8000684:	4a15      	ldr	r2, [pc, #84]	@ (80006dc <GRAY_Init+0x88>)
 8000686:	f043 0310 	orr.w	r3, r3, #16
 800068a:	6193      	str	r3, [r2, #24]
 800068c:	4b13      	ldr	r3, [pc, #76]	@ (80006dc <GRAY_Init+0x88>)
 800068e:	699b      	ldr	r3, [r3, #24]
 8000690:	f003 0310 	and.w	r3, r3, #16
 8000694:	603b      	str	r3, [r7, #0]
 8000696:	683b      	ldr	r3, [r7, #0]
    
    // 配置GRAY1-6 GPIO引脚 (PA5-PA0)
    GPIO_InitStruct.Pin = GRAY1_GPIO_PIN | GRAY2_GPIO_PIN | GRAY3_GPIO_PIN | 
 8000698:	233f      	movs	r3, #63	@ 0x3f
 800069a:	60bb      	str	r3, [r7, #8]
                          GRAY4_GPIO_PIN | GRAY5_GPIO_PIN | GRAY6_GPIO_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;        // 输入模式
 800069c:	2300      	movs	r3, #0
 800069e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;            // 无上下拉（根据硬件调整）
 80006a0:	2300      	movs	r3, #0
 80006a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;  // 高速
 80006a4:	2303      	movs	r3, #3
 80006a6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a8:	f107 0308 	add.w	r3, r7, #8
 80006ac:	4619      	mov	r1, r3
 80006ae:	480c      	ldr	r0, [pc, #48]	@ (80006e0 <GRAY_Init+0x8c>)
 80006b0:	f001 fcd6 	bl	8002060 <HAL_GPIO_Init>
    
    // 配置GRAY7-8 GPIO引脚 (PC15, PC14)
    GPIO_InitStruct.Pin = GRAY7_GPIO_PIN | GRAY8_GPIO_PIN;
 80006b4:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80006b8:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;        // 输入模式
 80006ba:	2300      	movs	r3, #0
 80006bc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;            // 无上下拉（根据硬件调整）
 80006be:	2300      	movs	r3, #0
 80006c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;  // 高速
 80006c2:	2303      	movs	r3, #3
 80006c4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006c6:	f107 0308 	add.w	r3, r7, #8
 80006ca:	4619      	mov	r1, r3
 80006cc:	4805      	ldr	r0, [pc, #20]	@ (80006e4 <GRAY_Init+0x90>)
 80006ce:	f001 fcc7 	bl	8002060 <HAL_GPIO_Init>
}
 80006d2:	bf00      	nop
 80006d4:	3718      	adds	r7, #24
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	40021000 	.word	0x40021000
 80006e0:	40010800 	.word	0x40010800
 80006e4:	40011000 	.word	0x40011000

080006e8 <GRAY_Read>:
 * @brief  读取单个灰度传感器值
 * @param  sensor: 传感器编号 (GRAY1~GRAY8)
 * @retval 传感器值: 0或1 (0-检测到黑色, 1-检测到白色，具体取决于硬件)
 */
uint8_t GRAY_Read(GRAY_TypeDef sensor)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	4603      	mov	r3, r0
 80006f0:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState pin_state;
    
    switch(sensor)
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	2b07      	cmp	r3, #7
 80006f6:	d84d      	bhi.n	8000794 <GRAY_Read+0xac>
 80006f8:	a201      	add	r2, pc, #4	@ (adr r2, 8000700 <GRAY_Read+0x18>)
 80006fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006fe:	bf00      	nop
 8000700:	08000721 	.word	0x08000721
 8000704:	0800072f 	.word	0x0800072f
 8000708:	0800073d 	.word	0x0800073d
 800070c:	0800074b 	.word	0x0800074b
 8000710:	08000759 	.word	0x08000759
 8000714:	08000767 	.word	0x08000767
 8000718:	08000775 	.word	0x08000775
 800071c:	08000785 	.word	0x08000785
    {
        case GRAY1:
            pin_state = HAL_GPIO_ReadPin(GRAY1_GPIO_PORT, GRAY1_GPIO_PIN);
 8000720:	2120      	movs	r1, #32
 8000722:	4820      	ldr	r0, [pc, #128]	@ (80007a4 <GRAY_Read+0xbc>)
 8000724:	f001 fe20 	bl	8002368 <HAL_GPIO_ReadPin>
 8000728:	4603      	mov	r3, r0
 800072a:	73fb      	strb	r3, [r7, #15]
            break;
 800072c:	e034      	b.n	8000798 <GRAY_Read+0xb0>
        case GRAY2:
            pin_state = HAL_GPIO_ReadPin(GRAY2_GPIO_PORT, GRAY2_GPIO_PIN);
 800072e:	2110      	movs	r1, #16
 8000730:	481c      	ldr	r0, [pc, #112]	@ (80007a4 <GRAY_Read+0xbc>)
 8000732:	f001 fe19 	bl	8002368 <HAL_GPIO_ReadPin>
 8000736:	4603      	mov	r3, r0
 8000738:	73fb      	strb	r3, [r7, #15]
            break;
 800073a:	e02d      	b.n	8000798 <GRAY_Read+0xb0>
        case GRAY3:
            pin_state = HAL_GPIO_ReadPin(GRAY3_GPIO_PORT, GRAY3_GPIO_PIN);
 800073c:	2108      	movs	r1, #8
 800073e:	4819      	ldr	r0, [pc, #100]	@ (80007a4 <GRAY_Read+0xbc>)
 8000740:	f001 fe12 	bl	8002368 <HAL_GPIO_ReadPin>
 8000744:	4603      	mov	r3, r0
 8000746:	73fb      	strb	r3, [r7, #15]
            break;
 8000748:	e026      	b.n	8000798 <GRAY_Read+0xb0>
        case GRAY4:
            pin_state = HAL_GPIO_ReadPin(GRAY4_GPIO_PORT, GRAY4_GPIO_PIN);
 800074a:	2104      	movs	r1, #4
 800074c:	4815      	ldr	r0, [pc, #84]	@ (80007a4 <GRAY_Read+0xbc>)
 800074e:	f001 fe0b 	bl	8002368 <HAL_GPIO_ReadPin>
 8000752:	4603      	mov	r3, r0
 8000754:	73fb      	strb	r3, [r7, #15]
            break;
 8000756:	e01f      	b.n	8000798 <GRAY_Read+0xb0>
        case GRAY5:
            pin_state = HAL_GPIO_ReadPin(GRAY5_GPIO_PORT, GRAY5_GPIO_PIN);
 8000758:	2102      	movs	r1, #2
 800075a:	4812      	ldr	r0, [pc, #72]	@ (80007a4 <GRAY_Read+0xbc>)
 800075c:	f001 fe04 	bl	8002368 <HAL_GPIO_ReadPin>
 8000760:	4603      	mov	r3, r0
 8000762:	73fb      	strb	r3, [r7, #15]
            break;
 8000764:	e018      	b.n	8000798 <GRAY_Read+0xb0>
        case GRAY6:
            pin_state = HAL_GPIO_ReadPin(GRAY6_GPIO_PORT, GRAY6_GPIO_PIN);
 8000766:	2101      	movs	r1, #1
 8000768:	480e      	ldr	r0, [pc, #56]	@ (80007a4 <GRAY_Read+0xbc>)
 800076a:	f001 fdfd 	bl	8002368 <HAL_GPIO_ReadPin>
 800076e:	4603      	mov	r3, r0
 8000770:	73fb      	strb	r3, [r7, #15]
            break;
 8000772:	e011      	b.n	8000798 <GRAY_Read+0xb0>
        case GRAY7:
            pin_state = HAL_GPIO_ReadPin(GRAY7_GPIO_PORT, GRAY7_GPIO_PIN);
 8000774:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000778:	480b      	ldr	r0, [pc, #44]	@ (80007a8 <GRAY_Read+0xc0>)
 800077a:	f001 fdf5 	bl	8002368 <HAL_GPIO_ReadPin>
 800077e:	4603      	mov	r3, r0
 8000780:	73fb      	strb	r3, [r7, #15]
            break;
 8000782:	e009      	b.n	8000798 <GRAY_Read+0xb0>
        case GRAY8:
            pin_state = HAL_GPIO_ReadPin(GRAY8_GPIO_PORT, GRAY8_GPIO_PIN);
 8000784:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000788:	4807      	ldr	r0, [pc, #28]	@ (80007a8 <GRAY_Read+0xc0>)
 800078a:	f001 fded 	bl	8002368 <HAL_GPIO_ReadPin>
 800078e:	4603      	mov	r3, r0
 8000790:	73fb      	strb	r3, [r7, #15]
            break;
 8000792:	e001      	b.n	8000798 <GRAY_Read+0xb0>
        default:
            return 0;
 8000794:	2300      	movs	r3, #0
 8000796:	e000      	b.n	800079a <GRAY_Read+0xb2>
    }
    
    return (uint8_t)pin_state;
 8000798:	7bfb      	ldrb	r3, [r7, #15]
}
 800079a:	4618      	mov	r0, r3
 800079c:	3710      	adds	r7, #16
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	40010800 	.word	0x40010800
 80007a8:	40011000 	.word	0x40011000

080007ac <GRAY_ReadAll>:
 * @brief  读取所有8个灰度传感器值到数组
 * @param  values: 存储8个传感器值的数组指针 (values[0]=GRAY1, values[7]=GRAY8)
 * @retval None
 */
void GRAY_ReadAll(uint8_t *values)
{
 80007ac:	b590      	push	{r4, r7, lr}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
    values[0] = GRAY_Read(GRAY1);
 80007b4:	2000      	movs	r0, #0
 80007b6:	f7ff ff97 	bl	80006e8 <GRAY_Read>
 80007ba:	4603      	mov	r3, r0
 80007bc:	461a      	mov	r2, r3
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	701a      	strb	r2, [r3, #0]
    values[1] = GRAY_Read(GRAY2);
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	1c5c      	adds	r4, r3, #1
 80007c6:	2001      	movs	r0, #1
 80007c8:	f7ff ff8e 	bl	80006e8 <GRAY_Read>
 80007cc:	4603      	mov	r3, r0
 80007ce:	7023      	strb	r3, [r4, #0]
    values[2] = GRAY_Read(GRAY3);
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	1c9c      	adds	r4, r3, #2
 80007d4:	2002      	movs	r0, #2
 80007d6:	f7ff ff87 	bl	80006e8 <GRAY_Read>
 80007da:	4603      	mov	r3, r0
 80007dc:	7023      	strb	r3, [r4, #0]
    values[3] = GRAY_Read(GRAY4);
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	1cdc      	adds	r4, r3, #3
 80007e2:	2003      	movs	r0, #3
 80007e4:	f7ff ff80 	bl	80006e8 <GRAY_Read>
 80007e8:	4603      	mov	r3, r0
 80007ea:	7023      	strb	r3, [r4, #0]
    values[4] = GRAY_Read(GRAY5);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	1d1c      	adds	r4, r3, #4
 80007f0:	2004      	movs	r0, #4
 80007f2:	f7ff ff79 	bl	80006e8 <GRAY_Read>
 80007f6:	4603      	mov	r3, r0
 80007f8:	7023      	strb	r3, [r4, #0]
    values[5] = GRAY_Read(GRAY6);
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	1d5c      	adds	r4, r3, #5
 80007fe:	2005      	movs	r0, #5
 8000800:	f7ff ff72 	bl	80006e8 <GRAY_Read>
 8000804:	4603      	mov	r3, r0
 8000806:	7023      	strb	r3, [r4, #0]
    values[6] = GRAY_Read(GRAY7);
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	1d9c      	adds	r4, r3, #6
 800080c:	2006      	movs	r0, #6
 800080e:	f7ff ff6b 	bl	80006e8 <GRAY_Read>
 8000812:	4603      	mov	r3, r0
 8000814:	7023      	strb	r3, [r4, #0]
    values[7] = GRAY_Read(GRAY8);
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	1ddc      	adds	r4, r3, #7
 800081a:	2007      	movs	r0, #7
 800081c:	f7ff ff64 	bl	80006e8 <GRAY_Read>
 8000820:	4603      	mov	r3, r0
 8000822:	7023      	strb	r3, [r4, #0]
}
 8000824:	bf00      	nop
 8000826:	370c      	adds	r7, #12
 8000828:	46bd      	mov	sp, r7
 800082a:	bd90      	pop	{r4, r7, pc}

0800082c <GRAY_ReadByte>:
 * @param  None
 * @retval 8个传感器值组合的字节 (bit0=GRAY1, bit7=GRAY8)
 * @note   返回值范围: 0x00-0xFF
 */
uint8_t GRAY_ReadByte(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
    uint8_t result = 0;
 8000832:	2300      	movs	r3, #0
 8000834:	71fb      	strb	r3, [r7, #7]
    
    result |= (GRAY_Read(GRAY1) << 0);
 8000836:	2000      	movs	r0, #0
 8000838:	f7ff ff56 	bl	80006e8 <GRAY_Read>
 800083c:	4603      	mov	r3, r0
 800083e:	b25a      	sxtb	r2, r3
 8000840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000844:	4313      	orrs	r3, r2
 8000846:	b25b      	sxtb	r3, r3
 8000848:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY2) << 1);
 800084a:	2001      	movs	r0, #1
 800084c:	f7ff ff4c 	bl	80006e8 <GRAY_Read>
 8000850:	4603      	mov	r3, r0
 8000852:	005b      	lsls	r3, r3, #1
 8000854:	b25a      	sxtb	r2, r3
 8000856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800085a:	4313      	orrs	r3, r2
 800085c:	b25b      	sxtb	r3, r3
 800085e:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY3) << 2);
 8000860:	2002      	movs	r0, #2
 8000862:	f7ff ff41 	bl	80006e8 <GRAY_Read>
 8000866:	4603      	mov	r3, r0
 8000868:	009b      	lsls	r3, r3, #2
 800086a:	b25a      	sxtb	r2, r3
 800086c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000870:	4313      	orrs	r3, r2
 8000872:	b25b      	sxtb	r3, r3
 8000874:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY4) << 3);
 8000876:	2003      	movs	r0, #3
 8000878:	f7ff ff36 	bl	80006e8 <GRAY_Read>
 800087c:	4603      	mov	r3, r0
 800087e:	00db      	lsls	r3, r3, #3
 8000880:	b25a      	sxtb	r2, r3
 8000882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000886:	4313      	orrs	r3, r2
 8000888:	b25b      	sxtb	r3, r3
 800088a:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY5) << 4);
 800088c:	2004      	movs	r0, #4
 800088e:	f7ff ff2b 	bl	80006e8 <GRAY_Read>
 8000892:	4603      	mov	r3, r0
 8000894:	011b      	lsls	r3, r3, #4
 8000896:	b25a      	sxtb	r2, r3
 8000898:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089c:	4313      	orrs	r3, r2
 800089e:	b25b      	sxtb	r3, r3
 80008a0:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY6) << 5);
 80008a2:	2005      	movs	r0, #5
 80008a4:	f7ff ff20 	bl	80006e8 <GRAY_Read>
 80008a8:	4603      	mov	r3, r0
 80008aa:	015b      	lsls	r3, r3, #5
 80008ac:	b25a      	sxtb	r2, r3
 80008ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008b2:	4313      	orrs	r3, r2
 80008b4:	b25b      	sxtb	r3, r3
 80008b6:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY7) << 6);
 80008b8:	2006      	movs	r0, #6
 80008ba:	f7ff ff15 	bl	80006e8 <GRAY_Read>
 80008be:	4603      	mov	r3, r0
 80008c0:	019b      	lsls	r3, r3, #6
 80008c2:	b25a      	sxtb	r2, r3
 80008c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008c8:	4313      	orrs	r3, r2
 80008ca:	b25b      	sxtb	r3, r3
 80008cc:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY8) << 7);
 80008ce:	2007      	movs	r0, #7
 80008d0:	f7ff ff0a 	bl	80006e8 <GRAY_Read>
 80008d4:	4603      	mov	r3, r0
 80008d6:	01db      	lsls	r3, r3, #7
 80008d8:	b25a      	sxtb	r2, r3
 80008da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008de:	4313      	orrs	r3, r2
 80008e0:	b25b      	sxtb	r3, r3
 80008e2:	71fb      	strb	r3, [r7, #7]
    
    return result;
 80008e4:	79fb      	ldrb	r3, [r7, #7]
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
	...

080008f0 <KEY_Init>:
 * @brief  按键初始化
 * @param  无
 * @retval 无
 */
void KEY_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b088      	sub	sp, #32
 80008f4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f6:	f107 030c 	add.w	r3, r7, #12
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
 80008fe:	605a      	str	r2, [r3, #4]
 8000900:	609a      	str	r2, [r3, #8]
 8000902:	60da      	str	r2, [r3, #12]

    /* 使能 GPIOB 和 AFIO 时钟 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000904:	4b20      	ldr	r3, [pc, #128]	@ (8000988 <KEY_Init+0x98>)
 8000906:	699b      	ldr	r3, [r3, #24]
 8000908:	4a1f      	ldr	r2, [pc, #124]	@ (8000988 <KEY_Init+0x98>)
 800090a:	f043 0308 	orr.w	r3, r3, #8
 800090e:	6193      	str	r3, [r2, #24]
 8000910:	4b1d      	ldr	r3, [pc, #116]	@ (8000988 <KEY_Init+0x98>)
 8000912:	699b      	ldr	r3, [r3, #24]
 8000914:	f003 0308 	and.w	r3, r3, #8
 8000918:	60bb      	str	r3, [r7, #8]
 800091a:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_AFIO_CLK_ENABLE();
 800091c:	4b1a      	ldr	r3, [pc, #104]	@ (8000988 <KEY_Init+0x98>)
 800091e:	699b      	ldr	r3, [r3, #24]
 8000920:	4a19      	ldr	r2, [pc, #100]	@ (8000988 <KEY_Init+0x98>)
 8000922:	f043 0301 	orr.w	r3, r3, #1
 8000926:	6193      	str	r3, [r2, #24]
 8000928:	4b17      	ldr	r3, [pc, #92]	@ (8000988 <KEY_Init+0x98>)
 800092a:	699b      	ldr	r3, [r3, #24]
 800092c:	f003 0301 	and.w	r3, r3, #1
 8000930:	607b      	str	r3, [r7, #4]
 8000932:	687b      	ldr	r3, [r7, #4]
    
    /* 禁用 JTAG，保留 SWD（释放 PB3/PB4，但不影响 PB12/PB13）*/
    __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000934:	4b15      	ldr	r3, [pc, #84]	@ (800098c <KEY_Init+0x9c>)
 8000936:	685b      	ldr	r3, [r3, #4]
 8000938:	61fb      	str	r3, [r7, #28]
 800093a:	69fb      	ldr	r3, [r7, #28]
 800093c:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000940:	61fb      	str	r3, [r7, #28]
 8000942:	69fb      	ldr	r3, [r7, #28]
 8000944:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000948:	61fb      	str	r3, [r7, #28]
 800094a:	4a10      	ldr	r2, [pc, #64]	@ (800098c <KEY_Init+0x9c>)
 800094c:	69fb      	ldr	r3, [r7, #28]
 800094e:	6053      	str	r3, [r2, #4]

    /* 配置 KEY1 (PB12) */
    GPIO_InitStruct.Pin = KEY1_GPIO_PIN;
 8000950:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000954:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000956:	2300      	movs	r3, #0
 8000958:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;  // 内部下拉
 800095a:	2302      	movs	r3, #2
 800095c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095e:	2302      	movs	r3, #2
 8000960:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(KEY1_GPIO_PORT, &GPIO_InitStruct);
 8000962:	f107 030c 	add.w	r3, r7, #12
 8000966:	4619      	mov	r1, r3
 8000968:	4809      	ldr	r0, [pc, #36]	@ (8000990 <KEY_Init+0xa0>)
 800096a:	f001 fb79 	bl	8002060 <HAL_GPIO_Init>

    /* 配置 KEY2 (PB13) */
    GPIO_InitStruct.Pin = KEY2_GPIO_PIN;
 800096e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000972:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(KEY2_GPIO_PORT, &GPIO_InitStruct);
 8000974:	f107 030c 	add.w	r3, r7, #12
 8000978:	4619      	mov	r1, r3
 800097a:	4805      	ldr	r0, [pc, #20]	@ (8000990 <KEY_Init+0xa0>)
 800097c:	f001 fb70 	bl	8002060 <HAL_GPIO_Init>
}
 8000980:	bf00      	nop
 8000982:	3720      	adds	r7, #32
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	40021000 	.word	0x40021000
 800098c:	40010000 	.word	0x40010000
 8000990:	40010c00 	.word	0x40010c00

08000994 <KEY1_Read>:
 * @brief  读取 KEY1 状态
 * @param  无
 * @retval KEY_PRESSED(1) 或 KEY_RELEASED(0)
 */
uint8_t KEY1_Read(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(KEY1_GPIO_PORT, KEY1_GPIO_PIN);
 8000998:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800099c:	4802      	ldr	r0, [pc, #8]	@ (80009a8 <KEY1_Read+0x14>)
 800099e:	f001 fce3 	bl	8002368 <HAL_GPIO_ReadPin>
 80009a2:	4603      	mov	r3, r0
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40010c00 	.word	0x40010c00

080009ac <KEY2_Read>:
 * @brief  读取 KEY2 状态
 * @param  无
 * @retval KEY_PRESSED(1) 或 KEY_RELEASED(0)
 */
uint8_t KEY2_Read(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(KEY2_GPIO_PORT, KEY2_GPIO_PIN);
 80009b0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009b4:	4802      	ldr	r0, [pc, #8]	@ (80009c0 <KEY2_Read+0x14>)
 80009b6:	f001 fcd7 	bl	8002368 <HAL_GPIO_ReadPin>
 80009ba:	4603      	mov	r3, r0
}
 80009bc:	4618      	mov	r0, r3
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	40010c00 	.word	0x40010c00

080009c4 <KEY_Scan>:
 * @brief  按键扫描函数
 * @param  mode: 0-不支持连续按, 1-支持连续按
 * @retval KEY_NONE(0), KEY1_PRESS(1), KEY2_PRESS(2)
 */
KEY_Value KEY_Scan(uint8_t mode)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	4603      	mov	r3, r0
 80009cc:	71fb      	strb	r3, [r7, #7]
    static uint8_t key_flag = 1;  // 按键松开标志
    
    if (mode) {
 80009ce:	79fb      	ldrb	r3, [r7, #7]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d002      	beq.n	80009da <KEY_Scan+0x16>
        key_flag = 1;  // 支持连续按
 80009d4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a48 <KEY_Scan+0x84>)
 80009d6:	2201      	movs	r2, #1
 80009d8:	701a      	strb	r2, [r3, #0]
    }
    
    if (key_flag && (KEY1_Read() == KEY_PRESSED || KEY2_Read() == KEY_PRESSED))
 80009da:	4b1b      	ldr	r3, [pc, #108]	@ (8000a48 <KEY_Scan+0x84>)
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d01d      	beq.n	8000a1e <KEY_Scan+0x5a>
 80009e2:	f7ff ffd7 	bl	8000994 <KEY1_Read>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d004      	beq.n	80009f6 <KEY_Scan+0x32>
 80009ec:	f7ff ffde 	bl	80009ac <KEY2_Read>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d113      	bne.n	8000a1e <KEY_Scan+0x5a>
    {
        HAL_Delay(10);  // 消抖延时
 80009f6:	200a      	movs	r0, #10
 80009f8:	f001 fa2a 	bl	8001e50 <HAL_Delay>
        key_flag = 0;
 80009fc:	4b12      	ldr	r3, [pc, #72]	@ (8000a48 <KEY_Scan+0x84>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	701a      	strb	r2, [r3, #0]
        
        if (KEY1_Read() == KEY_PRESSED) {
 8000a02:	f7ff ffc7 	bl	8000994 <KEY1_Read>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	d101      	bne.n	8000a10 <KEY_Scan+0x4c>
            return KEY1_PRESS;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	e016      	b.n	8000a3e <KEY_Scan+0x7a>
        }
        else if (KEY2_Read() == KEY_PRESSED) {
 8000a10:	f7ff ffcc 	bl	80009ac <KEY2_Read>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b01      	cmp	r3, #1
 8000a18:	d10f      	bne.n	8000a3a <KEY_Scan+0x76>
            return KEY2_PRESS;
 8000a1a:	2302      	movs	r3, #2
 8000a1c:	e00f      	b.n	8000a3e <KEY_Scan+0x7a>
        }
    }
    else if (KEY1_Read() == KEY_RELEASED && KEY2_Read() == KEY_RELEASED)
 8000a1e:	f7ff ffb9 	bl	8000994 <KEY1_Read>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d109      	bne.n	8000a3c <KEY_Scan+0x78>
 8000a28:	f7ff ffc0 	bl	80009ac <KEY2_Read>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d104      	bne.n	8000a3c <KEY_Scan+0x78>
    {
        key_flag = 1;  // 按键松开
 8000a32:	4b05      	ldr	r3, [pc, #20]	@ (8000a48 <KEY_Scan+0x84>)
 8000a34:	2201      	movs	r2, #1
 8000a36:	701a      	strb	r2, [r3, #0]
 8000a38:	e000      	b.n	8000a3c <KEY_Scan+0x78>
        if (KEY1_Read() == KEY_PRESSED) {
 8000a3a:	bf00      	nop
    }
    
    return KEY_NONE;
 8000a3c:	2300      	movs	r3, #0
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	20000000 	.word	0x20000000

08000a4c <LED_Init>:
 * @brief  初始化LED GPIO
 * @param  None
 * @retval None
 */
void LED_Init(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a52:	f107 0308 	add.w	r3, r7, #8
 8000a56:	2200      	movs	r2, #0
 8000a58:	601a      	str	r2, [r3, #0]
 8000a5a:	605a      	str	r2, [r3, #4]
 8000a5c:	609a      	str	r2, [r3, #8]
 8000a5e:	60da      	str	r2, [r3, #12]
    
    // 使能GPIOB时钟
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a60:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad4 <LED_Init+0x88>)
 8000a62:	699b      	ldr	r3, [r3, #24]
 8000a64:	4a1b      	ldr	r2, [pc, #108]	@ (8000ad4 <LED_Init+0x88>)
 8000a66:	f043 0308 	orr.w	r3, r3, #8
 8000a6a:	6193      	str	r3, [r2, #24]
 8000a6c:	4b19      	ldr	r3, [pc, #100]	@ (8000ad4 <LED_Init+0x88>)
 8000a6e:	699b      	ldr	r3, [r3, #24]
 8000a70:	f003 0308 	and.w	r3, r3, #8
 8000a74:	607b      	str	r3, [r7, #4]
 8000a76:	687b      	ldr	r3, [r7, #4]
    
    // 配置LED1 GPIO引脚 (PB14)
    GPIO_InitStruct.Pin = LED1_GPIO_PIN;
 8000a78:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a7c:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;    // 推挽输出
 8000a7e:	2301      	movs	r3, #1
 8000a80:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;            // 无上下拉
 8000a82:	2300      	movs	r3, #0
 8000a84:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;   // 低速
 8000a86:	2302      	movs	r3, #2
 8000a88:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(LED1_GPIO_PORT, &GPIO_InitStruct);
 8000a8a:	f107 0308 	add.w	r3, r7, #8
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4811      	ldr	r0, [pc, #68]	@ (8000ad8 <LED_Init+0x8c>)
 8000a92:	f001 fae5 	bl	8002060 <HAL_GPIO_Init>
    
    // 配置LED2 GPIO引脚 (PB15)
    GPIO_InitStruct.Pin = LED2_GPIO_PIN;
 8000a96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a9a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;    // 推挽输出
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;            // 无上下拉
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;   // 低速
 8000aa4:	2302      	movs	r3, #2
 8000aa6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(LED2_GPIO_PORT, &GPIO_InitStruct);
 8000aa8:	f107 0308 	add.w	r3, r7, #8
 8000aac:	4619      	mov	r1, r3
 8000aae:	480a      	ldr	r0, [pc, #40]	@ (8000ad8 <LED_Init+0x8c>)
 8000ab0:	f001 fad6 	bl	8002060 <HAL_GPIO_Init>
    
    // 初始状态设置为关闭（高电平关闭，假设LED为低电平有效）
    HAL_GPIO_WritePin(LED1_GPIO_PORT, LED1_GPIO_PIN, GPIO_PIN_SET);
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000aba:	4807      	ldr	r0, [pc, #28]	@ (8000ad8 <LED_Init+0x8c>)
 8000abc:	f001 fc6b 	bl	8002396 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED2_GPIO_PORT, LED2_GPIO_PIN, GPIO_PIN_SET);
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ac6:	4804      	ldr	r0, [pc, #16]	@ (8000ad8 <LED_Init+0x8c>)
 8000ac8:	f001 fc65 	bl	8002396 <HAL_GPIO_WritePin>
}
 8000acc:	bf00      	nop
 8000ace:	3718      	adds	r7, #24
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	40021000 	.word	0x40021000
 8000ad8:	40010c00 	.word	0x40010c00

08000adc <Motor_Init>:

/**
 * @brief 电机驱动初始化
 */
void Motor_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
    // PWM已经由CubeMX初始化，只需要启动所有PWM通道
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);  // PA6 - 电机A的AIN1
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	4810      	ldr	r0, [pc, #64]	@ (8000b24 <Motor_Init+0x48>)
 8000ae4:	f002 f89e 	bl	8002c24 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);  // PA7 - 电机A的AIN2  
 8000ae8:	2104      	movs	r1, #4
 8000aea:	480e      	ldr	r0, [pc, #56]	@ (8000b24 <Motor_Init+0x48>)
 8000aec:	f002 f89a 	bl	8002c24 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);  // PB0 - 电机B的BIN1
 8000af0:	2108      	movs	r1, #8
 8000af2:	480c      	ldr	r0, [pc, #48]	@ (8000b24 <Motor_Init+0x48>)
 8000af4:	f002 f896 	bl	8002c24 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);  // PB1 - 电机B的BIN2
 8000af8:	210c      	movs	r1, #12
 8000afa:	480a      	ldr	r0, [pc, #40]	@ (8000b24 <Motor_Init+0x48>)
 8000afc:	f002 f892 	bl	8002c24 <HAL_TIM_PWM_Start>
    
    // 初始状态：所有PWM输出为0（电机停止）
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8000b00:	4b08      	ldr	r3, [pc, #32]	@ (8000b24 <Motor_Init+0x48>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	2200      	movs	r2, #0
 8000b06:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8000b08:	4b06      	ldr	r3, [pc, #24]	@ (8000b24 <Motor_Init+0x48>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8000b10:	4b04      	ldr	r3, [pc, #16]	@ (8000b24 <Motor_Init+0x48>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	2200      	movs	r2, #0
 8000b16:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8000b18:	4b02      	ldr	r3, [pc, #8]	@ (8000b24 <Motor_Init+0x48>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000b20:	bf00      	nop
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	20000038 	.word	0x20000038

08000b28 <Motor_A_SetSpeed>:
/**
 * @brief 设置电机A速度和方向
 * @param speed: -1000到1000，正值前进，负值后退，0停止
 */
void Motor_A_SetSpeed(int16_t speed)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	80fb      	strh	r3, [r7, #6]
    if (speed > 1000) speed = 1000;
 8000b32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b36:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000b3a:	dd02      	ble.n	8000b42 <Motor_A_SetSpeed+0x1a>
 8000b3c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b40:	80fb      	strh	r3, [r7, #6]
    if (speed < -1000) speed = -1000;
 8000b42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b46:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8000b4a:	da02      	bge.n	8000b52 <Motor_A_SetSpeed+0x2a>
 8000b4c:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 8000b50:	80fb      	strh	r3, [r7, #6]
    
    if (speed > 0) {
 8000b52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	dd09      	ble.n	8000b6e <Motor_A_SetSpeed+0x46>
        // 前进方向: AIN1=PWM, AIN2=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM1_CHANNEL, speed);  // AIN1输出PWM
 8000b5a:	4b13      	ldr	r3, [pc, #76]	@ (8000ba8 <Motor_A_SetSpeed+0x80>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000b62:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM2_CHANNEL, 0);      // AIN2输出0（接地）
 8000b64:	4b10      	ldr	r3, [pc, #64]	@ (8000ba8 <Motor_A_SetSpeed+0x80>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	2200      	movs	r2, #0
 8000b6a:	639a      	str	r2, [r3, #56]	@ 0x38
    } else {
        // 停止: AIN1=0, AIN2=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM1_CHANNEL, 0);      // AIN1=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM2_CHANNEL, 0);      // AIN2=0
    }
}
 8000b6c:	e016      	b.n	8000b9c <Motor_A_SetSpeed+0x74>
    } else if (speed < 0) {
 8000b6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	da0a      	bge.n	8000b8c <Motor_A_SetSpeed+0x64>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM1_CHANNEL, 0);      // AIN1输出0（接地）
 8000b76:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba8 <Motor_A_SetSpeed+0x80>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM2_CHANNEL, -speed); // AIN2输出PWM
 8000b7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b82:	425a      	negs	r2, r3
 8000b84:	4b08      	ldr	r3, [pc, #32]	@ (8000ba8 <Motor_A_SetSpeed+0x80>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000b8a:	e007      	b.n	8000b9c <Motor_A_SetSpeed+0x74>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM1_CHANNEL, 0);      // AIN1=0
 8000b8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ba8 <Motor_A_SetSpeed+0x80>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2200      	movs	r2, #0
 8000b92:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM2_CHANNEL, 0);      // AIN2=0
 8000b94:	4b04      	ldr	r3, [pc, #16]	@ (8000ba8 <Motor_A_SetSpeed+0x80>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	2200      	movs	r2, #0
 8000b9a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000b9c:	bf00      	nop
 8000b9e:	370c      	adds	r7, #12
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bc80      	pop	{r7}
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	20000038 	.word	0x20000038

08000bac <Motor_B_SetSpeed>:
/**
 * @brief 设置电机B速度和方向
 * @param speed: -1000到1000，正值前进，负值后退，0停止
 */
void Motor_B_SetSpeed(int16_t speed)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	80fb      	strh	r3, [r7, #6]
    if (speed > 1000) speed = 1000;
 8000bb6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000bbe:	dd02      	ble.n	8000bc6 <Motor_B_SetSpeed+0x1a>
 8000bc0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bc4:	80fb      	strh	r3, [r7, #6]
    if (speed < -1000) speed = -1000;
 8000bc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bca:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8000bce:	da02      	bge.n	8000bd6 <Motor_B_SetSpeed+0x2a>
 8000bd0:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 8000bd4:	80fb      	strh	r3, [r7, #6]
    
    if (speed > 0) {
 8000bd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	dd09      	ble.n	8000bf2 <Motor_B_SetSpeed+0x46>
        // 前进方向: BIN1=PWM, BIN2=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM1_CHANNEL, speed);  // BIN1输出PWM
 8000bde:	4b13      	ldr	r3, [pc, #76]	@ (8000c2c <Motor_B_SetSpeed+0x80>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000be6:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM2_CHANNEL, 0);      // BIN2输出0（接地）
 8000be8:	4b10      	ldr	r3, [pc, #64]	@ (8000c2c <Motor_B_SetSpeed+0x80>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	2200      	movs	r2, #0
 8000bee:	641a      	str	r2, [r3, #64]	@ 0x40
    } else {
        // 停止: BIN1=0, BIN2=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM1_CHANNEL, 0);      // BIN1=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM2_CHANNEL, 0);      // BIN2=0
    }
}
 8000bf0:	e016      	b.n	8000c20 <Motor_B_SetSpeed+0x74>
    } else if (speed < 0) {
 8000bf2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	da0a      	bge.n	8000c10 <Motor_B_SetSpeed+0x64>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM1_CHANNEL, 0);      // BIN1输出0（接地）
 8000bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000c2c <Motor_B_SetSpeed+0x80>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	2200      	movs	r2, #0
 8000c00:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM2_CHANNEL, -speed); // BIN2输出PWM
 8000c02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c06:	425a      	negs	r2, r3
 8000c08:	4b08      	ldr	r3, [pc, #32]	@ (8000c2c <Motor_B_SetSpeed+0x80>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000c0e:	e007      	b.n	8000c20 <Motor_B_SetSpeed+0x74>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM1_CHANNEL, 0);      // BIN1=0
 8000c10:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <Motor_B_SetSpeed+0x80>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2200      	movs	r2, #0
 8000c16:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM2_CHANNEL, 0);      // BIN2=0
 8000c18:	4b04      	ldr	r3, [pc, #16]	@ (8000c2c <Motor_B_SetSpeed+0x80>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000c20:	bf00      	nop
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bc80      	pop	{r7}
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	20000038 	.word	0x20000038

08000c30 <Car_Move>:
 * @brief 直接控制左右轮速度
 * @param left_speed: 左轮速度 (-1000到1000)
 * @param right_speed: 右轮速度 (-1000到1000)
 */
void Car_Move(int16_t left_speed, int16_t right_speed)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	460a      	mov	r2, r1
 8000c3a:	80fb      	strh	r3, [r7, #6]
 8000c3c:	4613      	mov	r3, r2
 8000c3e:	80bb      	strh	r3, [r7, #4]
    Motor_A_SetSpeed(left_speed);
 8000c40:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c44:	4618      	mov	r0, r3
 8000c46:	f7ff ff6f 	bl	8000b28 <Motor_A_SetSpeed>
    Motor_B_SetSpeed(right_speed);
 8000c4a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff ffac 	bl	8000bac <Motor_B_SetSpeed>
}
 8000c54:	bf00      	nop
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <MPU6050_WriteReg>:
#include <math.h>

#define MPU6050_ADDRESS		0xD0

void MPU6050_WriteReg(uint8_t RegAddress, uint8_t Data)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	460a      	mov	r2, r1
 8000c66:	71fb      	strb	r3, [r7, #7]
 8000c68:	4613      	mov	r3, r2
 8000c6a:	71bb      	strb	r3, [r7, #6]
	MyI2C_Start();
 8000c6c:	f000 f8ac 	bl	8000dc8 <MyI2C_Start>
	MyI2C_SendByte(MPU6050_ADDRESS);
 8000c70:	20d0      	movs	r0, #208	@ 0xd0
 8000c72:	f000 f8c6 	bl	8000e02 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 8000c76:	f000 f8ea 	bl	8000e4e <MyI2C_ReceiveAck>
	MyI2C_SendByte(RegAddress);
 8000c7a:	79fb      	ldrb	r3, [r7, #7]
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f000 f8c0 	bl	8000e02 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 8000c82:	f000 f8e4 	bl	8000e4e <MyI2C_ReceiveAck>
	MyI2C_SendByte(Data);
 8000c86:	79bb      	ldrb	r3, [r7, #6]
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f000 f8ba 	bl	8000e02 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 8000c8e:	f000 f8de 	bl	8000e4e <MyI2C_ReceiveAck>
	MyI2C_Stop();
 8000c92:	f000 f8a9 	bl	8000de8 <MyI2C_Stop>
}
 8000c96:	bf00      	nop
 8000c98:	3708      	adds	r7, #8
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}

08000c9e <MPU6050_Init>:
	
	return Data;
}

void MPU6050_Init(void)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	af00      	add	r7, sp, #0
	MyI2C_Init();
 8000ca2:	f000 f86d 	bl	8000d80 <MyI2C_Init>
	MPU6050_WriteReg(MPU6050_PWR_MGMT_1, 0x01);
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	206b      	movs	r0, #107	@ 0x6b
 8000caa:	f7ff ffd7 	bl	8000c5c <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_PWR_MGMT_2, 0x00);
 8000cae:	2100      	movs	r1, #0
 8000cb0:	206c      	movs	r0, #108	@ 0x6c
 8000cb2:	f7ff ffd3 	bl	8000c5c <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_SMPLRT_DIV, 0x09);
 8000cb6:	2109      	movs	r1, #9
 8000cb8:	2019      	movs	r0, #25
 8000cba:	f7ff ffcf 	bl	8000c5c <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_CONFIG, 0x06);
 8000cbe:	2106      	movs	r1, #6
 8000cc0:	201a      	movs	r0, #26
 8000cc2:	f7ff ffcb 	bl	8000c5c <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_GYRO_CONFIG, 0x18);
 8000cc6:	2118      	movs	r1, #24
 8000cc8:	201b      	movs	r0, #27
 8000cca:	f7ff ffc7 	bl	8000c5c <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_ACCEL_CONFIG, 0x18);
 8000cce:	2118      	movs	r1, #24
 8000cd0:	201c      	movs	r0, #28
 8000cd2:	f7ff ffc3 	bl	8000c5c <MPU6050_WriteReg>
}
 8000cd6:	bf00      	nop
 8000cd8:	bd80      	pop	{r7, pc}
	...

08000cdc <MyI2C_W_SCL>:
#include "main.h"
#include "MPU6050.h"

void MyI2C_W_SCL(uint8_t BitValue)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b084      	sub	sp, #16
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(IMU_GPIO_Port, IMU_SCL_Pin, (GPIO_PinState)BitValue);
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	461a      	mov	r2, r3
 8000cea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000cee:	4808      	ldr	r0, [pc, #32]	@ (8000d10 <MyI2C_W_SCL+0x34>)
 8000cf0:	f001 fb51 	bl	8002396 <HAL_GPIO_WritePin>
	for(uint16_t i = 0; i < 10; i++);  
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	81fb      	strh	r3, [r7, #14]
 8000cf8:	e002      	b.n	8000d00 <MyI2C_W_SCL+0x24>
 8000cfa:	89fb      	ldrh	r3, [r7, #14]
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	81fb      	strh	r3, [r7, #14]
 8000d00:	89fb      	ldrh	r3, [r7, #14]
 8000d02:	2b09      	cmp	r3, #9
 8000d04:	d9f9      	bls.n	8000cfa <MyI2C_W_SCL+0x1e>
}
 8000d06:	bf00      	nop
 8000d08:	bf00      	nop
 8000d0a:	3710      	adds	r7, #16
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	40010c00 	.word	0x40010c00

08000d14 <MyI2C_W_SDA>:

void MyI2C_W_SDA(uint8_t BitValue)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(IMU_GPIO_Port, IMU_SDA_Pin, (GPIO_PinState)BitValue);
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	461a      	mov	r2, r3
 8000d22:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d26:	4808      	ldr	r0, [pc, #32]	@ (8000d48 <MyI2C_W_SDA+0x34>)
 8000d28:	f001 fb35 	bl	8002396 <HAL_GPIO_WritePin>
	for(uint16_t i = 0; i < 10; i++);  
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	81fb      	strh	r3, [r7, #14]
 8000d30:	e002      	b.n	8000d38 <MyI2C_W_SDA+0x24>
 8000d32:	89fb      	ldrh	r3, [r7, #14]
 8000d34:	3301      	adds	r3, #1
 8000d36:	81fb      	strh	r3, [r7, #14]
 8000d38:	89fb      	ldrh	r3, [r7, #14]
 8000d3a:	2b09      	cmp	r3, #9
 8000d3c:	d9f9      	bls.n	8000d32 <MyI2C_W_SDA+0x1e>
}
 8000d3e:	bf00      	nop
 8000d40:	bf00      	nop
 8000d42:	3710      	adds	r7, #16
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	40010c00 	.word	0x40010c00

08000d4c <MyI2C_R_SDA>:

uint8_t MyI2C_R_SDA(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
	uint8_t BitValue;
	BitValue = HAL_GPIO_ReadPin(IMU_GPIO_Port, IMU_SDA_Pin);
 8000d52:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d56:	4809      	ldr	r0, [pc, #36]	@ (8000d7c <MyI2C_R_SDA+0x30>)
 8000d58:	f001 fb06 	bl	8002368 <HAL_GPIO_ReadPin>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	717b      	strb	r3, [r7, #5]
	for(uint16_t i = 0; i < 10; i++);  
 8000d60:	2300      	movs	r3, #0
 8000d62:	80fb      	strh	r3, [r7, #6]
 8000d64:	e002      	b.n	8000d6c <MyI2C_R_SDA+0x20>
 8000d66:	88fb      	ldrh	r3, [r7, #6]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	80fb      	strh	r3, [r7, #6]
 8000d6c:	88fb      	ldrh	r3, [r7, #6]
 8000d6e:	2b09      	cmp	r3, #9
 8000d70:	d9f9      	bls.n	8000d66 <MyI2C_R_SDA+0x1a>
	return BitValue;
 8000d72:	797b      	ldrb	r3, [r7, #5]
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	3708      	adds	r7, #8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	40010c00 	.word	0x40010c00

08000d80 <MyI2C_Init>:

void MyI2C_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure = {0};
 8000d86:	463b      	mov	r3, r7
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
 8000d8c:	605a      	str	r2, [r3, #4]
 8000d8e:	609a      	str	r2, [r3, #8]
 8000d90:	60da      	str	r2, [r3, #12]
	
	// HAL库中时钟在MX_GPIO_Init()中已使能，这里只配置GPIO
	GPIO_InitStructure.Pin = IMU_SCL_Pin | IMU_SDA_Pin;
 8000d92:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000d96:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;  // 开漏输出
 8000d98:	2311      	movs	r3, #17
 8000d9a:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000da0:	2303      	movs	r3, #3
 8000da2:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(IMU_GPIO_Port, &GPIO_InitStructure);
 8000da4:	463b      	mov	r3, r7
 8000da6:	4619      	mov	r1, r3
 8000da8:	4806      	ldr	r0, [pc, #24]	@ (8000dc4 <MyI2C_Init+0x44>)
 8000daa:	f001 f959 	bl	8002060 <HAL_GPIO_Init>
	
	// SCL和SDA初始化为高电平
	HAL_GPIO_WritePin(IMU_GPIO_Port, IMU_SCL_Pin | IMU_SDA_Pin, GPIO_PIN_SET);
 8000dae:	2201      	movs	r2, #1
 8000db0:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8000db4:	4803      	ldr	r0, [pc, #12]	@ (8000dc4 <MyI2C_Init+0x44>)
 8000db6:	f001 faee 	bl	8002396 <HAL_GPIO_WritePin>
}
 8000dba:	bf00      	nop
 8000dbc:	3710      	adds	r7, #16
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40010c00 	.word	0x40010c00

08000dc8 <MyI2C_Start>:

void MyI2C_Start(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
	MyI2C_W_SDA(1);
 8000dcc:	2001      	movs	r0, #1
 8000dce:	f7ff ffa1 	bl	8000d14 <MyI2C_W_SDA>
	MyI2C_W_SCL(1);
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	f7ff ff82 	bl	8000cdc <MyI2C_W_SCL>
	MyI2C_W_SDA(0);
 8000dd8:	2000      	movs	r0, #0
 8000dda:	f7ff ff9b 	bl	8000d14 <MyI2C_W_SDA>
	MyI2C_W_SCL(0);
 8000dde:	2000      	movs	r0, #0
 8000de0:	f7ff ff7c 	bl	8000cdc <MyI2C_W_SCL>
}
 8000de4:	bf00      	nop
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <MyI2C_Stop>:

void MyI2C_Stop(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
	MyI2C_W_SDA(0);
 8000dec:	2000      	movs	r0, #0
 8000dee:	f7ff ff91 	bl	8000d14 <MyI2C_W_SDA>
	MyI2C_W_SCL(1);
 8000df2:	2001      	movs	r0, #1
 8000df4:	f7ff ff72 	bl	8000cdc <MyI2C_W_SCL>
	MyI2C_W_SDA(1);
 8000df8:	2001      	movs	r0, #1
 8000dfa:	f7ff ff8b 	bl	8000d14 <MyI2C_W_SDA>
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}

08000e02 <MyI2C_SendByte>:

void MyI2C_SendByte(uint8_t Byte)
{
 8000e02:	b580      	push	{r7, lr}
 8000e04:	b084      	sub	sp, #16
 8000e06:	af00      	add	r7, sp, #0
 8000e08:	4603      	mov	r3, r0
 8000e0a:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < 8; i ++)
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	73fb      	strb	r3, [r7, #15]
 8000e10:	e015      	b.n	8000e3e <MyI2C_SendByte+0x3c>
	{
		MyI2C_W_SDA(Byte & (0x80 >> i));
 8000e12:	7bfb      	ldrb	r3, [r7, #15]
 8000e14:	2280      	movs	r2, #128	@ 0x80
 8000e16:	fa42 f303 	asr.w	r3, r2, r3
 8000e1a:	b25a      	sxtb	r2, r3
 8000e1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e20:	4013      	ands	r3, r2
 8000e22:	b25b      	sxtb	r3, r3
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff ff74 	bl	8000d14 <MyI2C_W_SDA>
		MyI2C_W_SCL(1);
 8000e2c:	2001      	movs	r0, #1
 8000e2e:	f7ff ff55 	bl	8000cdc <MyI2C_W_SCL>
		MyI2C_W_SCL(0);
 8000e32:	2000      	movs	r0, #0
 8000e34:	f7ff ff52 	bl	8000cdc <MyI2C_W_SCL>
	for (i = 0; i < 8; i ++)
 8000e38:	7bfb      	ldrb	r3, [r7, #15]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	73fb      	strb	r3, [r7, #15]
 8000e3e:	7bfb      	ldrb	r3, [r7, #15]
 8000e40:	2b07      	cmp	r3, #7
 8000e42:	d9e6      	bls.n	8000e12 <MyI2C_SendByte+0x10>
	}
}
 8000e44:	bf00      	nop
 8000e46:	bf00      	nop
 8000e48:	3710      	adds	r7, #16
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}

08000e4e <MyI2C_ReceiveAck>:
	MyI2C_W_SCL(1);
	MyI2C_W_SCL(0);
}

uint8_t MyI2C_ReceiveAck(void)
{
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	b082      	sub	sp, #8
 8000e52:	af00      	add	r7, sp, #0
	uint8_t AckBit;
	MyI2C_W_SDA(1);
 8000e54:	2001      	movs	r0, #1
 8000e56:	f7ff ff5d 	bl	8000d14 <MyI2C_W_SDA>
	MyI2C_W_SCL(1);
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	f7ff ff3e 	bl	8000cdc <MyI2C_W_SCL>
	AckBit = MyI2C_R_SDA();
 8000e60:	f7ff ff74 	bl	8000d4c <MyI2C_R_SDA>
 8000e64:	4603      	mov	r3, r0
 8000e66:	71fb      	strb	r3, [r7, #7]
	MyI2C_W_SCL(0);
 8000e68:	2000      	movs	r0, #0
 8000e6a:	f7ff ff37 	bl	8000cdc <MyI2C_W_SCL>
	return AckBit;
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3708      	adds	r7, #8
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <OLED_I2C_Delay>:
#define OLED_W_SCL(x)		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, (GPIO_PinState)(x))
#define OLED_W_SDA(x)		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, (GPIO_PinState)(x))

/*I2C延时函数，调整延时时间可改变I2C速度*/
static void OLED_I2C_Delay(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
	uint8_t i = 10;  // 调整这个值可以改变I2C速度，值越大速度越慢但越稳定
 8000e7e:	230a      	movs	r3, #10
 8000e80:	71fb      	strb	r3, [r7, #7]
	while(i--);
 8000e82:	bf00      	nop
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	1e5a      	subs	r2, r3, #1
 8000e88:	71fa      	strb	r2, [r7, #7]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d1fa      	bne.n	8000e84 <OLED_I2C_Delay+0xc>
}
 8000e8e:	bf00      	nop
 8000e90:	bf00      	nop
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bc80      	pop	{r7}
 8000e98:	4770      	bx	lr
	...

08000e9c <OLED_I2C_Init>:

/*引脚初始化*/
void OLED_I2C_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b086      	sub	sp, #24
 8000ea0:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ea2:	4b1b      	ldr	r3, [pc, #108]	@ (8000f10 <OLED_I2C_Init+0x74>)
 8000ea4:	699b      	ldr	r3, [r3, #24]
 8000ea6:	4a1a      	ldr	r2, [pc, #104]	@ (8000f10 <OLED_I2C_Init+0x74>)
 8000ea8:	f043 0308 	orr.w	r3, r3, #8
 8000eac:	6193      	str	r3, [r2, #24]
 8000eae:	4b18      	ldr	r3, [pc, #96]	@ (8000f10 <OLED_I2C_Init+0x74>)
 8000eb0:	699b      	ldr	r3, [r3, #24]
 8000eb2:	f003 0308 	and.w	r3, r3, #8
 8000eb6:	607b      	str	r3, [r7, #4]
 8000eb8:	687b      	ldr	r3, [r7, #4]
	
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eba:	f107 0308 	add.w	r3, r7, #8
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	605a      	str	r2, [r3, #4]
 8000ec4:	609a      	str	r2, [r3, #8]
 8000ec6:	60da      	str	r2, [r3, #12]
 	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000ec8:	2311      	movs	r3, #17
 8000eca:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ecc:	2303      	movs	r3, #3
 8000ece:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ed4:	2340      	movs	r3, #64	@ 0x40
 8000ed6:	60bb      	str	r3, [r7, #8]
 	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed8:	f107 0308 	add.w	r3, r7, #8
 8000edc:	4619      	mov	r1, r3
 8000ede:	480d      	ldr	r0, [pc, #52]	@ (8000f14 <OLED_I2C_Init+0x78>)
 8000ee0:	f001 f8be 	bl	8002060 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ee4:	2380      	movs	r3, #128	@ 0x80
 8000ee6:	60bb      	str	r3, [r7, #8]
 	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ee8:	f107 0308 	add.w	r3, r7, #8
 8000eec:	4619      	mov	r1, r3
 8000eee:	4809      	ldr	r0, [pc, #36]	@ (8000f14 <OLED_I2C_Init+0x78>)
 8000ef0:	f001 f8b6 	bl	8002060 <HAL_GPIO_Init>
	
	OLED_W_SCL(1);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2140      	movs	r1, #64	@ 0x40
 8000ef8:	4806      	ldr	r0, [pc, #24]	@ (8000f14 <OLED_I2C_Init+0x78>)
 8000efa:	f001 fa4c 	bl	8002396 <HAL_GPIO_WritePin>
	OLED_W_SDA(1);
 8000efe:	2201      	movs	r2, #1
 8000f00:	2180      	movs	r1, #128	@ 0x80
 8000f02:	4804      	ldr	r0, [pc, #16]	@ (8000f14 <OLED_I2C_Init+0x78>)
 8000f04:	f001 fa47 	bl	8002396 <HAL_GPIO_WritePin>
}
 8000f08:	bf00      	nop
 8000f0a:	3718      	adds	r7, #24
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	40021000 	.word	0x40021000
 8000f14:	40010c00 	.word	0x40010c00

08000f18 <OLED_I2C_Start>:
  * @brief  I2C开始
  * @param  无
  * @retval 无
  */
void OLED_I2C_Start(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
	OLED_W_SDA(1);
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	2180      	movs	r1, #128	@ 0x80
 8000f20:	480d      	ldr	r0, [pc, #52]	@ (8000f58 <OLED_I2C_Start+0x40>)
 8000f22:	f001 fa38 	bl	8002396 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8000f26:	f7ff ffa7 	bl	8000e78 <OLED_I2C_Delay>
	OLED_W_SCL(1);
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	2140      	movs	r1, #64	@ 0x40
 8000f2e:	480a      	ldr	r0, [pc, #40]	@ (8000f58 <OLED_I2C_Start+0x40>)
 8000f30:	f001 fa31 	bl	8002396 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8000f34:	f7ff ffa0 	bl	8000e78 <OLED_I2C_Delay>
	OLED_W_SDA(0);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	2180      	movs	r1, #128	@ 0x80
 8000f3c:	4806      	ldr	r0, [pc, #24]	@ (8000f58 <OLED_I2C_Start+0x40>)
 8000f3e:	f001 fa2a 	bl	8002396 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8000f42:	f7ff ff99 	bl	8000e78 <OLED_I2C_Delay>
	OLED_W_SCL(0);
 8000f46:	2200      	movs	r2, #0
 8000f48:	2140      	movs	r1, #64	@ 0x40
 8000f4a:	4803      	ldr	r0, [pc, #12]	@ (8000f58 <OLED_I2C_Start+0x40>)
 8000f4c:	f001 fa23 	bl	8002396 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8000f50:	f7ff ff92 	bl	8000e78 <OLED_I2C_Delay>
}
 8000f54:	bf00      	nop
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	40010c00 	.word	0x40010c00

08000f5c <OLED_I2C_Stop>:
  * @brief  I2C停止
  * @param  无
  * @retval 无
  */
void OLED_I2C_Stop(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	OLED_W_SDA(0);
 8000f60:	2200      	movs	r2, #0
 8000f62:	2180      	movs	r1, #128	@ 0x80
 8000f64:	480a      	ldr	r0, [pc, #40]	@ (8000f90 <OLED_I2C_Stop+0x34>)
 8000f66:	f001 fa16 	bl	8002396 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8000f6a:	f7ff ff85 	bl	8000e78 <OLED_I2C_Delay>
	OLED_W_SCL(1);
 8000f6e:	2201      	movs	r2, #1
 8000f70:	2140      	movs	r1, #64	@ 0x40
 8000f72:	4807      	ldr	r0, [pc, #28]	@ (8000f90 <OLED_I2C_Stop+0x34>)
 8000f74:	f001 fa0f 	bl	8002396 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8000f78:	f7ff ff7e 	bl	8000e78 <OLED_I2C_Delay>
	OLED_W_SDA(1);
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	2180      	movs	r1, #128	@ 0x80
 8000f80:	4803      	ldr	r0, [pc, #12]	@ (8000f90 <OLED_I2C_Stop+0x34>)
 8000f82:	f001 fa08 	bl	8002396 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8000f86:	f7ff ff77 	bl	8000e78 <OLED_I2C_Delay>
}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40010c00 	.word	0x40010c00

08000f94 <OLED_I2C_SendByte>:
  * @brief  I2C发送一个字节
  * @param  Byte 要发送的一个字节
  * @retval 无
  */
void OLED_I2C_SendByte(uint8_t Byte)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < 8; i++)
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	73fb      	strb	r3, [r7, #15]
 8000fa2:	e021      	b.n	8000fe8 <OLED_I2C_SendByte+0x54>
	{
		OLED_W_SDA(Byte & (0x80 >> i));
 8000fa4:	7bfb      	ldrb	r3, [r7, #15]
 8000fa6:	2280      	movs	r2, #128	@ 0x80
 8000fa8:	fa42 f303 	asr.w	r3, r2, r3
 8000fac:	b25a      	sxtb	r2, r3
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	b25b      	sxtb	r3, r3
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	461a      	mov	r2, r3
 8000fba:	2180      	movs	r1, #128	@ 0x80
 8000fbc:	4815      	ldr	r0, [pc, #84]	@ (8001014 <OLED_I2C_SendByte+0x80>)
 8000fbe:	f001 f9ea 	bl	8002396 <HAL_GPIO_WritePin>
		OLED_I2C_Delay();
 8000fc2:	f7ff ff59 	bl	8000e78 <OLED_I2C_Delay>
		OLED_W_SCL(1);
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	2140      	movs	r1, #64	@ 0x40
 8000fca:	4812      	ldr	r0, [pc, #72]	@ (8001014 <OLED_I2C_SendByte+0x80>)
 8000fcc:	f001 f9e3 	bl	8002396 <HAL_GPIO_WritePin>
		OLED_I2C_Delay();
 8000fd0:	f7ff ff52 	bl	8000e78 <OLED_I2C_Delay>
		OLED_W_SCL(0);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2140      	movs	r1, #64	@ 0x40
 8000fd8:	480e      	ldr	r0, [pc, #56]	@ (8001014 <OLED_I2C_SendByte+0x80>)
 8000fda:	f001 f9dc 	bl	8002396 <HAL_GPIO_WritePin>
		OLED_I2C_Delay();
 8000fde:	f7ff ff4b 	bl	8000e78 <OLED_I2C_Delay>
	for (i = 0; i < 8; i++)
 8000fe2:	7bfb      	ldrb	r3, [r7, #15]
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	73fb      	strb	r3, [r7, #15]
 8000fe8:	7bfb      	ldrb	r3, [r7, #15]
 8000fea:	2b07      	cmp	r3, #7
 8000fec:	d9da      	bls.n	8000fa4 <OLED_I2C_SendByte+0x10>
	}
	OLED_W_SCL(1);	//额外的一个时钟，不处理应答信号
 8000fee:	2201      	movs	r2, #1
 8000ff0:	2140      	movs	r1, #64	@ 0x40
 8000ff2:	4808      	ldr	r0, [pc, #32]	@ (8001014 <OLED_I2C_SendByte+0x80>)
 8000ff4:	f001 f9cf 	bl	8002396 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8000ff8:	f7ff ff3e 	bl	8000e78 <OLED_I2C_Delay>
	OLED_W_SCL(0);
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	2140      	movs	r1, #64	@ 0x40
 8001000:	4804      	ldr	r0, [pc, #16]	@ (8001014 <OLED_I2C_SendByte+0x80>)
 8001002:	f001 f9c8 	bl	8002396 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001006:	f7ff ff37 	bl	8000e78 <OLED_I2C_Delay>
}
 800100a:	bf00      	nop
 800100c:	3710      	adds	r7, #16
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40010c00 	.word	0x40010c00

08001018 <OLED_WriteCommand>:
  * @brief  OLED写命令
  * @param  Command 要写入的命令
  * @retval 无
  */
void OLED_WriteCommand(uint8_t Command)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	71fb      	strb	r3, [r7, #7]
	OLED_I2C_Start();
 8001022:	f7ff ff79 	bl	8000f18 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78);		//从机地址
 8001026:	2078      	movs	r0, #120	@ 0x78
 8001028:	f7ff ffb4 	bl	8000f94 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x00);		//写命令
 800102c:	2000      	movs	r0, #0
 800102e:	f7ff ffb1 	bl	8000f94 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Command); 
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ffad 	bl	8000f94 <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 800103a:	f7ff ff8f 	bl	8000f5c <OLED_I2C_Stop>
}
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <OLED_WriteData>:
  * @brief  OLED写数据
  * @param  Data 要写入的数据
  * @retval 无
  */
void OLED_WriteData(uint8_t Data)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b082      	sub	sp, #8
 800104a:	af00      	add	r7, sp, #0
 800104c:	4603      	mov	r3, r0
 800104e:	71fb      	strb	r3, [r7, #7]
	OLED_I2C_Start();
 8001050:	f7ff ff62 	bl	8000f18 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78);		//从机地址
 8001054:	2078      	movs	r0, #120	@ 0x78
 8001056:	f7ff ff9d 	bl	8000f94 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x40);		//写数据
 800105a:	2040      	movs	r0, #64	@ 0x40
 800105c:	f7ff ff9a 	bl	8000f94 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Data);
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff ff96 	bl	8000f94 <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 8001068:	f7ff ff78 	bl	8000f5c <OLED_I2C_Stop>
}
 800106c:	bf00      	nop
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <OLED_SetCursor>:
  * @param  Y 以左上角为原点，向下方向的坐标，范围：0~7
  * @param  X 以左上角为原点，向右方向的坐标，范围：0~127
  * @retval 无
  */
void OLED_SetCursor(uint8_t Y, uint8_t X)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	460a      	mov	r2, r1
 800107e:	71fb      	strb	r3, [r7, #7]
 8001080:	4613      	mov	r3, r2
 8001082:	71bb      	strb	r3, [r7, #6]
	OLED_WriteCommand(0xB0 | Y);					//设置Y位置
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 800108a:	b2db      	uxtb	r3, r3
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff ffc3 	bl	8001018 <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | ((X & 0xF0) >> 4));	//设置X位置高4位
 8001092:	79bb      	ldrb	r3, [r7, #6]
 8001094:	091b      	lsrs	r3, r3, #4
 8001096:	b2db      	uxtb	r3, r3
 8001098:	f043 0310 	orr.w	r3, r3, #16
 800109c:	b2db      	uxtb	r3, r3
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff ffba 	bl	8001018 <OLED_WriteCommand>
	OLED_WriteCommand(0x00 | (X & 0x0F));			//设置X位置低4位
 80010a4:	79bb      	ldrb	r3, [r7, #6]
 80010a6:	f003 030f 	and.w	r3, r3, #15
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff ffb3 	bl	8001018 <OLED_WriteCommand>
}
 80010b2:	bf00      	nop
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <OLED_Clear>:
  * @brief  OLED清屏
  * @param  无
  * @retval 无
  */
void OLED_Clear(void)
{  
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b082      	sub	sp, #8
 80010be:	af00      	add	r7, sp, #0
	uint8_t i, j;
	for (j = 0; j < 8; j++)
 80010c0:	2300      	movs	r3, #0
 80010c2:	71bb      	strb	r3, [r7, #6]
 80010c4:	e014      	b.n	80010f0 <OLED_Clear+0x36>
	{
		OLED_SetCursor(j, 0);
 80010c6:	79bb      	ldrb	r3, [r7, #6]
 80010c8:	2100      	movs	r1, #0
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff ffd2 	bl	8001074 <OLED_SetCursor>
		for(i = 0; i < 128; i++)
 80010d0:	2300      	movs	r3, #0
 80010d2:	71fb      	strb	r3, [r7, #7]
 80010d4:	e005      	b.n	80010e2 <OLED_Clear+0x28>
		{
			OLED_WriteData(0x00);
 80010d6:	2000      	movs	r0, #0
 80010d8:	f7ff ffb5 	bl	8001046 <OLED_WriteData>
		for(i = 0; i < 128; i++)
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	3301      	adds	r3, #1
 80010e0:	71fb      	strb	r3, [r7, #7]
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	daf5      	bge.n	80010d6 <OLED_Clear+0x1c>
	for (j = 0; j < 8; j++)
 80010ea:	79bb      	ldrb	r3, [r7, #6]
 80010ec:	3301      	adds	r3, #1
 80010ee:	71bb      	strb	r3, [r7, #6]
 80010f0:	79bb      	ldrb	r3, [r7, #6]
 80010f2:	2b07      	cmp	r3, #7
 80010f4:	d9e7      	bls.n	80010c6 <OLED_Clear+0xc>
		}
	}
}
 80010f6:	bf00      	nop
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <OLED_ShowChar>:
  * @param  Column 列位置，范围：1~16
  * @param  Char 要显示的一个字符，范围：ASCII可见字符
  * @retval 无
  */
void OLED_ShowChar(uint8_t Line, uint8_t Column, char Char)
{      	
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	71fb      	strb	r3, [r7, #7]
 800110a:	460b      	mov	r3, r1
 800110c:	71bb      	strb	r3, [r7, #6]
 800110e:	4613      	mov	r3, r2
 8001110:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	OLED_SetCursor((Line - 1) * 2, (Column - 1) * 8);		//设置光标位置在上半部分
 8001112:	79fb      	ldrb	r3, [r7, #7]
 8001114:	3b01      	subs	r3, #1
 8001116:	b2db      	uxtb	r3, r3
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	b2da      	uxtb	r2, r3
 800111c:	79bb      	ldrb	r3, [r7, #6]
 800111e:	3b01      	subs	r3, #1
 8001120:	b2db      	uxtb	r3, r3
 8001122:	00db      	lsls	r3, r3, #3
 8001124:	b2db      	uxtb	r3, r3
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff ffa3 	bl	8001074 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 800112e:	2300      	movs	r3, #0
 8001130:	73fb      	strb	r3, [r7, #15]
 8001132:	e00e      	b.n	8001152 <OLED_ShowChar+0x52>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i]);			//显示上半部分内容
 8001134:	797b      	ldrb	r3, [r7, #5]
 8001136:	f1a3 0220 	sub.w	r2, r3, #32
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	491b      	ldr	r1, [pc, #108]	@ (80011ac <OLED_ShowChar+0xac>)
 800113e:	0112      	lsls	r2, r2, #4
 8001140:	440a      	add	r2, r1
 8001142:	4413      	add	r3, r2
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff ff7d 	bl	8001046 <OLED_WriteData>
	for (i = 0; i < 8; i++)
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	3301      	adds	r3, #1
 8001150:	73fb      	strb	r3, [r7, #15]
 8001152:	7bfb      	ldrb	r3, [r7, #15]
 8001154:	2b07      	cmp	r3, #7
 8001156:	d9ed      	bls.n	8001134 <OLED_ShowChar+0x34>
	}
	OLED_SetCursor((Line - 1) * 2 + 1, (Column - 1) * 8);	//设置光标位置在下半部分
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	b2db      	uxtb	r3, r3
 800115e:	3b01      	subs	r3, #1
 8001160:	b2da      	uxtb	r2, r3
 8001162:	79bb      	ldrb	r3, [r7, #6]
 8001164:	3b01      	subs	r3, #1
 8001166:	b2db      	uxtb	r3, r3
 8001168:	00db      	lsls	r3, r3, #3
 800116a:	b2db      	uxtb	r3, r3
 800116c:	4619      	mov	r1, r3
 800116e:	4610      	mov	r0, r2
 8001170:	f7ff ff80 	bl	8001074 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 8001174:	2300      	movs	r3, #0
 8001176:	73fb      	strb	r3, [r7, #15]
 8001178:	e00f      	b.n	800119a <OLED_ShowChar+0x9a>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i + 8]);		//显示下半部分内容
 800117a:	797b      	ldrb	r3, [r7, #5]
 800117c:	f1a3 0220 	sub.w	r2, r3, #32
 8001180:	7bfb      	ldrb	r3, [r7, #15]
 8001182:	3308      	adds	r3, #8
 8001184:	4909      	ldr	r1, [pc, #36]	@ (80011ac <OLED_ShowChar+0xac>)
 8001186:	0112      	lsls	r2, r2, #4
 8001188:	440a      	add	r2, r1
 800118a:	4413      	add	r3, r2
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff ff59 	bl	8001046 <OLED_WriteData>
	for (i = 0; i < 8; i++)
 8001194:	7bfb      	ldrb	r3, [r7, #15]
 8001196:	3301      	adds	r3, #1
 8001198:	73fb      	strb	r3, [r7, #15]
 800119a:	7bfb      	ldrb	r3, [r7, #15]
 800119c:	2b07      	cmp	r3, #7
 800119e:	d9ec      	bls.n	800117a <OLED_ShowChar+0x7a>
	}
}
 80011a0:	bf00      	nop
 80011a2:	bf00      	nop
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	08003514 	.word	0x08003514

080011b0 <OLED_ShowString>:
  * @param  Column 起始列位置，范围：1~16
  * @param  String 要显示的字符串，范围：ASCII可见字符
  * @retval 无
  */
void OLED_ShowString(uint8_t Line, uint8_t Column, char *String)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	603a      	str	r2, [r7, #0]
 80011ba:	71fb      	strb	r3, [r7, #7]
 80011bc:	460b      	mov	r3, r1
 80011be:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	for (i = 0; String[i] != '\0'; i++)
 80011c0:	2300      	movs	r3, #0
 80011c2:	73fb      	strb	r3, [r7, #15]
 80011c4:	e00e      	b.n	80011e4 <OLED_ShowString+0x34>
	{
		OLED_ShowChar(Line, Column + i, String[i]);
 80011c6:	79ba      	ldrb	r2, [r7, #6]
 80011c8:	7bfb      	ldrb	r3, [r7, #15]
 80011ca:	4413      	add	r3, r2
 80011cc:	b2d9      	uxtb	r1, r3
 80011ce:	7bfb      	ldrb	r3, [r7, #15]
 80011d0:	683a      	ldr	r2, [r7, #0]
 80011d2:	4413      	add	r3, r2
 80011d4:	781a      	ldrb	r2, [r3, #0]
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff ff91 	bl	8001100 <OLED_ShowChar>
	for (i = 0; String[i] != '\0'; i++)
 80011de:	7bfb      	ldrb	r3, [r7, #15]
 80011e0:	3301      	adds	r3, #1
 80011e2:	73fb      	strb	r3, [r7, #15]
 80011e4:	7bfb      	ldrb	r3, [r7, #15]
 80011e6:	683a      	ldr	r2, [r7, #0]
 80011e8:	4413      	add	r3, r2
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d1ea      	bne.n	80011c6 <OLED_ShowString+0x16>
	}
}
 80011f0:	bf00      	nop
 80011f2:	bf00      	nop
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}

080011fa <OLED_Pow>:
/**
  * @brief  OLED次方函数
  * @retval 返回值等于X的Y次方
  */
uint32_t OLED_Pow(uint32_t X, uint32_t Y)
{
 80011fa:	b480      	push	{r7}
 80011fc:	b085      	sub	sp, #20
 80011fe:	af00      	add	r7, sp, #0
 8001200:	6078      	str	r0, [r7, #4]
 8001202:	6039      	str	r1, [r7, #0]
	uint32_t Result = 1;
 8001204:	2301      	movs	r3, #1
 8001206:	60fb      	str	r3, [r7, #12]
	while (Y--)
 8001208:	e004      	b.n	8001214 <OLED_Pow+0x1a>
	{
		Result *= X;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	687a      	ldr	r2, [r7, #4]
 800120e:	fb02 f303 	mul.w	r3, r2, r3
 8001212:	60fb      	str	r3, [r7, #12]
	while (Y--)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	1e5a      	subs	r2, r3, #1
 8001218:	603a      	str	r2, [r7, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d1f5      	bne.n	800120a <OLED_Pow+0x10>
	}
	return Result;
 800121e:	68fb      	ldr	r3, [r7, #12]
}
 8001220:	4618      	mov	r0, r3
 8001222:	3714      	adds	r7, #20
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr
	...

0800122c <OLED_ShowSignedNum>:
  * @param  Number 要显示的数字，范围：-2147483648~2147483647
  * @param  Length 要显示数字的长度，范围：1~10
  * @retval 无
  */
void OLED_ShowSignedNum(uint8_t Line, uint8_t Column, int32_t Number, uint8_t Length)
{
 800122c:	b590      	push	{r4, r7, lr}
 800122e:	b085      	sub	sp, #20
 8001230:	af00      	add	r7, sp, #0
 8001232:	603a      	str	r2, [r7, #0]
 8001234:	461a      	mov	r2, r3
 8001236:	4603      	mov	r3, r0
 8001238:	71fb      	strb	r3, [r7, #7]
 800123a:	460b      	mov	r3, r1
 800123c:	71bb      	strb	r3, [r7, #6]
 800123e:	4613      	mov	r3, r2
 8001240:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	uint32_t Number1;
	if (Number >= 0)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	2b00      	cmp	r3, #0
 8001246:	db08      	blt.n	800125a <OLED_ShowSignedNum+0x2e>
	{
		OLED_ShowChar(Line, Column, '+');
 8001248:	79b9      	ldrb	r1, [r7, #6]
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	222b      	movs	r2, #43	@ 0x2b
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff ff56 	bl	8001100 <OLED_ShowChar>
		Number1 = Number;
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	60bb      	str	r3, [r7, #8]
 8001258:	e008      	b.n	800126c <OLED_ShowSignedNum+0x40>
	}
	else
	{
		OLED_ShowChar(Line, Column, '-');
 800125a:	79b9      	ldrb	r1, [r7, #6]
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	222d      	movs	r2, #45	@ 0x2d
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff ff4d 	bl	8001100 <OLED_ShowChar>
		Number1 = -Number;
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	425b      	negs	r3, r3
 800126a:	60bb      	str	r3, [r7, #8]
	}
	for (i = 0; i < Length; i++)							
 800126c:	2300      	movs	r3, #0
 800126e:	73fb      	strb	r3, [r7, #15]
 8001270:	e025      	b.n	80012be <OLED_ShowSignedNum+0x92>
	{
		OLED_ShowChar(Line, Column + i + 1, Number1 / OLED_Pow(10, Length - i - 1) % 10 + '0');
 8001272:	79ba      	ldrb	r2, [r7, #6]
 8001274:	7bfb      	ldrb	r3, [r7, #15]
 8001276:	4413      	add	r3, r2
 8001278:	b2db      	uxtb	r3, r3
 800127a:	3301      	adds	r3, #1
 800127c:	b2dc      	uxtb	r4, r3
 800127e:	797a      	ldrb	r2, [r7, #5]
 8001280:	7bfb      	ldrb	r3, [r7, #15]
 8001282:	1ad3      	subs	r3, r2, r3
 8001284:	3b01      	subs	r3, #1
 8001286:	4619      	mov	r1, r3
 8001288:	200a      	movs	r0, #10
 800128a:	f7ff ffb6 	bl	80011fa <OLED_Pow>
 800128e:	4602      	mov	r2, r0
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	fbb3 f1f2 	udiv	r1, r3, r2
 8001296:	4b0e      	ldr	r3, [pc, #56]	@ (80012d0 <OLED_ShowSignedNum+0xa4>)
 8001298:	fba3 2301 	umull	r2, r3, r3, r1
 800129c:	08da      	lsrs	r2, r3, #3
 800129e:	4613      	mov	r3, r2
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	4413      	add	r3, r2
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	1aca      	subs	r2, r1, r3
 80012a8:	b2d3      	uxtb	r3, r2
 80012aa:	3330      	adds	r3, #48	@ 0x30
 80012ac:	b2da      	uxtb	r2, r3
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	4621      	mov	r1, r4
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff ff24 	bl	8001100 <OLED_ShowChar>
	for (i = 0; i < Length; i++)							
 80012b8:	7bfb      	ldrb	r3, [r7, #15]
 80012ba:	3301      	adds	r3, #1
 80012bc:	73fb      	strb	r3, [r7, #15]
 80012be:	7bfa      	ldrb	r2, [r7, #15]
 80012c0:	797b      	ldrb	r3, [r7, #5]
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d3d5      	bcc.n	8001272 <OLED_ShowSignedNum+0x46>
	}
}
 80012c6:	bf00      	nop
 80012c8:	bf00      	nop
 80012ca:	3714      	adds	r7, #20
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd90      	pop	{r4, r7, pc}
 80012d0:	cccccccd 	.word	0xcccccccd

080012d4 <OLED_Init>:
  * @brief  OLED初始化
  * @param  无
  * @retval 无
  */
void OLED_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
	HAL_Delay(100);				//上电延时
 80012d8:	2064      	movs	r0, #100	@ 0x64
 80012da:	f000 fdb9 	bl	8001e50 <HAL_Delay>
	
	OLED_I2C_Init();			//端口初始化
 80012de:	f7ff fddd 	bl	8000e9c <OLED_I2C_Init>
	
	OLED_WriteCommand(0xAE);	//关闭显示
 80012e2:	20ae      	movs	r0, #174	@ 0xae
 80012e4:	f7ff fe98 	bl	8001018 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xD5);	//设置显示时钟分频比/振荡器频率
 80012e8:	20d5      	movs	r0, #213	@ 0xd5
 80012ea:	f7ff fe95 	bl	8001018 <OLED_WriteCommand>
	OLED_WriteCommand(0x80);
 80012ee:	2080      	movs	r0, #128	@ 0x80
 80012f0:	f7ff fe92 	bl	8001018 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xA8);	//设置多路复用率
 80012f4:	20a8      	movs	r0, #168	@ 0xa8
 80012f6:	f7ff fe8f 	bl	8001018 <OLED_WriteCommand>
	OLED_WriteCommand(0x3F);
 80012fa:	203f      	movs	r0, #63	@ 0x3f
 80012fc:	f7ff fe8c 	bl	8001018 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xD3);	//设置显示偏移
 8001300:	20d3      	movs	r0, #211	@ 0xd3
 8001302:	f7ff fe89 	bl	8001018 <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 8001306:	2000      	movs	r0, #0
 8001308:	f7ff fe86 	bl	8001018 <OLED_WriteCommand>
	
	OLED_WriteCommand(0x40);	//设置显示开始行
 800130c:	2040      	movs	r0, #64	@ 0x40
 800130e:	f7ff fe83 	bl	8001018 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xA1);	//设置左右方向，0xA1正常 0xA0左右反置
 8001312:	20a1      	movs	r0, #161	@ 0xa1
 8001314:	f7ff fe80 	bl	8001018 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xC8);	//设置上下方向，0xC8正常 0xC0上下反置
 8001318:	20c8      	movs	r0, #200	@ 0xc8
 800131a:	f7ff fe7d 	bl	8001018 <OLED_WriteCommand>

	OLED_WriteCommand(0xDA);	//设置COM引脚硬件配置
 800131e:	20da      	movs	r0, #218	@ 0xda
 8001320:	f7ff fe7a 	bl	8001018 <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 8001324:	2012      	movs	r0, #18
 8001326:	f7ff fe77 	bl	8001018 <OLED_WriteCommand>
	
	OLED_WriteCommand(0x81);	//设置对比度控制
 800132a:	2081      	movs	r0, #129	@ 0x81
 800132c:	f7ff fe74 	bl	8001018 <OLED_WriteCommand>
	OLED_WriteCommand(0xCF);
 8001330:	20cf      	movs	r0, #207	@ 0xcf
 8001332:	f7ff fe71 	bl	8001018 <OLED_WriteCommand>

	OLED_WriteCommand(0xD9);	//设置预充电周期
 8001336:	20d9      	movs	r0, #217	@ 0xd9
 8001338:	f7ff fe6e 	bl	8001018 <OLED_WriteCommand>
	OLED_WriteCommand(0xF1);
 800133c:	20f1      	movs	r0, #241	@ 0xf1
 800133e:	f7ff fe6b 	bl	8001018 <OLED_WriteCommand>

	OLED_WriteCommand(0xDB);	//设置VCOMH取消选择级别
 8001342:	20db      	movs	r0, #219	@ 0xdb
 8001344:	f7ff fe68 	bl	8001018 <OLED_WriteCommand>
	OLED_WriteCommand(0x30);
 8001348:	2030      	movs	r0, #48	@ 0x30
 800134a:	f7ff fe65 	bl	8001018 <OLED_WriteCommand>

	OLED_WriteCommand(0xA4);	//设置整个显示打开/关闭
 800134e:	20a4      	movs	r0, #164	@ 0xa4
 8001350:	f7ff fe62 	bl	8001018 <OLED_WriteCommand>

	OLED_WriteCommand(0xA6);	//设置正常/倒转显示
 8001354:	20a6      	movs	r0, #166	@ 0xa6
 8001356:	f7ff fe5f 	bl	8001018 <OLED_WriteCommand>

	OLED_WriteCommand(0x8D);	//设置充电泵
 800135a:	208d      	movs	r0, #141	@ 0x8d
 800135c:	f7ff fe5c 	bl	8001018 <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 8001360:	2014      	movs	r0, #20
 8001362:	f7ff fe59 	bl	8001018 <OLED_WriteCommand>

	OLED_WriteCommand(0xAF);	//开启显示
 8001366:	20af      	movs	r0, #175	@ 0xaf
 8001368:	f7ff fe56 	bl	8001018 <OLED_WriteCommand>
		
	OLED_Clear();				//OLED清屏
 800136c:	f7ff fea5 	bl	80010ba <OLED_Clear>
}
 8001370:	bf00      	nop
 8001372:	bd80      	pop	{r7, pc}

08001374 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001378:	f000 fd08 	bl	8001d8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800137c:	f000 f83a 	bl	80013f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001380:	f000 f8f8 	bl	8001574 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001384:	f000 f87c 	bl	8001480 <MX_TIM3_Init>
  Motor_Init();
 8001388:	f7ff fba8 	bl	8000adc <Motor_Init>
  OLED_Init();
 800138c:	f7ff ffa2 	bl	80012d4 <OLED_Init>
  LED_Init();
 8001390:	f7ff fb5c 	bl	8000a4c <LED_Init>
  GRAY_Init();      
 8001394:	f7ff f95e 	bl	8000654 <GRAY_Init>
  MPU6050_Init();
 8001398:	f7ff fc81 	bl	8000c9e <MPU6050_Init>
  KEY_Init();   
 800139c:	f7ff faa8 	bl	80008f0 <KEY_Init>
  /* USER CODE BEGIN 2 */
 
  g_panel_config.base_speed = 400;
 80013a0:	4b13      	ldr	r3, [pc, #76]	@ (80013f0 <main+0x7c>)
 80013a2:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80013a6:	805a      	strh	r2, [r3, #2]
  g_panel_config.line_color = PANEL_LINE_COLOR_BLACK;
 80013a8:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <main+0x7c>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	705a      	strb	r2, [r3, #1]
  g_panel_config.current_state = PANEL_STATE_STANDBY;
 80013ae:	4b10      	ldr	r3, [pc, #64]	@ (80013f0 <main+0x7c>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]
  Panel_Init(&g_panel_config);
 80013b4:	480e      	ldr	r0, [pc, #56]	@ (80013f0 <main+0x7c>)
 80013b6:	f000 fb23 	bl	8001a00 <Panel_Init>

  Run_Init();
 80013ba:	f000 fc30 	bl	8001c1e <Run_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    Panel_Task(&g_panel_config);
 80013be:	480c      	ldr	r0, [pc, #48]	@ (80013f0 <main+0x7c>)
 80013c0:	f000 fb4e 	bl	8001a60 <Panel_Task>

    if (g_panel_config.current_state == PANEL_STATE_LINE_FOLLOW)
 80013c4:	4b0a      	ldr	r3, [pc, #40]	@ (80013f0 <main+0x7c>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d108      	bne.n	80013de <main+0x6a>
    {
      Run_SetBaseSpeed(g_panel_config.base_speed);
 80013cc:	4b08      	ldr	r3, [pc, #32]	@ (80013f0 <main+0x7c>)
 80013ce:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f000 fc2c 	bl	8001c30 <Run_SetBaseSpeed>
      Run_LineFollowStep();   // 执行一帧巡线控制
 80013d8:	f000 fc3a 	bl	8001c50 <Run_LineFollowStep>
 80013dc:	e003      	b.n	80013e6 <main+0x72>
    }
    else
    {
      Car_Move(0, 0);
 80013de:	2100      	movs	r1, #0
 80013e0:	2000      	movs	r0, #0
 80013e2:	f7ff fc25 	bl	8000c30 <Car_Move>
    }

    HAL_Delay(10);          // 10ms 周期，可根据实际情况调整
 80013e6:	200a      	movs	r0, #10
 80013e8:	f000 fd32 	bl	8001e50 <HAL_Delay>
    Panel_Task(&g_panel_config);
 80013ec:	e7e7      	b.n	80013be <main+0x4a>
 80013ee:	bf00      	nop
 80013f0:	20000080 	.word	0x20000080

080013f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b090      	sub	sp, #64	@ 0x40
 80013f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013fa:	f107 0318 	add.w	r3, r7, #24
 80013fe:	2228      	movs	r2, #40	@ 0x28
 8001400:	2100      	movs	r1, #0
 8001402:	4618      	mov	r0, r3
 8001404:	f001 ffea 	bl	80033dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001408:	1d3b      	adds	r3, r7, #4
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	605a      	str	r2, [r3, #4]
 8001410:	609a      	str	r2, [r3, #8]
 8001412:	60da      	str	r2, [r3, #12]
 8001414:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001416:	2301      	movs	r3, #1
 8001418:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800141a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800141e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001420:	2300      	movs	r3, #0
 8001422:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001424:	2301      	movs	r3, #1
 8001426:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001428:	2302      	movs	r3, #2
 800142a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800142c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001430:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001432:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001436:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001438:	f107 0318 	add.w	r3, r7, #24
 800143c:	4618      	mov	r0, r3
 800143e:	f000 ffc3 	bl	80023c8 <HAL_RCC_OscConfig>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001448:	f000 f8c2 	bl	80015d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800144c:	230f      	movs	r3, #15
 800144e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001450:	2302      	movs	r3, #2
 8001452:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001454:	2300      	movs	r3, #0
 8001456:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001458:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800145c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800145e:	2300      	movs	r3, #0
 8001460:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001462:	1d3b      	adds	r3, r7, #4
 8001464:	2102      	movs	r1, #2
 8001466:	4618      	mov	r0, r3
 8001468:	f001 fa30 	bl	80028cc <HAL_RCC_ClockConfig>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001472:	f000 f8ad 	bl	80015d0 <Error_Handler>
  }
}
 8001476:	bf00      	nop
 8001478:	3740      	adds	r7, #64	@ 0x40
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
	...

08001480 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b08a      	sub	sp, #40	@ 0x28
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001486:	f107 0320 	add.w	r3, r7, #32
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001490:	1d3b      	adds	r3, r7, #4
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]
 8001498:	609a      	str	r2, [r3, #8]
 800149a:	60da      	str	r2, [r3, #12]
 800149c:	611a      	str	r2, [r3, #16]
 800149e:	615a      	str	r2, [r3, #20]
 80014a0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014a2:	4b32      	ldr	r3, [pc, #200]	@ (800156c <MX_TIM3_Init+0xec>)
 80014a4:	4a32      	ldr	r2, [pc, #200]	@ (8001570 <MX_TIM3_Init+0xf0>)
 80014a6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;                              // 72MHz/72 = 1MHz
 80014a8:	4b30      	ldr	r3, [pc, #192]	@ (800156c <MX_TIM3_Init+0xec>)
 80014aa:	2247      	movs	r2, #71	@ 0x47
 80014ac:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ae:	4b2f      	ldr	r3, [pc, #188]	@ (800156c <MX_TIM3_Init+0xec>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;                                // 1MHz/1000 = 1kHz PWM
 80014b4:	4b2d      	ldr	r3, [pc, #180]	@ (800156c <MX_TIM3_Init+0xec>)
 80014b6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80014ba:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014bc:	4b2b      	ldr	r3, [pc, #172]	@ (800156c <MX_TIM3_Init+0xec>)
 80014be:	2200      	movs	r2, #0
 80014c0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014c2:	4b2a      	ldr	r3, [pc, #168]	@ (800156c <MX_TIM3_Init+0xec>)
 80014c4:	2280      	movs	r2, #128	@ 0x80
 80014c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80014c8:	4828      	ldr	r0, [pc, #160]	@ (800156c <MX_TIM3_Init+0xec>)
 80014ca:	f001 fb5b 	bl	8002b84 <HAL_TIM_PWM_Init>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80014d4:	f000 f87c 	bl	80015d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014d8:	2300      	movs	r3, #0
 80014da:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014dc:	2300      	movs	r3, #0
 80014de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014e0:	f107 0320 	add.w	r3, r7, #32
 80014e4:	4619      	mov	r1, r3
 80014e6:	4821      	ldr	r0, [pc, #132]	@ (800156c <MX_TIM3_Init+0xec>)
 80014e8:	f001 ff1a 	bl	8003320 <HAL_TIMEx_MasterConfigSynchronization>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80014f2:	f000 f86d 	bl	80015d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014f6:	2360      	movs	r3, #96	@ 0x60
 80014f8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014fe:	2300      	movs	r3, #0
 8001500:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001502:	2300      	movs	r3, #0
 8001504:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001506:	1d3b      	adds	r3, r7, #4
 8001508:	2200      	movs	r2, #0
 800150a:	4619      	mov	r1, r3
 800150c:	4817      	ldr	r0, [pc, #92]	@ (800156c <MX_TIM3_Init+0xec>)
 800150e:	f001 fc2b 	bl	8002d68 <HAL_TIM_PWM_ConfigChannel>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001518:	f000 f85a 	bl	80015d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800151c:	1d3b      	adds	r3, r7, #4
 800151e:	2204      	movs	r2, #4
 8001520:	4619      	mov	r1, r3
 8001522:	4812      	ldr	r0, [pc, #72]	@ (800156c <MX_TIM3_Init+0xec>)
 8001524:	f001 fc20 	bl	8002d68 <HAL_TIM_PWM_ConfigChannel>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800152e:	f000 f84f 	bl	80015d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001532:	1d3b      	adds	r3, r7, #4
 8001534:	2208      	movs	r2, #8
 8001536:	4619      	mov	r1, r3
 8001538:	480c      	ldr	r0, [pc, #48]	@ (800156c <MX_TIM3_Init+0xec>)
 800153a:	f001 fc15 	bl	8002d68 <HAL_TIM_PWM_ConfigChannel>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8001544:	f000 f844 	bl	80015d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001548:	1d3b      	adds	r3, r7, #4
 800154a:	220c      	movs	r2, #12
 800154c:	4619      	mov	r1, r3
 800154e:	4807      	ldr	r0, [pc, #28]	@ (800156c <MX_TIM3_Init+0xec>)
 8001550:	f001 fc0a 	bl	8002d68 <HAL_TIM_PWM_ConfigChannel>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 800155a:	f000 f839 	bl	80015d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800155e:	4803      	ldr	r0, [pc, #12]	@ (800156c <MX_TIM3_Init+0xec>)
 8001560:	f000 f88c 	bl	800167c <HAL_TIM_MspPostInit>

}
 8001564:	bf00      	nop
 8001566:	3728      	adds	r7, #40	@ 0x28
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20000038 	.word	0x20000038
 8001570:	40000400 	.word	0x40000400

08001574 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800157a:	4b14      	ldr	r3, [pc, #80]	@ (80015cc <MX_GPIO_Init+0x58>)
 800157c:	699b      	ldr	r3, [r3, #24]
 800157e:	4a13      	ldr	r2, [pc, #76]	@ (80015cc <MX_GPIO_Init+0x58>)
 8001580:	f043 0320 	orr.w	r3, r3, #32
 8001584:	6193      	str	r3, [r2, #24]
 8001586:	4b11      	ldr	r3, [pc, #68]	@ (80015cc <MX_GPIO_Init+0x58>)
 8001588:	699b      	ldr	r3, [r3, #24]
 800158a:	f003 0320 	and.w	r3, r3, #32
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001592:	4b0e      	ldr	r3, [pc, #56]	@ (80015cc <MX_GPIO_Init+0x58>)
 8001594:	699b      	ldr	r3, [r3, #24]
 8001596:	4a0d      	ldr	r2, [pc, #52]	@ (80015cc <MX_GPIO_Init+0x58>)
 8001598:	f043 0304 	orr.w	r3, r3, #4
 800159c:	6193      	str	r3, [r2, #24]
 800159e:	4b0b      	ldr	r3, [pc, #44]	@ (80015cc <MX_GPIO_Init+0x58>)
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	f003 0304 	and.w	r3, r3, #4
 80015a6:	60bb      	str	r3, [r7, #8]
 80015a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015aa:	4b08      	ldr	r3, [pc, #32]	@ (80015cc <MX_GPIO_Init+0x58>)
 80015ac:	699b      	ldr	r3, [r3, #24]
 80015ae:	4a07      	ldr	r2, [pc, #28]	@ (80015cc <MX_GPIO_Init+0x58>)
 80015b0:	f043 0308 	orr.w	r3, r3, #8
 80015b4:	6193      	str	r3, [r2, #24]
 80015b6:	4b05      	ldr	r3, [pc, #20]	@ (80015cc <MX_GPIO_Init+0x58>)
 80015b8:	699b      	ldr	r3, [r3, #24]
 80015ba:	f003 0308 	and.w	r3, r3, #8
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015c2:	bf00      	nop
 80015c4:	3714      	adds	r7, #20
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr
 80015cc:	40021000 	.word	0x40021000

080015d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015d4:	b672      	cpsid	i
}
 80015d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015d8:	bf00      	nop
 80015da:	e7fd      	b.n	80015d8 <Error_Handler+0x8>

080015dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015e2:	4b15      	ldr	r3, [pc, #84]	@ (8001638 <HAL_MspInit+0x5c>)
 80015e4:	699b      	ldr	r3, [r3, #24]
 80015e6:	4a14      	ldr	r2, [pc, #80]	@ (8001638 <HAL_MspInit+0x5c>)
 80015e8:	f043 0301 	orr.w	r3, r3, #1
 80015ec:	6193      	str	r3, [r2, #24]
 80015ee:	4b12      	ldr	r3, [pc, #72]	@ (8001638 <HAL_MspInit+0x5c>)
 80015f0:	699b      	ldr	r3, [r3, #24]
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	60bb      	str	r3, [r7, #8]
 80015f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001638 <HAL_MspInit+0x5c>)
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001638 <HAL_MspInit+0x5c>)
 8001600:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001604:	61d3      	str	r3, [r2, #28]
 8001606:	4b0c      	ldr	r3, [pc, #48]	@ (8001638 <HAL_MspInit+0x5c>)
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800160e:	607b      	str	r3, [r7, #4]
 8001610:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001612:	4b0a      	ldr	r3, [pc, #40]	@ (800163c <HAL_MspInit+0x60>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	4a04      	ldr	r2, [pc, #16]	@ (800163c <HAL_MspInit+0x60>)
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800162e:	bf00      	nop
 8001630:	3714      	adds	r7, #20
 8001632:	46bd      	mov	sp, r7
 8001634:	bc80      	pop	{r7}
 8001636:	4770      	bx	lr
 8001638:	40021000 	.word	0x40021000
 800163c:	40010000 	.word	0x40010000

08001640 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001640:	b480      	push	{r7}
 8001642:	b085      	sub	sp, #20
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a09      	ldr	r2, [pc, #36]	@ (8001674 <HAL_TIM_PWM_MspInit+0x34>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d10b      	bne.n	800166a <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001652:	4b09      	ldr	r3, [pc, #36]	@ (8001678 <HAL_TIM_PWM_MspInit+0x38>)
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	4a08      	ldr	r2, [pc, #32]	@ (8001678 <HAL_TIM_PWM_MspInit+0x38>)
 8001658:	f043 0302 	orr.w	r3, r3, #2
 800165c:	61d3      	str	r3, [r2, #28]
 800165e:	4b06      	ldr	r3, [pc, #24]	@ (8001678 <HAL_TIM_PWM_MspInit+0x38>)
 8001660:	69db      	ldr	r3, [r3, #28]
 8001662:	f003 0302 	and.w	r3, r3, #2
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800166a:	bf00      	nop
 800166c:	3714      	adds	r7, #20
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr
 8001674:	40000400 	.word	0x40000400
 8001678:	40021000 	.word	0x40021000

0800167c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b088      	sub	sp, #32
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001684:	f107 0310 	add.w	r3, r7, #16
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	609a      	str	r2, [r3, #8]
 8001690:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a1b      	ldr	r2, [pc, #108]	@ (8001704 <HAL_TIM_MspPostInit+0x88>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d12f      	bne.n	80016fc <HAL_TIM_MspPostInit+0x80>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800169c:	4b1a      	ldr	r3, [pc, #104]	@ (8001708 <HAL_TIM_MspPostInit+0x8c>)
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	4a19      	ldr	r2, [pc, #100]	@ (8001708 <HAL_TIM_MspPostInit+0x8c>)
 80016a2:	f043 0304 	orr.w	r3, r3, #4
 80016a6:	6193      	str	r3, [r2, #24]
 80016a8:	4b17      	ldr	r3, [pc, #92]	@ (8001708 <HAL_TIM_MspPostInit+0x8c>)
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	f003 0304 	and.w	r3, r3, #4
 80016b0:	60fb      	str	r3, [r7, #12]
 80016b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016b4:	4b14      	ldr	r3, [pc, #80]	@ (8001708 <HAL_TIM_MspPostInit+0x8c>)
 80016b6:	699b      	ldr	r3, [r3, #24]
 80016b8:	4a13      	ldr	r2, [pc, #76]	@ (8001708 <HAL_TIM_MspPostInit+0x8c>)
 80016ba:	f043 0308 	orr.w	r3, r3, #8
 80016be:	6193      	str	r3, [r2, #24]
 80016c0:	4b11      	ldr	r3, [pc, #68]	@ (8001708 <HAL_TIM_MspPostInit+0x8c>)
 80016c2:	699b      	ldr	r3, [r3, #24]
 80016c4:	f003 0308 	and.w	r3, r3, #8
 80016c8:	60bb      	str	r3, [r7, #8]
 80016ca:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016cc:	23c0      	movs	r3, #192	@ 0xc0
 80016ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d0:	2302      	movs	r3, #2
 80016d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d4:	2302      	movs	r3, #2
 80016d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d8:	f107 0310 	add.w	r3, r7, #16
 80016dc:	4619      	mov	r1, r3
 80016de:	480b      	ldr	r0, [pc, #44]	@ (800170c <HAL_TIM_MspPostInit+0x90>)
 80016e0:	f000 fcbe 	bl	8002060 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80016e4:	2303      	movs	r3, #3
 80016e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e8:	2302      	movs	r3, #2
 80016ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ec:	2302      	movs	r3, #2
 80016ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f0:	f107 0310 	add.w	r3, r7, #16
 80016f4:	4619      	mov	r1, r3
 80016f6:	4806      	ldr	r0, [pc, #24]	@ (8001710 <HAL_TIM_MspPostInit+0x94>)
 80016f8:	f000 fcb2 	bl	8002060 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80016fc:	bf00      	nop
 80016fe:	3720      	adds	r7, #32
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	40000400 	.word	0x40000400
 8001708:	40021000 	.word	0x40021000
 800170c:	40010800 	.word	0x40010800
 8001710:	40010c00 	.word	0x40010c00

08001714 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001718:	bf00      	nop
 800171a:	e7fd      	b.n	8001718 <NMI_Handler+0x4>

0800171c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001720:	bf00      	nop
 8001722:	e7fd      	b.n	8001720 <HardFault_Handler+0x4>

08001724 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001728:	bf00      	nop
 800172a:	e7fd      	b.n	8001728 <MemManage_Handler+0x4>

0800172c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001730:	bf00      	nop
 8001732:	e7fd      	b.n	8001730 <BusFault_Handler+0x4>

08001734 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001738:	bf00      	nop
 800173a:	e7fd      	b.n	8001738 <UsageFault_Handler+0x4>

0800173c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	bc80      	pop	{r7}
 8001746:	4770      	bx	lr

08001748 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	bc80      	pop	{r7}
 8001752:	4770      	bx	lr

08001754 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	bc80      	pop	{r7}
 800175e:	4770      	bx	lr

08001760 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001764:	f000 fb58 	bl	8001e18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001768:	bf00      	nop
 800176a:	bd80      	pop	{r7, pc}

0800176c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	bc80      	pop	{r7}
 8001776:	4770      	bx	lr

08001778 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001778:	f7ff fff8 	bl	800176c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800177c:	480b      	ldr	r0, [pc, #44]	@ (80017ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800177e:	490c      	ldr	r1, [pc, #48]	@ (80017b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001780:	4a0c      	ldr	r2, [pc, #48]	@ (80017b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001782:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001784:	e002      	b.n	800178c <LoopCopyDataInit>

08001786 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001786:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001788:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800178a:	3304      	adds	r3, #4

0800178c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800178c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800178e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001790:	d3f9      	bcc.n	8001786 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001792:	4a09      	ldr	r2, [pc, #36]	@ (80017b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001794:	4c09      	ldr	r4, [pc, #36]	@ (80017bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001796:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001798:	e001      	b.n	800179e <LoopFillZerobss>

0800179a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800179a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800179c:	3204      	adds	r2, #4

0800179e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800179e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a0:	d3fb      	bcc.n	800179a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017a2:	f001 fe23 	bl	80033ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017a6:	f7ff fde5 	bl	8001374 <main>
  bx lr
 80017aa:	4770      	bx	lr
  ldr r0, =_sdata
 80017ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b0:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 80017b4:	08003b38 	.word	0x08003b38
  ldr r2, =_sbss
 80017b8:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 80017bc:	20000094 	.word	0x20000094

080017c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017c0:	e7fe      	b.n	80017c0 <ADC1_2_IRQHandler>
	...

080017c4 <Panel_DrawStandby>:

 static PanelConfig   *s_cfg = 0;
 static PanelMenuPage  s_menu_page = PANEL_MENU_NONE;

 static void Panel_DrawStandby(void)
 {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
     OLED_Clear();
 80017c8:	f7ff fc77 	bl	80010ba <OLED_Clear>
     OLED_ShowString(1, 1, "Smart Car");
 80017cc:	4a0a      	ldr	r2, [pc, #40]	@ (80017f8 <Panel_DrawStandby+0x34>)
 80017ce:	2101      	movs	r1, #1
 80017d0:	2001      	movs	r0, #1
 80017d2:	f7ff fced 	bl	80011b0 <OLED_ShowString>
     OLED_ShowString(2, 1, "Standby");
 80017d6:	4a09      	ldr	r2, [pc, #36]	@ (80017fc <Panel_DrawStandby+0x38>)
 80017d8:	2101      	movs	r1, #1
 80017da:	2002      	movs	r0, #2
 80017dc:	f7ff fce8 	bl	80011b0 <OLED_ShowString>
     OLED_ShowString(3, 1, "K1:Menu");
 80017e0:	4a07      	ldr	r2, [pc, #28]	@ (8001800 <Panel_DrawStandby+0x3c>)
 80017e2:	2101      	movs	r1, #1
 80017e4:	2003      	movs	r0, #3
 80017e6:	f7ff fce3 	bl	80011b0 <OLED_ShowString>
     OLED_ShowString(4, 1, "K2:Run");
 80017ea:	4a06      	ldr	r2, [pc, #24]	@ (8001804 <Panel_DrawStandby+0x40>)
 80017ec:	2101      	movs	r1, #1
 80017ee:	2004      	movs	r0, #4
 80017f0:	f7ff fcde 	bl	80011b0 <OLED_ShowString>
 }
 80017f4:	bf00      	nop
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	0800344c 	.word	0x0800344c
 80017fc:	08003458 	.word	0x08003458
 8001800:	08003460 	.word	0x08003460
 8001804:	08003468 	.word	0x08003468

08001808 <Panel_DrawLineFollow>:

 static void Panel_DrawLineFollow(void)
 {
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
     OLED_Clear();
 800180c:	f7ff fc55 	bl	80010ba <OLED_Clear>
     OLED_ShowString(1, 1, "Mode: Line");
 8001810:	4a08      	ldr	r2, [pc, #32]	@ (8001834 <Panel_DrawLineFollow+0x2c>)
 8001812:	2101      	movs	r1, #1
 8001814:	2001      	movs	r0, #1
 8001816:	f7ff fccb 	bl	80011b0 <OLED_ShowString>
     OLED_ShowString(2, 1, "K1:Start");
 800181a:	4a07      	ldr	r2, [pc, #28]	@ (8001838 <Panel_DrawLineFollow+0x30>)
 800181c:	2101      	movs	r1, #1
 800181e:	2002      	movs	r0, #2
 8001820:	f7ff fcc6 	bl	80011b0 <OLED_ShowString>
     OLED_ShowString(3, 1, "K2:Back");
 8001824:	4a05      	ldr	r2, [pc, #20]	@ (800183c <Panel_DrawLineFollow+0x34>)
 8001826:	2101      	movs	r1, #1
 8001828:	2003      	movs	r0, #3
 800182a:	f7ff fcc1 	bl	80011b0 <OLED_ShowString>
 }
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	08003470 	.word	0x08003470
 8001838:	0800347c 	.word	0x0800347c
 800183c:	08003488 	.word	0x08003488

08001840 <Panel_DrawGrayCalib>:

 static void Panel_DrawGrayCalib(void)
 {
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
     uint8_t values[8];
     GRAY_ReadAll(values);
 8001846:	1d3b      	adds	r3, r7, #4
 8001848:	4618      	mov	r0, r3
 800184a:	f7fe ffaf 	bl	80007ac <GRAY_ReadAll>

     OLED_Clear();
 800184e:	f7ff fc34 	bl	80010ba <OLED_Clear>
     OLED_ShowString(1, 1, "Gray Calib");
 8001852:	4a17      	ldr	r2, [pc, #92]	@ (80018b0 <Panel_DrawGrayCalib+0x70>)
 8001854:	2101      	movs	r1, #1
 8001856:	2001      	movs	r0, #1
 8001858:	f7ff fcaa 	bl	80011b0 <OLED_ShowString>
     OLED_ShowString(2, 1, "12345678");
 800185c:	4a15      	ldr	r2, [pc, #84]	@ (80018b4 <Panel_DrawGrayCalib+0x74>)
 800185e:	2101      	movs	r1, #1
 8001860:	2002      	movs	r0, #2
 8001862:	f7ff fca5 	bl	80011b0 <OLED_ShowString>

     for (uint8_t i = 0; i < 8; i++)
 8001866:	2300      	movs	r3, #0
 8001868:	73fb      	strb	r3, [r7, #15]
 800186a:	e015      	b.n	8001898 <Panel_DrawGrayCalib+0x58>
     {
         char ch = values[i] ? '1' : '0';
 800186c:	7bfb      	ldrb	r3, [r7, #15]
 800186e:	3310      	adds	r3, #16
 8001870:	443b      	add	r3, r7
 8001872:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <Panel_DrawGrayCalib+0x3e>
 800187a:	2331      	movs	r3, #49	@ 0x31
 800187c:	e000      	b.n	8001880 <Panel_DrawGrayCalib+0x40>
 800187e:	2330      	movs	r3, #48	@ 0x30
 8001880:	73bb      	strb	r3, [r7, #14]
         OLED_ShowChar(3, 1 + i, ch);
 8001882:	7bfb      	ldrb	r3, [r7, #15]
 8001884:	3301      	adds	r3, #1
 8001886:	b2db      	uxtb	r3, r3
 8001888:	7bba      	ldrb	r2, [r7, #14]
 800188a:	4619      	mov	r1, r3
 800188c:	2003      	movs	r0, #3
 800188e:	f7ff fc37 	bl	8001100 <OLED_ShowChar>
     for (uint8_t i = 0; i < 8; i++)
 8001892:	7bfb      	ldrb	r3, [r7, #15]
 8001894:	3301      	adds	r3, #1
 8001896:	73fb      	strb	r3, [r7, #15]
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	2b07      	cmp	r3, #7
 800189c:	d9e6      	bls.n	800186c <Panel_DrawGrayCalib+0x2c>
     }

     OLED_ShowString(4, 1, "K2:Next K1:Back");
 800189e:	4a06      	ldr	r2, [pc, #24]	@ (80018b8 <Panel_DrawGrayCalib+0x78>)
 80018a0:	2101      	movs	r1, #1
 80018a2:	2004      	movs	r0, #4
 80018a4:	f7ff fc84 	bl	80011b0 <OLED_ShowString>
 }
 80018a8:	bf00      	nop
 80018aa:	3710      	adds	r7, #16
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	08003490 	.word	0x08003490
 80018b4:	0800349c 	.word	0x0800349c
 80018b8:	080034a8 	.word	0x080034a8

080018bc <Panel_DrawLineColor>:

 static void Panel_DrawLineColor(void)
 {
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
     OLED_Clear();
 80018c0:	f7ff fbfb 	bl	80010ba <OLED_Clear>
     OLED_ShowString(1, 1, "Line Color");
 80018c4:	4a12      	ldr	r2, [pc, #72]	@ (8001910 <Panel_DrawLineColor+0x54>)
 80018c6:	2101      	movs	r1, #1
 80018c8:	2001      	movs	r0, #1
 80018ca:	f7ff fc71 	bl	80011b0 <OLED_ShowString>
     if (s_cfg && s_cfg->line_color == PANEL_LINE_COLOR_BLACK)
 80018ce:	4b11      	ldr	r3, [pc, #68]	@ (8001914 <Panel_DrawLineColor+0x58>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d00a      	beq.n	80018ec <Panel_DrawLineColor+0x30>
 80018d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001914 <Panel_DrawLineColor+0x58>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	785b      	ldrb	r3, [r3, #1]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d105      	bne.n	80018ec <Panel_DrawLineColor+0x30>
     {
         OLED_ShowString(2, 1, "BLACK");
 80018e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001918 <Panel_DrawLineColor+0x5c>)
 80018e2:	2101      	movs	r1, #1
 80018e4:	2002      	movs	r0, #2
 80018e6:	f7ff fc63 	bl	80011b0 <OLED_ShowString>
 80018ea:	e004      	b.n	80018f6 <Panel_DrawLineColor+0x3a>
     }
     else
     {
         OLED_ShowString(2, 1, "WHITE");
 80018ec:	4a0b      	ldr	r2, [pc, #44]	@ (800191c <Panel_DrawLineColor+0x60>)
 80018ee:	2101      	movs	r1, #1
 80018f0:	2002      	movs	r0, #2
 80018f2:	f7ff fc5d 	bl	80011b0 <OLED_ShowString>
     }
     OLED_ShowString(3, 1, "K1:Toggle");
 80018f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001920 <Panel_DrawLineColor+0x64>)
 80018f8:	2101      	movs	r1, #1
 80018fa:	2003      	movs	r0, #3
 80018fc:	f7ff fc58 	bl	80011b0 <OLED_ShowString>
     OLED_ShowString(4, 1, "K2:Next");
 8001900:	4a08      	ldr	r2, [pc, #32]	@ (8001924 <Panel_DrawLineColor+0x68>)
 8001902:	2101      	movs	r1, #1
 8001904:	2004      	movs	r0, #4
 8001906:	f7ff fc53 	bl	80011b0 <OLED_ShowString>
 }
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	080034b8 	.word	0x080034b8
 8001914:	20000084 	.word	0x20000084
 8001918:	080034c4 	.word	0x080034c4
 800191c:	080034cc 	.word	0x080034cc
 8001920:	080034d4 	.word	0x080034d4
 8001924:	080034e0 	.word	0x080034e0

08001928 <Panel_DrawSpeed>:

 static void Panel_DrawSpeed(void)
 {
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
     int16_t speed = 0;
 800192e:	2300      	movs	r3, #0
 8001930:	80fb      	strh	r3, [r7, #6]
     if (s_cfg)
 8001932:	4b12      	ldr	r3, [pc, #72]	@ (800197c <Panel_DrawSpeed+0x54>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d003      	beq.n	8001942 <Panel_DrawSpeed+0x1a>
     {
         speed = s_cfg->base_speed;
 800193a:	4b10      	ldr	r3, [pc, #64]	@ (800197c <Panel_DrawSpeed+0x54>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	885b      	ldrh	r3, [r3, #2]
 8001940:	80fb      	strh	r3, [r7, #6]
     }

     OLED_Clear();
 8001942:	f7ff fbba 	bl	80010ba <OLED_Clear>
     OLED_ShowString(1, 1, "Base Speed");
 8001946:	4a0e      	ldr	r2, [pc, #56]	@ (8001980 <Panel_DrawSpeed+0x58>)
 8001948:	2101      	movs	r1, #1
 800194a:	2001      	movs	r0, #1
 800194c:	f7ff fc30 	bl	80011b0 <OLED_ShowString>
     OLED_ShowSignedNum(2, 1, speed, 4);
 8001950:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001954:	2304      	movs	r3, #4
 8001956:	2101      	movs	r1, #1
 8001958:	2002      	movs	r0, #2
 800195a:	f7ff fc67 	bl	800122c <OLED_ShowSignedNum>
     OLED_ShowString(3, 1, "K1:+50");
 800195e:	4a09      	ldr	r2, [pc, #36]	@ (8001984 <Panel_DrawSpeed+0x5c>)
 8001960:	2101      	movs	r1, #1
 8001962:	2003      	movs	r0, #3
 8001964:	f7ff fc24 	bl	80011b0 <OLED_ShowString>
     OLED_ShowString(4, 1, "K2:Next");
 8001968:	4a07      	ldr	r2, [pc, #28]	@ (8001988 <Panel_DrawSpeed+0x60>)
 800196a:	2101      	movs	r1, #1
 800196c:	2004      	movs	r0, #4
 800196e:	f7ff fc1f 	bl	80011b0 <OLED_ShowString>
 }
 8001972:	bf00      	nop
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	20000084 	.word	0x20000084
 8001980:	080034e8 	.word	0x080034e8
 8001984:	080034f4 	.word	0x080034f4
 8001988:	080034e0 	.word	0x080034e0

0800198c <Panel_EnterMenu>:

 static void Panel_EnterMenu(PanelMenuPage page)
 {
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	71fb      	strb	r3, [r7, #7]
     s_menu_page = page;
 8001996:	4a13      	ldr	r2, [pc, #76]	@ (80019e4 <Panel_EnterMenu+0x58>)
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	7013      	strb	r3, [r2, #0]

     switch (s_menu_page)
 800199c:	4b11      	ldr	r3, [pc, #68]	@ (80019e4 <Panel_EnterMenu+0x58>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	3b01      	subs	r3, #1
 80019a2:	2b03      	cmp	r3, #3
 80019a4:	d816      	bhi.n	80019d4 <Panel_EnterMenu+0x48>
 80019a6:	a201      	add	r2, pc, #4	@ (adr r2, 80019ac <Panel_EnterMenu+0x20>)
 80019a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ac:	080019bd 	.word	0x080019bd
 80019b0:	080019c3 	.word	0x080019c3
 80019b4:	080019c9 	.word	0x080019c9
 80019b8:	080019cf 	.word	0x080019cf
     {
     case PANEL_MENU_MODE_LINE:
         Panel_DrawLineFollow();
 80019bc:	f7ff ff24 	bl	8001808 <Panel_DrawLineFollow>
         break;
 80019c0:	e00b      	b.n	80019da <Panel_EnterMenu+0x4e>
     case PANEL_MENU_GRAY_CALIB:
         Panel_DrawGrayCalib();
 80019c2:	f7ff ff3d 	bl	8001840 <Panel_DrawGrayCalib>
         break;
 80019c6:	e008      	b.n	80019da <Panel_EnterMenu+0x4e>
     case PANEL_MENU_LINE_COLOR:
         Panel_DrawLineColor();
 80019c8:	f7ff ff78 	bl	80018bc <Panel_DrawLineColor>
         break;
 80019cc:	e005      	b.n	80019da <Panel_EnterMenu+0x4e>
     case PANEL_MENU_SPEED:
         Panel_DrawSpeed();
 80019ce:	f7ff ffab 	bl	8001928 <Panel_DrawSpeed>
         break;
 80019d2:	e002      	b.n	80019da <Panel_EnterMenu+0x4e>
     default:
         Panel_DrawStandby();
 80019d4:	f7ff fef6 	bl	80017c4 <Panel_DrawStandby>
         break;
 80019d8:	bf00      	nop
     }
 }
 80019da:	bf00      	nop
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	20000088 	.word	0x20000088

080019e8 <Panel_ExitMenu>:

 static void Panel_ExitMenu(void)
 {
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
     s_menu_page = PANEL_MENU_NONE;
 80019ec:	4b03      	ldr	r3, [pc, #12]	@ (80019fc <Panel_ExitMenu+0x14>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	701a      	strb	r2, [r3, #0]
     Panel_DrawStandby();
 80019f2:	f7ff fee7 	bl	80017c4 <Panel_DrawStandby>
 }
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000088 	.word	0x20000088

08001a00 <Panel_Init>:

 void Panel_Init(PanelConfig *config)
 {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
     if (!config)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d022      	beq.n	8001a54 <Panel_Init+0x54>
     {
         return;
     }

     s_cfg = config;
 8001a0e:	4a13      	ldr	r2, [pc, #76]	@ (8001a5c <Panel_Init+0x5c>)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6013      	str	r3, [r2, #0]

     if (s_cfg->base_speed == 0)
 8001a14:	4b11      	ldr	r3, [pc, #68]	@ (8001a5c <Panel_Init+0x5c>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d104      	bne.n	8001a2a <Panel_Init+0x2a>
     {
         s_cfg->base_speed = 400;
 8001a20:	4b0e      	ldr	r3, [pc, #56]	@ (8001a5c <Panel_Init+0x5c>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001a28:	805a      	strh	r2, [r3, #2]
     }
     s_cfg->current_state = PANEL_STATE_STANDBY;
 8001a2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a5c <Panel_Init+0x5c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	701a      	strb	r2, [r3, #0]
     if (s_cfg->line_color != PANEL_LINE_COLOR_BLACK &&
 8001a32:	4b0a      	ldr	r3, [pc, #40]	@ (8001a5c <Panel_Init+0x5c>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	785b      	ldrb	r3, [r3, #1]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d008      	beq.n	8001a4e <Panel_Init+0x4e>
         s_cfg->line_color != PANEL_LINE_COLOR_WHITE)
 8001a3c:	4b07      	ldr	r3, [pc, #28]	@ (8001a5c <Panel_Init+0x5c>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	785b      	ldrb	r3, [r3, #1]
     if (s_cfg->line_color != PANEL_LINE_COLOR_BLACK &&
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d003      	beq.n	8001a4e <Panel_Init+0x4e>
     {
         s_cfg->line_color = PANEL_LINE_COLOR_BLACK;
 8001a46:	4b05      	ldr	r3, [pc, #20]	@ (8001a5c <Panel_Init+0x5c>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	705a      	strb	r2, [r3, #1]
     }

     Panel_DrawStandby();
 8001a4e:	f7ff feb9 	bl	80017c4 <Panel_DrawStandby>
 8001a52:	e000      	b.n	8001a56 <Panel_Init+0x56>
         return;
 8001a54:	bf00      	nop
 }
 8001a56:	3708      	adds	r7, #8
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20000084 	.word	0x20000084

08001a60 <Panel_Task>:

 void Panel_Task(PanelConfig *config)
 {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
     KEY_Value key;

     if (!config)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f000 80a6 	beq.w	8001bbc <Panel_Task+0x15c>
     {
         return;
     }

     s_cfg = config;
 8001a70:	4a58      	ldr	r2, [pc, #352]	@ (8001bd4 <Panel_Task+0x174>)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6013      	str	r3, [r2, #0]
     key = KEY_Scan(0);
 8001a76:	2000      	movs	r0, #0
 8001a78:	f7fe ffa4 	bl	80009c4 <KEY_Scan>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	73fb      	strb	r3, [r7, #15]

     if (s_menu_page == PANEL_MENU_NONE)
 8001a80:	4b55      	ldr	r3, [pc, #340]	@ (8001bd8 <Panel_Task+0x178>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d11b      	bne.n	8001ac0 <Panel_Task+0x60>
     {
         if (key == KEY1_PRESS)
 8001a88:	7bfb      	ldrb	r3, [r7, #15]
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d103      	bne.n	8001a96 <Panel_Task+0x36>
         {
             Panel_EnterMenu(PANEL_MENU_MODE_LINE);
 8001a8e:	2001      	movs	r0, #1
 8001a90:	f7ff ff7c 	bl	800198c <Panel_EnterMenu>
 8001a94:	e09b      	b.n	8001bce <Panel_Task+0x16e>
         }
         else if (key == KEY2_PRESS)
 8001a96:	7bfb      	ldrb	r3, [r7, #15]
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	f040 8098 	bne.w	8001bce <Panel_Task+0x16e>
         {
             s_cfg->current_state = PANEL_STATE_LINE_FOLLOW;
 8001a9e:	4b4d      	ldr	r3, [pc, #308]	@ (8001bd4 <Panel_Task+0x174>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	701a      	strb	r2, [r3, #0]
             OLED_Clear();
 8001aa6:	f7ff fb08 	bl	80010ba <OLED_Clear>
             OLED_ShowString(1, 1, "Line Follow");
 8001aaa:	4a4c      	ldr	r2, [pc, #304]	@ (8001bdc <Panel_Task+0x17c>)
 8001aac:	2101      	movs	r1, #1
 8001aae:	2001      	movs	r0, #1
 8001ab0:	f7ff fb7e 	bl	80011b0 <OLED_ShowString>
             OLED_ShowString(2, 1, "Running...");
 8001ab4:	4a4a      	ldr	r2, [pc, #296]	@ (8001be0 <Panel_Task+0x180>)
 8001ab6:	2101      	movs	r1, #1
 8001ab8:	2002      	movs	r0, #2
 8001aba:	f7ff fb79 	bl	80011b0 <OLED_ShowString>
 8001abe:	e086      	b.n	8001bce <Panel_Task+0x16e>
         }
     }
     else
     {
         switch (s_menu_page)
 8001ac0:	4b45      	ldr	r3, [pc, #276]	@ (8001bd8 <Panel_Task+0x178>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	3b01      	subs	r3, #1
 8001ac6:	2b03      	cmp	r3, #3
 8001ac8:	d875      	bhi.n	8001bb6 <Panel_Task+0x156>
 8001aca:	a201      	add	r2, pc, #4	@ (adr r2, 8001ad0 <Panel_Task+0x70>)
 8001acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ad0:	08001ae1 	.word	0x08001ae1
 8001ad4:	08001b1d 	.word	0x08001b1d
 8001ad8:	08001b3b 	.word	0x08001b3b
 8001adc:	08001b71 	.word	0x08001b71
         {
         case PANEL_MENU_MODE_LINE:
             if (key == KEY1_PRESS)
 8001ae0:	7bfb      	ldrb	r3, [r7, #15]
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d113      	bne.n	8001b0e <Panel_Task+0xae>
             {
                 s_cfg->current_state = PANEL_STATE_LINE_FOLLOW;
 8001ae6:	4b3b      	ldr	r3, [pc, #236]	@ (8001bd4 <Panel_Task+0x174>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	2201      	movs	r2, #1
 8001aec:	701a      	strb	r2, [r3, #0]
                 OLED_Clear();
 8001aee:	f7ff fae4 	bl	80010ba <OLED_Clear>
                 OLED_ShowString(1, 1, "Line Follow");
 8001af2:	4a3a      	ldr	r2, [pc, #232]	@ (8001bdc <Panel_Task+0x17c>)
 8001af4:	2101      	movs	r1, #1
 8001af6:	2001      	movs	r0, #1
 8001af8:	f7ff fb5a 	bl	80011b0 <OLED_ShowString>
                 OLED_ShowString(2, 1, "Running...");
 8001afc:	4a38      	ldr	r2, [pc, #224]	@ (8001be0 <Panel_Task+0x180>)
 8001afe:	2101      	movs	r1, #1
 8001b00:	2002      	movs	r0, #2
 8001b02:	f7ff fb55 	bl	80011b0 <OLED_ShowString>
                 s_menu_page = PANEL_MENU_NONE;
 8001b06:	4b34      	ldr	r3, [pc, #208]	@ (8001bd8 <Panel_Task+0x178>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	701a      	strb	r2, [r3, #0]
             }
             else if (key == KEY2_PRESS)
             {
                 Panel_EnterMenu(PANEL_MENU_GRAY_CALIB);
             }
             break;
 8001b0c:	e058      	b.n	8001bc0 <Panel_Task+0x160>
             else if (key == KEY2_PRESS)
 8001b0e:	7bfb      	ldrb	r3, [r7, #15]
 8001b10:	2b02      	cmp	r3, #2
 8001b12:	d155      	bne.n	8001bc0 <Panel_Task+0x160>
                 Panel_EnterMenu(PANEL_MENU_GRAY_CALIB);
 8001b14:	2002      	movs	r0, #2
 8001b16:	f7ff ff39 	bl	800198c <Panel_EnterMenu>
             break;
 8001b1a:	e051      	b.n	8001bc0 <Panel_Task+0x160>

         case PANEL_MENU_GRAY_CALIB:
             if (key == KEY1_PRESS)
 8001b1c:	7bfb      	ldrb	r3, [r7, #15]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d102      	bne.n	8001b28 <Panel_Task+0xc8>
             {
                 Panel_ExitMenu();
 8001b22:	f7ff ff61 	bl	80019e8 <Panel_ExitMenu>
                 if (key == KEY2_PRESS)
                 {
                     Panel_EnterMenu(PANEL_MENU_LINE_COLOR);
                 }
             }
             break;
 8001b26:	e04d      	b.n	8001bc4 <Panel_Task+0x164>
                 Panel_DrawGrayCalib();
 8001b28:	f7ff fe8a 	bl	8001840 <Panel_DrawGrayCalib>
                 if (key == KEY2_PRESS)
 8001b2c:	7bfb      	ldrb	r3, [r7, #15]
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d148      	bne.n	8001bc4 <Panel_Task+0x164>
                     Panel_EnterMenu(PANEL_MENU_LINE_COLOR);
 8001b32:	2003      	movs	r0, #3
 8001b34:	f7ff ff2a 	bl	800198c <Panel_EnterMenu>
             break;
 8001b38:	e044      	b.n	8001bc4 <Panel_Task+0x164>

         case PANEL_MENU_LINE_COLOR:
             if (key == KEY1_PRESS)
 8001b3a:	7bfb      	ldrb	r3, [r7, #15]
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d110      	bne.n	8001b62 <Panel_Task+0x102>
             {
                 if (s_cfg->line_color == PANEL_LINE_COLOR_BLACK)
 8001b40:	4b24      	ldr	r3, [pc, #144]	@ (8001bd4 <Panel_Task+0x174>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	785b      	ldrb	r3, [r3, #1]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d104      	bne.n	8001b54 <Panel_Task+0xf4>
                 {
                     s_cfg->line_color = PANEL_LINE_COLOR_WHITE;
 8001b4a:	4b22      	ldr	r3, [pc, #136]	@ (8001bd4 <Panel_Task+0x174>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	705a      	strb	r2, [r3, #1]
 8001b52:	e003      	b.n	8001b5c <Panel_Task+0xfc>
                 }
                 else
                 {
                     s_cfg->line_color = PANEL_LINE_COLOR_BLACK;
 8001b54:	4b1f      	ldr	r3, [pc, #124]	@ (8001bd4 <Panel_Task+0x174>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	705a      	strb	r2, [r3, #1]
                 }
                 Panel_DrawLineColor();
 8001b5c:	f7ff feae 	bl	80018bc <Panel_DrawLineColor>
             }
             else if (key == KEY2_PRESS)
             {
                 Panel_EnterMenu(PANEL_MENU_SPEED);
             }
             break;
 8001b60:	e032      	b.n	8001bc8 <Panel_Task+0x168>
             else if (key == KEY2_PRESS)
 8001b62:	7bfb      	ldrb	r3, [r7, #15]
 8001b64:	2b02      	cmp	r3, #2
 8001b66:	d12f      	bne.n	8001bc8 <Panel_Task+0x168>
                 Panel_EnterMenu(PANEL_MENU_SPEED);
 8001b68:	2004      	movs	r0, #4
 8001b6a:	f7ff ff0f 	bl	800198c <Panel_EnterMenu>
             break;
 8001b6e:	e02b      	b.n	8001bc8 <Panel_Task+0x168>

         case PANEL_MENU_SPEED:
             if (key == KEY1_PRESS)
 8001b70:	7bfb      	ldrb	r3, [r7, #15]
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d119      	bne.n	8001baa <Panel_Task+0x14a>
             {
                 if (s_cfg->base_speed < 1000)
 8001b76:	4b17      	ldr	r3, [pc, #92]	@ (8001bd4 <Panel_Task+0x174>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b7e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b82:	da0b      	bge.n	8001b9c <Panel_Task+0x13c>
                 {
                     s_cfg->base_speed += 50;
 8001b84:	4b13      	ldr	r3, [pc, #76]	@ (8001bd4 <Panel_Task+0x174>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	3332      	adds	r3, #50	@ 0x32
 8001b90:	b29a      	uxth	r2, r3
 8001b92:	4b10      	ldr	r3, [pc, #64]	@ (8001bd4 <Panel_Task+0x174>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	b212      	sxth	r2, r2
 8001b98:	805a      	strh	r2, [r3, #2]
 8001b9a:	e003      	b.n	8001ba4 <Panel_Task+0x144>
                 }
                 else
                 {
                     s_cfg->base_speed = 200;
 8001b9c:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd4 <Panel_Task+0x174>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	22c8      	movs	r2, #200	@ 0xc8
 8001ba2:	805a      	strh	r2, [r3, #2]
                 }
                 Panel_DrawSpeed();
 8001ba4:	f7ff fec0 	bl	8001928 <Panel_DrawSpeed>
             }
             else if (key == KEY2_PRESS)
             {
                 Panel_ExitMenu();
             }
             break;
 8001ba8:	e010      	b.n	8001bcc <Panel_Task+0x16c>
             else if (key == KEY2_PRESS)
 8001baa:	7bfb      	ldrb	r3, [r7, #15]
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	d10d      	bne.n	8001bcc <Panel_Task+0x16c>
                 Panel_ExitMenu();
 8001bb0:	f7ff ff1a 	bl	80019e8 <Panel_ExitMenu>
             break;
 8001bb4:	e00a      	b.n	8001bcc <Panel_Task+0x16c>

         default:
             Panel_ExitMenu();
 8001bb6:	f7ff ff17 	bl	80019e8 <Panel_ExitMenu>
             break;
 8001bba:	e008      	b.n	8001bce <Panel_Task+0x16e>
         return;
 8001bbc:	bf00      	nop
 8001bbe:	e006      	b.n	8001bce <Panel_Task+0x16e>
             break;
 8001bc0:	bf00      	nop
 8001bc2:	e004      	b.n	8001bce <Panel_Task+0x16e>
             break;
 8001bc4:	bf00      	nop
 8001bc6:	e002      	b.n	8001bce <Panel_Task+0x16e>
             break;
 8001bc8:	bf00      	nop
 8001bca:	e000      	b.n	8001bce <Panel_Task+0x16e>
             break;
 8001bcc:	bf00      	nop
         }
     }
 }
 8001bce:	3710      	adds	r7, #16
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20000084 	.word	0x20000084
 8001bd8:	20000088 	.word	0x20000088
 8001bdc:	080034fc 	.word	0x080034fc
 8001be0:	08003508 	.word	0x08003508

08001be4 <run_clamp_speed>:
static float run_kp = 80.0f;
static float run_kd = 50.0f;
static float run_last_error = 0.0f;

static int16_t run_clamp_speed(int16_t speed)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	80fb      	strh	r3, [r7, #6]
    if (speed > 1000)
 8001bee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bf2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bf6:	dd03      	ble.n	8001c00 <run_clamp_speed+0x1c>
    {
        speed = 1000;
 8001bf8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bfc:	80fb      	strh	r3, [r7, #6]
 8001bfe:	e007      	b.n	8001c10 <run_clamp_speed+0x2c>
    }
    else if (speed < -1000)
 8001c00:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c04:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8001c08:	da02      	bge.n	8001c10 <run_clamp_speed+0x2c>
    {
        speed = -1000;
 8001c0a:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 8001c0e:	80fb      	strh	r3, [r7, #6]
    }
    return speed;
 8001c10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bc80      	pop	{r7}
 8001c1c:	4770      	bx	lr

08001c1e <Run_Init>:

void Run_Init(void)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	af00      	add	r7, sp, #0
    Car_Move(0, 0);
 8001c22:	2100      	movs	r1, #0
 8001c24:	2000      	movs	r0, #0
 8001c26:	f7ff f803 	bl	8000c30 <Car_Move>
}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}
	...

08001c30 <Run_SetBaseSpeed>:

void Run_SetBaseSpeed(int16_t speed)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	80fb      	strh	r3, [r7, #6]
    run_base_speed = speed;
 8001c3a:	4a04      	ldr	r2, [pc, #16]	@ (8001c4c <Run_SetBaseSpeed+0x1c>)
 8001c3c:	88fb      	ldrh	r3, [r7, #6]
 8001c3e:	8013      	strh	r3, [r2, #0]
}
 8001c40:	bf00      	nop
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bc80      	pop	{r7}
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	20000008 	.word	0x20000008

08001c50 <Run_LineFollowStep>:

void Run_LineFollowStep(void)
{
 8001c50:	b590      	push	{r4, r7, lr}
 8001c52:	b089      	sub	sp, #36	@ 0x24
 8001c54:	af00      	add	r7, sp, #0
    uint8_t sensors = GRAY_ReadByte();
 8001c56:	f7fe fde9 	bl	800082c <GRAY_ReadByte>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	74fb      	strb	r3, [r7, #19]
    static const int8_t weights[8] = {-4, -3, -2, -1, 1, 2, 3, 4};
    int16_t sum = 0;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	83fb      	strh	r3, [r7, #30]
    int16_t count = 0;
 8001c62:	2300      	movs	r3, #0
 8001c64:	83bb      	strh	r3, [r7, #28]

    for (int i = 0; i < 8; i++)
 8001c66:	2300      	movs	r3, #0
 8001c68:	61bb      	str	r3, [r7, #24]
 8001c6a:	e01a      	b.n	8001ca2 <Run_LineFollowStep+0x52>
    {
        if (((sensors >> i) & 0x01U) == 0U)
 8001c6c:	7cfa      	ldrb	r2, [r7, #19]
 8001c6e:	69bb      	ldr	r3, [r7, #24]
 8001c70:	fa42 f303 	asr.w	r3, r2, r3
 8001c74:	f003 0301 	and.w	r3, r3, #1
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d10f      	bne.n	8001c9c <Run_LineFollowStep+0x4c>
        {
            sum += weights[i];
 8001c7c:	4a3e      	ldr	r2, [pc, #248]	@ (8001d78 <Run_LineFollowStep+0x128>)
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	4413      	add	r3, r2
 8001c82:	f993 3000 	ldrsb.w	r3, [r3]
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	8bfb      	ldrh	r3, [r7, #30]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	83fb      	strh	r3, [r7, #30]
            count++;
 8001c90:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	3301      	adds	r3, #1
 8001c98:	b29b      	uxth	r3, r3
 8001c9a:	83bb      	strh	r3, [r7, #28]
    for (int i = 0; i < 8; i++)
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	61bb      	str	r3, [r7, #24]
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	2b07      	cmp	r3, #7
 8001ca6:	dde1      	ble.n	8001c6c <Run_LineFollowStep+0x1c>
        }
    }

    float error = run_last_error;
 8001ca8:	4b34      	ldr	r3, [pc, #208]	@ (8001d7c <Run_LineFollowStep+0x12c>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	617b      	str	r3, [r7, #20]
    if (count > 0)
 8001cae:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	dd11      	ble.n	8001cda <Run_LineFollowStep+0x8a>
    {
        error = (float)sum / (float)count;
 8001cb6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7fe fb00 	bl	80002c0 <__aeabi_i2f>
 8001cc0:	4604      	mov	r4, r0
 8001cc2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7fe fafa 	bl	80002c0 <__aeabi_i2f>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4620      	mov	r0, r4
 8001cd2:	f7fe fbfd 	bl	80004d0 <__aeabi_fdiv>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	617b      	str	r3, [r7, #20]
    }

    float derivative = error - run_last_error;
 8001cda:	4b28      	ldr	r3, [pc, #160]	@ (8001d7c <Run_LineFollowStep+0x12c>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4619      	mov	r1, r3
 8001ce0:	6978      	ldr	r0, [r7, #20]
 8001ce2:	f7fe fa37 	bl	8000154 <__aeabi_fsub>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	60fb      	str	r3, [r7, #12]
    run_last_error = error;
 8001cea:	4a24      	ldr	r2, [pc, #144]	@ (8001d7c <Run_LineFollowStep+0x12c>)
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	6013      	str	r3, [r2, #0]

    float control = run_kp * error + run_kd * derivative;
 8001cf0:	4b23      	ldr	r3, [pc, #140]	@ (8001d80 <Run_LineFollowStep+0x130>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	6979      	ldr	r1, [r7, #20]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7fe fb36 	bl	8000368 <__aeabi_fmul>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	461c      	mov	r4, r3
 8001d00:	4b20      	ldr	r3, [pc, #128]	@ (8001d84 <Run_LineFollowStep+0x134>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	68f9      	ldr	r1, [r7, #12]
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7fe fb2e 	bl	8000368 <__aeabi_fmul>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	4619      	mov	r1, r3
 8001d10:	4620      	mov	r0, r4
 8001d12:	f7fe fa21 	bl	8000158 <__addsf3>
 8001d16:	4603      	mov	r3, r0
 8001d18:	60bb      	str	r3, [r7, #8]
    int16_t turn = (int16_t)control;
 8001d1a:	68b8      	ldr	r0, [r7, #8]
 8001d1c:	f7fe fc74 	bl	8000608 <__aeabi_f2iz>
 8001d20:	4603      	mov	r3, r0
 8001d22:	80fb      	strh	r3, [r7, #6]

    int16_t left_speed = run_clamp_speed(run_base_speed - turn);
 8001d24:	4b18      	ldr	r3, [pc, #96]	@ (8001d88 <Run_LineFollowStep+0x138>)
 8001d26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d2a:	b29a      	uxth	r2, r3
 8001d2c:	88fb      	ldrh	r3, [r7, #6]
 8001d2e:	1ad3      	subs	r3, r2, r3
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	b21b      	sxth	r3, r3
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7ff ff55 	bl	8001be4 <run_clamp_speed>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	80bb      	strh	r3, [r7, #4]
    int16_t right_speed = run_clamp_speed(run_base_speed + turn);
 8001d3e:	4b12      	ldr	r3, [pc, #72]	@ (8001d88 <Run_LineFollowStep+0x138>)
 8001d40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d44:	b29a      	uxth	r2, r3
 8001d46:	88fb      	ldrh	r3, [r7, #6]
 8001d48:	4413      	add	r3, r2
 8001d4a:	b29b      	uxth	r3, r3
 8001d4c:	b21b      	sxth	r3, r3
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff ff48 	bl	8001be4 <run_clamp_speed>
 8001d54:	4603      	mov	r3, r0
 8001d56:	807b      	strh	r3, [r7, #2]

    Car_Move(-left_speed, -right_speed);
 8001d58:	88bb      	ldrh	r3, [r7, #4]
 8001d5a:	425b      	negs	r3, r3
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	b21b      	sxth	r3, r3
 8001d60:	887a      	ldrh	r2, [r7, #2]
 8001d62:	4252      	negs	r2, r2
 8001d64:	b292      	uxth	r2, r2
 8001d66:	b212      	sxth	r2, r2
 8001d68:	4611      	mov	r1, r2
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7fe ff60 	bl	8000c30 <Car_Move>
}
 8001d70:	bf00      	nop
 8001d72:	3724      	adds	r7, #36	@ 0x24
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd90      	pop	{r4, r7, pc}
 8001d78:	08003b14 	.word	0x08003b14
 8001d7c:	2000008c 	.word	0x2000008c
 8001d80:	2000000c 	.word	0x2000000c
 8001d84:	20000010 	.word	0x20000010
 8001d88:	20000008 	.word	0x20000008

08001d8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d90:	4b08      	ldr	r3, [pc, #32]	@ (8001db4 <HAL_Init+0x28>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a07      	ldr	r2, [pc, #28]	@ (8001db4 <HAL_Init+0x28>)
 8001d96:	f043 0310 	orr.w	r3, r3, #16
 8001d9a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d9c:	2003      	movs	r0, #3
 8001d9e:	f000 f92b 	bl	8001ff8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001da2:	200f      	movs	r0, #15
 8001da4:	f000 f808 	bl	8001db8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001da8:	f7ff fc18 	bl	80015dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	40022000 	.word	0x40022000

08001db8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dc0:	4b12      	ldr	r3, [pc, #72]	@ (8001e0c <HAL_InitTick+0x54>)
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	4b12      	ldr	r3, [pc, #72]	@ (8001e10 <HAL_InitTick+0x58>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	4619      	mov	r1, r3
 8001dca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dce:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f000 f935 	bl	8002046 <HAL_SYSTICK_Config>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e00e      	b.n	8001e04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2b0f      	cmp	r3, #15
 8001dea:	d80a      	bhi.n	8001e02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dec:	2200      	movs	r2, #0
 8001dee:	6879      	ldr	r1, [r7, #4]
 8001df0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001df4:	f000 f90b 	bl	800200e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001df8:	4a06      	ldr	r2, [pc, #24]	@ (8001e14 <HAL_InitTick+0x5c>)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	e000      	b.n	8001e04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3708      	adds	r7, #8
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	20000004 	.word	0x20000004
 8001e10:	20000018 	.word	0x20000018
 8001e14:	20000014 	.word	0x20000014

08001e18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e1c:	4b05      	ldr	r3, [pc, #20]	@ (8001e34 <HAL_IncTick+0x1c>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	461a      	mov	r2, r3
 8001e22:	4b05      	ldr	r3, [pc, #20]	@ (8001e38 <HAL_IncTick+0x20>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4413      	add	r3, r2
 8001e28:	4a03      	ldr	r2, [pc, #12]	@ (8001e38 <HAL_IncTick+0x20>)
 8001e2a:	6013      	str	r3, [r2, #0]
}
 8001e2c:	bf00      	nop
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bc80      	pop	{r7}
 8001e32:	4770      	bx	lr
 8001e34:	20000018 	.word	0x20000018
 8001e38:	20000090 	.word	0x20000090

08001e3c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e40:	4b02      	ldr	r3, [pc, #8]	@ (8001e4c <HAL_GetTick+0x10>)
 8001e42:	681b      	ldr	r3, [r3, #0]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bc80      	pop	{r7}
 8001e4a:	4770      	bx	lr
 8001e4c:	20000090 	.word	0x20000090

08001e50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e58:	f7ff fff0 	bl	8001e3c <HAL_GetTick>
 8001e5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001e68:	d005      	beq.n	8001e76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e94 <HAL_Delay+0x44>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	461a      	mov	r2, r3
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	4413      	add	r3, r2
 8001e74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e76:	bf00      	nop
 8001e78:	f7ff ffe0 	bl	8001e3c <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	68fa      	ldr	r2, [r7, #12]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d8f7      	bhi.n	8001e78 <HAL_Delay+0x28>
  {
  }
}
 8001e88:	bf00      	nop
 8001e8a:	bf00      	nop
 8001e8c:	3710      	adds	r7, #16
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	20000018 	.word	0x20000018

08001e98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b085      	sub	sp, #20
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f003 0307 	and.w	r3, r3, #7
 8001ea6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8001edc <__NVIC_SetPriorityGrouping+0x44>)
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eae:	68ba      	ldr	r2, [r7, #8]
 8001eb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ec0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ec4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ec8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001eca:	4a04      	ldr	r2, [pc, #16]	@ (8001edc <__NVIC_SetPriorityGrouping+0x44>)
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	60d3      	str	r3, [r2, #12]
}
 8001ed0:	bf00      	nop
 8001ed2:	3714      	adds	r7, #20
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bc80      	pop	{r7}
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	e000ed00 	.word	0xe000ed00

08001ee0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ee4:	4b04      	ldr	r3, [pc, #16]	@ (8001ef8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	0a1b      	lsrs	r3, r3, #8
 8001eea:	f003 0307 	and.w	r3, r3, #7
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bc80      	pop	{r7}
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	e000ed00 	.word	0xe000ed00

08001efc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	4603      	mov	r3, r0
 8001f04:	6039      	str	r1, [r7, #0]
 8001f06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	db0a      	blt.n	8001f26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	b2da      	uxtb	r2, r3
 8001f14:	490c      	ldr	r1, [pc, #48]	@ (8001f48 <__NVIC_SetPriority+0x4c>)
 8001f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1a:	0112      	lsls	r2, r2, #4
 8001f1c:	b2d2      	uxtb	r2, r2
 8001f1e:	440b      	add	r3, r1
 8001f20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f24:	e00a      	b.n	8001f3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	b2da      	uxtb	r2, r3
 8001f2a:	4908      	ldr	r1, [pc, #32]	@ (8001f4c <__NVIC_SetPriority+0x50>)
 8001f2c:	79fb      	ldrb	r3, [r7, #7]
 8001f2e:	f003 030f 	and.w	r3, r3, #15
 8001f32:	3b04      	subs	r3, #4
 8001f34:	0112      	lsls	r2, r2, #4
 8001f36:	b2d2      	uxtb	r2, r2
 8001f38:	440b      	add	r3, r1
 8001f3a:	761a      	strb	r2, [r3, #24]
}
 8001f3c:	bf00      	nop
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bc80      	pop	{r7}
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	e000e100 	.word	0xe000e100
 8001f4c:	e000ed00 	.word	0xe000ed00

08001f50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b089      	sub	sp, #36	@ 0x24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	f003 0307 	and.w	r3, r3, #7
 8001f62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	f1c3 0307 	rsb	r3, r3, #7
 8001f6a:	2b04      	cmp	r3, #4
 8001f6c:	bf28      	it	cs
 8001f6e:	2304      	movcs	r3, #4
 8001f70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	3304      	adds	r3, #4
 8001f76:	2b06      	cmp	r3, #6
 8001f78:	d902      	bls.n	8001f80 <NVIC_EncodePriority+0x30>
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	3b03      	subs	r3, #3
 8001f7e:	e000      	b.n	8001f82 <NVIC_EncodePriority+0x32>
 8001f80:	2300      	movs	r3, #0
 8001f82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	43da      	mvns	r2, r3
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	401a      	ands	r2, r3
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f98:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa2:	43d9      	mvns	r1, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fa8:	4313      	orrs	r3, r2
         );
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3724      	adds	r7, #36	@ 0x24
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bc80      	pop	{r7}
 8001fb2:	4770      	bx	lr

08001fb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	3b01      	subs	r3, #1
 8001fc0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fc4:	d301      	bcc.n	8001fca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e00f      	b.n	8001fea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fca:	4a0a      	ldr	r2, [pc, #40]	@ (8001ff4 <SysTick_Config+0x40>)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fd2:	210f      	movs	r1, #15
 8001fd4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001fd8:	f7ff ff90 	bl	8001efc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fdc:	4b05      	ldr	r3, [pc, #20]	@ (8001ff4 <SysTick_Config+0x40>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fe2:	4b04      	ldr	r3, [pc, #16]	@ (8001ff4 <SysTick_Config+0x40>)
 8001fe4:	2207      	movs	r2, #7
 8001fe6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fe8:	2300      	movs	r3, #0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	e000e010 	.word	0xe000e010

08001ff8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f7ff ff49 	bl	8001e98 <__NVIC_SetPriorityGrouping>
}
 8002006:	bf00      	nop
 8002008:	3708      	adds	r7, #8
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}

0800200e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800200e:	b580      	push	{r7, lr}
 8002010:	b086      	sub	sp, #24
 8002012:	af00      	add	r7, sp, #0
 8002014:	4603      	mov	r3, r0
 8002016:	60b9      	str	r1, [r7, #8]
 8002018:	607a      	str	r2, [r7, #4]
 800201a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800201c:	2300      	movs	r3, #0
 800201e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002020:	f7ff ff5e 	bl	8001ee0 <__NVIC_GetPriorityGrouping>
 8002024:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	68b9      	ldr	r1, [r7, #8]
 800202a:	6978      	ldr	r0, [r7, #20]
 800202c:	f7ff ff90 	bl	8001f50 <NVIC_EncodePriority>
 8002030:	4602      	mov	r2, r0
 8002032:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002036:	4611      	mov	r1, r2
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff ff5f 	bl	8001efc <__NVIC_SetPriority>
}
 800203e:	bf00      	nop
 8002040:	3718      	adds	r7, #24
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	b082      	sub	sp, #8
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f7ff ffb0 	bl	8001fb4 <SysTick_Config>
 8002054:	4603      	mov	r3, r0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
	...

08002060 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002060:	b480      	push	{r7}
 8002062:	b08b      	sub	sp, #44	@ 0x2c
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800206a:	2300      	movs	r3, #0
 800206c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800206e:	2300      	movs	r3, #0
 8002070:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002072:	e169      	b.n	8002348 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002074:	2201      	movs	r2, #1
 8002076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002078:	fa02 f303 	lsl.w	r3, r2, r3
 800207c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	69fa      	ldr	r2, [r7, #28]
 8002084:	4013      	ands	r3, r2
 8002086:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002088:	69ba      	ldr	r2, [r7, #24]
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	429a      	cmp	r2, r3
 800208e:	f040 8158 	bne.w	8002342 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	4a9a      	ldr	r2, [pc, #616]	@ (8002300 <HAL_GPIO_Init+0x2a0>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d05e      	beq.n	800215a <HAL_GPIO_Init+0xfa>
 800209c:	4a98      	ldr	r2, [pc, #608]	@ (8002300 <HAL_GPIO_Init+0x2a0>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d875      	bhi.n	800218e <HAL_GPIO_Init+0x12e>
 80020a2:	4a98      	ldr	r2, [pc, #608]	@ (8002304 <HAL_GPIO_Init+0x2a4>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d058      	beq.n	800215a <HAL_GPIO_Init+0xfa>
 80020a8:	4a96      	ldr	r2, [pc, #600]	@ (8002304 <HAL_GPIO_Init+0x2a4>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d86f      	bhi.n	800218e <HAL_GPIO_Init+0x12e>
 80020ae:	4a96      	ldr	r2, [pc, #600]	@ (8002308 <HAL_GPIO_Init+0x2a8>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d052      	beq.n	800215a <HAL_GPIO_Init+0xfa>
 80020b4:	4a94      	ldr	r2, [pc, #592]	@ (8002308 <HAL_GPIO_Init+0x2a8>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d869      	bhi.n	800218e <HAL_GPIO_Init+0x12e>
 80020ba:	4a94      	ldr	r2, [pc, #592]	@ (800230c <HAL_GPIO_Init+0x2ac>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d04c      	beq.n	800215a <HAL_GPIO_Init+0xfa>
 80020c0:	4a92      	ldr	r2, [pc, #584]	@ (800230c <HAL_GPIO_Init+0x2ac>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d863      	bhi.n	800218e <HAL_GPIO_Init+0x12e>
 80020c6:	4a92      	ldr	r2, [pc, #584]	@ (8002310 <HAL_GPIO_Init+0x2b0>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d046      	beq.n	800215a <HAL_GPIO_Init+0xfa>
 80020cc:	4a90      	ldr	r2, [pc, #576]	@ (8002310 <HAL_GPIO_Init+0x2b0>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d85d      	bhi.n	800218e <HAL_GPIO_Init+0x12e>
 80020d2:	2b12      	cmp	r3, #18
 80020d4:	d82a      	bhi.n	800212c <HAL_GPIO_Init+0xcc>
 80020d6:	2b12      	cmp	r3, #18
 80020d8:	d859      	bhi.n	800218e <HAL_GPIO_Init+0x12e>
 80020da:	a201      	add	r2, pc, #4	@ (adr r2, 80020e0 <HAL_GPIO_Init+0x80>)
 80020dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020e0:	0800215b 	.word	0x0800215b
 80020e4:	08002135 	.word	0x08002135
 80020e8:	08002147 	.word	0x08002147
 80020ec:	08002189 	.word	0x08002189
 80020f0:	0800218f 	.word	0x0800218f
 80020f4:	0800218f 	.word	0x0800218f
 80020f8:	0800218f 	.word	0x0800218f
 80020fc:	0800218f 	.word	0x0800218f
 8002100:	0800218f 	.word	0x0800218f
 8002104:	0800218f 	.word	0x0800218f
 8002108:	0800218f 	.word	0x0800218f
 800210c:	0800218f 	.word	0x0800218f
 8002110:	0800218f 	.word	0x0800218f
 8002114:	0800218f 	.word	0x0800218f
 8002118:	0800218f 	.word	0x0800218f
 800211c:	0800218f 	.word	0x0800218f
 8002120:	0800218f 	.word	0x0800218f
 8002124:	0800213d 	.word	0x0800213d
 8002128:	08002151 	.word	0x08002151
 800212c:	4a79      	ldr	r2, [pc, #484]	@ (8002314 <HAL_GPIO_Init+0x2b4>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d013      	beq.n	800215a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002132:	e02c      	b.n	800218e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	623b      	str	r3, [r7, #32]
          break;
 800213a:	e029      	b.n	8002190 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	3304      	adds	r3, #4
 8002142:	623b      	str	r3, [r7, #32]
          break;
 8002144:	e024      	b.n	8002190 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	3308      	adds	r3, #8
 800214c:	623b      	str	r3, [r7, #32]
          break;
 800214e:	e01f      	b.n	8002190 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	330c      	adds	r3, #12
 8002156:	623b      	str	r3, [r7, #32]
          break;
 8002158:	e01a      	b.n	8002190 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d102      	bne.n	8002168 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002162:	2304      	movs	r3, #4
 8002164:	623b      	str	r3, [r7, #32]
          break;
 8002166:	e013      	b.n	8002190 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	2b01      	cmp	r3, #1
 800216e:	d105      	bne.n	800217c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002170:	2308      	movs	r3, #8
 8002172:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	69fa      	ldr	r2, [r7, #28]
 8002178:	611a      	str	r2, [r3, #16]
          break;
 800217a:	e009      	b.n	8002190 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800217c:	2308      	movs	r3, #8
 800217e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	69fa      	ldr	r2, [r7, #28]
 8002184:	615a      	str	r2, [r3, #20]
          break;
 8002186:	e003      	b.n	8002190 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002188:	2300      	movs	r3, #0
 800218a:	623b      	str	r3, [r7, #32]
          break;
 800218c:	e000      	b.n	8002190 <HAL_GPIO_Init+0x130>
          break;
 800218e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	2bff      	cmp	r3, #255	@ 0xff
 8002194:	d801      	bhi.n	800219a <HAL_GPIO_Init+0x13a>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	e001      	b.n	800219e <HAL_GPIO_Init+0x13e>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	3304      	adds	r3, #4
 800219e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	2bff      	cmp	r3, #255	@ 0xff
 80021a4:	d802      	bhi.n	80021ac <HAL_GPIO_Init+0x14c>
 80021a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	e002      	b.n	80021b2 <HAL_GPIO_Init+0x152>
 80021ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ae:	3b08      	subs	r3, #8
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	210f      	movs	r1, #15
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	fa01 f303 	lsl.w	r3, r1, r3
 80021c0:	43db      	mvns	r3, r3
 80021c2:	401a      	ands	r2, r3
 80021c4:	6a39      	ldr	r1, [r7, #32]
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	fa01 f303 	lsl.w	r3, r1, r3
 80021cc:	431a      	orrs	r2, r3
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	f000 80b1 	beq.w	8002342 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80021e0:	4b4d      	ldr	r3, [pc, #308]	@ (8002318 <HAL_GPIO_Init+0x2b8>)
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	4a4c      	ldr	r2, [pc, #304]	@ (8002318 <HAL_GPIO_Init+0x2b8>)
 80021e6:	f043 0301 	orr.w	r3, r3, #1
 80021ea:	6193      	str	r3, [r2, #24]
 80021ec:	4b4a      	ldr	r3, [pc, #296]	@ (8002318 <HAL_GPIO_Init+0x2b8>)
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	f003 0301 	and.w	r3, r3, #1
 80021f4:	60bb      	str	r3, [r7, #8]
 80021f6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80021f8:	4a48      	ldr	r2, [pc, #288]	@ (800231c <HAL_GPIO_Init+0x2bc>)
 80021fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021fc:	089b      	lsrs	r3, r3, #2
 80021fe:	3302      	adds	r3, #2
 8002200:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002204:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002208:	f003 0303 	and.w	r3, r3, #3
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	220f      	movs	r2, #15
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	43db      	mvns	r3, r3
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	4013      	ands	r3, r2
 800221a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	4a40      	ldr	r2, [pc, #256]	@ (8002320 <HAL_GPIO_Init+0x2c0>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d013      	beq.n	800224c <HAL_GPIO_Init+0x1ec>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4a3f      	ldr	r2, [pc, #252]	@ (8002324 <HAL_GPIO_Init+0x2c4>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d00d      	beq.n	8002248 <HAL_GPIO_Init+0x1e8>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4a3e      	ldr	r2, [pc, #248]	@ (8002328 <HAL_GPIO_Init+0x2c8>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d007      	beq.n	8002244 <HAL_GPIO_Init+0x1e4>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4a3d      	ldr	r2, [pc, #244]	@ (800232c <HAL_GPIO_Init+0x2cc>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d101      	bne.n	8002240 <HAL_GPIO_Init+0x1e0>
 800223c:	2303      	movs	r3, #3
 800223e:	e006      	b.n	800224e <HAL_GPIO_Init+0x1ee>
 8002240:	2304      	movs	r3, #4
 8002242:	e004      	b.n	800224e <HAL_GPIO_Init+0x1ee>
 8002244:	2302      	movs	r3, #2
 8002246:	e002      	b.n	800224e <HAL_GPIO_Init+0x1ee>
 8002248:	2301      	movs	r3, #1
 800224a:	e000      	b.n	800224e <HAL_GPIO_Init+0x1ee>
 800224c:	2300      	movs	r3, #0
 800224e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002250:	f002 0203 	and.w	r2, r2, #3
 8002254:	0092      	lsls	r2, r2, #2
 8002256:	4093      	lsls	r3, r2
 8002258:	68fa      	ldr	r2, [r7, #12]
 800225a:	4313      	orrs	r3, r2
 800225c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800225e:	492f      	ldr	r1, [pc, #188]	@ (800231c <HAL_GPIO_Init+0x2bc>)
 8002260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002262:	089b      	lsrs	r3, r3, #2
 8002264:	3302      	adds	r3, #2
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d006      	beq.n	8002286 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002278:	4b2d      	ldr	r3, [pc, #180]	@ (8002330 <HAL_GPIO_Init+0x2d0>)
 800227a:	689a      	ldr	r2, [r3, #8]
 800227c:	492c      	ldr	r1, [pc, #176]	@ (8002330 <HAL_GPIO_Init+0x2d0>)
 800227e:	69bb      	ldr	r3, [r7, #24]
 8002280:	4313      	orrs	r3, r2
 8002282:	608b      	str	r3, [r1, #8]
 8002284:	e006      	b.n	8002294 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002286:	4b2a      	ldr	r3, [pc, #168]	@ (8002330 <HAL_GPIO_Init+0x2d0>)
 8002288:	689a      	ldr	r2, [r3, #8]
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	43db      	mvns	r3, r3
 800228e:	4928      	ldr	r1, [pc, #160]	@ (8002330 <HAL_GPIO_Init+0x2d0>)
 8002290:	4013      	ands	r3, r2
 8002292:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d006      	beq.n	80022ae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80022a0:	4b23      	ldr	r3, [pc, #140]	@ (8002330 <HAL_GPIO_Init+0x2d0>)
 80022a2:	68da      	ldr	r2, [r3, #12]
 80022a4:	4922      	ldr	r1, [pc, #136]	@ (8002330 <HAL_GPIO_Init+0x2d0>)
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	60cb      	str	r3, [r1, #12]
 80022ac:	e006      	b.n	80022bc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80022ae:	4b20      	ldr	r3, [pc, #128]	@ (8002330 <HAL_GPIO_Init+0x2d0>)
 80022b0:	68da      	ldr	r2, [r3, #12]
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	43db      	mvns	r3, r3
 80022b6:	491e      	ldr	r1, [pc, #120]	@ (8002330 <HAL_GPIO_Init+0x2d0>)
 80022b8:	4013      	ands	r3, r2
 80022ba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d006      	beq.n	80022d6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80022c8:	4b19      	ldr	r3, [pc, #100]	@ (8002330 <HAL_GPIO_Init+0x2d0>)
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	4918      	ldr	r1, [pc, #96]	@ (8002330 <HAL_GPIO_Init+0x2d0>)
 80022ce:	69bb      	ldr	r3, [r7, #24]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	604b      	str	r3, [r1, #4]
 80022d4:	e006      	b.n	80022e4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022d6:	4b16      	ldr	r3, [pc, #88]	@ (8002330 <HAL_GPIO_Init+0x2d0>)
 80022d8:	685a      	ldr	r2, [r3, #4]
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	43db      	mvns	r3, r3
 80022de:	4914      	ldr	r1, [pc, #80]	@ (8002330 <HAL_GPIO_Init+0x2d0>)
 80022e0:	4013      	ands	r3, r2
 80022e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d021      	beq.n	8002334 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80022f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002330 <HAL_GPIO_Init+0x2d0>)
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	490e      	ldr	r1, [pc, #56]	@ (8002330 <HAL_GPIO_Init+0x2d0>)
 80022f6:	69bb      	ldr	r3, [r7, #24]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	600b      	str	r3, [r1, #0]
 80022fc:	e021      	b.n	8002342 <HAL_GPIO_Init+0x2e2>
 80022fe:	bf00      	nop
 8002300:	10320000 	.word	0x10320000
 8002304:	10310000 	.word	0x10310000
 8002308:	10220000 	.word	0x10220000
 800230c:	10210000 	.word	0x10210000
 8002310:	10120000 	.word	0x10120000
 8002314:	10110000 	.word	0x10110000
 8002318:	40021000 	.word	0x40021000
 800231c:	40010000 	.word	0x40010000
 8002320:	40010800 	.word	0x40010800
 8002324:	40010c00 	.word	0x40010c00
 8002328:	40011000 	.word	0x40011000
 800232c:	40011400 	.word	0x40011400
 8002330:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002334:	4b0b      	ldr	r3, [pc, #44]	@ (8002364 <HAL_GPIO_Init+0x304>)
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	43db      	mvns	r3, r3
 800233c:	4909      	ldr	r1, [pc, #36]	@ (8002364 <HAL_GPIO_Init+0x304>)
 800233e:	4013      	ands	r3, r2
 8002340:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002344:	3301      	adds	r3, #1
 8002346:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800234e:	fa22 f303 	lsr.w	r3, r2, r3
 8002352:	2b00      	cmp	r3, #0
 8002354:	f47f ae8e 	bne.w	8002074 <HAL_GPIO_Init+0x14>
  }
}
 8002358:	bf00      	nop
 800235a:	bf00      	nop
 800235c:	372c      	adds	r7, #44	@ 0x2c
 800235e:	46bd      	mov	sp, r7
 8002360:	bc80      	pop	{r7}
 8002362:	4770      	bx	lr
 8002364:	40010400 	.word	0x40010400

08002368 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002368:	b480      	push	{r7}
 800236a:	b085      	sub	sp, #20
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	460b      	mov	r3, r1
 8002372:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	689a      	ldr	r2, [r3, #8]
 8002378:	887b      	ldrh	r3, [r7, #2]
 800237a:	4013      	ands	r3, r2
 800237c:	2b00      	cmp	r3, #0
 800237e:	d002      	beq.n	8002386 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002380:	2301      	movs	r3, #1
 8002382:	73fb      	strb	r3, [r7, #15]
 8002384:	e001      	b.n	800238a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002386:	2300      	movs	r3, #0
 8002388:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800238a:	7bfb      	ldrb	r3, [r7, #15]
}
 800238c:	4618      	mov	r0, r3
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	bc80      	pop	{r7}
 8002394:	4770      	bx	lr

08002396 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002396:	b480      	push	{r7}
 8002398:	b083      	sub	sp, #12
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
 800239e:	460b      	mov	r3, r1
 80023a0:	807b      	strh	r3, [r7, #2]
 80023a2:	4613      	mov	r3, r2
 80023a4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023a6:	787b      	ldrb	r3, [r7, #1]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d003      	beq.n	80023b4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023ac:	887a      	ldrh	r2, [r7, #2]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80023b2:	e003      	b.n	80023bc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80023b4:	887b      	ldrh	r3, [r7, #2]
 80023b6:	041a      	lsls	r2, r3, #16
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	611a      	str	r2, [r3, #16]
}
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bc80      	pop	{r7}
 80023c4:	4770      	bx	lr
	...

080023c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b086      	sub	sp, #24
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d101      	bne.n	80023da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e272      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0301 	and.w	r3, r3, #1
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	f000 8087 	beq.w	80024f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023e8:	4b92      	ldr	r3, [pc, #584]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f003 030c 	and.w	r3, r3, #12
 80023f0:	2b04      	cmp	r3, #4
 80023f2:	d00c      	beq.n	800240e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80023f4:	4b8f      	ldr	r3, [pc, #572]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f003 030c 	and.w	r3, r3, #12
 80023fc:	2b08      	cmp	r3, #8
 80023fe:	d112      	bne.n	8002426 <HAL_RCC_OscConfig+0x5e>
 8002400:	4b8c      	ldr	r3, [pc, #560]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002408:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800240c:	d10b      	bne.n	8002426 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800240e:	4b89      	ldr	r3, [pc, #548]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d06c      	beq.n	80024f4 <HAL_RCC_OscConfig+0x12c>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d168      	bne.n	80024f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e24c      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800242e:	d106      	bne.n	800243e <HAL_RCC_OscConfig+0x76>
 8002430:	4b80      	ldr	r3, [pc, #512]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a7f      	ldr	r2, [pc, #508]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002436:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800243a:	6013      	str	r3, [r2, #0]
 800243c:	e02e      	b.n	800249c <HAL_RCC_OscConfig+0xd4>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d10c      	bne.n	8002460 <HAL_RCC_OscConfig+0x98>
 8002446:	4b7b      	ldr	r3, [pc, #492]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a7a      	ldr	r2, [pc, #488]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 800244c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002450:	6013      	str	r3, [r2, #0]
 8002452:	4b78      	ldr	r3, [pc, #480]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a77      	ldr	r2, [pc, #476]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002458:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800245c:	6013      	str	r3, [r2, #0]
 800245e:	e01d      	b.n	800249c <HAL_RCC_OscConfig+0xd4>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002468:	d10c      	bne.n	8002484 <HAL_RCC_OscConfig+0xbc>
 800246a:	4b72      	ldr	r3, [pc, #456]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a71      	ldr	r2, [pc, #452]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002470:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002474:	6013      	str	r3, [r2, #0]
 8002476:	4b6f      	ldr	r3, [pc, #444]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a6e      	ldr	r2, [pc, #440]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 800247c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002480:	6013      	str	r3, [r2, #0]
 8002482:	e00b      	b.n	800249c <HAL_RCC_OscConfig+0xd4>
 8002484:	4b6b      	ldr	r3, [pc, #428]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a6a      	ldr	r2, [pc, #424]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 800248a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800248e:	6013      	str	r3, [r2, #0]
 8002490:	4b68      	ldr	r3, [pc, #416]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a67      	ldr	r2, [pc, #412]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002496:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800249a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d013      	beq.n	80024cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a4:	f7ff fcca 	bl	8001e3c <HAL_GetTick>
 80024a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024aa:	e008      	b.n	80024be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024ac:	f7ff fcc6 	bl	8001e3c <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	2b64      	cmp	r3, #100	@ 0x64
 80024b8:	d901      	bls.n	80024be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e200      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024be:	4b5d      	ldr	r3, [pc, #372]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d0f0      	beq.n	80024ac <HAL_RCC_OscConfig+0xe4>
 80024ca:	e014      	b.n	80024f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024cc:	f7ff fcb6 	bl	8001e3c <HAL_GetTick>
 80024d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024d2:	e008      	b.n	80024e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024d4:	f7ff fcb2 	bl	8001e3c <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	2b64      	cmp	r3, #100	@ 0x64
 80024e0:	d901      	bls.n	80024e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e1ec      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024e6:	4b53      	ldr	r3, [pc, #332]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1f0      	bne.n	80024d4 <HAL_RCC_OscConfig+0x10c>
 80024f2:	e000      	b.n	80024f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0302 	and.w	r3, r3, #2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d063      	beq.n	80025ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002502:	4b4c      	ldr	r3, [pc, #304]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f003 030c 	and.w	r3, r3, #12
 800250a:	2b00      	cmp	r3, #0
 800250c:	d00b      	beq.n	8002526 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800250e:	4b49      	ldr	r3, [pc, #292]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f003 030c 	and.w	r3, r3, #12
 8002516:	2b08      	cmp	r3, #8
 8002518:	d11c      	bne.n	8002554 <HAL_RCC_OscConfig+0x18c>
 800251a:	4b46      	ldr	r3, [pc, #280]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d116      	bne.n	8002554 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002526:	4b43      	ldr	r3, [pc, #268]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d005      	beq.n	800253e <HAL_RCC_OscConfig+0x176>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	2b01      	cmp	r3, #1
 8002538:	d001      	beq.n	800253e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e1c0      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800253e:	4b3d      	ldr	r3, [pc, #244]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	695b      	ldr	r3, [r3, #20]
 800254a:	00db      	lsls	r3, r3, #3
 800254c:	4939      	ldr	r1, [pc, #228]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 800254e:	4313      	orrs	r3, r2
 8002550:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002552:	e03a      	b.n	80025ca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	691b      	ldr	r3, [r3, #16]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d020      	beq.n	800259e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800255c:	4b36      	ldr	r3, [pc, #216]	@ (8002638 <HAL_RCC_OscConfig+0x270>)
 800255e:	2201      	movs	r2, #1
 8002560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002562:	f7ff fc6b 	bl	8001e3c <HAL_GetTick>
 8002566:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002568:	e008      	b.n	800257c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800256a:	f7ff fc67 	bl	8001e3c <HAL_GetTick>
 800256e:	4602      	mov	r2, r0
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	2b02      	cmp	r3, #2
 8002576:	d901      	bls.n	800257c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e1a1      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800257c:	4b2d      	ldr	r3, [pc, #180]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0302 	and.w	r3, r3, #2
 8002584:	2b00      	cmp	r3, #0
 8002586:	d0f0      	beq.n	800256a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002588:	4b2a      	ldr	r3, [pc, #168]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	695b      	ldr	r3, [r3, #20]
 8002594:	00db      	lsls	r3, r3, #3
 8002596:	4927      	ldr	r1, [pc, #156]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002598:	4313      	orrs	r3, r2
 800259a:	600b      	str	r3, [r1, #0]
 800259c:	e015      	b.n	80025ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800259e:	4b26      	ldr	r3, [pc, #152]	@ (8002638 <HAL_RCC_OscConfig+0x270>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a4:	f7ff fc4a 	bl	8001e3c <HAL_GetTick>
 80025a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025aa:	e008      	b.n	80025be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025ac:	f7ff fc46 	bl	8001e3c <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d901      	bls.n	80025be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e180      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025be:	4b1d      	ldr	r3, [pc, #116]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d1f0      	bne.n	80025ac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0308 	and.w	r3, r3, #8
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d03a      	beq.n	800264c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	699b      	ldr	r3, [r3, #24]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d019      	beq.n	8002612 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025de:	4b17      	ldr	r3, [pc, #92]	@ (800263c <HAL_RCC_OscConfig+0x274>)
 80025e0:	2201      	movs	r2, #1
 80025e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025e4:	f7ff fc2a 	bl	8001e3c <HAL_GetTick>
 80025e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ea:	e008      	b.n	80025fe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025ec:	f7ff fc26 	bl	8001e3c <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e160      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002634 <HAL_RCC_OscConfig+0x26c>)
 8002600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d0f0      	beq.n	80025ec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800260a:	2001      	movs	r0, #1
 800260c:	f000 fa9c 	bl	8002b48 <RCC_Delay>
 8002610:	e01c      	b.n	800264c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002612:	4b0a      	ldr	r3, [pc, #40]	@ (800263c <HAL_RCC_OscConfig+0x274>)
 8002614:	2200      	movs	r2, #0
 8002616:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002618:	f7ff fc10 	bl	8001e3c <HAL_GetTick>
 800261c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800261e:	e00f      	b.n	8002640 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002620:	f7ff fc0c 	bl	8001e3c <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b02      	cmp	r3, #2
 800262c:	d908      	bls.n	8002640 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e146      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>
 8002632:	bf00      	nop
 8002634:	40021000 	.word	0x40021000
 8002638:	42420000 	.word	0x42420000
 800263c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002640:	4b92      	ldr	r3, [pc, #584]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 8002642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002644:	f003 0302 	and.w	r3, r3, #2
 8002648:	2b00      	cmp	r3, #0
 800264a:	d1e9      	bne.n	8002620 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0304 	and.w	r3, r3, #4
 8002654:	2b00      	cmp	r3, #0
 8002656:	f000 80a6 	beq.w	80027a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800265a:	2300      	movs	r3, #0
 800265c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800265e:	4b8b      	ldr	r3, [pc, #556]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 8002660:	69db      	ldr	r3, [r3, #28]
 8002662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d10d      	bne.n	8002686 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800266a:	4b88      	ldr	r3, [pc, #544]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 800266c:	69db      	ldr	r3, [r3, #28]
 800266e:	4a87      	ldr	r2, [pc, #540]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 8002670:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002674:	61d3      	str	r3, [r2, #28]
 8002676:	4b85      	ldr	r3, [pc, #532]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 8002678:	69db      	ldr	r3, [r3, #28]
 800267a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800267e:	60bb      	str	r3, [r7, #8]
 8002680:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002682:	2301      	movs	r3, #1
 8002684:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002686:	4b82      	ldr	r3, [pc, #520]	@ (8002890 <HAL_RCC_OscConfig+0x4c8>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800268e:	2b00      	cmp	r3, #0
 8002690:	d118      	bne.n	80026c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002692:	4b7f      	ldr	r3, [pc, #508]	@ (8002890 <HAL_RCC_OscConfig+0x4c8>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a7e      	ldr	r2, [pc, #504]	@ (8002890 <HAL_RCC_OscConfig+0x4c8>)
 8002698:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800269c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800269e:	f7ff fbcd 	bl	8001e3c <HAL_GetTick>
 80026a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026a4:	e008      	b.n	80026b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026a6:	f7ff fbc9 	bl	8001e3c <HAL_GetTick>
 80026aa:	4602      	mov	r2, r0
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	2b64      	cmp	r3, #100	@ 0x64
 80026b2:	d901      	bls.n	80026b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e103      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b8:	4b75      	ldr	r3, [pc, #468]	@ (8002890 <HAL_RCC_OscConfig+0x4c8>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d0f0      	beq.n	80026a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d106      	bne.n	80026da <HAL_RCC_OscConfig+0x312>
 80026cc:	4b6f      	ldr	r3, [pc, #444]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 80026ce:	6a1b      	ldr	r3, [r3, #32]
 80026d0:	4a6e      	ldr	r2, [pc, #440]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 80026d2:	f043 0301 	orr.w	r3, r3, #1
 80026d6:	6213      	str	r3, [r2, #32]
 80026d8:	e02d      	b.n	8002736 <HAL_RCC_OscConfig+0x36e>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d10c      	bne.n	80026fc <HAL_RCC_OscConfig+0x334>
 80026e2:	4b6a      	ldr	r3, [pc, #424]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 80026e4:	6a1b      	ldr	r3, [r3, #32]
 80026e6:	4a69      	ldr	r2, [pc, #420]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 80026e8:	f023 0301 	bic.w	r3, r3, #1
 80026ec:	6213      	str	r3, [r2, #32]
 80026ee:	4b67      	ldr	r3, [pc, #412]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 80026f0:	6a1b      	ldr	r3, [r3, #32]
 80026f2:	4a66      	ldr	r2, [pc, #408]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 80026f4:	f023 0304 	bic.w	r3, r3, #4
 80026f8:	6213      	str	r3, [r2, #32]
 80026fa:	e01c      	b.n	8002736 <HAL_RCC_OscConfig+0x36e>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	2b05      	cmp	r3, #5
 8002702:	d10c      	bne.n	800271e <HAL_RCC_OscConfig+0x356>
 8002704:	4b61      	ldr	r3, [pc, #388]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 8002706:	6a1b      	ldr	r3, [r3, #32]
 8002708:	4a60      	ldr	r2, [pc, #384]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 800270a:	f043 0304 	orr.w	r3, r3, #4
 800270e:	6213      	str	r3, [r2, #32]
 8002710:	4b5e      	ldr	r3, [pc, #376]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 8002712:	6a1b      	ldr	r3, [r3, #32]
 8002714:	4a5d      	ldr	r2, [pc, #372]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 8002716:	f043 0301 	orr.w	r3, r3, #1
 800271a:	6213      	str	r3, [r2, #32]
 800271c:	e00b      	b.n	8002736 <HAL_RCC_OscConfig+0x36e>
 800271e:	4b5b      	ldr	r3, [pc, #364]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 8002720:	6a1b      	ldr	r3, [r3, #32]
 8002722:	4a5a      	ldr	r2, [pc, #360]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 8002724:	f023 0301 	bic.w	r3, r3, #1
 8002728:	6213      	str	r3, [r2, #32]
 800272a:	4b58      	ldr	r3, [pc, #352]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 800272c:	6a1b      	ldr	r3, [r3, #32]
 800272e:	4a57      	ldr	r2, [pc, #348]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 8002730:	f023 0304 	bic.w	r3, r3, #4
 8002734:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d015      	beq.n	800276a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800273e:	f7ff fb7d 	bl	8001e3c <HAL_GetTick>
 8002742:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002744:	e00a      	b.n	800275c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002746:	f7ff fb79 	bl	8001e3c <HAL_GetTick>
 800274a:	4602      	mov	r2, r0
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002754:	4293      	cmp	r3, r2
 8002756:	d901      	bls.n	800275c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	e0b1      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800275c:	4b4b      	ldr	r3, [pc, #300]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 800275e:	6a1b      	ldr	r3, [r3, #32]
 8002760:	f003 0302 	and.w	r3, r3, #2
 8002764:	2b00      	cmp	r3, #0
 8002766:	d0ee      	beq.n	8002746 <HAL_RCC_OscConfig+0x37e>
 8002768:	e014      	b.n	8002794 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800276a:	f7ff fb67 	bl	8001e3c <HAL_GetTick>
 800276e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002770:	e00a      	b.n	8002788 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002772:	f7ff fb63 	bl	8001e3c <HAL_GetTick>
 8002776:	4602      	mov	r2, r0
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002780:	4293      	cmp	r3, r2
 8002782:	d901      	bls.n	8002788 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e09b      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002788:	4b40      	ldr	r3, [pc, #256]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 800278a:	6a1b      	ldr	r3, [r3, #32]
 800278c:	f003 0302 	and.w	r3, r3, #2
 8002790:	2b00      	cmp	r3, #0
 8002792:	d1ee      	bne.n	8002772 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002794:	7dfb      	ldrb	r3, [r7, #23]
 8002796:	2b01      	cmp	r3, #1
 8002798:	d105      	bne.n	80027a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800279a:	4b3c      	ldr	r3, [pc, #240]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 800279c:	69db      	ldr	r3, [r3, #28]
 800279e:	4a3b      	ldr	r2, [pc, #236]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 80027a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	69db      	ldr	r3, [r3, #28]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	f000 8087 	beq.w	80028be <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027b0:	4b36      	ldr	r3, [pc, #216]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f003 030c 	and.w	r3, r3, #12
 80027b8:	2b08      	cmp	r3, #8
 80027ba:	d061      	beq.n	8002880 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	69db      	ldr	r3, [r3, #28]
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d146      	bne.n	8002852 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027c4:	4b33      	ldr	r3, [pc, #204]	@ (8002894 <HAL_RCC_OscConfig+0x4cc>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ca:	f7ff fb37 	bl	8001e3c <HAL_GetTick>
 80027ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027d0:	e008      	b.n	80027e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027d2:	f7ff fb33 	bl	8001e3c <HAL_GetTick>
 80027d6:	4602      	mov	r2, r0
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d901      	bls.n	80027e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e06d      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027e4:	4b29      	ldr	r3, [pc, #164]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d1f0      	bne.n	80027d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6a1b      	ldr	r3, [r3, #32]
 80027f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027f8:	d108      	bne.n	800280c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80027fa:	4b24      	ldr	r3, [pc, #144]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	4921      	ldr	r1, [pc, #132]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 8002808:	4313      	orrs	r3, r2
 800280a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800280c:	4b1f      	ldr	r3, [pc, #124]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a19      	ldr	r1, [r3, #32]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800281c:	430b      	orrs	r3, r1
 800281e:	491b      	ldr	r1, [pc, #108]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 8002820:	4313      	orrs	r3, r2
 8002822:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002824:	4b1b      	ldr	r3, [pc, #108]	@ (8002894 <HAL_RCC_OscConfig+0x4cc>)
 8002826:	2201      	movs	r2, #1
 8002828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800282a:	f7ff fb07 	bl	8001e3c <HAL_GetTick>
 800282e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002830:	e008      	b.n	8002844 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002832:	f7ff fb03 	bl	8001e3c <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	2b02      	cmp	r3, #2
 800283e:	d901      	bls.n	8002844 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e03d      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002844:	4b11      	ldr	r3, [pc, #68]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d0f0      	beq.n	8002832 <HAL_RCC_OscConfig+0x46a>
 8002850:	e035      	b.n	80028be <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002852:	4b10      	ldr	r3, [pc, #64]	@ (8002894 <HAL_RCC_OscConfig+0x4cc>)
 8002854:	2200      	movs	r2, #0
 8002856:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002858:	f7ff faf0 	bl	8001e3c <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800285e:	e008      	b.n	8002872 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002860:	f7ff faec 	bl	8001e3c <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b02      	cmp	r3, #2
 800286c:	d901      	bls.n	8002872 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e026      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002872:	4b06      	ldr	r3, [pc, #24]	@ (800288c <HAL_RCC_OscConfig+0x4c4>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d1f0      	bne.n	8002860 <HAL_RCC_OscConfig+0x498>
 800287e:	e01e      	b.n	80028be <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	69db      	ldr	r3, [r3, #28]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d107      	bne.n	8002898 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e019      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>
 800288c:	40021000 	.word	0x40021000
 8002890:	40007000 	.word	0x40007000
 8002894:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002898:	4b0b      	ldr	r3, [pc, #44]	@ (80028c8 <HAL_RCC_OscConfig+0x500>)
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a1b      	ldr	r3, [r3, #32]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d106      	bne.n	80028ba <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d001      	beq.n	80028be <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e000      	b.n	80028c0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80028be:	2300      	movs	r3, #0
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3718      	adds	r7, #24
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	40021000 	.word	0x40021000

080028cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d101      	bne.n	80028e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e0d0      	b.n	8002a82 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028e0:	4b6a      	ldr	r3, [pc, #424]	@ (8002a8c <HAL_RCC_ClockConfig+0x1c0>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0307 	and.w	r3, r3, #7
 80028e8:	683a      	ldr	r2, [r7, #0]
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d910      	bls.n	8002910 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ee:	4b67      	ldr	r3, [pc, #412]	@ (8002a8c <HAL_RCC_ClockConfig+0x1c0>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f023 0207 	bic.w	r2, r3, #7
 80028f6:	4965      	ldr	r1, [pc, #404]	@ (8002a8c <HAL_RCC_ClockConfig+0x1c0>)
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	4313      	orrs	r3, r2
 80028fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028fe:	4b63      	ldr	r3, [pc, #396]	@ (8002a8c <HAL_RCC_ClockConfig+0x1c0>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0307 	and.w	r3, r3, #7
 8002906:	683a      	ldr	r2, [r7, #0]
 8002908:	429a      	cmp	r2, r3
 800290a:	d001      	beq.n	8002910 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e0b8      	b.n	8002a82 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0302 	and.w	r3, r3, #2
 8002918:	2b00      	cmp	r3, #0
 800291a:	d020      	beq.n	800295e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0304 	and.w	r3, r3, #4
 8002924:	2b00      	cmp	r3, #0
 8002926:	d005      	beq.n	8002934 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002928:	4b59      	ldr	r3, [pc, #356]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	4a58      	ldr	r2, [pc, #352]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 800292e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002932:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0308 	and.w	r3, r3, #8
 800293c:	2b00      	cmp	r3, #0
 800293e:	d005      	beq.n	800294c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002940:	4b53      	ldr	r3, [pc, #332]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	4a52      	ldr	r2, [pc, #328]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 8002946:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800294a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800294c:	4b50      	ldr	r3, [pc, #320]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	494d      	ldr	r1, [pc, #308]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 800295a:	4313      	orrs	r3, r2
 800295c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0301 	and.w	r3, r3, #1
 8002966:	2b00      	cmp	r3, #0
 8002968:	d040      	beq.n	80029ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	2b01      	cmp	r3, #1
 8002970:	d107      	bne.n	8002982 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002972:	4b47      	ldr	r3, [pc, #284]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d115      	bne.n	80029aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e07f      	b.n	8002a82 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b02      	cmp	r3, #2
 8002988:	d107      	bne.n	800299a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800298a:	4b41      	ldr	r3, [pc, #260]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d109      	bne.n	80029aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e073      	b.n	8002a82 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800299a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0302 	and.w	r3, r3, #2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d101      	bne.n	80029aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e06b      	b.n	8002a82 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029aa:	4b39      	ldr	r3, [pc, #228]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	f023 0203 	bic.w	r2, r3, #3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	4936      	ldr	r1, [pc, #216]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029bc:	f7ff fa3e 	bl	8001e3c <HAL_GetTick>
 80029c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029c2:	e00a      	b.n	80029da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029c4:	f7ff fa3a 	bl	8001e3c <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e053      	b.n	8002a82 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029da:	4b2d      	ldr	r3, [pc, #180]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f003 020c 	and.w	r2, r3, #12
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d1eb      	bne.n	80029c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029ec:	4b27      	ldr	r3, [pc, #156]	@ (8002a8c <HAL_RCC_ClockConfig+0x1c0>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0307 	and.w	r3, r3, #7
 80029f4:	683a      	ldr	r2, [r7, #0]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d210      	bcs.n	8002a1c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029fa:	4b24      	ldr	r3, [pc, #144]	@ (8002a8c <HAL_RCC_ClockConfig+0x1c0>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f023 0207 	bic.w	r2, r3, #7
 8002a02:	4922      	ldr	r1, [pc, #136]	@ (8002a8c <HAL_RCC_ClockConfig+0x1c0>)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a0a:	4b20      	ldr	r3, [pc, #128]	@ (8002a8c <HAL_RCC_ClockConfig+0x1c0>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0307 	and.w	r3, r3, #7
 8002a12:	683a      	ldr	r2, [r7, #0]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d001      	beq.n	8002a1c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e032      	b.n	8002a82 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0304 	and.w	r3, r3, #4
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d008      	beq.n	8002a3a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a28:	4b19      	ldr	r3, [pc, #100]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	4916      	ldr	r1, [pc, #88]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0308 	and.w	r3, r3, #8
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d009      	beq.n	8002a5a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a46:	4b12      	ldr	r3, [pc, #72]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	00db      	lsls	r3, r3, #3
 8002a54:	490e      	ldr	r1, [pc, #56]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a5a:	f000 f821 	bl	8002aa0 <HAL_RCC_GetSysClockFreq>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	4b0b      	ldr	r3, [pc, #44]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	091b      	lsrs	r3, r3, #4
 8002a66:	f003 030f 	and.w	r3, r3, #15
 8002a6a:	490a      	ldr	r1, [pc, #40]	@ (8002a94 <HAL_RCC_ClockConfig+0x1c8>)
 8002a6c:	5ccb      	ldrb	r3, [r1, r3]
 8002a6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a72:	4a09      	ldr	r2, [pc, #36]	@ (8002a98 <HAL_RCC_ClockConfig+0x1cc>)
 8002a74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a76:	4b09      	ldr	r3, [pc, #36]	@ (8002a9c <HAL_RCC_ClockConfig+0x1d0>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7ff f99c 	bl	8001db8 <HAL_InitTick>

  return HAL_OK;
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	40022000 	.word	0x40022000
 8002a90:	40021000 	.word	0x40021000
 8002a94:	08003b04 	.word	0x08003b04
 8002a98:	20000004 	.word	0x20000004
 8002a9c:	20000014 	.word	0x20000014

08002aa0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b087      	sub	sp, #28
 8002aa4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	60fb      	str	r3, [r7, #12]
 8002aaa:	2300      	movs	r3, #0
 8002aac:	60bb      	str	r3, [r7, #8]
 8002aae:	2300      	movs	r3, #0
 8002ab0:	617b      	str	r3, [r7, #20]
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002aba:	4b1e      	ldr	r3, [pc, #120]	@ (8002b34 <HAL_RCC_GetSysClockFreq+0x94>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f003 030c 	and.w	r3, r3, #12
 8002ac6:	2b04      	cmp	r3, #4
 8002ac8:	d002      	beq.n	8002ad0 <HAL_RCC_GetSysClockFreq+0x30>
 8002aca:	2b08      	cmp	r3, #8
 8002acc:	d003      	beq.n	8002ad6 <HAL_RCC_GetSysClockFreq+0x36>
 8002ace:	e027      	b.n	8002b20 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ad0:	4b19      	ldr	r3, [pc, #100]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ad2:	613b      	str	r3, [r7, #16]
      break;
 8002ad4:	e027      	b.n	8002b26 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	0c9b      	lsrs	r3, r3, #18
 8002ada:	f003 030f 	and.w	r3, r3, #15
 8002ade:	4a17      	ldr	r2, [pc, #92]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ae0:	5cd3      	ldrb	r3, [r2, r3]
 8002ae2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d010      	beq.n	8002b10 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002aee:	4b11      	ldr	r3, [pc, #68]	@ (8002b34 <HAL_RCC_GetSysClockFreq+0x94>)
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	0c5b      	lsrs	r3, r3, #17
 8002af4:	f003 0301 	and.w	r3, r3, #1
 8002af8:	4a11      	ldr	r2, [pc, #68]	@ (8002b40 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002afa:	5cd3      	ldrb	r3, [r2, r3]
 8002afc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a0d      	ldr	r2, [pc, #52]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b02:	fb03 f202 	mul.w	r2, r3, r2
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b0c:	617b      	str	r3, [r7, #20]
 8002b0e:	e004      	b.n	8002b1a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	4a0c      	ldr	r2, [pc, #48]	@ (8002b44 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b14:	fb02 f303 	mul.w	r3, r2, r3
 8002b18:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	613b      	str	r3, [r7, #16]
      break;
 8002b1e:	e002      	b.n	8002b26 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b20:	4b05      	ldr	r3, [pc, #20]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b22:	613b      	str	r3, [r7, #16]
      break;
 8002b24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b26:	693b      	ldr	r3, [r7, #16]
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	371c      	adds	r7, #28
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bc80      	pop	{r7}
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	40021000 	.word	0x40021000
 8002b38:	007a1200 	.word	0x007a1200
 8002b3c:	08003b1c 	.word	0x08003b1c
 8002b40:	08003b2c 	.word	0x08003b2c
 8002b44:	003d0900 	.word	0x003d0900

08002b48 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b50:	4b0a      	ldr	r3, [pc, #40]	@ (8002b7c <RCC_Delay+0x34>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a0a      	ldr	r2, [pc, #40]	@ (8002b80 <RCC_Delay+0x38>)
 8002b56:	fba2 2303 	umull	r2, r3, r2, r3
 8002b5a:	0a5b      	lsrs	r3, r3, #9
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	fb02 f303 	mul.w	r3, r2, r3
 8002b62:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002b64:	bf00      	nop
  }
  while (Delay --);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	1e5a      	subs	r2, r3, #1
 8002b6a:	60fa      	str	r2, [r7, #12]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d1f9      	bne.n	8002b64 <RCC_Delay+0x1c>
}
 8002b70:	bf00      	nop
 8002b72:	bf00      	nop
 8002b74:	3714      	adds	r7, #20
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bc80      	pop	{r7}
 8002b7a:	4770      	bx	lr
 8002b7c:	20000004 	.word	0x20000004
 8002b80:	10624dd3 	.word	0x10624dd3

08002b84 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d101      	bne.n	8002b96 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e041      	b.n	8002c1a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d106      	bne.n	8002bb0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f7fe fd48 	bl	8001640 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2202      	movs	r2, #2
 8002bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	3304      	adds	r3, #4
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4610      	mov	r0, r2
 8002bc4:	f000 f992 	bl	8002eec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3708      	adds	r7, #8
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
	...

08002c24 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d109      	bne.n	8002c48 <HAL_TIM_PWM_Start+0x24>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	bf14      	ite	ne
 8002c40:	2301      	movne	r3, #1
 8002c42:	2300      	moveq	r3, #0
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	e022      	b.n	8002c8e <HAL_TIM_PWM_Start+0x6a>
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	2b04      	cmp	r3, #4
 8002c4c:	d109      	bne.n	8002c62 <HAL_TIM_PWM_Start+0x3e>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	bf14      	ite	ne
 8002c5a:	2301      	movne	r3, #1
 8002c5c:	2300      	moveq	r3, #0
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	e015      	b.n	8002c8e <HAL_TIM_PWM_Start+0x6a>
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	2b08      	cmp	r3, #8
 8002c66:	d109      	bne.n	8002c7c <HAL_TIM_PWM_Start+0x58>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	bf14      	ite	ne
 8002c74:	2301      	movne	r3, #1
 8002c76:	2300      	moveq	r3, #0
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	e008      	b.n	8002c8e <HAL_TIM_PWM_Start+0x6a>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	bf14      	ite	ne
 8002c88:	2301      	movne	r3, #1
 8002c8a:	2300      	moveq	r3, #0
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d001      	beq.n	8002c96 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e05e      	b.n	8002d54 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d104      	bne.n	8002ca6 <HAL_TIM_PWM_Start+0x82>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2202      	movs	r2, #2
 8002ca0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ca4:	e013      	b.n	8002cce <HAL_TIM_PWM_Start+0xaa>
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	2b04      	cmp	r3, #4
 8002caa:	d104      	bne.n	8002cb6 <HAL_TIM_PWM_Start+0x92>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2202      	movs	r2, #2
 8002cb0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002cb4:	e00b      	b.n	8002cce <HAL_TIM_PWM_Start+0xaa>
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	2b08      	cmp	r3, #8
 8002cba:	d104      	bne.n	8002cc6 <HAL_TIM_PWM_Start+0xa2>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002cc4:	e003      	b.n	8002cce <HAL_TIM_PWM_Start+0xaa>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2202      	movs	r2, #2
 8002cca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	6839      	ldr	r1, [r7, #0]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f000 fafe 	bl	80032d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a1e      	ldr	r2, [pc, #120]	@ (8002d5c <HAL_TIM_PWM_Start+0x138>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d107      	bne.n	8002cf6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002cf4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a18      	ldr	r2, [pc, #96]	@ (8002d5c <HAL_TIM_PWM_Start+0x138>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d00e      	beq.n	8002d1e <HAL_TIM_PWM_Start+0xfa>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d08:	d009      	beq.n	8002d1e <HAL_TIM_PWM_Start+0xfa>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a14      	ldr	r2, [pc, #80]	@ (8002d60 <HAL_TIM_PWM_Start+0x13c>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d004      	beq.n	8002d1e <HAL_TIM_PWM_Start+0xfa>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a12      	ldr	r2, [pc, #72]	@ (8002d64 <HAL_TIM_PWM_Start+0x140>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d111      	bne.n	8002d42 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f003 0307 	and.w	r3, r3, #7
 8002d28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2b06      	cmp	r3, #6
 8002d2e:	d010      	beq.n	8002d52 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f042 0201 	orr.w	r2, r2, #1
 8002d3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d40:	e007      	b.n	8002d52 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f042 0201 	orr.w	r2, r2, #1
 8002d50:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d52:	2300      	movs	r3, #0
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3710      	adds	r7, #16
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	40012c00 	.word	0x40012c00
 8002d60:	40000400 	.word	0x40000400
 8002d64:	40000800 	.word	0x40000800

08002d68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b086      	sub	sp, #24
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d74:	2300      	movs	r3, #0
 8002d76:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d101      	bne.n	8002d86 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002d82:	2302      	movs	r3, #2
 8002d84:	e0ae      	b.n	8002ee4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2201      	movs	r2, #1
 8002d8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2b0c      	cmp	r3, #12
 8002d92:	f200 809f 	bhi.w	8002ed4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002d96:	a201      	add	r2, pc, #4	@ (adr r2, 8002d9c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d9c:	08002dd1 	.word	0x08002dd1
 8002da0:	08002ed5 	.word	0x08002ed5
 8002da4:	08002ed5 	.word	0x08002ed5
 8002da8:	08002ed5 	.word	0x08002ed5
 8002dac:	08002e11 	.word	0x08002e11
 8002db0:	08002ed5 	.word	0x08002ed5
 8002db4:	08002ed5 	.word	0x08002ed5
 8002db8:	08002ed5 	.word	0x08002ed5
 8002dbc:	08002e53 	.word	0x08002e53
 8002dc0:	08002ed5 	.word	0x08002ed5
 8002dc4:	08002ed5 	.word	0x08002ed5
 8002dc8:	08002ed5 	.word	0x08002ed5
 8002dcc:	08002e93 	.word	0x08002e93
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	68b9      	ldr	r1, [r7, #8]
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f000 f8f6 	bl	8002fc8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	699a      	ldr	r2, [r3, #24]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f042 0208 	orr.w	r2, r2, #8
 8002dea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	699a      	ldr	r2, [r3, #24]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f022 0204 	bic.w	r2, r2, #4
 8002dfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6999      	ldr	r1, [r3, #24]
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	691a      	ldr	r2, [r3, #16]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	430a      	orrs	r2, r1
 8002e0c:	619a      	str	r2, [r3, #24]
      break;
 8002e0e:	e064      	b.n	8002eda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	68b9      	ldr	r1, [r7, #8]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f000 f93c 	bl	8003094 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	699a      	ldr	r2, [r3, #24]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	699a      	ldr	r2, [r3, #24]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	6999      	ldr	r1, [r3, #24]
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	021a      	lsls	r2, r3, #8
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	430a      	orrs	r2, r1
 8002e4e:	619a      	str	r2, [r3, #24]
      break;
 8002e50:	e043      	b.n	8002eda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	68b9      	ldr	r1, [r7, #8]
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f000 f985 	bl	8003168 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	69da      	ldr	r2, [r3, #28]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f042 0208 	orr.w	r2, r2, #8
 8002e6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	69da      	ldr	r2, [r3, #28]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f022 0204 	bic.w	r2, r2, #4
 8002e7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	69d9      	ldr	r1, [r3, #28]
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	691a      	ldr	r2, [r3, #16]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	61da      	str	r2, [r3, #28]
      break;
 8002e90:	e023      	b.n	8002eda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	68b9      	ldr	r1, [r7, #8]
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f000 f9cf 	bl	800323c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	69da      	ldr	r2, [r3, #28]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002eac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	69da      	ldr	r2, [r3, #28]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ebc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	69d9      	ldr	r1, [r3, #28]
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	021a      	lsls	r2, r3, #8
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	61da      	str	r2, [r3, #28]
      break;
 8002ed2:	e002      	b.n	8002eda <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	75fb      	strb	r3, [r7, #23]
      break;
 8002ed8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002ee2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3718      	adds	r7, #24
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b085      	sub	sp, #20
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4a2f      	ldr	r2, [pc, #188]	@ (8002fbc <TIM_Base_SetConfig+0xd0>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d00b      	beq.n	8002f1c <TIM_Base_SetConfig+0x30>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f0a:	d007      	beq.n	8002f1c <TIM_Base_SetConfig+0x30>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a2c      	ldr	r2, [pc, #176]	@ (8002fc0 <TIM_Base_SetConfig+0xd4>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d003      	beq.n	8002f1c <TIM_Base_SetConfig+0x30>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a2b      	ldr	r2, [pc, #172]	@ (8002fc4 <TIM_Base_SetConfig+0xd8>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d108      	bne.n	8002f2e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	68fa      	ldr	r2, [r7, #12]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a22      	ldr	r2, [pc, #136]	@ (8002fbc <TIM_Base_SetConfig+0xd0>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d00b      	beq.n	8002f4e <TIM_Base_SetConfig+0x62>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f3c:	d007      	beq.n	8002f4e <TIM_Base_SetConfig+0x62>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a1f      	ldr	r2, [pc, #124]	@ (8002fc0 <TIM_Base_SetConfig+0xd4>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d003      	beq.n	8002f4e <TIM_Base_SetConfig+0x62>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a1e      	ldr	r2, [pc, #120]	@ (8002fc4 <TIM_Base_SetConfig+0xd8>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d108      	bne.n	8002f60 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	68fa      	ldr	r2, [r7, #12]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	68fa      	ldr	r2, [r7, #12]
 8002f72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	689a      	ldr	r2, [r3, #8]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a0d      	ldr	r2, [pc, #52]	@ (8002fbc <TIM_Base_SetConfig+0xd0>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d103      	bne.n	8002f94 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	691a      	ldr	r2, [r3, #16]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2201      	movs	r2, #1
 8002f98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d005      	beq.n	8002fb2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	f023 0201 	bic.w	r2, r3, #1
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	611a      	str	r2, [r3, #16]
  }
}
 8002fb2:	bf00      	nop
 8002fb4:	3714      	adds	r7, #20
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bc80      	pop	{r7}
 8002fba:	4770      	bx	lr
 8002fbc:	40012c00 	.word	0x40012c00
 8002fc0:	40000400 	.word	0x40000400
 8002fc4:	40000800 	.word	0x40000800

08002fc8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b087      	sub	sp, #28
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a1b      	ldr	r3, [r3, #32]
 8002fd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a1b      	ldr	r3, [r3, #32]
 8002fdc:	f023 0201 	bic.w	r2, r3, #1
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	699b      	ldr	r3, [r3, #24]
 8002fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f023 0303 	bic.w	r3, r3, #3
 8002ffe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	68fa      	ldr	r2, [r7, #12]
 8003006:	4313      	orrs	r3, r2
 8003008:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	f023 0302 	bic.w	r3, r3, #2
 8003010:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	697a      	ldr	r2, [r7, #20]
 8003018:	4313      	orrs	r3, r2
 800301a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a1c      	ldr	r2, [pc, #112]	@ (8003090 <TIM_OC1_SetConfig+0xc8>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d10c      	bne.n	800303e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	f023 0308 	bic.w	r3, r3, #8
 800302a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	697a      	ldr	r2, [r7, #20]
 8003032:	4313      	orrs	r3, r2
 8003034:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	f023 0304 	bic.w	r3, r3, #4
 800303c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a13      	ldr	r2, [pc, #76]	@ (8003090 <TIM_OC1_SetConfig+0xc8>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d111      	bne.n	800306a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800304c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003054:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	4313      	orrs	r3, r2
 800305e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	4313      	orrs	r3, r2
 8003068:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	68fa      	ldr	r2, [r7, #12]
 8003074:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	685a      	ldr	r2, [r3, #4]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	697a      	ldr	r2, [r7, #20]
 8003082:	621a      	str	r2, [r3, #32]
}
 8003084:	bf00      	nop
 8003086:	371c      	adds	r7, #28
 8003088:	46bd      	mov	sp, r7
 800308a:	bc80      	pop	{r7}
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	40012c00 	.word	0x40012c00

08003094 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003094:	b480      	push	{r7}
 8003096:	b087      	sub	sp, #28
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a1b      	ldr	r3, [r3, #32]
 80030a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	f023 0210 	bic.w	r2, r3, #16
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	699b      	ldr	r3, [r3, #24]
 80030ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80030c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	021b      	lsls	r3, r3, #8
 80030d2:	68fa      	ldr	r2, [r7, #12]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	f023 0320 	bic.w	r3, r3, #32
 80030de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	011b      	lsls	r3, r3, #4
 80030e6:	697a      	ldr	r2, [r7, #20]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	4a1d      	ldr	r2, [pc, #116]	@ (8003164 <TIM_OC2_SetConfig+0xd0>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d10d      	bne.n	8003110 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80030fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	011b      	lsls	r3, r3, #4
 8003102:	697a      	ldr	r2, [r7, #20]
 8003104:	4313      	orrs	r3, r2
 8003106:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800310e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	4a14      	ldr	r2, [pc, #80]	@ (8003164 <TIM_OC2_SetConfig+0xd0>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d113      	bne.n	8003140 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800311e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003126:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	695b      	ldr	r3, [r3, #20]
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	693a      	ldr	r2, [r7, #16]
 8003130:	4313      	orrs	r3, r2
 8003132:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	693a      	ldr	r2, [r7, #16]
 800313c:	4313      	orrs	r3, r2
 800313e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	693a      	ldr	r2, [r7, #16]
 8003144:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	68fa      	ldr	r2, [r7, #12]
 800314a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	685a      	ldr	r2, [r3, #4]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	697a      	ldr	r2, [r7, #20]
 8003158:	621a      	str	r2, [r3, #32]
}
 800315a:	bf00      	nop
 800315c:	371c      	adds	r7, #28
 800315e:	46bd      	mov	sp, r7
 8003160:	bc80      	pop	{r7}
 8003162:	4770      	bx	lr
 8003164:	40012c00 	.word	0x40012c00

08003168 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003168:	b480      	push	{r7}
 800316a:	b087      	sub	sp, #28
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6a1b      	ldr	r3, [r3, #32]
 800317c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003196:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f023 0303 	bic.w	r3, r3, #3
 800319e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68fa      	ldr	r2, [r7, #12]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80031b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	021b      	lsls	r3, r3, #8
 80031b8:	697a      	ldr	r2, [r7, #20]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003238 <TIM_OC3_SetConfig+0xd0>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d10d      	bne.n	80031e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80031cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	021b      	lsls	r3, r3, #8
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80031e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a14      	ldr	r2, [pc, #80]	@ (8003238 <TIM_OC3_SetConfig+0xd0>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d113      	bne.n	8003212 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80031f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80031f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	011b      	lsls	r3, r3, #4
 8003200:	693a      	ldr	r2, [r7, #16]
 8003202:	4313      	orrs	r3, r2
 8003204:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	699b      	ldr	r3, [r3, #24]
 800320a:	011b      	lsls	r3, r3, #4
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	4313      	orrs	r3, r2
 8003210:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	693a      	ldr	r2, [r7, #16]
 8003216:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68fa      	ldr	r2, [r7, #12]
 800321c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	685a      	ldr	r2, [r3, #4]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	621a      	str	r2, [r3, #32]
}
 800322c:	bf00      	nop
 800322e:	371c      	adds	r7, #28
 8003230:	46bd      	mov	sp, r7
 8003232:	bc80      	pop	{r7}
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40012c00 	.word	0x40012c00

0800323c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800323c:	b480      	push	{r7}
 800323e:	b087      	sub	sp, #28
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a1b      	ldr	r3, [r3, #32]
 800324a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a1b      	ldr	r3, [r3, #32]
 8003250:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	69db      	ldr	r3, [r3, #28]
 8003262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800326a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003272:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	021b      	lsls	r3, r3, #8
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	4313      	orrs	r3, r2
 800327e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003286:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	031b      	lsls	r3, r3, #12
 800328e:	693a      	ldr	r2, [r7, #16]
 8003290:	4313      	orrs	r3, r2
 8003292:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4a0f      	ldr	r2, [pc, #60]	@ (80032d4 <TIM_OC4_SetConfig+0x98>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d109      	bne.n	80032b0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	695b      	ldr	r3, [r3, #20]
 80032a8:	019b      	lsls	r3, r3, #6
 80032aa:	697a      	ldr	r2, [r7, #20]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	68fa      	ldr	r2, [r7, #12]
 80032ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685a      	ldr	r2, [r3, #4]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	621a      	str	r2, [r3, #32]
}
 80032ca:	bf00      	nop
 80032cc:	371c      	adds	r7, #28
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bc80      	pop	{r7}
 80032d2:	4770      	bx	lr
 80032d4:	40012c00 	.word	0x40012c00

080032d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80032d8:	b480      	push	{r7}
 80032da:	b087      	sub	sp, #28
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	f003 031f 	and.w	r3, r3, #31
 80032ea:	2201      	movs	r2, #1
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6a1a      	ldr	r2, [r3, #32]
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	43db      	mvns	r3, r3
 80032fa:	401a      	ands	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6a1a      	ldr	r2, [r3, #32]
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	f003 031f 	and.w	r3, r3, #31
 800330a:	6879      	ldr	r1, [r7, #4]
 800330c:	fa01 f303 	lsl.w	r3, r1, r3
 8003310:	431a      	orrs	r2, r3
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	621a      	str	r2, [r3, #32]
}
 8003316:	bf00      	nop
 8003318:	371c      	adds	r7, #28
 800331a:	46bd      	mov	sp, r7
 800331c:	bc80      	pop	{r7}
 800331e:	4770      	bx	lr

08003320 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003320:	b480      	push	{r7}
 8003322:	b085      	sub	sp, #20
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003330:	2b01      	cmp	r3, #1
 8003332:	d101      	bne.n	8003338 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003334:	2302      	movs	r3, #2
 8003336:	e046      	b.n	80033c6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2202      	movs	r2, #2
 8003344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800335e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	4313      	orrs	r3, r2
 8003368:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a16      	ldr	r2, [pc, #88]	@ (80033d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d00e      	beq.n	800339a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003384:	d009      	beq.n	800339a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a12      	ldr	r2, [pc, #72]	@ (80033d4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d004      	beq.n	800339a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a10      	ldr	r2, [pc, #64]	@ (80033d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d10c      	bne.n	80033b4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80033a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	68ba      	ldr	r2, [r7, #8]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	68ba      	ldr	r2, [r7, #8]
 80033b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3714      	adds	r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bc80      	pop	{r7}
 80033ce:	4770      	bx	lr
 80033d0:	40012c00 	.word	0x40012c00
 80033d4:	40000400 	.word	0x40000400
 80033d8:	40000800 	.word	0x40000800

080033dc <memset>:
 80033dc:	4603      	mov	r3, r0
 80033de:	4402      	add	r2, r0
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d100      	bne.n	80033e6 <memset+0xa>
 80033e4:	4770      	bx	lr
 80033e6:	f803 1b01 	strb.w	r1, [r3], #1
 80033ea:	e7f9      	b.n	80033e0 <memset+0x4>

080033ec <__libc_init_array>:
 80033ec:	b570      	push	{r4, r5, r6, lr}
 80033ee:	2600      	movs	r6, #0
 80033f0:	4d0c      	ldr	r5, [pc, #48]	@ (8003424 <__libc_init_array+0x38>)
 80033f2:	4c0d      	ldr	r4, [pc, #52]	@ (8003428 <__libc_init_array+0x3c>)
 80033f4:	1b64      	subs	r4, r4, r5
 80033f6:	10a4      	asrs	r4, r4, #2
 80033f8:	42a6      	cmp	r6, r4
 80033fa:	d109      	bne.n	8003410 <__libc_init_array+0x24>
 80033fc:	f000 f81a 	bl	8003434 <_init>
 8003400:	2600      	movs	r6, #0
 8003402:	4d0a      	ldr	r5, [pc, #40]	@ (800342c <__libc_init_array+0x40>)
 8003404:	4c0a      	ldr	r4, [pc, #40]	@ (8003430 <__libc_init_array+0x44>)
 8003406:	1b64      	subs	r4, r4, r5
 8003408:	10a4      	asrs	r4, r4, #2
 800340a:	42a6      	cmp	r6, r4
 800340c:	d105      	bne.n	800341a <__libc_init_array+0x2e>
 800340e:	bd70      	pop	{r4, r5, r6, pc}
 8003410:	f855 3b04 	ldr.w	r3, [r5], #4
 8003414:	4798      	blx	r3
 8003416:	3601      	adds	r6, #1
 8003418:	e7ee      	b.n	80033f8 <__libc_init_array+0xc>
 800341a:	f855 3b04 	ldr.w	r3, [r5], #4
 800341e:	4798      	blx	r3
 8003420:	3601      	adds	r6, #1
 8003422:	e7f2      	b.n	800340a <__libc_init_array+0x1e>
 8003424:	08003b30 	.word	0x08003b30
 8003428:	08003b30 	.word	0x08003b30
 800342c:	08003b30 	.word	0x08003b30
 8003430:	08003b34 	.word	0x08003b34

08003434 <_init>:
 8003434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003436:	bf00      	nop
 8003438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800343a:	bc08      	pop	{r3}
 800343c:	469e      	mov	lr, r3
 800343e:	4770      	bx	lr

08003440 <_fini>:
 8003440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003442:	bf00      	nop
 8003444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003446:	bc08      	pop	{r3}
 8003448:	469e      	mov	lr, r3
 800344a:	4770      	bx	lr
