[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ParamOverloading/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 301
LIB: work
FILE: ${SURELOG_DIR}/tests/ParamOverloading/dut.sv
n<> u<300> t<Top_level_rule> c<1> l<2:1> el<44:1>
  n<> u<1> t<Null_rule> p<300> s<298> l<2:1> el<2:1>
  n<> u<298> t<Source_text> p<300> c<59> s<299> l<2:1> el<41:10>
    n<> u<59> t<Description> p<298> c<58> s<60> l<2:1> el<5:10>
      n<> u<58> t<Module_declaration> p<59> c<5> l<2:1> el<5:10>
        n<> u<5> t<Module_ansi_header> p<58> c<2> s<33> l<2:1> el<2:20>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<2:1> el<2:7>
          n<prim_subreg> u<3> t<STRING_CONST> p<5> s<4> l<2:8> el<2:19>
          n<> u<4> t<Package_import_declaration_list> p<5> l<2:19> el<2:19>
        n<> u<33> t<Non_port_module_item> p<58> c<32> s<56> l<3:4> el<3:38>
          n<> u<32> t<Module_or_generate_item> p<33> c<31> l<3:4> el<3:38>
            n<> u<31> t<Module_common_item> p<32> c<30> l<3:4> el<3:38>
              n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<3:4> el<3:38>
                n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<3:4> el<3:38>
                  n<> u<28> t<Parameter_declaration> p<29> c<18> l<3:4> el<3:37>
                    n<> u<18> t<Data_type_or_implicit> p<28> c<17> s<27> l<3:14> el<3:25>
                      n<> u<17> t<Data_type> p<18> c<6> l<3:14> el<3:25>
                        n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<3:14> el<3:19>
                        n<> u<16> t<Packed_dimension> p<17> c<15> l<3:20> el<3:25>
                          n<> u<15> t<Constant_range> p<16> c<10> l<3:21> el<3:24>
                            n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<3:21> el<3:22>
                              n<> u<9> t<Constant_primary> p<10> c<8> l<3:21> el<3:22>
                                n<> u<8> t<Primary_literal> p<9> c<7> l<3:21> el<3:22>
                                  n<4> u<7> t<INT_CONST> p<8> l<3:21> el<3:22>
                            n<> u<14> t<Constant_expression> p<15> c<13> l<3:23> el<3:24>
                              n<> u<13> t<Constant_primary> p<14> c<12> l<3:23> el<3:24>
                                n<> u<12> t<Primary_literal> p<13> c<11> l<3:23> el<3:24>
                                  n<0> u<11> t<INT_CONST> p<12> l<3:23> el<3:24>
                    n<> u<27> t<Param_assignment_list> p<28> c<26> l<3:26> el<3:37>
                      n<> u<26> t<Param_assignment> p<27> c<19> l<3:26> el<3:37>
                        n<RESVAL> u<19> t<STRING_CONST> p<26> s<25> l<3:26> el<3:32>
                        n<> u<25> t<Constant_param_expression> p<26> c<24> l<3:35> el<3:37>
                          n<> u<24> t<Constant_mintypmax_expression> p<25> c<23> l<3:35> el<3:37>
                            n<> u<23> t<Constant_expression> p<24> c<22> l<3:35> el<3:37>
                              n<> u<22> t<Constant_primary> p<23> c<21> l<3:35> el<3:37>
                                n<> u<21> t<Primary_literal> p<22> c<20> l<3:35> el<3:37>
                                  n<> u<20> t<Number_Tick0> p<21> l<3:35> el<3:37>
        n<> u<56> t<Non_port_module_item> p<58> c<55> s<57> l<4:4> el<4:25>
          n<> u<55> t<Module_or_generate_item> p<56> c<54> l<4:4> el<4:25>
            n<> u<54> t<Module_common_item> p<55> c<53> l<4:4> el<4:25>
              n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<4:4> el<4:25>
                n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<4:4> el<4:25>
                  n<> u<51> t<Data_declaration> p<52> c<50> l<4:4> el<4:25>
                    n<> u<50> t<Variable_declaration> p<51> c<35> l<4:4> el<4:25>
                      n<> u<35> t<Data_type> p<50> c<34> s<49> l<4:4> el<4:7>
                        n<> u<34> t<IntegerAtomType_Int> p<35> l<4:4> el<4:7>
                      n<> u<49> t<Variable_decl_assignment_list> p<50> c<48> l<4:8> el<4:24>
                        n<> u<48> t<Variable_decl_assignment> p<49> c<36> l<4:8> el<4:24>
                          n<a> u<36> t<STRING_CONST> p<48> s<47> l<4:8> el<4:9>
                          n<> u<47> t<Expression> p<48> c<46> l<4:12> el<4:24>
                            n<> u<46> t<Primary> p<47> c<45> l<4:12> el<4:24>
                              n<> u<45> t<Cast> p<46> c<40> l<4:12> el<4:24>
                                n<> u<40> t<Casting_type> p<45> c<39> s<44> l<4:12> el<4:15>
                                  n<int> u<39> t<Simple_type> p<40> c<38> l<4:12> el<4:15>
                                    n<> u<38> t<Integer_type> p<39> c<37> l<4:12> el<4:15>
                                      n<> u<37> t<IntegerAtomType_Int> p<38> l<4:12> el<4:15>
                                n<> u<44> t<Expression> p<45> c<43> l<4:17> el<4:23>
                                  n<> u<43> t<Primary> p<44> c<42> l<4:17> el<4:23>
                                    n<> u<42> t<Primary_literal> p<43> c<41> l<4:17> el<4:23>
                                      n<RESVAL> u<41> t<STRING_CONST> p<42> l<4:17> el<4:23>
        n<> u<57> t<ENDMODULE> p<58> l<5:1> el<5:10>
    n<// prim_subreg> u<60> t<LINE_COMMENT> p<298> s<163> l<5:11> el<5:25>
    n<> u<163> t<Description> p<298> c<162> s<164> l<7:1> el<22:10>
      n<> u<162> t<Module_declaration> p<163> c<64> l<7:1> el<22:10>
        n<> u<64> t<Module_ansi_header> p<162> c<61> s<110> l<7:1> el<7:27>
          n<module> u<61> t<Module_keyword> p<64> s<62> l<7:1> el<7:7>
          n<prim_subreg_shadow> u<62> t<STRING_CONST> p<64> s<63> l<7:8> el<7:26>
          n<> u<63> t<Package_import_declaration_list> p<64> l<7:26> el<7:26>
        n<> u<110> t<Non_port_module_item> p<162> c<109> s<141> l<8:4> el<11:16>
          n<> u<109> t<Module_or_generate_item> p<110> c<108> l<8:4> el<11:16>
            n<> u<108> t<Module_common_item> p<109> c<107> l<8:4> el<11:16>
              n<> u<107> t<Module_or_generate_item_declaration> p<108> c<106> l<8:4> el<11:16>
                n<> u<106> t<Package_or_generate_item_declaration> p<107> c<105> l<8:4> el<11:16>
                  n<> u<105> t<Data_declaration> p<106> c<104> l<8:4> el<11:16>
                    n<> u<104> t<Type_declaration> p<105> c<102> l<8:4> el<11:16>
                      n<> u<102> t<Data_type> p<104> c<66> s<103> l<8:12> el<11:5>
                        n<> u<66> t<Struct_union> p<102> c<65> s<67> l<8:12> el<8:18>
                          n<> u<65> t<Struct_keyword> p<66> l<8:12> el<8:18>
                        n<> u<67> t<Packed_keyword> p<102> s<84> l<8:19> el<8:25>
                        n<> u<84> t<Struct_union_member> p<102> c<80> s<101> l<9:7> el<9:21>
                          n<> u<80> t<Data_type_or_void> p<84> c<79> s<83> l<9:7> el<9:18>
                            n<> u<79> t<Data_type> p<80> c<68> l<9:7> el<9:18>
                              n<> u<68> t<IntVec_TypeLogic> p<79> s<78> l<9:7> el<9:12>
                              n<> u<78> t<Packed_dimension> p<79> c<77> l<9:13> el<9:18>
                                n<> u<77> t<Constant_range> p<78> c<72> l<9:14> el<9:17>
                                  n<> u<72> t<Constant_expression> p<77> c<71> s<76> l<9:14> el<9:15>
                                    n<> u<71> t<Constant_primary> p<72> c<70> l<9:14> el<9:15>
                                      n<> u<70> t<Primary_literal> p<71> c<69> l<9:14> el<9:15>
                                        n<2> u<69> t<INT_CONST> p<70> l<9:14> el<9:15>
                                  n<> u<76> t<Constant_expression> p<77> c<75> l<9:16> el<9:17>
                                    n<> u<75> t<Constant_primary> p<76> c<74> l<9:16> el<9:17>
                                      n<> u<74> t<Primary_literal> p<75> c<73> l<9:16> el<9:17>
                                        n<0> u<73> t<INT_CONST> p<74> l<9:16> el<9:17>
                          n<> u<83> t<Variable_decl_assignment_list> p<84> c<82> l<9:19> el<9:20>
                            n<> u<82> t<Variable_decl_assignment> p<83> c<81> l<9:19> el<9:20>
                              n<a> u<81> t<STRING_CONST> p<82> l<9:19> el<9:20>
                        n<> u<101> t<Struct_union_member> p<102> c<97> l<10:7> el<10:21>
                          n<> u<97> t<Data_type_or_void> p<101> c<96> s<100> l<10:7> el<10:18>
                            n<> u<96> t<Data_type> p<97> c<85> l<10:7> el<10:18>
                              n<> u<85> t<IntVec_TypeLogic> p<96> s<95> l<10:7> el<10:12>
                              n<> u<95> t<Packed_dimension> p<96> c<94> l<10:13> el<10:18>
                                n<> u<94> t<Constant_range> p<95> c<89> l<10:14> el<10:17>
                                  n<> u<89> t<Constant_expression> p<94> c<88> s<93> l<10:14> el<10:15>
                                    n<> u<88> t<Constant_primary> p<89> c<87> l<10:14> el<10:15>
                                      n<> u<87> t<Primary_literal> p<88> c<86> l<10:14> el<10:15>
                                        n<1> u<86> t<INT_CONST> p<87> l<10:14> el<10:15>
                                  n<> u<93> t<Constant_expression> p<94> c<92> l<10:16> el<10:17>
                                    n<> u<92> t<Constant_primary> p<93> c<91> l<10:16> el<10:17>
                                      n<> u<91> t<Primary_literal> p<92> c<90> l<10:16> el<10:17>
                                        n<0> u<90> t<INT_CONST> p<91> l<10:16> el<10:17>
                          n<> u<100> t<Variable_decl_assignment_list> p<101> c<99> l<10:19> el<10:20>
                            n<> u<99> t<Variable_decl_assignment> p<100> c<98> l<10:19> el<10:20>
                              n<b> u<98> t<STRING_CONST> p<99> l<10:19> el<10:20>
                      n<struct_ab> u<103> t<STRING_CONST> p<104> l<11:6> el<11:15>
        n<> u<141> t<Non_port_module_item> p<162> c<140> s<160> l<13:4> el<16:6>
          n<> u<140> t<Module_or_generate_item> p<141> c<139> l<13:4> el<16:6>
            n<> u<139> t<Module_common_item> p<140> c<138> l<13:4> el<16:6>
              n<> u<138> t<Module_or_generate_item_declaration> p<139> c<137> l<13:4> el<16:6>
                n<> u<137> t<Package_or_generate_item_declaration> p<138> c<136> l<13:4> el<16:6>
                  n<> u<136> t<Parameter_declaration> p<137> c<113> l<13:4> el<16:5>
                    n<> u<113> t<Data_type_or_implicit> p<136> c<112> s<135> l<13:14> el<13:23>
                      n<struct_ab> u<112> t<Data_type> p<113> c<111> l<13:14> el<13:23>
                        n<struct_ab> u<111> t<STRING_CONST> p<112> l<13:14> el<13:23>
                    n<> u<135> t<Param_assignment_list> p<136> c<134> l<13:24> el<16:5>
                      n<> u<134> t<Param_assignment> p<135> c<114> l<13:24> el<16:5>
                        n<RESVAL> u<114> t<STRING_CONST> p<134> s<133> l<13:24> el<13:30>
                        n<> u<133> t<Constant_param_expression> p<134> c<132> l<13:33> el<16:5>
                          n<> u<132> t<Constant_mintypmax_expression> p<133> c<131> l<13:33> el<16:5>
                            n<> u<131> t<Constant_expression> p<132> c<130> l<13:33> el<16:5>
                              n<> u<130> t<Constant_primary> p<131> c<129> l<13:33> el<16:5>
                                n<> u<129> t<Constant_assignment_pattern_expression> p<130> c<128> l<13:33> el<16:5>
                                  n<> u<128> t<Assignment_pattern_expression> p<129> c<127> l<13:33> el<16:5>
                                    n<> u<127> t<Assignment_pattern> p<128> c<116> l<13:33> el<16:5>
                                      n<> u<116> t<Structure_pattern_key> p<127> c<115> s<120> l<14:7> el<14:8>
                                        n<a> u<115> t<STRING_CONST> p<116> l<14:7> el<14:8>
                                      n<> u<120> t<Expression> p<127> c<119> s<122> l<14:10> el<14:12>
                                        n<> u<119> t<Primary> p<120> c<118> l<14:10> el<14:12>
                                          n<> u<118> t<Primary_literal> p<119> c<117> l<14:10> el<14:12>
                                            n<> u<117> t<Number_Tick0> p<118> l<14:10> el<14:12>
                                      n<> u<122> t<Structure_pattern_key> p<127> c<121> s<126> l<15:7> el<15:8>
                                        n<b> u<121> t<STRING_CONST> p<122> l<15:7> el<15:8>
                                      n<> u<126> t<Expression> p<127> c<125> l<15:10> el<15:12>
                                        n<> u<125> t<Primary> p<126> c<124> l<15:10> el<15:12>
                                          n<> u<124> t<Primary_literal> p<125> c<123> l<15:10> el<15:12>
                                            n<> u<123> t<Number_Tick1> p<124> l<15:10> el<15:12>
        n<> u<160> t<Non_port_module_item> p<162> c<159> s<161> l<18:4> el<20:19>
          n<> u<159> t<Module_or_generate_item> p<160> c<158> l<18:4> el<20:19>
            n<> u<158> t<Module_instantiation> p<159> c<142> l<18:4> el<20:19>
              n<prim_subreg> u<142> t<STRING_CONST> p<158> s<152> l<18:4> el<18:15>
              n<> u<152> t<Parameter_value_assignment> p<158> c<151> s<157> l<18:16> el<20:5>
                n<> u<151> t<Parameter_assignment_list> p<152> c<150> l<19:7> el<19:22>
                  n<> u<150> t<Named_parameter_assignment> p<151> c<143> l<19:7> el<19:22>
                    n<RESVAL> u<143> t<STRING_CONST> p<150> s<149> l<19:8> el<19:14>
                    n<> u<149> t<Param_expression> p<150> c<148> l<19:15> el<19:21>
                      n<> u<148> t<Mintypmax_expression> p<149> c<147> l<19:15> el<19:21>
                        n<> u<147> t<Expression> p<148> c<146> l<19:15> el<19:21>
                          n<> u<146> t<Primary> p<147> c<145> l<19:15> el<19:21>
                            n<> u<145> t<Primary_literal> p<146> c<144> l<19:15> el<19:21>
                              n<RESVAL> u<144> t<STRING_CONST> p<145> l<19:15> el<19:21>
              n<> u<157> t<Hierarchical_instance> p<158> c<154> l<20:6> el<20:18>
                n<> u<154> t<Name_of_instance> p<157> c<153> s<156> l<20:6> el<20:16>
                  n<staged_reg> u<153> t<STRING_CONST> p<154> l<20:6> el<20:16>
                n<> u<156> t<Port_connection_list> p<157> c<155> l<20:17> el<20:17>
                  n<> u<155> t<Ordered_port_connection> p<156> l<20:17> el<20:17>
        n<> u<161> t<ENDMODULE> p<162> l<22:1> el<22:10>
    n<// prim_subreg_shadow> u<164> t<LINE_COMMENT> p<298> s<297> l<22:11> el<22:32>
    n<> u<297> t<Description> p<298> c<296> l<24:1> el<41:10>
      n<> u<296> t<Module_declaration> p<297> c<168> l<24:1> el<41:10>
        n<> u<168> t<Module_ansi_header> p<296> c<165> s<214> l<24:1> el<24:12>
          n<module> u<165> t<Module_keyword> p<168> s<166> l<24:1> el<24:7>
          n<top> u<166> t<STRING_CONST> p<168> s<167> l<24:8> el<24:11>
          n<> u<167> t<Package_import_declaration_list> p<168> l<24:11> el<24:11>
        n<> u<214> t<Non_port_module_item> p<296> c<213> s<230> l<25:4> el<28:16>
          n<> u<213> t<Module_or_generate_item> p<214> c<212> l<25:4> el<28:16>
            n<> u<212> t<Module_common_item> p<213> c<211> l<25:4> el<28:16>
              n<> u<211> t<Module_or_generate_item_declaration> p<212> c<210> l<25:4> el<28:16>
                n<> u<210> t<Package_or_generate_item_declaration> p<211> c<209> l<25:4> el<28:16>
                  n<> u<209> t<Data_declaration> p<210> c<208> l<25:4> el<28:16>
                    n<> u<208> t<Type_declaration> p<209> c<206> l<25:4> el<28:16>
                      n<> u<206> t<Data_type> p<208> c<170> s<207> l<25:12> el<28:5>
                        n<> u<170> t<Struct_union> p<206> c<169> s<171> l<25:12> el<25:18>
                          n<> u<169> t<Struct_keyword> p<170> l<25:12> el<25:18>
                        n<> u<171> t<Packed_keyword> p<206> s<188> l<25:19> el<25:25>
                        n<> u<188> t<Struct_union_member> p<206> c<184> s<205> l<26:7> el<26:21>
                          n<> u<184> t<Data_type_or_void> p<188> c<183> s<187> l<26:7> el<26:18>
                            n<> u<183> t<Data_type> p<184> c<172> l<26:7> el<26:18>
                              n<> u<172> t<IntVec_TypeLogic> p<183> s<182> l<26:7> el<26:12>
                              n<> u<182> t<Packed_dimension> p<183> c<181> l<26:13> el<26:18>
                                n<> u<181> t<Constant_range> p<182> c<176> l<26:14> el<26:17>
                                  n<> u<176> t<Constant_expression> p<181> c<175> s<180> l<26:14> el<26:15>
                                    n<> u<175> t<Constant_primary> p<176> c<174> l<26:14> el<26:15>
                                      n<> u<174> t<Primary_literal> p<175> c<173> l<26:14> el<26:15>
                                        n<1> u<173> t<INT_CONST> p<174> l<26:14> el<26:15>
                                  n<> u<180> t<Constant_expression> p<181> c<179> l<26:16> el<26:17>
                                    n<> u<179> t<Constant_primary> p<180> c<178> l<26:16> el<26:17>
                                      n<> u<178> t<Primary_literal> p<179> c<177> l<26:16> el<26:17>
                                        n<0> u<177> t<INT_CONST> p<178> l<26:16> el<26:17>
                          n<> u<187> t<Variable_decl_assignment_list> p<188> c<186> l<26:19> el<26:20>
                            n<> u<186> t<Variable_decl_assignment> p<187> c<185> l<26:19> el<26:20>
                              n<a> u<185> t<STRING_CONST> p<186> l<26:19> el<26:20>
                        n<> u<205> t<Struct_union_member> p<206> c<201> l<27:7> el<27:21>
                          n<> u<201> t<Data_type_or_void> p<205> c<200> s<204> l<27:7> el<27:18>
                            n<> u<200> t<Data_type> p<201> c<189> l<27:7> el<27:18>
                              n<> u<189> t<IntVec_TypeLogic> p<200> s<199> l<27:7> el<27:12>
                              n<> u<199> t<Packed_dimension> p<200> c<198> l<27:13> el<27:18>
                                n<> u<198> t<Constant_range> p<199> c<193> l<27:14> el<27:17>
                                  n<> u<193> t<Constant_expression> p<198> c<192> s<197> l<27:14> el<27:15>
                                    n<> u<192> t<Constant_primary> p<193> c<191> l<27:14> el<27:15>
                                      n<> u<191> t<Primary_literal> p<192> c<190> l<27:14> el<27:15>
                                        n<2> u<190> t<INT_CONST> p<191> l<27:14> el<27:15>
                                  n<> u<197> t<Constant_expression> p<198> c<196> l<27:16> el<27:17>
                                    n<> u<196> t<Constant_primary> p<197> c<195> l<27:16> el<27:17>
                                      n<> u<195> t<Primary_literal> p<196> c<194> l<27:16> el<27:17>
                                        n<0> u<194> t<INT_CONST> p<195> l<27:16> el<27:17>
                          n<> u<204> t<Variable_decl_assignment_list> p<205> c<203> l<27:19> el<27:20>
                            n<> u<203> t<Variable_decl_assignment> p<204> c<202> l<27:19> el<27:20>
                              n<b> u<202> t<STRING_CONST> p<203> l<27:19> el<27:20>
                      n<struct_ab> u<207> t<STRING_CONST> p<208> l<28:6> el<28:15>
        n<> u<230> t<Non_port_module_item> p<296> c<229> s<246> l<29:4> el<29:21>
          n<> u<229> t<Module_or_generate_item> p<230> c<228> l<29:4> el<29:21>
            n<> u<228> t<Module_common_item> p<229> c<227> l<29:4> el<29:21>
              n<> u<227> t<Module_or_generate_item_declaration> p<228> c<226> l<29:4> el<29:21>
                n<> u<226> t<Package_or_generate_item_declaration> p<227> c<225> l<29:4> el<29:21>
                  n<> u<225> t<Parameter_declaration> p<226> c<215> l<29:4> el<29:20>
                    n<> u<215> t<Data_type_or_implicit> p<225> s<224> l<29:14> el<29:14>
                    n<> u<224> t<Param_assignment_list> p<225> c<223> l<29:14> el<29:20>
                      n<> u<223> t<Param_assignment> p<224> c<216> l<29:14> el<29:20>
                        n<v1> u<216> t<STRING_CONST> p<223> s<222> l<29:14> el<29:16>
                        n<> u<222> t<Constant_param_expression> p<223> c<221> l<29:19> el<29:20>
                          n<> u<221> t<Constant_mintypmax_expression> p<222> c<220> l<29:19> el<29:20>
                            n<> u<220> t<Constant_expression> p<221> c<219> l<29:19> el<29:20>
                              n<> u<219> t<Constant_primary> p<220> c<218> l<29:19> el<29:20>
                                n<> u<218> t<Primary_literal> p<219> c<217> l<29:19> el<29:20>
                                  n<1> u<217> t<INT_CONST> p<218> l<29:19> el<29:20>
        n<> u<246> t<Non_port_module_item> p<296> c<245> s<275> l<30:4> el<30:21>
          n<> u<245> t<Module_or_generate_item> p<246> c<244> l<30:4> el<30:21>
            n<> u<244> t<Module_common_item> p<245> c<243> l<30:4> el<30:21>
              n<> u<243> t<Module_or_generate_item_declaration> p<244> c<242> l<30:4> el<30:21>
                n<> u<242> t<Package_or_generate_item_declaration> p<243> c<241> l<30:4> el<30:21>
                  n<> u<241> t<Parameter_declaration> p<242> c<231> l<30:4> el<30:20>
                    n<> u<231> t<Data_type_or_implicit> p<241> s<240> l<30:14> el<30:14>
                    n<> u<240> t<Param_assignment_list> p<241> c<239> l<30:14> el<30:20>
                      n<> u<239> t<Param_assignment> p<240> c<232> l<30:14> el<30:20>
                        n<v2> u<232> t<STRING_CONST> p<239> s<238> l<30:14> el<30:16>
                        n<> u<238> t<Constant_param_expression> p<239> c<237> l<30:19> el<30:20>
                          n<> u<237> t<Constant_mintypmax_expression> p<238> c<236> l<30:19> el<30:20>
                            n<> u<236> t<Constant_expression> p<237> c<235> l<30:19> el<30:20>
                              n<> u<235> t<Constant_primary> p<236> c<234> l<30:19> el<30:20>
                                n<> u<234> t<Primary_literal> p<235> c<233> l<30:19> el<30:20>
                                  n<0> u<233> t<INT_CONST> p<234> l<30:19> el<30:20>
        n<> u<275> t<Non_port_module_item> p<296> c<274> s<294> l<32:4> el<36:6>
          n<> u<274> t<Module_or_generate_item> p<275> c<273> l<32:4> el<36:6>
            n<> u<273> t<Module_common_item> p<274> c<272> l<32:4> el<36:6>
              n<> u<272> t<Module_or_generate_item_declaration> p<273> c<271> l<32:4> el<36:6>
                n<> u<271> t<Package_or_generate_item_declaration> p<272> c<270> l<32:4> el<36:6>
                  n<> u<270> t<Parameter_declaration> p<271> c<249> l<32:4> el<36:5>
                    n<> u<249> t<Data_type_or_implicit> p<270> c<248> s<269> l<32:14> el<32:23>
                      n<struct_ab> u<248> t<Data_type> p<249> c<247> l<32:14> el<32:23>
                        n<struct_ab> u<247> t<STRING_CONST> p<248> l<32:14> el<32:23>
                    n<> u<269> t<Param_assignment_list> p<270> c<268> l<32:24> el<36:5>
                      n<> u<268> t<Param_assignment> p<269> c<250> l<32:24> el<36:5>
                        n<CTRL_RESET> u<250> t<STRING_CONST> p<268> s<267> l<32:24> el<32:34>
                        n<> u<267> t<Constant_param_expression> p<268> c<266> l<32:37> el<36:5>
                          n<> u<266> t<Constant_mintypmax_expression> p<267> c<265> l<32:37> el<36:5>
                            n<> u<265> t<Constant_expression> p<266> c<264> l<32:37> el<36:5>
                              n<> u<264> t<Constant_primary> p<265> c<263> l<32:37> el<36:5>
                                n<> u<263> t<Constant_assignment_pattern_expression> p<264> c<262> l<32:37> el<36:5>
                                  n<> u<262> t<Assignment_pattern_expression> p<263> c<251> l<32:37> el<36:5>
                                    n<//  a: '1,> u<251> t<LINE_COMMENT> p<262> s<252> l<33:5> el<33:15>
                                    n<//  b: '0> u<252> t<LINE_COMMENT> p<262> s<261> l<34:5> el<34:14>
                                    n<> u<261> t<Assignment_pattern> p<262> c<256> l<32:37> el<36:5>
                                      n<> u<256> t<Expression> p<261> c<255> s<260> l<35:5> el<35:7>
                                        n<> u<255> t<Primary> p<256> c<254> l<35:5> el<35:7>
                                          n<> u<254> t<Primary_literal> p<255> c<253> l<35:5> el<35:7>
                                            n<v1> u<253> t<STRING_CONST> p<254> l<35:5> el<35:7>
                                      n<> u<260> t<Expression> p<261> c<259> l<35:9> el<35:11>
                                        n<> u<259> t<Primary> p<260> c<258> l<35:9> el<35:11>
                                          n<> u<258> t<Primary_literal> p<259> c<257> l<35:9> el<35:11>
                                            n<v2> u<257> t<STRING_CONST> p<258> l<35:9> el<35:11>
        n<> u<294> t<Non_port_module_item> p<296> c<293> s<295> l<38:4> el<40:28>
          n<> u<293> t<Module_or_generate_item> p<294> c<292> l<38:4> el<40:28>
            n<> u<292> t<Module_instantiation> p<293> c<276> l<38:4> el<40:28>
              n<prim_subreg_shadow> u<276> t<STRING_CONST> p<292> s<286> l<38:4> el<38:22>
              n<> u<286> t<Parameter_value_assignment> p<292> c<285> s<291> l<38:23> el<40:5>
                n<> u<285> t<Parameter_assignment_list> p<286> c<284> l<39:7> el<39:26>
                  n<> u<284> t<Named_parameter_assignment> p<285> c<277> l<39:7> el<39:26>
                    n<RESVAL> u<277> t<STRING_CONST> p<284> s<283> l<39:8> el<39:14>
                    n<> u<283> t<Param_expression> p<284> c<282> l<39:15> el<39:25>
                      n<> u<282> t<Mintypmax_expression> p<283> c<281> l<39:15> el<39:25>
                        n<> u<281> t<Expression> p<282> c<280> l<39:15> el<39:25>
                          n<> u<280> t<Primary> p<281> c<279> l<39:15> el<39:25>
                            n<> u<279> t<Primary_literal> p<280> c<278> l<39:15> el<39:25>
                              n<CTRL_RESET> u<278> t<STRING_CONST> p<279> l<39:15> el<39:25>
              n<> u<291> t<Hierarchical_instance> p<292> c<288> l<40:6> el<40:27>
                n<> u<288> t<Name_of_instance> p<291> c<287> s<290> l<40:6> el<40:25>
                  n<u_ctrl_reg_shadowed> u<287> t<STRING_CONST> p<288> l<40:6> el<40:25>
                n<> u<290> t<Port_connection_list> p<291> c<289> l<40:26> el<40:26>
                  n<> u<289> t<Ordered_port_connection> p<290> l<40:26> el<40:26>
        n<> u<295> t<ENDMODULE> p<296> l<41:1> el<41:10>
  n<// top> u<299> t<LINE_COMMENT> p<300> l<41:11> el<41:17>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamOverloading/dut.sv:2:1: No timescale set for "prim_subreg".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamOverloading/dut.sv:7:1: No timescale set for "prim_subreg_shadow".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamOverloading/dut.sv:24:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ParamOverloading/dut.sv:2:1: Compile module "work@prim_subreg".
[INF:CP0303] ${SURELOG_DIR}/tests/ParamOverloading/dut.sv:7:1: Compile module "work@prim_subreg_shadow".
[INF:CP0303] ${SURELOG_DIR}/tests/ParamOverloading/dut.sv:24:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitTypespec                                            3
Constant                                              15
Design                                                 1
Identifier                                             5
IntTypespec                                           14
LogicTypespec                                          5
Module                                                 3
ModuleTypespec                                         3
Operation                                              3
ParamAssign                                            5
Parameter                                              5
Range                                                  5
RefModule                                              2
RefObj                                                 3
RefTypespec                                           28
SourceFile                                             1
StringTypespec                                         2
StructTypespec                                         2
TaggedPattern                                          2
TypedefTypespec                                        2
TypespecMember                                         4
UnsupportedTypespec                                    2
Variable                                               1
------------------------------------------------------------
Total:                                               116
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamOverloading/slpp_all/surelog.uhdm ...
[ERR:IG0814] ${SURELOG_DIR}/tests/ParamOverloading/dut.sv:4:12: Invalid Name id:30, type:RefTypespec, name:int.
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:2:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@prim_subreg), line:2:8, endln:2:19
    |vpiParent:
    \_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:2:1, endln:5:10
    |vpiName:work@prim_subreg
  |vpiVariable:
  \_Variable: (work@prim_subreg.a), line:4:8, endln:4:9
    |vpiParent:
    \_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:2:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@prim_subreg.a), line:4:4, endln:4:7
      |vpiParent:
      \_Variable: (work@prim_subreg.a), line:4:8, endln:4:9
      |vpiFullName:work@prim_subreg.a
      |vpiActual:
      \_IntTypespec: , line:4:4, endln:4:7
    |vpiName:a
    |vpiFullName:work@prim_subreg.a
    |vpiRandType:1
    |vpiVisibility:1
    |vpiExpr:
    \_Operation: , line:4:12, endln:4:24
      |vpiParent:
      \_Variable: (work@prim_subreg.a), line:4:8, endln:4:9
      |vpiTypespec:
      \_RefTypespec: (work@prim_subreg.a.int), line:4:12, endln:4:15
        |vpiParent:
        \_Operation: , line:4:12, endln:4:24
        |vpiName:int
        |vpiFullName:work@prim_subreg.a.int
        |vpiActual:
        \_IntTypespec: , line:4:4, endln:4:7
      |vpiOpType:67
      |vpiOperand:
      \_RefObj: (work@prim_subreg.a.RESVAL), line:4:17, endln:4:23
        |vpiParent:
        \_Operation: , line:4:12, endln:4:24
        |vpiName:RESVAL
        |vpiFullName:work@prim_subreg.a.RESVAL
        |vpiActual:
        \_Parameter: (work@prim_subreg.RESVAL), line:3:26, endln:3:37
  |vpiParameter:
  \_Parameter: (work@prim_subreg.RESVAL), line:3:26, endln:3:37
    |vpiParent:
    \_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:2:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@prim_subreg.RESVAL), line:3:14, endln:3:25
      |vpiParent:
      \_Parameter: (work@prim_subreg.RESVAL), line:3:26, endln:3:37
      |vpiFullName:work@prim_subreg.RESVAL
      |vpiActual:
      \_LogicTypespec: , line:3:14, endln:3:19
    |vpiName:RESVAL
    |vpiFullName:work@prim_subreg.RESVAL
  |vpiParamAssign:
  \_ParamAssign: , line:3:26, endln:3:37
    |vpiParent:
    \_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:2:1, endln:5:10
    |vpiLhs:
    \_Parameter: (work@prim_subreg.RESVAL), line:3:26, endln:3:37
    |vpiRhs:
    \_Constant: , line:3:35, endln:3:37
      |vpiParent:
      \_ParamAssign: , line:3:26, endln:3:37
      |vpiTypespec:
      \_RefTypespec: (work@prim_subreg), line:3:35, endln:3:37
        |vpiParent:
        \_Constant: , line:3:35, endln:3:37
        |vpiFullName:work@prim_subreg
        |vpiActual:
        \_BitTypespec: 
      |vpiConstType:3
      |vpiSize:-1
      |vpiDecompile:'0
      |vpiValue:0
  |vpiTypespec:
  \_LogicTypespec: , line:3:14, endln:3:19
    |vpiParent:
    \_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:2:1, endln:5:10
    |vpiRange:
    \_Range: , line:3:20, endln:3:25
      |vpiParent:
      \_LogicTypespec: , line:3:14, endln:3:19
      |vpiLeftRange:
      \_Constant: , line:3:21, endln:3:22
        |vpiParent:
        \_Range: , line:3:20, endln:3:25
        |vpiTypespec:
        \_RefTypespec: (work@prim_subreg), line:3:21, endln:3:22
          |vpiParent:
          \_Constant: , line:3:21, endln:3:22
          |vpiFullName:work@prim_subreg
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:4
        |vpiValue:4
      |vpiRightRange:
      \_Constant: , line:3:23, endln:3:24
        |vpiParent:
        \_Range: , line:3:20, endln:3:25
        |vpiTypespec:
        \_RefTypespec: (work@prim_subreg), line:3:23, endln:3:24
          |vpiParent:
          \_Constant: , line:3:23, endln:3:24
          |vpiFullName:work@prim_subreg
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:2:1, endln:5:10
  |vpiTypespec:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:2:1, endln:5:10
  |vpiTypespec:
  \_IntTypespec: , line:4:4, endln:4:7
    |vpiParent:
    \_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:2:1, endln:5:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:14, endln:3:19
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_IntTypespec: , line:4:4, endln:4:7
  |vpiImportTypespec:
  \_Variable: (work@prim_subreg.a), line:4:8, endln:4:9
  |vpiDefName:work@prim_subreg
|vpiAllModules:
\_Module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:7:1, endln:22:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@prim_subreg_shadow), line:7:8, endln:7:26
    |vpiParent:
    \_Module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:7:1, endln:22:10
    |vpiName:work@prim_subreg_shadow
  |vpiParameter:
  \_Parameter: (work@prim_subreg_shadow.RESVAL), line:13:24, endln:16:5
    |vpiParent:
    \_Module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:7:1, endln:22:10
    |vpiTypespec:
    \_RefTypespec: (work@prim_subreg_shadow.RESVAL.struct_ab), line:13:14, endln:13:23
      |vpiParent:
      \_Parameter: (work@prim_subreg_shadow.RESVAL), line:13:24, endln:16:5
      |vpiName:struct_ab
      |vpiFullName:work@prim_subreg_shadow.RESVAL.struct_ab
      |vpiActual:
      \_TypedefTypespec: (struct_ab), line:11:6, endln:11:15
    |vpiName:RESVAL
    |vpiFullName:work@prim_subreg_shadow.RESVAL
  |vpiParamAssign:
  \_ParamAssign: , line:13:24, endln:16:5
    |vpiParent:
    \_Module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:7:1, endln:22:10
    |vpiLhs:
    \_Parameter: (work@prim_subreg_shadow.RESVAL), line:13:24, endln:16:5
    |vpiRhs:
    \_Operation: , line:13:33, endln:16:5
      |vpiParent:
      \_ParamAssign: , line:13:24, endln:16:5
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:14:7, endln:14:12
        |vpiParent:
        \_Operation: , line:13:33, endln:16:5
        |vpiPattern:
        \_Constant: , line:14:10, endln:14:12
          |vpiParent:
          \_TaggedPattern: , line:14:7, endln:14:12
          |vpiTypespec:
          \_RefTypespec: (work@prim_subreg_shadow), line:14:10, endln:14:12
            |vpiParent:
            \_Constant: , line:14:10, endln:14:12
            |vpiFullName:work@prim_subreg_shadow
            |vpiActual:
            \_BitTypespec: 
          |vpiConstType:3
          |vpiSize:-1
          |vpiDecompile:'0
          |vpiValue:0
        |vpiTypespec:
        \_RefTypespec: (work@prim_subreg_shadow.a), line:14:7, endln:14:8
          |vpiParent:
          \_TaggedPattern: , line:14:7, endln:14:12
          |vpiName:a
          |vpiFullName:work@prim_subreg_shadow.a
          |vpiActual:
          \_StringTypespec: , line:14:7, endln:14:8
      |vpiOperand:
      \_TaggedPattern: , line:15:7, endln:15:12
        |vpiParent:
        \_Operation: , line:13:33, endln:16:5
        |vpiPattern:
        \_Constant: , line:15:10, endln:15:12
          |vpiParent:
          \_TaggedPattern: , line:15:7, endln:15:12
          |vpiTypespec:
          \_RefTypespec: (work@prim_subreg_shadow), line:15:10, endln:15:12
            |vpiParent:
            \_Constant: , line:15:10, endln:15:12
            |vpiFullName:work@prim_subreg_shadow
            |vpiActual:
            \_BitTypespec: 
          |vpiConstType:3
          |vpiSize:-1
          |vpiDecompile:'1
          |vpiValue:1
        |vpiTypespec:
        \_RefTypespec: (work@prim_subreg_shadow.b), line:15:7, endln:15:8
          |vpiParent:
          \_TaggedPattern: , line:15:7, endln:15:12
          |vpiName:b
          |vpiFullName:work@prim_subreg_shadow.b
          |vpiActual:
          \_StringTypespec: , line:14:7, endln:14:8
  |vpiTypespec:
  \_TypedefTypespec: (struct_ab), line:11:6, endln:11:15
    |vpiParent:
    \_Module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:7:1, endln:22:10
    |vpiName:
    \_Identifier: (struct_ab), line:11:6, endln:11:15
      |vpiParent:
      \_TypedefTypespec: (struct_ab), line:11:6, endln:11:15
      |vpiName:struct_ab
    |vpiTypedefAlias:
    \_RefTypespec: (work@prim_subreg_shadow.struct_ab), line:8:12, endln:11:5
      |vpiParent:
      \_TypedefTypespec: (struct_ab), line:11:6, endln:11:15
      |vpiFullName:work@prim_subreg_shadow.struct_ab
      |vpiActual:
      \_StructTypespec: , line:8:12, endln:11:5
  |vpiTypespec:
  \_StructTypespec: , line:8:12, endln:11:5
    |vpiParent:
    \_Module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:7:1, endln:22:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (a), line:9:19, endln:9:20
      |vpiParent:
      \_StructTypespec: , line:8:12, endln:11:5
      |vpiName:a
      |vpiTypespec:
      \_RefTypespec: (work@prim_subreg_shadow.a), line:9:7, endln:9:18
        |vpiParent:
        \_TypespecMember: (a), line:9:19, endln:9:20
        |vpiFullName:work@prim_subreg_shadow.a
        |vpiActual:
        \_LogicTypespec: , line:9:7, endln:9:12
    |vpiTypespecMember:
    \_TypespecMember: (b), line:10:19, endln:10:20
      |vpiParent:
      \_StructTypespec: , line:8:12, endln:11:5
      |vpiName:b
      |vpiTypespec:
      \_RefTypespec: (work@prim_subreg_shadow.b), line:10:7, endln:10:18
        |vpiParent:
        \_TypespecMember: (b), line:10:19, endln:10:20
        |vpiFullName:work@prim_subreg_shadow.b
        |vpiActual:
        \_LogicTypespec: , line:10:7, endln:10:12
  |vpiTypespec:
  \_LogicTypespec: , line:9:7, endln:9:12
    |vpiParent:
    \_Module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:7:1, endln:22:10
    |vpiRange:
    \_Range: , line:9:13, endln:9:18
      |vpiParent:
      \_LogicTypespec: , line:9:7, endln:9:12
      |vpiLeftRange:
      \_Constant: , line:9:14, endln:9:15
        |vpiParent:
        \_Range: , line:9:13, endln:9:18
        |vpiTypespec:
        \_RefTypespec: (work@prim_subreg_shadow), line:9:14, endln:9:15
          |vpiParent:
          \_Constant: , line:9:14, endln:9:15
          |vpiFullName:work@prim_subreg_shadow
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:2
        |vpiValue:2
      |vpiRightRange:
      \_Constant: , line:9:16, endln:9:17
        |vpiParent:
        \_Range: , line:9:13, endln:9:18
        |vpiTypespec:
        \_RefTypespec: (work@prim_subreg_shadow), line:9:16, endln:9:17
          |vpiParent:
          \_Constant: , line:9:16, endln:9:17
          |vpiFullName:work@prim_subreg_shadow
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:7:1, endln:22:10
  |vpiTypespec:
  \_LogicTypespec: , line:10:7, endln:10:12
    |vpiParent:
    \_Module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:7:1, endln:22:10
    |vpiRange:
    \_Range: , line:10:13, endln:10:18
      |vpiParent:
      \_LogicTypespec: , line:10:7, endln:10:12
      |vpiLeftRange:
      \_Constant: , line:10:14, endln:10:15
        |vpiParent:
        \_Range: , line:10:13, endln:10:18
        |vpiTypespec:
        \_RefTypespec: (work@prim_subreg_shadow), line:10:14, endln:10:15
          |vpiParent:
          \_Constant: , line:10:14, endln:10:15
          |vpiFullName:work@prim_subreg_shadow
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:1
        |vpiValue:1
      |vpiRightRange:
      \_Constant: , line:10:16, endln:10:17
        |vpiParent:
        \_Range: , line:10:13, endln:10:18
        |vpiTypespec:
        \_RefTypespec: (work@prim_subreg_shadow), line:10:16, endln:10:17
          |vpiParent:
          \_Constant: , line:10:16, endln:10:17
          |vpiFullName:work@prim_subreg_shadow
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiTypespec:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:7:1, endln:22:10
  |vpiTypespec:
  \_StringTypespec: , line:14:7, endln:14:8
    |vpiParent:
    \_Module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:7:1, endln:22:10
  |vpiTypespec:
  \_ModuleTypespec: (work@prim_subreg)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:work@prim_subreg
    |vpiModule:
    \_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:2:1, endln:5:10
  |vpiImportTypespec:
  \_TypedefTypespec: (struct_ab), line:11:6, endln:11:15
  |vpiImportTypespec:
  \_StructTypespec: , line:8:12, endln:11:5
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:7, endln:9:12
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:7, endln:10:12
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_StringTypespec: , line:14:7, endln:14:8
  |vpiDefName:work@prim_subreg_shadow
  |vpiRefModule:
  \_RefModule: work@prim_subreg (staged_reg), line:18:4, endln:18:15
    |vpiParent:
    \_Module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:7:1, endln:22:10
    |vpiName:staged_reg
    |vpiDefName:work@prim_subreg
    |vpiActual:
    \_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:2:1, endln:5:10
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:24:1, endln:41:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:24:8, endln:24:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:24:1, endln:41:10
    |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.v1), line:29:14, endln:29:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:24:1, endln:41:10
    |vpiName:v1
    |vpiFullName:work@top.v1
  |vpiParameter:
  \_Parameter: (work@top.v2), line:30:14, endln:30:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:24:1, endln:41:10
    |vpiName:v2
    |vpiFullName:work@top.v2
  |vpiParameter:
  \_Parameter: (work@top.CTRL_RESET), line:32:24, endln:36:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:24:1, endln:41:10
    |vpiTypespec:
    \_RefTypespec: (work@top.CTRL_RESET.struct_ab), line:32:14, endln:32:23
      |vpiParent:
      \_Parameter: (work@top.CTRL_RESET), line:32:24, endln:36:5
      |vpiName:struct_ab
      |vpiFullName:work@top.CTRL_RESET.struct_ab
      |vpiActual:
      \_TypedefTypespec: (struct_ab), line:28:6, endln:28:15
    |vpiName:CTRL_RESET
    |vpiFullName:work@top.CTRL_RESET
  |vpiParamAssign:
  \_ParamAssign: , line:29:14, endln:29:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:24:1, endln:41:10
    |vpiLhs:
    \_Parameter: (work@top.v1), line:29:14, endln:29:20
    |vpiRhs:
    \_Constant: , line:29:19, endln:29:20
      |vpiParent:
      \_ParamAssign: , line:29:14, endln:29:20
      |vpiTypespec:
      \_RefTypespec: (work@top), line:29:19, endln:29:20
        |vpiParent:
        \_Constant: , line:29:19, endln:29:20
        |vpiFullName:work@top
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:1
      |vpiValue:1
  |vpiParamAssign:
  \_ParamAssign: , line:30:14, endln:30:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:24:1, endln:41:10
    |vpiLhs:
    \_Parameter: (work@top.v2), line:30:14, endln:30:20
    |vpiRhs:
    \_Constant: , line:30:19, endln:30:20
      |vpiParent:
      \_ParamAssign: , line:30:14, endln:30:20
      |vpiTypespec:
      \_RefTypespec: (work@top), line:30:19, endln:30:20
        |vpiParent:
        \_Constant: , line:30:19, endln:30:20
        |vpiFullName:work@top
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:0
      |vpiValue:0
  |vpiParamAssign:
  \_ParamAssign: , line:32:24, endln:36:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:24:1, endln:41:10
    |vpiLhs:
    \_Parameter: (work@top.CTRL_RESET), line:32:24, endln:36:5
    |vpiRhs:
    \_Operation: , line:32:37, endln:36:5
      |vpiParent:
      \_ParamAssign: , line:32:24, endln:36:5
      |vpiOpType:75
      |vpiOperand:
      \_RefObj: (work@top.v1), line:35:5, endln:35:7
        |vpiParent:
        \_Operation: , line:32:37, endln:36:5
        |vpiName:v1
        |vpiFullName:work@top.v1
        |vpiActual:
        \_Parameter: (work@top.v1), line:29:14, endln:29:20
      |vpiOperand:
      \_RefObj: (work@top.v2), line:35:9, endln:35:11
        |vpiParent:
        \_Operation: , line:32:37, endln:36:5
        |vpiName:v2
        |vpiFullName:work@top.v2
        |vpiActual:
        \_Parameter: (work@top.v2), line:30:14, endln:30:20
  |vpiTypespec:
  \_TypedefTypespec: (struct_ab), line:28:6, endln:28:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:24:1, endln:41:10
    |vpiName:
    \_Identifier: (struct_ab), line:28:6, endln:28:15
      |vpiParent:
      \_TypedefTypespec: (struct_ab), line:28:6, endln:28:15
      |vpiName:struct_ab
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.struct_ab), line:25:12, endln:28:5
      |vpiParent:
      \_TypedefTypespec: (struct_ab), line:28:6, endln:28:15
      |vpiFullName:work@top.struct_ab
      |vpiActual:
      \_StructTypespec: , line:25:12, endln:28:5
  |vpiTypespec:
  \_StructTypespec: , line:25:12, endln:28:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:24:1, endln:41:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (a), line:26:19, endln:26:20
      |vpiParent:
      \_StructTypespec: , line:25:12, endln:28:5
      |vpiName:a
      |vpiTypespec:
      \_RefTypespec: (work@top.a), line:26:7, endln:26:18
        |vpiParent:
        \_TypespecMember: (a), line:26:19, endln:26:20
        |vpiFullName:work@top.a
        |vpiActual:
        \_LogicTypespec: , line:26:7, endln:26:12
    |vpiTypespecMember:
    \_TypespecMember: (b), line:27:19, endln:27:20
      |vpiParent:
      \_StructTypespec: , line:25:12, endln:28:5
      |vpiName:b
      |vpiTypespec:
      \_RefTypespec: (work@top.b), line:27:7, endln:27:18
        |vpiParent:
        \_TypespecMember: (b), line:27:19, endln:27:20
        |vpiFullName:work@top.b
        |vpiActual:
        \_LogicTypespec: , line:27:7, endln:27:12
  |vpiTypespec:
  \_LogicTypespec: , line:26:7, endln:26:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:24:1, endln:41:10
    |vpiRange:
    \_Range: , line:26:13, endln:26:18
      |vpiParent:
      \_LogicTypespec: , line:26:7, endln:26:12
      |vpiLeftRange:
      \_Constant: , line:26:14, endln:26:15
        |vpiParent:
        \_Range: , line:26:13, endln:26:18
        |vpiTypespec:
        \_RefTypespec: (work@top), line:26:14, endln:26:15
          |vpiParent:
          \_Constant: , line:26:14, endln:26:15
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:1
        |vpiValue:1
      |vpiRightRange:
      \_Constant: , line:26:16, endln:26:17
        |vpiParent:
        \_Range: , line:26:13, endln:26:18
        |vpiTypespec:
        \_RefTypespec: (work@top), line:26:16, endln:26:17
          |vpiParent:
          \_Constant: , line:26:16, endln:26:17
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:24:1, endln:41:10
  |vpiTypespec:
  \_LogicTypespec: , line:27:7, endln:27:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:24:1, endln:41:10
    |vpiRange:
    \_Range: , line:27:13, endln:27:18
      |vpiParent:
      \_LogicTypespec: , line:27:7, endln:27:12
      |vpiLeftRange:
      \_Constant: , line:27:14, endln:27:15
        |vpiParent:
        \_Range: , line:27:13, endln:27:18
        |vpiTypespec:
        \_RefTypespec: (work@top), line:27:14, endln:27:15
          |vpiParent:
          \_Constant: , line:27:14, endln:27:15
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:2
        |vpiValue:2
      |vpiRightRange:
      \_Constant: , line:27:16, endln:27:17
        |vpiParent:
        \_Range: , line:27:13, endln:27:18
        |vpiTypespec:
        \_RefTypespec: (work@top), line:27:16, endln:27:17
          |vpiParent:
          \_Constant: , line:27:16, endln:27:17
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiTypespec:
  \_ModuleTypespec: (work@prim_subreg_shadow)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:work@prim_subreg_shadow
    |vpiModule:
    \_Module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:7:1, endln:22:10
  |vpiImportTypespec:
  \_TypedefTypespec: (struct_ab), line:28:6, endln:28:15
  |vpiImportTypespec:
  \_StructTypespec: , line:25:12, endln:28:5
  |vpiImportTypespec:
  \_LogicTypespec: , line:26:7, endln:26:12
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: , line:27:7, endln:27:12
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@prim_subreg_shadow (u_ctrl_reg_shadowed), line:38:4, endln:38:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:24:1, endln:41:10
    |vpiName:u_ctrl_reg_shadowed
    |vpiDefName:work@prim_subreg_shadow
    |vpiActual:
    \_Module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:7:1, endln:22:10
|vpiTypespec:
\_ModuleTypespec: (work@prim_subreg)
|vpiTypespec:
\_ModuleTypespec: (work@prim_subreg_shadow)
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloading/dut.sv, line:24:1, endln:41:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 3
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/ParamOverloading/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/ParamOverloading/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
----------------------------------------------------------------
Others                             102     102       0         0
----------------------------------------------------------------
                                   102     102       0         0
===================== END REDUCTION RESULT =====================
