{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "from itertools import product"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "def generiere_look_up_tabelle(funktion, eingabebereiche):\n",
    "    \"\"\"\n",
    "    Generiert einen Look-Up-Table (LUT) für eine Funktion durch systematisches Probieren aller Eingabekombinationen.\n",
    "\n",
    "    :param funktion: Die Ziel-Funktion, deren Ausgabe für jeden Eingabewert berechnet wird.\n",
    "    :param eingabebereiche: Eine Liste von Listen, die die möglichen Werte für jede Eingabe enthalten.\n",
    "    :return: Ein numpy-ndarray, bei dem jede Dimension einem Eingabeparameter entspricht, und ein Punkt die Ausgabe repräsentiert.\n",
    "    \"\"\"\n",
    "    # Größe des Arrays bestimmen\n",
    "    shape = [len(werte) for werte in eingabebereiche]\n",
    "\n",
    "    # Numpy-Array initialisieren\n",
    "    look_up_tabelle = np.zeros(shape, dtype=int)\n",
    "\n",
    "    # Alle Kombinationen der Eingabewerte erstellen\n",
    "    kombinationen = list(product(*eingabebereiche))\n",
    "\n",
    "    for i, kombi in enumerate(kombinationen):\n",
    "\n",
    "        # if i % 10000 == 0:\n",
    "        #     print(f\"Berechne Kombination {i} von {len(kombinationen)}\")\n",
    "        # Ausgabe der Funktion für die aktuelle Eingabekombination berechnen\n",
    "        ergebnis = funktion(*kombi)\n",
    "\n",
    "        # Indizes für das Array berechnen\n",
    "        indizes = tuple(eingabebereiche[i].index(kombi[i]) for i in range(len(kombi)))\n",
    "        \n",
    "        # Ergebnis in das Array schreiben\n",
    "        look_up_tabelle[indizes] = ergebnis\n",
    "\n",
    "    return look_up_tabelle\n",
    "\n",
    "eingabebereiche = [\n",
    "    [0, 1],  # Werte für x1\n",
    "    [0, 1],   # Werte für x2\n",
    "    [0, 1],   # Werte für x3\n",
    "    [0, 1]    # Werte für x4\n",
    "]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "labelLists = {\n",
    "    # label format like OR0, OR1, ...\n",
    "    \"OR\": [],\n",
    "    \"AND\": [],\n",
    "    \"XOR\": [],\n",
    "    \"NOT\": [],\n",
    "    \"IN\": [], # used to label input registers\n",
    "    \"OUT\": [], # used to label output registers\n",
    "}\n",
    "\n",
    "maxGatesPerStage = 1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Register():\n",
    "    freeRegistersAfter = {}\n",
    "    inputRegisters = []\n",
    "\n",
    "    def reset():\n",
    "        Register.freeRegistersAfter = {}\n",
    "        Register.inputRegisters = []\n",
    "\n",
    "    def __init__(self, value, gateLabel:str, stage=0):\n",
    "        self.value = value\n",
    "        self.label = Register.determineNextRegisterLabel(gateLabel)\n",
    "        self.stage = stage                              # stage where this value was created, valid after this stage\n",
    "        self.lastUsed = stage                           # stage where this value is used for the last time, can be freed afterwards\n",
    "        if self.stage == 0:\n",
    "            Register.inputRegisters.append(self)\n",
    "        self.register_for_freeing()\n",
    "\n",
    "    def setStage(self, stage):\n",
    "        self.stage = stage\n",
    "\n",
    "    def register_for_freeing(self):\n",
    "        try:\n",
    "            Register.freeRegistersAfter[self.lastUsed].append(self)\n",
    "        except Exception:\n",
    "            Register.freeRegistersAfter[self.lastUsed] = [self]\n",
    "\n",
    "    def remove_from_freeing(self):\n",
    "        try:\n",
    "            # remove old stage when register could be freed\n",
    "            Register.freeRegistersAfter[self.lastUsed].remove(self)\n",
    "        except Exception:\n",
    "            pass\n",
    "\n",
    "    def usedAt(self, stage: int):\n",
    "        if stage <= self.lastUsed:\n",
    "            return\n",
    "        self.remove_from_freeing()\n",
    "        self.lastUsed = stage\n",
    "        # update when this register could be freed\n",
    "        self.register_for_freeing()\n",
    "\n",
    "    def setValue(self, value):\n",
    "        self.value = value\n",
    "\n",
    "    def setLabel(self, gateLabel):\n",
    "        self.label = Register.determineNextRegisterLabel(gateLabel)\n",
    "\n",
    "    # def setLabel(self, label):\n",
    "    #     self.label = label\n",
    "\n",
    "    def __str__(self):\n",
    "        return f\"[value: {self.value} | label: {self.label} | stage: {self.stage} | lastUsed: {self.lastUsed}]\"\n",
    "\n",
    "    def getValue(self):\n",
    "        return self.value\n",
    "    \n",
    "    def getLabel(self):\n",
    "        return self.label\n",
    "    \n",
    "    def getStage(self):\n",
    "        return self.stage\n",
    "    \n",
    "    def determineNextRegisterLabel(gateLabel: str):\n",
    "        try:\n",
    "            number = int(labelLists[gateLabel][-1].split(gateLabel)[-1])\n",
    "            # print(number+1)\n",
    "            label = f\"{gateLabel}{number+1}\"\n",
    "            labelLists[gateLabel].append(label)\n",
    "            # print(labelLists[gateLabel])\n",
    "        except Exception:\n",
    "            label = f\"{gateLabel}0\"\n",
    "            labelLists[gateLabel] = [label]\n",
    "            # print(labelLists[gateLabel])\n",
    "        return label\n",
    "\n",
    "class Gate():\n",
    "    outGatesID = 9999999\n",
    "    usedGates = {\n",
    "        outGatesID: []\n",
    "    }\n",
    "\n",
    "    def reset():\n",
    "        Gate.usedGates = {\n",
    "            Gate.outGatesID: []\n",
    "        }\n",
    "\n",
    "    def __init__(self, gateLabel: str, inputs: list):\n",
    "        self.gateLabel = gateLabel\n",
    "        self.inputs = inputs\n",
    "        self.stage = self.determineStage()\n",
    "\n",
    "        self.name = None\n",
    "        self.output = None\n",
    "\n",
    "    def to_json_dict(self):\n",
    "        return {\"type\": self.gateLabel,\n",
    "                \"name\": self.name,\n",
    "                \"inputs\": [inp.getLabel() for inp in self.inputs]}\n",
    "\n",
    "    def __str__(self):\n",
    "        return f\"[stage: {self.stage} | type: {self.gateLabel} | inputs: ({', '.join([r.getLabel() for r in self.inputs])}) | name: {self.name} | output: {self.output}]\"\n",
    "\n",
    "    def determineStage(self) -> int:\n",
    "        if self.gateLabel == \"OUT\":\n",
    "            return Gate.outGatesID\n",
    "        # this gate can earlies be executed after its last executed input\n",
    "        maxInputStage = max([input.getStage() for input in self.inputs]) + 1\n",
    "\n",
    "        # search for lowest stage >= maxInputStage that doesnt have maxGatesPerStage gates yet\n",
    "        try:\n",
    "            while len(Gate.usedGates[maxInputStage]) >= maxGatesPerStage:\n",
    "                maxInputStage = maxInputStage + 1\n",
    "        except KeyError:\n",
    "            return maxInputStage\n",
    "\n",
    "        return maxInputStage\n",
    "    \n",
    "    def registerGate(self) -> None:\n",
    "        try:\n",
    "            Gate.usedGates[self.stage].append(self)\n",
    "        except Exception:\n",
    "            Gate.usedGates[self.stage] = [self]\n",
    "            sortedKeys = sorted(list(Gate.usedGates.keys()))\n",
    "            Gate.usedGates = {key:Gate.usedGates[key] for key in sortedKeys}\n",
    "\n",
    "    def getStage(self) -> int:\n",
    "        return self.stage\n",
    "    \n",
    "    def getGateLabel(self) -> str:\n",
    "        return self.gateLabel\n",
    "    \n",
    "    def getInputs(self) -> list[Register]:\n",
    "        return self.inputs\n",
    "    \n",
    "    def setOutput(self, outputRegister: Register) -> None:\n",
    "        self.output = outputRegister\n",
    "        self.name = self.output.label\n",
    "\n",
    "    def getOutput(self) -> Register:\n",
    "        return self.output"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "from collections.abc import Iterable\n",
    "\n",
    "class OR_GATE(Gate):\n",
    "    def __init__(self, *args):\n",
    "        self.gateLabel = \"OR\"\n",
    "        if len(args) == 1 and isinstance(args[0], list):\n",
    "            self.inputs = args[0]\n",
    "        else:\n",
    "            self.inputs = list(args)\n",
    "            \n",
    "        self.stage = self.determineStage()\n",
    "        self.registerGate()\n",
    "        self.name = None\n",
    "        self.output = None\n",
    "        if(len(self.inputs) != 2):\n",
    "            raise Exception(f\"ERROR: OR-Gate Expects 2 inputs, given {len(self.inputs)}!\")\n",
    "        \n",
    "\n",
    "    def execute(self) -> Register:\n",
    "        a = self.inputs[0]\n",
    "        b = self.inputs[1]\n",
    "        a.usedAt(self.getStage())\n",
    "        b.usedAt(self.getStage())\n",
    "        \n",
    "        val = a.getValue() or b.getValue()\n",
    "        outRegister = Register(value=val, gateLabel=self.gateLabel, stage=self.stage)\n",
    "        self.setOutput(outputRegister=outRegister)\n",
    "\n",
    "        # self.registerGate()\n",
    "        return outRegister\n",
    "    \n",
    "class AND_GATE(Gate):\n",
    "    def __init__(self, *args):\n",
    "        self.gateLabel = \"AND\"\n",
    "        if len(args) == 1 and isinstance(args[0], list):\n",
    "            self.inputs = args[0]\n",
    "        else:\n",
    "            self.inputs = list(args)\n",
    "            \n",
    "        self.stage = self.determineStage()\n",
    "        self.registerGate()\n",
    "\n",
    "        self.name = None\n",
    "        self.output = None\n",
    "        if(len(self.inputs) != 2):\n",
    "            raise Exception(f\"ERROR: OR-Gate Expects 2 inputs, given {len(self.inputs)}!\")\n",
    "\n",
    "    def execute(self) -> Register:\n",
    "        a = self.inputs[0]\n",
    "        b = self.inputs[1]\n",
    "        a.usedAt(self.getStage())\n",
    "        b.usedAt(self.getStage())\n",
    "\n",
    "        val = a.getValue() and b.getValue()\n",
    "        outRegister = Register(value=val, gateLabel=self.gateLabel, stage=self.stage)\n",
    "        self.setOutput(outputRegister=outRegister)\n",
    "\n",
    "        # self.registerGate()\n",
    "        return outRegister\n",
    "    \n",
    "class XOR_GATE(Gate):\n",
    "    def __init__(self, *args):\n",
    "        self.gateLabel = \"XOR\"\n",
    "        if len(args) == 1 and isinstance(args[0], list):\n",
    "            self.inputs = args[0]\n",
    "        else:\n",
    "            self.inputs = list(args)\n",
    "            \n",
    "        self.stage = self.determineStage()\n",
    "        self.registerGate()\n",
    "\n",
    "        self.name = None\n",
    "        self.output = None\n",
    "        if(len(self.inputs) != 2):\n",
    "            raise Exception(f\"ERROR: OR-Gate Expects 2 inputs, given {len(self.inputs)}!\")\n",
    "\n",
    "    def execute(self) -> Register:\n",
    "        a = self.inputs[0]\n",
    "        b = self.inputs[1]\n",
    "        a.usedAt(self.getStage())\n",
    "        b.usedAt(self.getStage())\n",
    "\n",
    "        val = a.getValue() ^ b.getValue()\n",
    "        outRegister = Register(value=val, gateLabel=self.gateLabel, stage=self.stage)\n",
    "        self.setOutput(outputRegister=outRegister)\n",
    "\n",
    "        # self.registerGate()\n",
    "        return outRegister\n",
    "    \n",
    "class OUT_GATE(Gate):\n",
    "    def __init__(self, *args):\n",
    "        self.gateLabel = \"OUT\"\n",
    "        if len(args) == 1 and isinstance(args[0], list):\n",
    "            self.inputs = [args[0]]\n",
    "        else:\n",
    "            self.inputs = list(args)\n",
    "\n",
    "        self.stage = self.determineStage()\n",
    "        self.registerGate()\n",
    "\n",
    "        self.name = None\n",
    "        self.output = None\n",
    "        if(len(self.inputs) != 1):\n",
    "            raise Exception(f\"ERROR: OUT-Gate Expects 1 inputs, given {len(self.inputs)}!\")\n",
    "        \n",
    "    def execute(self) -> Register:\n",
    "        a = self.inputs[0]\n",
    "        a.usedAt(self.getStage())\n",
    "\n",
    "        # a.setLabel(self.gateLabel)\n",
    "        out = Register(value=a.getValue(), gateLabel=self.gateLabel, stage=self.stage)\n",
    "        self.setOutput(outputRegister=out)\n",
    "\n",
    "        return out\n",
    "\n",
    "\n",
    "class NOT_GATE(Gate):\n",
    "    def __init__(self, *args):\n",
    "        self.gateLabel = \"NOT\"\n",
    "        if len(args) == 1 and isinstance(args[0], list):\n",
    "            self.inputs = [args[0]]\n",
    "        else:\n",
    "            self.inputs = list(args)\n",
    "            \n",
    "        self.stage = self.determineStage()\n",
    "        self.registerGate()\n",
    "\n",
    "        self.name = None\n",
    "        self.output = None\n",
    "        if(len(self.inputs) != 1):\n",
    "            raise Exception(f\"ERROR: OR-Gate Expects 2 inputs, given {len(self.inputs)}!\")\n",
    "\n",
    "    def execute(self) -> Register:\n",
    "        a = self.inputs[0]\n",
    "        a.usedAt(self.getStage())\n",
    "\n",
    "        val = 1 - a.getValue()\n",
    "        outRegister = Register(value=val, gateLabel=self.gateLabel, stage=self.stage)\n",
    "        self.setOutput(outputRegister=outRegister)\n",
    "\n",
    "        # self.registerGate()\n",
    "        return outRegister"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "def NumToBinRegisters(num, wordsize, label=\"IN\"):\n",
    "    if num < 0:\n",
    "        num = 2**wordsize+num\n",
    "    base = bin(num)[2:]\n",
    "    padding_size = wordsize - len(base)\n",
    "    binString = '0' * padding_size + base\n",
    "    return [Register(int(val), gateLabel=label) for val in binString]\n",
    "\n",
    "def BinRegistersToNum(bin):\n",
    "    bin = [str(r.getValue()) for r in bin]\n",
    "    integer = 0\n",
    "    for i, bit in enumerate(bin[::-1]):\n",
    "        integer = integer + int(bit)* (2**i)\n",
    "    return integer\n",
    "\n",
    "def traceable_half_adder(a: Register, b: Register) -> tuple[Register, Register]:\n",
    "    \"\"\"\n",
    "    Gibt (sum, carry) zurück.\n",
    "    sum = a XOR b\n",
    "    carry = a AND b\n",
    "    \"\"\"\n",
    "    sum_ = XOR_GATE([a, b]).execute()\n",
    "    carry = AND_GATE([a, b]).execute()\n",
    "    return sum_, carry\n",
    "\n",
    "def traceable_full_adder(a: Register, b: Register, cin: Register) -> tuple[Register, Register]:\n",
    "    \"\"\"\n",
    "    Gibt (sum, carry) zurück.\n",
    "    Realisiert mit 2 Half-Addern + OR-Gatter:\n",
    "       s1, c1 = half_adder(a, b)\n",
    "       s2, c2 = half_adder(s1, cin)\n",
    "       sum = s2\n",
    "       carry_out = c1 OR c2\n",
    "    \"\"\"\n",
    "    s1, c1 = traceable_half_adder(a, b)\n",
    "    s2, c2 = traceable_half_adder(s1, cin)\n",
    "    carry_out = OR_GATE([c1, c2]).execute()\n",
    "    return s2, carry_out\n",
    "\n",
    "def traceable_approx_compressor_4to2(x1, x2, x3, x4): # passt\n",
    "    \"\"\"\n",
    "    Gibt das approximierte Sum- und Carry-Bit zurück,\n",
    "    gemäß:\n",
    "        Carry  = (x1 AND x2) OR (x3 AND x4)\n",
    "        Sum    = x1 OR x2 OR x3 OR x4\n",
    "    Alle x_i sind 0 oder 1 (bzw. False/True).\n",
    "    \"\"\"\n",
    "    # Approx. Sum = OR aller Eingänge\n",
    "    sum_12 = OR_GATE([x1, x2]).execute()\n",
    "    sum_34 = OR_GATE([x3, x4]).execute()\n",
    "    sum_approx = OR_GATE([sum_12, sum_34]).execute()  # = x1 OR x2 OR x3 OR x4\n",
    "    \n",
    "    # Approx. Carry = OR der AND-Paare\n",
    "    carry_12 = AND_GATE([x1, x2]).execute()\n",
    "    carry_34 = AND_GATE([x3, x4]).execute()\n",
    "    carry_approx = OR_GATE([carry_12, carry_34]).execute()\n",
    "    \n",
    "    # Als 0/1 zurückgeben\n",
    "    return sum_approx, carry_approx"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "def traceable_approx_compressor_4to2_stage2(x1: Register, x2: Register, x3: Register, x4: Register) -> tuple[Register, Register]: # passt\n",
    "    \"\"\"\n",
    "    Gibt das approximierte Sum- und Carry-Bit zurück,\n",
    "    gemäß:\n",
    "        Carry  = (x1 AND x2) OR (x3 AND x4)\n",
    "        Sum    = x1 OR x2 OR x3 OR x4\n",
    "    Alle x_i sind 0 oder 1 (bzw. False/True).\n",
    "    \"\"\"\n",
    "    # Approx. Sum = OR(x1,x3)\n",
    "    sum_approx = OR_GATE([x1, x3]).execute()  # = x1 OR x2 OR x3 OR x4\n",
    "    \n",
    "    # Approx. Carry = OR(x2,x4)\n",
    "    carry_approx = OR_GATE([x2, x4]).execute()\n",
    "    \n",
    "    # Als 0/1 zurückgeben\n",
    "    return sum_approx, carry_approx\n",
    "\n",
    "def traceable_approx_compressor_4to2_stage3(x1: Register, x2: Register, x3: Register, x4: Register) -> tuple[Register, Register]: # passt\n",
    "    \"\"\"\n",
    "    Gibt das approximierte Sum- und Carry-Bit zurück,\n",
    "    gemäß:\n",
    "        Carry  = (x1 AND x2) OR (x3 AND x4)\n",
    "        Sum    = x1 OR x2 OR x3 OR x4\n",
    "    Alle x_i sind 0 oder 1 (bzw. False/True).\n",
    "    \"\"\"\n",
    "    # Approx. Sum = OR(x1,x3,x4)\n",
    "    sum_13 = OR_GATE([x1, x3]).execute()\n",
    "    sum_approx = OR_GATE([sum_13, x4]).execute()\n",
    "    \n",
    "    # Approx. Carry = OR(AND(x1,x2), AND(x3,x4))\n",
    "    carry_12 = AND_GATE([x1, x2]).execute()\n",
    "    carry_34 = AND_GATE([x3, x4]).execute()\n",
    "    carry_approx = OR_GATE([carry_12, carry_34]).execute()\n",
    "    \n",
    "    # Als 0/1 zurückgeben\n",
    "    return sum_approx, carry_approx\n",
    "\n",
    "def traceable_approx_compressor_4to2_stage4(x1: Register, x2: Register, x3: Register, x4: Register, get_carry: bool) -> tuple[Register, Register]: # passt\n",
    "    \"\"\"\n",
    "    Gibt das approximierte Sum- und Carry-Bit zurück,\n",
    "    gemäß:\n",
    "        Carry  = (x1 AND x2) OR (x3 AND x4)\n",
    "        Sum    = x1 OR x2 OR x3 OR x4\n",
    "    Alle x_i sind 0 oder 1 (bzw. False/True).\n",
    "    \"\"\"\n",
    "    # Approx. Sum = OR(x1,x2,x3)\n",
    "    sum_12 = OR_GATE([x1, x2]).execute()\n",
    "    sum_approx = OR_GATE([sum_12, x3]).execute()\n",
    "    \n",
    "    # Approx. Carry = OR(x2, AND(x3,x4))\n",
    "    if get_carry:\n",
    "        carry_34 = AND_GATE([x3, x4]).execute()\n",
    "        carry_approx = OR_GATE([x2, carry_34]).execute()\n",
    "    else:\n",
    "        carry_approx = \"0\"\n",
    "    # Als 0/1 zurückgeben\n",
    "    return sum_approx, carry_approx\n",
    "\n",
    "def traceable_exact_compressor_4to2(x1: Register,x2: Register,x3: Register,x4: Register,cin: Register, combine_carries: bool=False) -> tuple[Register, Register, Register]:\n",
    "    '''\n",
    "        Gibt das exakte sum, cout und carry bit zurück.\n",
    "        cout und carry sind gleich gewichtet, also stufe höher als das sum/input bits\n",
    "    '''\n",
    "\n",
    "    tmp_sum, cout = traceable_full_adder(x1,x2,x3)\n",
    "    sum, carry = traceable_full_adder(tmp_sum, x4, cin)\n",
    "\n",
    "    # carry = (x1 ^ x2 ^ x3 ^ x4) & cin | (1-(x1 ^ x2 ^ x3 ^ x4)) & x4\n",
    "    if combine_carries:\n",
    "        return sum, carry ^ cout, None\n",
    "    \n",
    "    return sum, carry, cout\n",
    "\n",
    "def traceable_exact_compressor_5to2(x1: Register,x2: Register,x3: Register,x4: Register,x5: Register,cin1: Register, cin2: Register) -> tuple[Register, Register, Register, Register]:\n",
    "    tmp_sum, cout1 = traceable_full_adder(x1, x2, x3)\n",
    "    tmp_sum, cout2 = traceable_full_adder(tmp_sum, x4, cin1)\n",
    "    sum, carry = traceable_full_adder(tmp_sum, x5, cin2)\n",
    "    return sum, carry, cout1, cout2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "def traceable_multiply4x4_M1(a: list[Register],b: list[Register]):\n",
    "    result = []\n",
    "\n",
    "    # stage 0\n",
    "    result.append(AND_GATE(a[-1], b[-1]).execute())\n",
    "\n",
    "    # stage 1\n",
    "    sum, carry = traceable_half_adder(AND_GATE([a[-1], b[-2]]).execute(), AND_GATE([a[-2], b[-1]]).execute())\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 2\n",
    "    p20 = OR_GATE([AND_GATE([a[-3], b[-1]]).execute(), AND_GATE([a[-1], b[-3]]).execute()]).execute() # pp20 OR pp02\n",
    "    g10 = AND_GATE(AND_GATE(a[-2], b[-1]).execute(), AND_GATE(a[-1], b[-2]).execute()).execute() ## pp10 AND pp01\n",
    "    sum, carry = traceable_approx_compressor_4to2_stage2(p20, g10, AND_GATE(a[-2], b[-2]).execute(), carry)\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 3\n",
    "    g30 = AND_GATE(AND_GATE(a[-4], b[-1]).execute(), AND_GATE(a[-1], b[-4]).execute()).execute() # pp30 AND pp03\n",
    "    g21 = AND_GATE(AND_GATE(a[-3], b[-2]).execute(), AND_GATE(a[-2], b[-3]).execute()).execute() # pp21 AND pp12\n",
    "    p21 = OR_GATE(AND_GATE(a[-3], b[-2]).execute(), AND_GATE(a[-2], b[-3]).execute()).execute() # pp21 OR pp12\n",
    "    p30 = OR_GATE(AND_GATE(a[-4], b[-1]).execute(), AND_GATE(a[-1], b[-4]).execute()).execute() # pp30 OR pp03\n",
    "    sum, carry = traceable_approx_compressor_4to2_stage3(carry, OR_GATE(g30,g21).execute(), p21, p30)\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 4\n",
    "    p31 = OR_GATE(AND_GATE(a[-4], b[-2]).execute(), AND_GATE(a[-2], b[-4]).execute()).execute() # pp31 OR pp13\n",
    "    g31 = AND_GATE(AND_GATE(a[-4], b[-2]).execute(), AND_GATE(a[-2], b[-4]).execute()).execute() # pp31 AND pp13\n",
    "    p22 = OR_GATE(AND_GATE(a[-3], b[-3]).execute(), AND_GATE(a[-3], b[-3]).execute()).execute() # pp22 OR pp22\n",
    "    sum, carry = traceable_approx_compressor_4to2_stage4(p31, g31, p22, carry, get_carry=True)\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 5\n",
    "    sum, carry = traceable_full_adder(AND_GATE(a[-4], b[-3]).execute(), AND_GATE(a[-4], b[-3]).execute(), carry)\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 6\n",
    "    sum, carry = traceable_half_adder(AND_GATE(a[-4], b[-4]).execute(), carry)\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 7\n",
    "    result.append(carry)\n",
    "\n",
    "    result.reverse()\n",
    "\n",
    "    return result\n",
    "\n",
    "def traceable_multiply4x4_M2(a: list[Register],b: list[Register]):\n",
    "    result = []\n",
    "\n",
    "    # stage 0\n",
    "    result.append(AND_GATE(a[-1], b[-1]).execute())\n",
    "\n",
    "    # stage 1\n",
    "    sum, carry = traceable_half_adder(AND_GATE([a[-1], b[-2]]).execute(), AND_GATE([a[-2], b[-1]]).execute())\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 2\n",
    "    p20 = OR_GATE([AND_GATE([a[-3], b[-1]]).execute(), AND_GATE([a[-1], b[-3]]).execute()]).execute() # pp20 OR pp02\n",
    "    g10 = AND_GATE(AND_GATE(a[-2], b[-1]).execute(), AND_GATE(a[-1], b[-2]).execute()).execute() ## pp10 AND pp01\n",
    "    sum, carry = traceable_approx_compressor_4to2_stage2(p20, g10, AND_GATE(a[-2], b[-2]).execute(), carry)\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 3\n",
    "    g30 = AND_GATE(AND_GATE(a[-4], b[-1]).execute(), AND_GATE(a[-1], b[-4]).execute()).execute() # pp30 AND pp03\n",
    "    g21 = AND_GATE(AND_GATE(a[-3], b[-2]).execute(), AND_GATE(a[-2], b[-3]).execute()).execute() # pp21 AND pp12\n",
    "    p21 = OR_GATE(AND_GATE(a[-3], b[-2]).execute(), AND_GATE(a[-2], b[-3]).execute()).execute() # pp21 OR pp12\n",
    "    p30 = OR_GATE(AND_GATE(a[-4], b[-1]).execute(), AND_GATE(a[-1], b[-4]).execute()).execute() # pp30 OR pp03\n",
    "    sum, carry = traceable_approx_compressor_4to2_stage3(carry, OR_GATE(g30,g21).execute(), p21, p30)\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 4\n",
    "    p31 = OR_GATE(AND_GATE(a[-4], b[-2]).execute(), AND_GATE(a[-2], b[-4]).execute()).execute() # pp31 OR pp13\n",
    "    g31 = AND_GATE(AND_GATE(a[-4], b[-2]).execute(), AND_GATE(a[-2], b[-4]).execute()).execute() # pp31 AND pp13\n",
    "    p22 = OR_GATE(AND_GATE(a[-3], b[-3]).execute(), AND_GATE(a[-3], b[-3]).execute()).execute() # pp22 OR pp22\n",
    "    sum, carry = traceable_approx_compressor_4to2_stage4(p31, g31, p22, carry, get_carry=True)\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 5\n",
    "    sum, carry = traceable_half_adder(AND_GATE(a[-4], b[-3]).execute(), AND_GATE(a[-4], b[-3]).execute())\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 6\n",
    "    sum, carry = traceable_half_adder(AND_GATE(a[-4], b[-4]).execute(), carry)\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 7\n",
    "    result.append(carry)\n",
    "\n",
    "    result.reverse()\n",
    "\n",
    "    return result\n",
    "\n",
    "def traceable_multiply4x4_exact(a: list[Register],b: list[Register]) -> list[Register]:\n",
    "    result = []\n",
    "\n",
    "    # stage 0\n",
    "    sum = AND_GATE(a[-1], b[-1]).execute()\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 1\n",
    "    sum, carry = traceable_half_adder(AND_GATE(a[-1], b[-2]).execute(), AND_GATE(a[-2], b[-1]).execute())\n",
    "    result.append(sum)\n",
    "    # stage 2\n",
    "    pp20 = AND_GATE(a[-3], b[-1]).execute()\n",
    "    pp11 = AND_GATE(a[-2], b[-2]).execute()\n",
    "    pp02 = AND_GATE(a[-1], b[-3]).execute()\n",
    "    sum, cout, carry = traceable_exact_compressor_4to2(pp20, pp11, pp02, Register(0,\"IN\"), carry, combine_carries=False)\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 3\n",
    "    pp30 = AND_GATE(a[-4], b[-1]).execute()\n",
    "    pp21 = AND_GATE(a[-3], b[-2]).execute()\n",
    "    pp12 = AND_GATE(a[-2], b[-3]).execute()\n",
    "    pp03 = AND_GATE(a[-1], b[-4]).execute()\n",
    "    sum, carry, cout1, cout2 = traceable_exact_compressor_5to2(pp30, pp21, pp12, pp03, Register(0, \"IN\"), cout, carry)\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 4\n",
    "    pp31 = AND_GATE(a[-4], b[-2]).execute()\n",
    "    pp22 = AND_GATE(a[-3], b[-3]).execute()\n",
    "    pp13 = AND_GATE(a[-2], b[-4]).execute()\n",
    "    sum, carry, cout1, cout2 = traceable_exact_compressor_5to2(pp31, pp22, pp13, Register(0, \"IN\"), carry, cout1, cout2)\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 5\n",
    "    pp32 = AND_GATE(a[-4], b[-3]).execute()\n",
    "    pp23 = AND_GATE(a[-3], b[-4]).execute()\n",
    "    sum, cout, carry = traceable_exact_compressor_4to2(pp32, pp23, carry, cout1, cout2)\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 6\n",
    "    pp33 = AND_GATE(a[-4], b[-4]).execute()\n",
    "    sum, carry = traceable_full_adder(pp33, carry, cout)\n",
    "    result.append(sum)\n",
    "\n",
    "    # stage 7\n",
    "    result.append(carry)\n",
    "\n",
    "    result.reverse()\n",
    "\n",
    "    return result"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "def mult8x8_from4x4(a: list[Register],b: list[Register], mult4x4_low=traceable_multiply4x4_exact, mult4x4_mid=traceable_multiply4x4_exact, mult4x4_high=traceable_multiply4x4_exact):\n",
    "\n",
    "    # create two \"bit-nibbles\", high/low for each number\n",
    "    a_low = a[4:]\n",
    "    b_low = b[4:]\n",
    "\n",
    "    a_high = a[:4]\n",
    "    b_high = b[:4]\n",
    "\n",
    "    low_low_partial = mult4x4_low(a_low, b_low)\n",
    "    low_high_partial = mult4x4_mid(a_low, b_high)\n",
    "    high_low_partial = mult4x4_mid(a_high, b_low)\n",
    "    high_high_partial = mult4x4_high(a_high, b_high)\n",
    "\n",
    "    # combine partials\n",
    "    # result will be filled least significant -> highest significant\n",
    "    # before returning, reverse result to get correct bit order\n",
    "    result = []\n",
    "\n",
    "    # reverse all partials to make control flow easier\n",
    "    low_low_partial.reverse()\n",
    "    low_high_partial.reverse()\n",
    "    high_low_partial.reverse()\n",
    "    high_high_partial.reverse()\n",
    "\n",
    "    # use lowest 4 bits as output\n",
    "    result.extend(low_low_partial[:4])\n",
    "\n",
    "    # ignore lowest 4 bits, combine ll_p and hh_p\n",
    "    ll_hh_partial = low_low_partial[4:]\n",
    "    ll_hh_partial.extend(high_high_partial)\n",
    "\n",
    "    # loop through and combine the next 8 bits\n",
    "    carry = Register(0, \"IN\")\n",
    "    cout = Register(0, \"IN\")\n",
    "    for b1, b2, b3 in zip(ll_hh_partial[:8], low_high_partial, high_low_partial):\n",
    "        sum, carry, cout = traceable_exact_compressor_4to2(b1, b2, b3, carry, cout)\n",
    "        result.append(sum)\n",
    "\n",
    "    partial = ll_hh_partial[-4:]\n",
    "\n",
    "    # next bit full adder with carries\n",
    "    sum, carry = traceable_full_adder(partial[0], carry, cout)\n",
    "\n",
    "    result.append(sum)\n",
    "\n",
    "    # next two bits with half adder\n",
    "    sum, carry = traceable_half_adder(partial[1], carry)\n",
    "    result.append(sum)\n",
    "\n",
    "    sum, carry = traceable_half_adder(partial[2], carry)\n",
    "    result.append(sum)\n",
    "\n",
    "    # last bit only XOR because carry no longer relevant\n",
    "    sum = XOR_GATE(partial[3], carry).execute()\n",
    "    result.append(sum)\n",
    "\n",
    "    # bring result back into correct order\n",
    "    result.reverse()\n",
    "\n",
    "    return result"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "def traceable_full_adder_nimar(x1: Register, x2: Register, carry: Register) -> tuple[Register, Register]:\n",
    "    or1 = OR_GATE(x1,x2).execute()\n",
    "    nor1 = OR_GATE(NOT_GATE(x1).execute(), NOT_GATE(x2).execute()).execute()\n",
    "    or2 = OR_GATE(NOT_GATE(nor1).execute(), carry).execute()\n",
    "    or3 = OR_GATE(NOT_GATE(or1).execute(), or2).execute()\n",
    "    cout = NOT_GATE(OR_GATE(NOT_GATE(or1).execute(), NOT_GATE(or2).execute()).execute()).execute()\n",
    "\n",
    "    xor1 = XOR_GATE(x1, x2).execute()\n",
    "    or4 = OR_GATE(NOT_GATE(carry).execute(), xor1).execute()\n",
    "    sum = OR_GATE(NOT_GATE(or3).execute(), NOT_GATE(or4).execute()).execute()\n",
    "\n",
    "    return sum, cout\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "def traceable16x16_adder(a: list[Register],b: list[Register], approximate=True):\n",
    "    \n",
    "    # reverse a and b to make control flow easier, i.e low -> high significant bits\n",
    "    a.reverse()\n",
    "    b.reverse()\n",
    "\n",
    "    result = []\n",
    "\n",
    "    if approximate:\n",
    "        approximated_adds = 8\n",
    "    else:\n",
    "        approximated_adds = 0\n",
    "\n",
    "    for i in range(approximated_adds):\n",
    "        sum = XOR_GATE(a[i], b[i]).execute()\n",
    "        result.append(sum)\n",
    "\n",
    "    sum, carry = traceable_half_adder(a[approximated_adds], b[approximated_adds])\n",
    "    result.append(sum)\n",
    "\n",
    "    approximated_adds = approximated_adds + 1\n",
    "\n",
    "    for i in range(approximated_adds, 16):\n",
    "        sum, carry = traceable_full_adder_nimar(a[i], b[i], carry)\n",
    "        result.append(sum)\n",
    "    \n",
    "    result.reverse()\n",
    "    return result"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "def MAC_unit(a:list[Register],b:list[Register],c:list[Register], mult4x4_low=traceable_multiply4x4_exact, mult4x4_mid=traceable_multiply4x4_exact, mult4x4_high=traceable_multiply4x4_exact, ApproximateAdder=True):\n",
    "    product = mult8x8_from4x4(a,b,mult4x4_low=mult4x4_low, mult4x4_mid=mult4x4_mid, mult4x4_high=mult4x4_high)\n",
    "\n",
    "    mac_result = traceable16x16_adder(product, c, approximate=ApproximateAdder)\n",
    "\n",
    "    return mac_result\n",
    "\n",
    "def add_OUT_layer(results):\n",
    "    for i in range(len(results)):\n",
    "        results[i] = OUT_GATE(results[i]).execute()\n",
    "    return results"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [],
   "source": [
    "counter = 0\n",
    "def MAC_Wrap(a:int, b:int, c:int, mult4x4_low=traceable_multiply4x4_exact, mult4x4_mid=traceable_multiply4x4_exact, mult4x4_high=traceable_multiply4x4_exact, ApproximateAdder=True):\n",
    "    global counter\n",
    "    counter = counter + 1\n",
    "    a = NumToBinRegisters(a, 8)\n",
    "    b = NumToBinRegisters(b, 8)\n",
    "    c = NumToBinRegisters(c, 16)\n",
    "    result = MAC_unit(a,b,c,mult4x4_low=mult4x4_low,mult4x4_mid=mult4x4_mid,mult4x4_high=mult4x4_high,ApproximateAdder=ApproximateAdder)\n",
    "    if counter % 1000 == 0: print(counter)\n",
    "    Gate.reset()\n",
    "    Register.reset()\n",
    "    return BinRegistersToNum(result)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [],
   "source": [
    "exactAdder_exactMultiplier = lambda a,b,c: MAC_Wrap(a,b,c, mult4x4_low=traceable_multiply4x4_exact, mult4x4_mid=traceable_multiply4x4_exact, mult4x4_high=traceable_multiply4x4_exact, ApproximateAdder=False)\n",
    "exactAdder_approxMultiplier = lambda a,b,c: MAC_Wrap(a,b,c, mult4x4_low=traceable_multiply4x4_M2, mult4x4_mid=traceable_multiply4x4_M1, mult4x4_high=traceable_multiply4x4_exact, ApproximateAdder=False)\n",
    "approxAdder_exactMultiplier = lambda a,b,c: MAC_Wrap(a,b,c, mult4x4_low=traceable_multiply4x4_exact, mult4x4_mid=traceable_multiply4x4_exact, mult4x4_high=traceable_multiply4x4_exact, ApproximateAdder=True)\n",
    "approxAdder_approxMultiplier = lambda a,b,c: MAC_Wrap(a,b,c, mult4x4_low=traceable_multiply4x4_M2, mult4x4_mid=traceable_multiply4x4_M1, mult4x4_high=traceable_multiply4x4_exact, ApproximateAdder=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1000\n",
      "2000\n"
     ]
    },
    {
     "ename": "KeyboardInterrupt",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[27], line 11\u001b[0m\n\u001b[1;32m      3\u001b[0m \u001b[38;5;66;03m# eingabebereiche = [[i for i in range(2**8)],\u001b[39;00m\n\u001b[1;32m      4\u001b[0m \u001b[38;5;66;03m#                    [i for i in range(2**8)],\u001b[39;00m\n\u001b[1;32m      5\u001b[0m \u001b[38;5;66;03m#                    [i for i in range(2**16)]]\u001b[39;00m\n\u001b[1;32m      7\u001b[0m eingabebereiche \u001b[38;5;241m=\u001b[39m [[i \u001b[38;5;28;01mfor\u001b[39;00m i \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mrange\u001b[39m(\u001b[38;5;241m2\u001b[39m\u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39m\u001b[38;5;241m8\u001b[39m)],\n\u001b[1;32m      8\u001b[0m                    [i \u001b[38;5;28;01mfor\u001b[39;00m i \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mrange\u001b[39m(\u001b[38;5;241m2\u001b[39m\u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39m\u001b[38;5;241m8\u001b[39m)],\n\u001b[1;32m      9\u001b[0m                    [i \u001b[38;5;28;01mfor\u001b[39;00m i \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mrange\u001b[39m(\u001b[38;5;241m2\u001b[39m\u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39m\u001b[38;5;241m8\u001b[39m)]]\n\u001b[0;32m---> 11\u001b[0m lut \u001b[38;5;241m=\u001b[39m \u001b[43mgeneriere_look_up_tabelle\u001b[49m\u001b[43m(\u001b[49m\u001b[43mmac\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43meingabebereiche\u001b[49m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[0;32mIn[5], line 23\u001b[0m, in \u001b[0;36mgeneriere_look_up_tabelle\u001b[0;34m(funktion, eingabebereiche)\u001b[0m\n\u001b[1;32m     16\u001b[0m kombinationen \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mlist\u001b[39m(product(\u001b[38;5;241m*\u001b[39meingabebereiche))\n\u001b[1;32m     18\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m i, kombi \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28menumerate\u001b[39m(kombinationen):\n\u001b[1;32m     19\u001b[0m \n\u001b[1;32m     20\u001b[0m     \u001b[38;5;66;03m# if i % 10000 == 0:\u001b[39;00m\n\u001b[1;32m     21\u001b[0m     \u001b[38;5;66;03m#     print(f\"Berechne Kombination {i} von {len(kombinationen)}\")\u001b[39;00m\n\u001b[1;32m     22\u001b[0m     \u001b[38;5;66;03m# Ausgabe der Funktion für die aktuelle Eingabekombination berechnen\u001b[39;00m\n\u001b[0;32m---> 23\u001b[0m     ergebnis \u001b[38;5;241m=\u001b[39m \u001b[43mfunktion\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43mkombi\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     25\u001b[0m     \u001b[38;5;66;03m# Indizes für das Array berechnen\u001b[39;00m\n\u001b[1;32m     26\u001b[0m     indizes \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mtuple\u001b[39m(eingabebereiche[i]\u001b[38;5;241m.\u001b[39mindex(kombi[i]) \u001b[38;5;28;01mfor\u001b[39;00m i \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mrange\u001b[39m(\u001b[38;5;28mlen\u001b[39m(kombi)))\n",
      "Cell \u001b[0;32mIn[26], line 2\u001b[0m, in \u001b[0;36m<lambda>\u001b[0;34m(a, b, c)\u001b[0m\n\u001b[1;32m      1\u001b[0m exactAdder_exactMultiplier \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;01mlambda\u001b[39;00m a,b,c: MAC_Wrap(a,b,c, mult4x4_low\u001b[38;5;241m=\u001b[39mtraceable_multiply4x4_exact, mult4x4_mid\u001b[38;5;241m=\u001b[39mtraceable_multiply4x4_exact, mult4x4_high\u001b[38;5;241m=\u001b[39mtraceable_multiply4x4_exact, ApproximateAdder\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mFalse\u001b[39;00m)\n\u001b[0;32m----> 2\u001b[0m exactAdder_approxMultiplier \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;01mlambda\u001b[39;00m a,b,c: \u001b[43mMAC_Wrap\u001b[49m\u001b[43m(\u001b[49m\u001b[43ma\u001b[49m\u001b[43m,\u001b[49m\u001b[43mb\u001b[49m\u001b[43m,\u001b[49m\u001b[43mc\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mmult4x4_low\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mtraceable_multiply4x4_M2\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mmult4x4_mid\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mtraceable_multiply4x4_M1\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mmult4x4_high\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mtraceable_multiply4x4_exact\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mApproximateAdder\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;28;43;01mFalse\u001b[39;49;00m\u001b[43m)\u001b[49m\n\u001b[1;32m      3\u001b[0m approxAdder_exactMultiplier \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;01mlambda\u001b[39;00m a,b,c: MAC_Wrap(a,b,c, mult4x4_low\u001b[38;5;241m=\u001b[39mtraceable_multiply4x4_exact, mult4x4_mid\u001b[38;5;241m=\u001b[39mtraceable_multiply4x4_exact, mult4x4_high\u001b[38;5;241m=\u001b[39mtraceable_multiply4x4_exact, ApproximateAdder\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mTrue\u001b[39;00m)\n\u001b[1;32m      4\u001b[0m approxAdder_approxMultiplier \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;01mlambda\u001b[39;00m a,b,c: MAC_Wrap(a,b,c, mult4x4_low\u001b[38;5;241m=\u001b[39mtraceable_multiply4x4_M2, mult4x4_mid\u001b[38;5;241m=\u001b[39mtraceable_multiply4x4_M1, mult4x4_high\u001b[38;5;241m=\u001b[39mtraceable_multiply4x4_exact, ApproximateAdder\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mTrue\u001b[39;00m)\n",
      "Cell \u001b[0;32mIn[25], line 8\u001b[0m, in \u001b[0;36mMAC_Wrap\u001b[0;34m(a, b, c, mult4x4_low, mult4x4_mid, mult4x4_high, ApproximateAdder)\u001b[0m\n\u001b[1;32m      6\u001b[0m b \u001b[38;5;241m=\u001b[39m NumToBinRegisters(b, \u001b[38;5;241m8\u001b[39m)\n\u001b[1;32m      7\u001b[0m c \u001b[38;5;241m=\u001b[39m NumToBinRegisters(c, \u001b[38;5;241m16\u001b[39m)\n\u001b[0;32m----> 8\u001b[0m result \u001b[38;5;241m=\u001b[39m \u001b[43mMAC_unit\u001b[49m\u001b[43m(\u001b[49m\u001b[43ma\u001b[49m\u001b[43m,\u001b[49m\u001b[43mb\u001b[49m\u001b[43m,\u001b[49m\u001b[43mc\u001b[49m\u001b[43m,\u001b[49m\u001b[43mmult4x4_low\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mmult4x4_low\u001b[49m\u001b[43m,\u001b[49m\u001b[43mmult4x4_mid\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mmult4x4_mid\u001b[49m\u001b[43m,\u001b[49m\u001b[43mmult4x4_high\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mmult4x4_high\u001b[49m\u001b[43m,\u001b[49m\u001b[43mApproximateAdder\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mApproximateAdder\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m      9\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m counter \u001b[38;5;241m%\u001b[39m \u001b[38;5;241m1000\u001b[39m \u001b[38;5;241m==\u001b[39m \u001b[38;5;241m0\u001b[39m: \u001b[38;5;28mprint\u001b[39m(counter)\n\u001b[1;32m     10\u001b[0m Gate\u001b[38;5;241m.\u001b[39mreset()\n",
      "Cell \u001b[0;32mIn[15], line 2\u001b[0m, in \u001b[0;36mMAC_unit\u001b[0;34m(a, b, c, mult4x4_low, mult4x4_mid, mult4x4_high, ApproximateAdder)\u001b[0m\n\u001b[1;32m      1\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21mMAC_unit\u001b[39m(a:\u001b[38;5;28mlist\u001b[39m[Register],b:\u001b[38;5;28mlist\u001b[39m[Register],c:\u001b[38;5;28mlist\u001b[39m[Register], mult4x4_low\u001b[38;5;241m=\u001b[39mtraceable_multiply4x4_exact, mult4x4_mid\u001b[38;5;241m=\u001b[39mtraceable_multiply4x4_exact, mult4x4_high\u001b[38;5;241m=\u001b[39mtraceable_multiply4x4_exact, ApproximateAdder\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mTrue\u001b[39;00m):\n\u001b[0;32m----> 2\u001b[0m     product \u001b[38;5;241m=\u001b[39m \u001b[43mmult8x8_from4x4\u001b[49m\u001b[43m(\u001b[49m\u001b[43ma\u001b[49m\u001b[43m,\u001b[49m\u001b[43mb\u001b[49m\u001b[43m,\u001b[49m\u001b[43mmult4x4_low\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mmult4x4_low\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mmult4x4_mid\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mmult4x4_mid\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mmult4x4_high\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mmult4x4_high\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m      4\u001b[0m     mac_result \u001b[38;5;241m=\u001b[39m traceable16x16_adder(product, c, approximate\u001b[38;5;241m=\u001b[39mApproximateAdder)\n\u001b[1;32m      6\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m mac_result\n",
      "Cell \u001b[0;32mIn[12], line 13\u001b[0m, in \u001b[0;36mmult8x8_from4x4\u001b[0;34m(a, b, mult4x4_low, mult4x4_mid, mult4x4_high)\u001b[0m\n\u001b[1;32m     11\u001b[0m low_high_partial \u001b[38;5;241m=\u001b[39m mult4x4_mid(a_low, b_high)\n\u001b[1;32m     12\u001b[0m high_low_partial \u001b[38;5;241m=\u001b[39m mult4x4_mid(a_high, b_low)\n\u001b[0;32m---> 13\u001b[0m high_high_partial \u001b[38;5;241m=\u001b[39m \u001b[43mmult4x4_high\u001b[49m\u001b[43m(\u001b[49m\u001b[43ma_high\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mb_high\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     15\u001b[0m \u001b[38;5;66;03m# combine partials\u001b[39;00m\n\u001b[1;32m     16\u001b[0m \u001b[38;5;66;03m# result will be filled least significant -> highest significant\u001b[39;00m\n\u001b[1;32m     17\u001b[0m \u001b[38;5;66;03m# before returning, reverse result to get correct bit order\u001b[39;00m\n\u001b[1;32m     18\u001b[0m result \u001b[38;5;241m=\u001b[39m []\n",
      "Cell \u001b[0;32mIn[11], line 107\u001b[0m, in \u001b[0;36mtraceable_multiply4x4_exact\u001b[0;34m(a, b)\u001b[0m\n\u001b[1;32m    105\u001b[0m pp11 \u001b[38;5;241m=\u001b[39m AND_GATE(a[\u001b[38;5;241m-\u001b[39m\u001b[38;5;241m2\u001b[39m], b[\u001b[38;5;241m-\u001b[39m\u001b[38;5;241m2\u001b[39m])\u001b[38;5;241m.\u001b[39mexecute()\n\u001b[1;32m    106\u001b[0m pp02 \u001b[38;5;241m=\u001b[39m AND_GATE(a[\u001b[38;5;241m-\u001b[39m\u001b[38;5;241m1\u001b[39m], b[\u001b[38;5;241m-\u001b[39m\u001b[38;5;241m3\u001b[39m])\u001b[38;5;241m.\u001b[39mexecute()\n\u001b[0;32m--> 107\u001b[0m \u001b[38;5;28msum\u001b[39m, cout, carry \u001b[38;5;241m=\u001b[39m \u001b[43mtraceable_exact_compressor_4to2\u001b[49m\u001b[43m(\u001b[49m\u001b[43mpp20\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mpp11\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mpp02\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mRegister\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;241;43m0\u001b[39;49m\u001b[43m,\u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mIN\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m)\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcarry\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcombine_carries\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;28;43;01mFalse\u001b[39;49;00m\u001b[43m)\u001b[49m\n\u001b[1;32m    108\u001b[0m result\u001b[38;5;241m.\u001b[39mappend(\u001b[38;5;28msum\u001b[39m)\n\u001b[1;32m    110\u001b[0m \u001b[38;5;66;03m# stage 3\u001b[39;00m\n",
      "Cell \u001b[0;32mIn[10], line 66\u001b[0m, in \u001b[0;36mtraceable_exact_compressor_4to2\u001b[0;34m(x1, x2, x3, x4, cin, combine_carries)\u001b[0m\n\u001b[1;32m     60\u001b[0m \u001b[38;5;250m\u001b[39m\u001b[38;5;124;03m'''\u001b[39;00m\n\u001b[1;32m     61\u001b[0m \u001b[38;5;124;03m    Gibt das exakte sum, cout und carry bit zurück.\u001b[39;00m\n\u001b[1;32m     62\u001b[0m \u001b[38;5;124;03m    cout und carry sind gleich gewichtet, also stufe höher als das sum/input bits\u001b[39;00m\n\u001b[1;32m     63\u001b[0m \u001b[38;5;124;03m'''\u001b[39;00m\n\u001b[1;32m     65\u001b[0m tmp_sum, cout \u001b[38;5;241m=\u001b[39m traceable_full_adder(x1,x2,x3)\n\u001b[0;32m---> 66\u001b[0m \u001b[38;5;28msum\u001b[39m, carry \u001b[38;5;241m=\u001b[39m \u001b[43mtraceable_full_adder\u001b[49m\u001b[43m(\u001b[49m\u001b[43mtmp_sum\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mx4\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcin\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     68\u001b[0m \u001b[38;5;66;03m# carry = (x1 ^ x2 ^ x3 ^ x4) & cin | (1-(x1 ^ x2 ^ x3 ^ x4)) & x4\u001b[39;00m\n\u001b[1;32m     69\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m combine_carries:\n",
      "Cell \u001b[0;32mIn[9], line 36\u001b[0m, in \u001b[0;36mtraceable_full_adder\u001b[0;34m(a, b, cin)\u001b[0m\n\u001b[1;32m     27\u001b[0m \u001b[38;5;250m\u001b[39m\u001b[38;5;124;03m\"\"\"\u001b[39;00m\n\u001b[1;32m     28\u001b[0m \u001b[38;5;124;03mGibt (sum, carry) zurück.\u001b[39;00m\n\u001b[1;32m     29\u001b[0m \u001b[38;5;124;03mRealisiert mit 2 Half-Addern + OR-Gatter:\u001b[39;00m\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m     33\u001b[0m \u001b[38;5;124;03m   carry_out = c1 OR c2\u001b[39;00m\n\u001b[1;32m     34\u001b[0m \u001b[38;5;124;03m\"\"\"\u001b[39;00m\n\u001b[1;32m     35\u001b[0m s1, c1 \u001b[38;5;241m=\u001b[39m traceable_half_adder(a, b)\n\u001b[0;32m---> 36\u001b[0m s2, c2 \u001b[38;5;241m=\u001b[39m \u001b[43mtraceable_half_adder\u001b[49m\u001b[43m(\u001b[49m\u001b[43ms1\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcin\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     37\u001b[0m carry_out \u001b[38;5;241m=\u001b[39m OR_GATE([c1, c2])\u001b[38;5;241m.\u001b[39mexecute()\n\u001b[1;32m     38\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m s2, carry_out\n",
      "Cell \u001b[0;32mIn[9], line 22\u001b[0m, in \u001b[0;36mtraceable_half_adder\u001b[0;34m(a, b)\u001b[0m\n\u001b[1;32m     16\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21mtraceable_half_adder\u001b[39m(a: Register, b: Register) \u001b[38;5;241m-\u001b[39m\u001b[38;5;241m>\u001b[39m \u001b[38;5;28mtuple\u001b[39m[Register, Register]:\n\u001b[1;32m     17\u001b[0m \u001b[38;5;250m    \u001b[39m\u001b[38;5;124;03m\"\"\"\u001b[39;00m\n\u001b[1;32m     18\u001b[0m \u001b[38;5;124;03m    Gibt (sum, carry) zurück.\u001b[39;00m\n\u001b[1;32m     19\u001b[0m \u001b[38;5;124;03m    sum = a XOR b\u001b[39;00m\n\u001b[1;32m     20\u001b[0m \u001b[38;5;124;03m    carry = a AND b\u001b[39;00m\n\u001b[1;32m     21\u001b[0m \u001b[38;5;124;03m    \"\"\"\u001b[39;00m\n\u001b[0;32m---> 22\u001b[0m     sum_ \u001b[38;5;241m=\u001b[39m \u001b[43mXOR_GATE\u001b[49m\u001b[43m(\u001b[49m\u001b[43m[\u001b[49m\u001b[43ma\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mb\u001b[49m\u001b[43m]\u001b[49m\u001b[43m)\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mexecute\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     23\u001b[0m     carry \u001b[38;5;241m=\u001b[39m AND_GATE([a, b])\u001b[38;5;241m.\u001b[39mexecute()\n\u001b[1;32m     24\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m sum_, carry\n",
      "Cell \u001b[0;32mIn[8], line 84\u001b[0m, in \u001b[0;36mXOR_GATE.execute\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m     81\u001b[0m b\u001b[38;5;241m.\u001b[39musedAt(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mgetStage())\n\u001b[1;32m     83\u001b[0m val \u001b[38;5;241m=\u001b[39m a\u001b[38;5;241m.\u001b[39mgetValue() \u001b[38;5;241m^\u001b[39m b\u001b[38;5;241m.\u001b[39mgetValue()\n\u001b[0;32m---> 84\u001b[0m outRegister \u001b[38;5;241m=\u001b[39m \u001b[43mRegister\u001b[49m\u001b[43m(\u001b[49m\u001b[43mvalue\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mval\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mgateLabel\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mgateLabel\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mstage\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mstage\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     85\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39msetOutput(outputRegister\u001b[38;5;241m=\u001b[39moutRegister)\n\u001b[1;32m     87\u001b[0m \u001b[38;5;66;03m# self.registerGate()\u001b[39;00m\n",
      "Cell \u001b[0;32mIn[7], line 14\u001b[0m, in \u001b[0;36mRegister.__init__\u001b[0;34m(self, value, gateLabel, stage)\u001b[0m\n\u001b[1;32m     12\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mstage \u001b[38;5;241m=\u001b[39m stage                              \u001b[38;5;66;03m# stage where this value was created, valid after this stage\u001b[39;00m\n\u001b[1;32m     13\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mlastUsed \u001b[38;5;241m=\u001b[39m stage                           \u001b[38;5;66;03m# stage where this value is used for the last time, can be freed afterwards\u001b[39;00m\n\u001b[0;32m---> 14\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mstage \u001b[38;5;241m==\u001b[39m \u001b[38;5;241m0\u001b[39m:\n\u001b[1;32m     15\u001b[0m     Register\u001b[38;5;241m.\u001b[39minputRegisters\u001b[38;5;241m.\u001b[39mappend(\u001b[38;5;28mself\u001b[39m)\n\u001b[1;32m     16\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mregister_for_freeing()\n",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
     ]
    }
   ],
   "source": [
    "mac = exactAdder_approxMultiplier\n",
    "\n",
    "# eingabebereiche = [[i for i in range(2**8)],\n",
    "#                    [i for i in range(2**8)],\n",
    "#                    [i for i in range(2**16)]]\n",
    "\n",
    "eingabebereiche = [[i for i in range(2**8)],\n",
    "                   [i for i in range(2**8)],\n",
    "                   [i for i in range(2**8)]]\n",
    "\n",
    "lut = generiere_look_up_tabelle(mac, eingabebereiche)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 60,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "in1:\n",
      "\tlabel: IN_a0 | value: 1\n",
      "\tlabel: IN_a1 | value: 0\n",
      "\tlabel: IN_a2 | value: 0\n",
      "\tlabel: IN_a3 | value: 1\n",
      "\tlabel: IN_a4 | value: 1\n",
      "\tlabel: IN_a5 | value: 1\n",
      "\tlabel: IN_a6 | value: 1\n",
      "\tlabel: IN_a7 | value: 1\n",
      "------------------------------\n",
      "in2:\n",
      "\tlabel: IN_b0 | value: 1\n",
      "\tlabel: IN_b1 | value: 0\n",
      "\tlabel: IN_b2 | value: 0\n",
      "\tlabel: IN_b3 | value: 1\n",
      "\tlabel: IN_b4 | value: 0\n",
      "\tlabel: IN_b5 | value: 0\n",
      "\tlabel: IN_b6 | value: 1\n",
      "\tlabel: IN_b7 | value: 1\n",
      "------------------------------\n",
      "in3:\n",
      "\tlabel: IN_c0 | value: 0\n",
      "\tlabel: IN_c1 | value: 0\n",
      "\tlabel: IN_c2 | value: 1\n",
      "\tlabel: IN_c3 | value: 1\n",
      "\tlabel: IN_c4 | value: 1\n",
      "\tlabel: IN_c5 | value: 1\n",
      "\tlabel: IN_c6 | value: 0\n",
      "\tlabel: IN_c7 | value: 1\n",
      "\tlabel: IN_c8 | value: 1\n",
      "\tlabel: IN_c9 | value: 1\n",
      "\tlabel: IN_c10 | value: 1\n",
      "\tlabel: IN_c11 | value: 1\n",
      "\tlabel: IN_c12 | value: 1\n",
      "\tlabel: IN_c13 | value: 0\n",
      "\tlabel: IN_c14 | value: 1\n",
      "\tlabel: IN_c15 | value: 1\n",
      "------------------------------\n",
      "output_labels:  ['OR120', 'OR113', 'OR106', 'OR99', 'OR92', 'OR85', 'OR78', 'XOR79', 'XOR78', 'XOR77', 'XOR76', 'XOR75', 'XOR74', 'XOR73', 'XOR72', 'XOR71']\n",
      "------------------------------\n",
      "\n",
      "------------------------------\n",
      "result: 38214\n",
      "\tlabel: OR120 | value: 1\n",
      "\tlabel: OR113 | value: 0\n",
      "\tlabel: OR106 | value: 0\n",
      "\tlabel: OR99 | value: 1\n",
      "\tlabel: OR92 | value: 0\n",
      "\tlabel: OR85 | value: 1\n",
      "\tlabel: OR78 | value: 0\n",
      "\tlabel: XOR79 | value: 1\n",
      "\tlabel: XOR78 | value: 0\n",
      "\tlabel: XOR77 | value: 1\n",
      "\tlabel: XOR76 | value: 0\n",
      "\tlabel: XOR75 | value: 0\n",
      "\tlabel: XOR74 | value: 0\n",
      "\tlabel: XOR73 | value: 1\n",
      "\tlabel: XOR72 | value: 1\n",
      "\tlabel: XOR71 | value: 0\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "------------------------------\n",
      "Input Registers:\n",
      "\t[value: 1 | label: IN_a0 | stage: 0 | lastUsed: 230]\n",
      "\t[value: 0 | label: IN_a1 | stage: 0 | lastUsed: 219]\n",
      "\t[value: 0 | label: IN_a2 | stage: 0 | lastUsed: 202]\n",
      "\t[value: 1 | label: IN_a3 | stage: 0 | lastUsed: 184]\n",
      "\t[value: 1 | label: IN_a4 | stage: 0 | lastUsed: 105]\n",
      "\t[value: 1 | label: IN_a5 | stage: 0 | lastUsed: 92]\n",
      "\t[value: 1 | label: IN_a6 | stage: 0 | lastUsed: 89]\n",
      "\t[value: 1 | label: IN_a7 | stage: 0 | lastUsed: 77]\n",
      "\t[value: 1 | label: IN_b0 | stage: 0 | lastUsed: 230]\n",
      "\t[value: 0 | label: IN_b1 | stage: 0 | lastUsed: 218]\n",
      "\t[value: 0 | label: IN_b2 | stage: 0 | lastUsed: 200]\n",
      "\t[value: 1 | label: IN_b3 | stage: 0 | lastUsed: 181]\n",
      "\t[value: 0 | label: IN_b4 | stage: 0 | lastUsed: 160]\n",
      "\t[value: 0 | label: IN_b5 | stage: 0 | lastUsed: 154]\n",
      "\t[value: 1 | label: IN_b6 | stage: 0 | lastUsed: 143]\n",
      "\t[value: 1 | label: IN_b7 | stage: 0 | lastUsed: 131]\n",
      "\t[value: 0 | label: IN_c0 | stage: 0 | lastUsed: 456]\n",
      "\t[value: 0 | label: IN_c1 | stage: 0 | lastUsed: 438]\n",
      "\t[value: 1 | label: IN_c2 | stage: 0 | lastUsed: 420]\n",
      "\t[value: 1 | label: IN_c3 | stage: 0 | lastUsed: 402]\n",
      "\t[value: 1 | label: IN_c4 | stage: 0 | lastUsed: 384]\n",
      "\t[value: 1 | label: IN_c5 | stage: 0 | lastUsed: 366]\n",
      "\t[value: 0 | label: IN_c6 | stage: 0 | lastUsed: 348]\n",
      "\t[value: 1 | label: IN_c7 | stage: 0 | lastUsed: 335]\n",
      "\t[value: 1 | label: IN_c8 | stage: 0 | lastUsed: 333]\n",
      "\t[value: 1 | label: IN_c9 | stage: 0 | lastUsed: 332]\n",
      "\t[value: 1 | label: IN_c10 | stage: 0 | lastUsed: 331]\n",
      "\t[value: 1 | label: IN_c11 | stage: 0 | lastUsed: 330]\n",
      "\t[value: 1 | label: IN_c12 | stage: 0 | lastUsed: 329]\n",
      "\t[value: 0 | label: IN_c13 | stage: 0 | lastUsed: 328]\n",
      "\t[value: 1 | label: IN_c14 | stage: 0 | lastUsed: 327]\n",
      "\t[value: 1 | label: IN_c15 | stage: 0 | lastUsed: 326]\n",
      "\t[value: 0 | label: IN0 | stage: 0 | lastUsed: 177]\n",
      "\t[value: 0 | label: IN1 | stage: 0 | lastUsed: 196]\n",
      "\t[value: 0 | label: IN2 | stage: 0 | lastUsed: 209]\n",
      "\t[value: 0 | label: IN3 | stage: 0 | lastUsed: 242]\n",
      "\t[value: 0 | label: IN4 | stage: 0 | lastUsed: 244]\n"
     ]
    }
   ],
   "source": [
    "Gate.reset()\n",
    "Register.reset()\n",
    "labelLists = {\n",
    "    # label format like OR0, OR1, ...\n",
    "    \"OR\": [],\n",
    "    \"AND\": [],\n",
    "    \"XOR\": [],\n",
    "    \"NOT\": [],\n",
    "    \"IN\": [],\n",
    "    \"OUT\": []\n",
    "}\n",
    "\n",
    "\n",
    "in1 = 159\n",
    "in2 = 147\n",
    "in3 = 15867\n",
    "\n",
    "in1 = NumToBinRegisters(in1, 8, label=\"IN_a\")\n",
    "print(\"in1:\")\n",
    "for i in in1:\n",
    "    print(f\"\\tlabel: {i.getLabel()} | value: {i.getValue()}\")\n",
    "in2 = NumToBinRegisters(in2, 8, label=\"IN_b\")\n",
    "print(\"-\"*30)\n",
    "print(\"in2:\")\n",
    "for i in in2:\n",
    "    print(f\"\\tlabel: {i.getLabel()} | value: {i.getValue()}\")\n",
    "in3 = NumToBinRegisters(in3, 16, label=\"IN_c\")\n",
    "print(\"-\"*30)\n",
    "print(\"in3:\")\n",
    "for i in in3:\n",
    "    print(f\"\\tlabel: {i.getLabel()} | value: {i.getValue()}\")\n",
    "\n",
    "summe = MAC_unit(in1, in2, in3, mult4x4_high=traceable_multiply4x4_exact, mult4x4_mid=traceable_multiply4x4_M1, mult4x4_low=traceable_multiply4x4_M2, ApproximateAdder=True)\n",
    "output_labels = [out_reg.getLabel() for out_reg in summe]\n",
    "print(\"-\"*30)\n",
    "print(\"output_labels: \", output_labels)\n",
    "print(\"-\"*30)\n",
    "print()\n",
    "print(\"-\"*30)\n",
    "print(f\"result: {BinRegistersToNum(summe)}\")\n",
    "for i in summe:\n",
    "    print(f\"\\tlabel: {i.getLabel()} | value: {i.getValue()}\")\n",
    "\n",
    "print(\"\\n\\n\\n\\n\\n\")\n",
    "\n",
    "# summe = MAC_unit(in1, in2, in3)\n",
    "# sum, carry = traceable_full_adder_nimar(a,b,c)\n",
    "# summe = traceable_multiply4x4_exact(in1, in2)\n",
    "# traceable_approx_compressor_4to2(a,b,c,d)\n",
    "# regs = OR_GATE([a, b]).execute()\n",
    "# para = OR_GATE(regs,c).execute()\n",
    "# no = NOT_GATE(d).execute()\n",
    "\n",
    "# print(\"results:\")\n",
    "# print(f\"\\t({in1} * {in2}) + {in3} = {''.join([str(r.getValue()) for r in summe])}\")\n",
    "# print(f\"\\t({in1} * {in2}) + {in3} = {BinRegistersToNum(summe)}\")\n",
    "# print(f\"\\tregs: (sum: {regs.getValue()})\")\n",
    "# print(f\"\\tpara: (sum: {para.getValue()})\")\n",
    "# print(f\"\\tno: (sum: {no.getValue()})\")\n",
    "# print(f\"\\tregs: (sum: {sum.getValue()} | carry: {carry.getValue()})\")\n",
    "# print(f\"\\tpara: (sum: {para[0].getValue()} | carry: {para[1].getValue()})\")\n",
    "\n",
    "print(\"-\"*30)\n",
    "print(\"Input Registers:\")\n",
    "\n",
    "rs = '\\n\\t'.join([str(r) for r in Register.inputRegisters])\n",
    "print(f\"\\t{rs}\")\n",
    "\n",
    "# print(\"-\"*30)\n",
    "# print(\"Free Registers After stage:\")\n",
    "# for stage, reg in Register.freeRegistersAfter.items():\n",
    "#     rs = '\\n\\t'.join([str(r) for r in reg])\n",
    "#     print(f\"Stage: {stage}:\\n\",f\"\\t{rs}\")\n",
    "\n",
    "# print(\"-\"*30)\n",
    "# print(\"Used Gates:\")\n",
    "# for stage, gate in Gate.usedGates.items():\n",
    "#     gs = '\\n\\t'.join(str(g) for g in gate)\n",
    "#     print(f\"Stage {stage}:\\n\", f\"\\t{gs}\\n\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 365,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Fehler bei (99 * 103) + 60217 = 4878 | korrekt: 70414\n",
      "Fehler bei (69 * 179) + 57271 = 4086 | korrekt: 69622\n",
      "Fehler bei (181 * 214) + 61406 = 34604 | korrekt: 100140\n",
      "Fehler bei (215 * 193) + 63872 = 39831 | korrekt: 105367\n",
      "Fehler bei (250 * 216) + 63565 = 52029 | korrekt: 117565\n",
      "Fehler bei (240 * 76) + 50476 = 3180 | korrekt: 68716\n",
      "Fehler bei (20 * 161) + 65470 = 3154 | korrekt: 68690\n",
      "Fehler bei (109 * 180) + 49377 = 3461 | korrekt: 68997\n",
      "Fehler bei (145 * 219) + 60206 = 26425 | korrekt: 91961\n",
      "Fehler bei (15 * 248) + 62659 = 843 | korrekt: 66379\n",
      "Fehler bei (168 * 69) + 59488 = 5544 | korrekt: 71080\n",
      "Fehler bei (214 * 254) + 21593 = 10413 | korrekt: 75949\n",
      "Fehler bei (138 * 218) + 46055 = 10603 | korrekt: 76139\n",
      "Fehler bei (111 * 146) + 54091 = 4761 | korrekt: 70297\n",
      "Fehler bei (157 * 168) + 45894 = 6734 | korrekt: 72270\n",
      "Fehler bei (162 * 235) + 28665 = 1199 | korrekt: 66735\n",
      "Fehler bei (242 * 49) + 54395 = 717 | korrekt: 66253\n",
      "Fehler bei (183 * 116) + 49267 = 4959 | korrekt: 70495\n",
      "Fehler bei (161 * 39) + 63760 = 4503 | korrekt: 70039\n",
      "Fehler bei (67 * 249) + 56482 = 7629 | korrekt: 73165\n",
      "Fehler bei (244 * 190) + 64633 = 45457 | korrekt: 110993\n",
      "Fehler bei (217 * 169) + 45015 = 16152 | korrekt: 81688\n",
      "Fehler bei (125 * 212) + 63902 = 24866 | korrekt: 90402\n",
      "Fehler bei (193 * 13) + 65482 = 2455 | korrekt: 67991\n",
      "Fehler bei (110 * 222) + 46319 = 5203 | korrekt: 70739\n",
      "Fehler bei (142 * 218) + 46878 = 12298 | korrekt: 77834\n",
      "Fehler bei (220 * 75) + 53522 = 4486 | korrekt: 70022\n",
      "Fehler bei (117 * 197) + 47752 = 5265 | korrekt: 70801\n",
      "Fehler bei (193 * 215) + 33598 = 9557 | korrekt: 75093\n",
      "Fehler bei (235 * 248) + 57769 = 50513 | korrekt: 116049\n",
      "Fehler bei (146 * 226) + 65322 = 32782 | korrekt: 98318\n",
      "Fehler bei (102 * 159) + 63017 = 13699 | korrekt: 79235\n",
      "Fehler bei (123 * 72) + 65049 = 8369 | korrekt: 73905\n",
      "Fehler bei (84 * 200) + 55572 = 6836 | korrekt: 72372\n",
      "Fehler bei (241 * 168) + 30316 = 5268 | korrekt: 70804\n",
      "Fehler bei (177 * 241) + 24491 = 1612 | korrekt: 67148\n",
      "Fehler bei (238 * 253) + 26184 = 20862 | korrekt: 86398\n",
      "Fehler bei (220 * 181) + 64422 = 38706 | korrekt: 104242\n",
      "Fehler bei (229 * 138) + 62203 = 28269 | korrekt: 93805\n",
      "Fehler bei (223 * 254) + 55381 = 46487 | korrekt: 112023\n",
      "Fehler bei (229 * 163) + 32421 = 4212 | korrekt: 69748\n",
      "Fehler bei (189 * 127) + 42234 = 701 | korrekt: 66237\n",
      "Fehler bei (180 * 253) + 31266 = 11270 | korrekt: 76806\n",
      "Fehler bei (80 * 164) + 55085 = 2669 | korrekt: 68205\n",
      "Fehler bei (173 * 78) + 56906 = 4864 | korrekt: 70400\n",
      "Fehler bei (119 * 204) + 59436 = 18176 | korrekt: 83712\n",
      "Fehler bei (210 * 224) + 63042 = 44546 | korrekt: 110082\n",
      "Fehler bei (40 * 213) + 59158 = 2142 | korrekt: 67678\n",
      "Fehler bei (180 * 165) + 39199 = 3363 | korrekt: 68899\n",
      "Fehler bei (242 * 205) + 17610 = 1684 | korrekt: 67220\n",
      "Fehler bei (186 * 239) + 35871 = 14789 | korrekt: 80325\n",
      "Fehler bei (200 * 43) + 57162 = 226 | korrekt: 65762\n",
      "Fehler bei (226 * 206) + 33906 = 14926 | korrekt: 80462\n",
      "Fehler bei (163 * 251) + 26879 = 2256 | korrekt: 67792\n",
      "Fehler bei (118 * 228) + 52326 = 13694 | korrekt: 79230\n",
      "Fehler bei (249 * 232) + 33214 = 25446 | korrekt: 90982\n",
      "Fehler bei (170 * 81) + 58330 = 6564 | korrekt: 72100\n",
      "Fehler bei (171 * 59) + 61011 = 5564 | korrekt: 71100\n",
      "Fehler bei (149 * 233) + 49719 = 18900 | korrekt: 84436\n",
      "Fehler bei (184 * 255) + 26856 = 8240 | korrekt: 73776\n",
      "Fehler bei (249 * 137) + 47736 = 16313 | korrekt: 81849\n",
      "Fehler bei (248 * 198) + 37497 = 21065 | korrekt: 86601\n",
      "Fehler bei (247 * 179) + 57914 = 36591 | korrekt: 102127\n",
      "Fehler bei (65 * 167) + 61691 = 7010 | korrekt: 72546\n",
      "Fehler bei (248 * 90) + 52479 = 9263 | korrekt: 74799\n",
      "Fehler bei (239 * 189) + 53126 = 32761 | korrekt: 98297\n",
      "Fehler bei (220 * 195) + 33845 = 11209 | korrekt: 76745\n",
      "Fehler bei (237 * 195) + 61901 = 42580 | korrekt: 108116\n",
      "Fehler bei (246 * 163) + 27689 = 2251 | korrekt: 67787\n",
      "Fehler bei (229 * 115) + 47707 = 8506 | korrekt: 74042\n",
      "Fehler bei (73 * 159) + 55462 = 1533 | korrekt: 67069\n",
      "Fehler bei (199 * 152) + 63667 = 28379 | korrekt: 93915\n",
      "Fehler bei (118 * 79) + 59163 = 2949 | korrekt: 68485\n",
      "Fehler bei (150 * 203) + 53301 = 18215 | korrekt: 83751\n",
      "Fehler bei (110 * 133) + 55148 = 4242 | korrekt: 69778\n",
      "Fehler bei (208 * 242) + 42401 = 27201 | korrekt: 92737\n",
      "Fehler bei (153 * 221) + 34216 = 2493 | korrekt: 68029\n",
      "Fehler bei (86 * 164) + 55766 = 4334 | korrekt: 69870\n",
      "Fehler bei (153 * 255) + 45869 = 19348 | korrekt: 84884\n",
      "Fehler bei (111 * 210) + 44951 = 2725 | korrekt: 68261\n",
      "Fehler bei (185 * 204) + 46620 = 18824 | korrekt: 84360\n",
      "Fehler bei (181 * 176) + 64373 = 30693 | korrekt: 96229\n",
      "Fehler bei (53 * 167) + 65475 = 8790 | korrekt: 74326\n",
      "Fehler bei (206 * 107) + 49339 = 5845 | korrekt: 71381\n",
      "Fehler bei (179 * 240) + 41650 = 19074 | korrekt: 84610\n",
      "Fehler bei (236 * 232) + 23355 = 12571 | korrekt: 78107\n",
      "Fehler bei (60 * 131) + 60724 = 3048 | korrekt: 68584\n",
      "Fehler bei (193 * 198) + 54315 = 26993 | korrekt: 92529\n",
      "Fehler bei (239 * 238) + 60289 = 51635 | korrekt: 117171\n",
      "Fehler bei (204 * 252) + 29640 = 15512 | korrekt: 81048\n",
      "Fehler bei (210 * 56) + 63325 = 9549 | korrekt: 75085\n",
      "Fehler bei (88 * 206) + 58514 = 11106 | korrekt: 76642\n",
      "Fehler bei (242 * 60) + 57109 = 6093 | korrekt: 71629\n",
      "Fehler bei (194 * 150) + 52495 = 16059 | korrekt: 81595\n",
      "Fehler bei (236 * 136) + 33691 = 251 | korrekt: 65787\n",
      "Fehler bei (66 * 171) + 54561 = 311 | korrekt: 65847\n",
      "Fehler bei (146 * 106) + 55070 = 5010 | korrekt: 70546\n",
      "Fehler bei (200 * 219) + 57207 = 35471 | korrekt: 101007\n",
      "Fehler bei (251 * 184) + 32652 = 13300 | korrekt: 78836\n",
      "Fehler bei (236 * 88) + 50518 = 5750 | korrekt: 71286\n",
      "Fehler bei (105 * 224) + 47268 = 5252 | korrekt: 70788\n",
      "Fehler bei (190 * 233) + 27389 = 6123 | korrekt: 71659\n",
      "Fehler bei (117 * 174) + 55772 = 10594 | korrekt: 76130\n",
      "Fehler bei (251 * 245) + 24667 = 20626 | korrekt: 86162\n",
      "Fehler bei (203 * 177) + 64170 = 34565 | korrekt: 100101\n",
      "Fehler bei (189 * 249) + 42133 = 23658 | korrekt: 89194\n",
      "Fehler bei (225 * 252) + 64745 = 55909 | korrekt: 121445\n",
      "Fehler bei (88 * 149) + 56627 = 4203 | korrekt: 69739\n",
      "Fehler bei (186 * 127) + 56011 = 14097 | korrekt: 79633\n",
      "Fehler bei (232 * 200) + 43618 = 24482 | korrekt: 90018\n",
      "Fehler bei (191 * 226) + 28249 = 5879 | korrekt: 71415\n",
      "Fehler bei (205 * 145) + 35902 = 91 | korrekt: 65627\n",
      "Fehler bei (189 * 236) + 21719 = 787 | korrekt: 66323\n",
      "Fehler bei (213 * 57) + 54549 = 1154 | korrekt: 66690\n",
      "Fehler bei (236 * 146) + 59957 = 28877 | korrekt: 94413\n",
      "Fehler bei (43 * 86) + 62526 = 688 | korrekt: 66224\n",
      "Fehler bei (253 * 124) + 48943 = 14779 | korrekt: 80315\n",
      "Fehler bei (175 * 164) + 62909 = 26073 | korrekt: 91609\n",
      "Fehler bei (245 * 106) + 44819 = 5253 | korrekt: 70789\n",
      "Fehler bei (204 * 122) + 57424 = 16776 | korrekt: 82312\n",
      "Fehler bei (178 * 220) + 59114 = 32738 | korrekt: 98274\n",
      "Fehler bei (132 * 151) + 54243 = 8639 | korrekt: 74175\n",
      "Fehler bei (162 * 225) + 56123 = 27037 | korrekt: 92573\n",
      "Fehler bei (229 * 99) + 54596 = 11731 | korrekt: 77267\n",
      "Fehler bei (102 * 148) + 62480 = 12040 | korrekt: 77576\n",
      "Fehler bei (135 * 203) + 46777 = 8646 | korrekt: 74182\n",
      "Fehler bei (114 * 243) + 43341 = 5507 | korrekt: 71043\n",
      "Fehler bei (208 * 119) + 51843 = 11059 | korrekt: 76595\n",
      "Fehler bei (141 * 207) + 44259 = 7910 | korrekt: 73446\n",
      "Fehler bei (228 * 245) + 18003 = 8327 | korrekt: 73863\n",
      "Fehler bei (236 * 162) + 29082 = 1778 | korrekt: 67314\n",
      "Fehler bei (151 * 246) + 56420 = 28030 | korrekt: 93566\n",
      "Fehler bei (193 * 97) + 65144 = 18329 | korrekt: 83865\n",
      "Fehler bei (253 * 187) + 55704 = 37479 | korrekt: 103015\n",
      "Fehler bei (114 * 206) + 63762 = 21710 | korrekt: 87246\n",
      "Fehler bei (55 * 246) + 62306 = 10300 | korrekt: 75836\n",
      "Fehler bei (225 * 242) + 56794 = 45708 | korrekt: 111244\n",
      "Fehler bei (252 * 233) + 18175 = 11355 | korrekt: 76891\n",
      "Fehler bei (148 * 246) + 53053 = 23925 | korrekt: 89461\n",
      "Fehler bei (227 * 64) + 60962 = 9954 | korrekt: 75490\n",
      "Fehler bei (199 * 242) + 62277 = 44899 | korrekt: 110435\n",
      "Fehler bei (179 * 105) + 56347 = 9606 | korrekt: 75142\n",
      "Fehler bei (154 * 110) + 63751 = 15155 | korrekt: 80691\n",
      "Fehler bei (250 * 137) + 51380 = 20094 | korrekt: 85630\n",
      "Fehler bei (207 * 189) + 35491 = 9078 | korrekt: 74614\n",
      "Fehler bei (162 * 228) + 60484 = 31884 | korrekt: 97420\n",
      "Fehler bei (78 * 170) + 62119 = 9843 | korrekt: 75379\n",
      "Fehler bei (70 * 164) + 61088 = 7032 | korrekt: 72568\n",
      "Fehler bei (146 * 162) + 46026 = 4142 | korrekt: 69678\n",
      "Fehler bei (102 * 209) + 57431 = 13213 | korrekt: 78749\n",
      "Fehler bei (255 * 149) + 47272 = 19731 | korrekt: 85267\n",
      "Fehler bei (209 * 198) + 32989 = 8835 | korrekt: 74371\n",
      "Fehler bei (155 * 80) + 59603 = 6467 | korrekt: 72003\n",
      "Fehler bei (194 * 149) + 47548 = 10918 | korrekt: 76454\n",
      "Fehler bei (215 * 119) + 63057 = 23106 | korrekt: 88642\n",
      "Fehler bei (224 * 167) + 40016 = 11888 | korrekt: 77424\n",
      "Fehler bei (213 * 165) + 62257 = 31866 | korrekt: 97402\n",
      "Fehler bei (142 * 124) + 65134 = 17206 | korrekt: 82742\n",
      "Fehler bei (52 * 231) + 57557 = 4033 | korrekt: 69569\n",
      "Fehler bei (75 * 216) + 49376 = 40 | korrekt: 65576\n",
      "Fehler bei (114 * 107) + 61777 = 8439 | korrekt: 73975\n",
      "Fehler bei (34 * 188) + 65059 = 5915 | korrekt: 71451\n",
      "Fehler bei (237 * 183) + 44119 = 21954 | korrekt: 87490\n",
      "Fehler bei (221 * 174) + 27122 = 40 | korrekt: 65576\n",
      "Fehler bei (143 * 244) + 63128 = 32484 | korrekt: 98020\n",
      "Fehler bei (242 * 232) + 37490 = 28098 | korrekt: 93634\n",
      "Fehler bei (89 * 193) + 64143 = 15784 | korrekt: 81320\n",
      "Fehler bei (246 * 219) + 48529 = 36867 | korrekt: 102403\n",
      "Fehler bei (234 * 103) + 53649 = 12215 | korrekt: 77751\n",
      "Fehler bei (163 * 207) + 61066 = 29271 | korrekt: 94807\n",
      "Fehler bei (168 * 209) + 54131 = 23707 | korrekt: 89243\n",
      "Fehler bei (62 * 246) + 57040 = 6756 | korrekt: 72292\n",
      "Fehler bei (56 * 142) + 60685 = 3101 | korrekt: 68637\n",
      "Fehler bei (182 * 71) + 54704 = 2090 | korrekt: 67626\n",
      "Fehler bei (220 * 180) + 36495 = 10559 | korrekt: 76095\n",
      "Fehler bei (69 * 211) + 56373 = 5396 | korrekt: 70932\n",
      "Fehler bei (236 * 203) + 54042 = 36414 | korrekt: 101950\n",
      "Fehler bei (224 * 193) + 47029 = 24725 | korrekt: 90261\n",
      "Fehler bei (78 * 177) + 54513 = 2783 | korrekt: 68319\n",
      "Fehler bei (206 * 146) + 46442 = 10982 | korrekt: 76518\n",
      "Fehler bei (216 * 206) + 21732 = 692 | korrekt: 66228\n",
      "Fehler bei (114 * 228) + 52526 = 12982 | korrekt: 78518\n",
      "Fehler bei (179 * 236) + 53745 = 30453 | korrekt: 95989\n",
      "Fehler bei (243 * 233) + 40702 = 31785 | korrekt: 97321\n",
      "Fehler bei (222 * 65) + 55636 = 4530 | korrekt: 70066\n",
      "Fehler bei (174 * 216) + 45682 = 17730 | korrekt: 83266\n",
      "Fehler bei (178 * 157) + 58500 = 20910 | korrekt: 86446\n",
      "Fehler bei (243 * 242) + 39743 = 33013 | korrekt: 98549\n",
      "Fehler bei (32 * 124) + 63826 = 2258 | korrekt: 67794\n",
      "Fehler bei (86 * 199) + 50196 = 1774 | korrekt: 67310\n",
      "Fehler bei (82 * 205) + 57614 = 8888 | korrekt: 74424\n",
      "Fehler bei (188 * 188) + 46241 = 16049 | korrekt: 81585\n",
      "Fehler bei (245 * 236) + 10380 = 2664 | korrekt: 68200\n",
      "Fehler bei (240 * 239) + 23295 = 15119 | korrekt: 80655\n",
      "Fehler bei (23 * 189) + 64702 = 3513 | korrekt: 69049\n",
      "Fehler bei (21 * 29) + 65461 = 534 | korrekt: 66070\n",
      "Fehler bei (59 * 57) + 64711 = 2538 | korrekt: 68074\n",
      "Fehler bei (154 * 102) + 52961 = 3133 | korrekt: 68669\n",
      "Fehler bei (211 * 111) + 60001 = 17886 | korrekt: 83422\n",
      "Fehler bei (240 * 216) + 31123 = 17427 | korrekt: 82963\n",
      "Fehler bei (249 * 127) + 55236 = 21323 | korrekt: 86859\n",
      "Fehler bei (111 * 235) + 56623 = 17172 | korrekt: 82708\n",
      "Fehler bei (220 * 114) + 65458 = 25002 | korrekt: 90538\n",
      "Fehler bei (174 * 175) + 54632 = 19546 | korrekt: 85082\n",
      "Fehler bei (215 * 223) + 58857 = 41266 | korrekt: 106802\n",
      "Fehler bei (123 * 122) + 64075 = 13545 | korrekt: 79081\n",
      "Fehler bei (94 * 53) + 63948 = 3394 | korrekt: 68930\n",
      "Fehler bei (145 * 236) + 48639 = 17323 | korrekt: 82859\n",
      "Fehler bei (140 * 254) + 64183 = 34207 | korrekt: 99743\n",
      "Fehler bei (181 * 71) + 65512 = 12827 | korrekt: 78363\n",
      "Fehler bei (225 * 246) + 54745 = 44559 | korrekt: 110095\n",
      "Fehler bei (168 * 247) + 39763 = 15723 | korrekt: 81259\n",
      "Fehler bei (154 * 146) + 46550 = 3498 | korrekt: 69034\n",
      "Fehler bei (56 * 75) + 62467 = 1131 | korrekt: 66667\n",
      "Fehler bei (187 * 246) + 39456 = 19922 | korrekt: 85458\n",
      "Fehler bei (252 * 242) + 5826 = 1274 | korrekt: 66810\n",
      "Fehler bei (122 * 193) + 64015 = 22025 | korrekt: 87561\n",
      "Fehler bei (175 * 110) + 55833 = 9547 | korrekt: 75083\n",
      "Fehler bei (205 * 242) + 52164 = 36238 | korrekt: 101774\n",
      "Fehler bei (106 * 231) + 53642 = 12592 | korrekt: 78128\n",
      "Fehler bei (166 * 237) + 41602 = 15408 | korrekt: 80944\n",
      "Fehler bei (149 * 155) + 56448 = 14007 | korrekt: 79543\n",
      "Fehler bei (179 * 211) + 48226 = 20459 | korrekt: 85995\n",
      "Fehler bei (229 * 133) + 51785 = 16706 | korrekt: 82242\n",
      "Fehler bei (99 * 239) + 50164 = 8289 | korrekt: 73825\n",
      "Fehler bei (158 * 214) + 45003 = 13279 | korrekt: 78815\n",
      "Fehler bei (232 * 180) + 50523 = 26747 | korrekt: 92283\n",
      "Fehler bei (119 * 182) + 51586 = 7708 | korrekt: 73244\n",
      "Fehler bei (233 * 217) + 29390 = 14415 | korrekt: 79951\n",
      "Fehler bei (133 * 17) + 63407 = 132 | korrekt: 65668\n",
      "Fehler bei (223 * 254) + 56111 = 47217 | korrekt: 112753\n",
      "Fehler bei (167 * 239) + 51014 = 25391 | korrekt: 90927\n",
      "Fehler bei (233 * 192) + 39707 = 18907 | korrekt: 84443\n",
      "Fehler bei (172 * 240) + 61696 = 37440 | korrekt: 102976\n",
      "Fehler bei (242 * 208) + 56571 = 41371 | korrekt: 106907\n",
      "Fehler bei (158 * 172) + 64439 = 26079 | korrekt: 91615\n",
      "Fehler bei (240 * 233) + 38597 = 28981 | korrekt: 94517\n",
      "Fehler bei (157 * 227) + 44648 = 14751 | korrekt: 80287\n",
      "Fehler bei (189 * 118) + 47753 = 4519 | korrekt: 70055\n",
      "Fehler bei (196 * 116) + 58627 = 15827 | korrekt: 81363\n",
      "Fehler bei (233 * 225) + 42249 = 29138 | korrekt: 94674\n",
      "Fehler bei (197 * 211) + 32601 = 8632 | korrekt: 74168\n",
      "Fehler bei (168 * 97) + 64480 = 15240 | korrekt: 80776\n",
      "Fehler bei (42 * 247) + 61605 = 6443 | korrekt: 71979\n",
      "Fehler bei (249 * 147) + 64725 = 35792 | korrekt: 101328\n",
      "Fehler bei (101 * 180) + 55870 = 8514 | korrekt: 74050\n",
      "Fehler bei (237 * 163) + 59633 = 32728 | korrekt: 98264\n",
      "Fehler bei (110 * 203) + 58022 = 14816 | korrekt: 80352\n",
      "Fehler bei (231 * 173) + 37584 = 12011 | korrekt: 77547\n",
      "Fehler bei (233 * 181) + 51777 = 28414 | korrekt: 93950\n",
      "Fehler bei (209 * 221) + 40706 = 21359 | korrekt: 86895\n",
      "Fehler bei (252 * 155) + 48923 = 22447 | korrekt: 87983\n",
      "Fehler bei (89 * 209) + 58551 = 11616 | korrekt: 77152\n",
      "Fehler bei (92 * 190) + 51700 = 3644 | korrekt: 69180\n",
      "Fehler bei (150 * 220) + 54924 = 22388 | korrekt: 87924\n",
      "Errors: 255/1000\n"
     ]
    }
   ],
   "source": [
    "# Test multiply\n",
    "import random\n",
    "\n",
    "samplesize = 1000\n",
    "\n",
    "error = 0\n",
    "for _ in range(samplesize):\n",
    "    i = random.randint(0, 255)\n",
    "    j = random.randint(0, 255)\n",
    "    k = random.randint(0, 2**16)\n",
    "    Gate.reset()\n",
    "    Register.reset()\n",
    "    labelLists = {\n",
    "        # label format like OR0, OR1, ...\n",
    "        \"OR\": [],\n",
    "        \"AND\": [],\n",
    "        \"XOR\": [],\n",
    "        \"NOT\": [],\n",
    "        \"IN\": [],\n",
    "        \"OUT\": []\n",
    "    }\n",
    "    summe = MAC_unit(i, j, k)\n",
    "    summe = BinRegistersToNum(summe)\n",
    "    if summe != (i*j)+k:\n",
    "        print(f\"Fehler bei ({i} * {j}) + {k} = {summe} | korrekt: {i*j+k}\")\n",
    "        error = error + 1\n",
    "    \n",
    "        \n",
    "print(f\"Errors: {error}/{samplesize}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 99,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[<__main__.Register at 0x121956680>,\n",
       " <__main__.Register at 0x121956a70>,\n",
       " <__main__.Register at 0x121957640>,\n",
       " <__main__.Register at 0x1219563b0>,\n",
       " <__main__.Register at 0x121956710>,\n",
       " <__main__.Register at 0x121956170>,\n",
       " <__main__.Register at 0x121955db0>,\n",
       " <__main__.Register at 0x121954580>]"
      ]
     },
     "execution_count": 99,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Gate.reset()\n",
    "# Register.reset()\n",
    "# labelLists = {\n",
    "#     # label format like OR0, OR1, ...\n",
    "#     \"OR\": [],\n",
    "#     \"AND\": [],\n",
    "#     \"XOR\": [],\n",
    "#     \"NOT\": [],\n",
    "#     \"IN\": [],\n",
    "#     \"OUT\": []\n",
    "# }\n",
    "\n",
    "# add_OUT_layer(traceable_multiply4x4_exact(1,2))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 55,
   "metadata": {},
   "outputs": [],
   "source": [
    "Gate.reset()\n",
    "Register.reset()\n",
    "labelLists = {\n",
    "    # label format like OR0, OR1, ...\n",
    "    \"OR\": [],\n",
    "    \"AND\": [],\n",
    "    \"XOR\": [],\n",
    "    \"NOT\": [],\n",
    "    \"IN\": [],\n",
    "    \"OUT\": []\n",
    "}\n",
    "\n",
    "a = NumToBinRegisters(0, 1, \"IN_a\")[0]\n",
    "b = NumToBinRegisters(1, 1, \"IN_b\")[0]\n",
    "\n",
    "result = traceable_multiply4x4_exact(a,b).execute()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 61,
   "metadata": {},
   "outputs": [],
   "source": [
    "import json\n",
    "class CircuitConfig():\n",
    "\n",
    "    def __init__(self):\n",
    "        self.input_registers = [reg.getLabel() for reg in Register.inputRegisters]\n",
    "        try:\n",
    "            useless_inputs = [reg.getLabel() for reg in Register.freeRegistersAfter[0]]\n",
    "        except Exception:\n",
    "            useless_inputs = []\n",
    "        print(f\"Removing useless Input: {useless_inputs}\")\n",
    "        if len(useless_inputs) > 0:\n",
    "            for useless_input in useless_inputs:\n",
    "                self.input_registers.remove(useless_input)\n",
    "        self.stages = []\n",
    "        for stage in Gate.usedGates.keys():\n",
    "            # chunk gates into \"substages\" of maxGatesPerStage size\n",
    "            # [generated_imply_logics[i: i+parallelism] for i in range(0, len(generated_imply_logics), parallelism)]\n",
    "            # stagedGates = Gate.usedGates[stage]\n",
    "            # chunks = [stagedGates[i: i+maxGatesPerStage] for i in range(0, len(stagedGates), maxGatesPerStage)]\n",
    "            # for chunk in chunks:\n",
    "            #     self.stages.append({\"gates\": [gate.to_json_dict() for gate in chunk],\n",
    "            #                         \"free_registers_after_stage\": []})\n",
    "            # self.stages[-1][\"free_registers_after_stage\"] = [reg.getLabel() for reg in Register.freeRegistersAfter[stage]]\n",
    "            try:\n",
    "                freeRegisters = [register for register in Register.freeRegistersAfter[stage] if not (register.getLabel() in output_labels)]\n",
    "            except Exception:\n",
    "                freeRegisters = []\n",
    "\n",
    "            self.stages.append({\"gates\": [gate.to_json_dict() for gate in Gate.usedGates[stage]],\n",
    "                                \"free_registers_after_stage\": [reg.getLabel() for reg in freeRegisters]})\n",
    "            # self.stages.append({\"free_registers_after_stage\": [reg.getLabel() for reg in Register.freeRegistersAfter[stage]]})\n",
    "        \n",
    "        # remove free registers after last stage\n",
    "        # lastStage = max(Gate.usedGates.keys()) - 1 # -1 because usedGates is a 1 instead of 0-indexed lists\n",
    "        # print(f\"lastStage: {lastStage} | {self.stages[lastStage]}\")\n",
    "        # self.stages[-1][\"free_registers_after_stage\"] = []\n",
    "\n",
    "    def createJSONConfig(self):\n",
    "        return json.dumps(self, default=lambda o: o.__dict__, indent=4)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Removing useless Input: []\n",
      "{\n",
      "    \"input_registers\": [\n",
      "        \"IN_a0\",\n",
      "        \"IN_a1\",\n",
      "        \"IN_a2\",\n",
      "        \"IN_a3\",\n",
      "        \"IN_a4\",\n",
      "        \"IN_a5\",\n",
      "        \"IN_a6\",\n",
      "        \"IN_a7\",\n",
      "        \"IN_b0\",\n",
      "        \"IN_b1\",\n",
      "        \"IN_b2\",\n",
      "        \"IN_b3\",\n",
      "        \"IN_b4\",\n",
      "        \"IN_b5\",\n",
      "        \"IN_b6\",\n",
      "        \"IN_b7\",\n",
      "        \"IN_c0\",\n",
      "        \"IN_c1\",\n",
      "        \"IN_c2\",\n",
      "        \"IN_c3\",\n",
      "        \"IN_c4\",\n",
      "        \"IN_c5\",\n",
      "        \"IN_c6\",\n",
      "        \"IN_c7\",\n",
      "        \"IN_c8\",\n",
      "        \"IN_c9\",\n",
      "        \"IN_c10\",\n",
      "        \"IN_c11\",\n",
      "        \"IN_c12\",\n",
      "        \"IN_c13\",\n",
      "        \"IN_c14\",\n",
      "        \"IN_c15\",\n",
      "        \"IN0\",\n",
      "        \"IN1\",\n",
      "        \"IN2\",\n",
      "        \"IN3\",\n",
      "        \"IN4\"\n",
      "    ],\n",
      "    \"stages\": [\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND0\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a7\",\n",
      "                        \"IN_b7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND1\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a7\",\n",
      "                        \"IN_b6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND2\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a6\",\n",
      "                        \"IN_b7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR0\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND1\",\n",
      "                        \"AND2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND3\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND1\",\n",
      "                        \"AND2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND1\",\n",
      "                \"AND2\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND4\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a5\",\n",
      "                        \"IN_b7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND5\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a7\",\n",
      "                        \"IN_b5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR0\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND4\",\n",
      "                        \"AND5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND4\",\n",
      "                \"AND5\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND6\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a6\",\n",
      "                        \"IN_b7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND7\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a7\",\n",
      "                        \"IN_b6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND8\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND6\",\n",
      "                        \"AND7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND6\",\n",
      "                \"AND7\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND9\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a6\",\n",
      "                        \"IN_b6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR1\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR0\",\n",
      "                        \"AND9\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR0\",\n",
      "                \"AND9\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR2\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND8\",\n",
      "                        \"AND3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND8\",\n",
      "                \"AND3\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND10\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a4\",\n",
      "                        \"IN_b7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND11\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a7\",\n",
      "                        \"IN_b4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND12\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND10\",\n",
      "                        \"AND11\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND10\",\n",
      "                \"AND11\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND13\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a5\",\n",
      "                        \"IN_b6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND14\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a6\",\n",
      "                        \"IN_b5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND15\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND13\",\n",
      "                        \"AND14\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND13\",\n",
      "                \"AND14\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND16\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a5\",\n",
      "                        \"IN_b6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND17\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a6\",\n",
      "                        \"IN_b5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR3\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND16\",\n",
      "                        \"AND17\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND16\",\n",
      "                \"AND17\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND18\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a4\",\n",
      "                        \"IN_b7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND19\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a7\",\n",
      "                        \"IN_b4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR4\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND18\",\n",
      "                        \"AND19\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND18\",\n",
      "                \"AND19\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR5\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND12\",\n",
      "                        \"AND15\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND12\",\n",
      "                \"AND15\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR6\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR2\",\n",
      "                        \"OR3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR7\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR6\",\n",
      "                        \"OR4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR6\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND20\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR2\",\n",
      "                        \"OR5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR2\",\n",
      "                \"OR5\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND21\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR3\",\n",
      "                        \"OR4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR3\",\n",
      "                \"OR4\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR8\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND20\",\n",
      "                        \"AND21\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND20\",\n",
      "                \"AND21\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND22\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a4\",\n",
      "                        \"IN_b6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND23\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a6\",\n",
      "                        \"IN_b4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR9\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND22\",\n",
      "                        \"AND23\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND22\",\n",
      "                \"AND23\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND24\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a4\",\n",
      "                        \"IN_b6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND25\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a6\",\n",
      "                        \"IN_b4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND26\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND24\",\n",
      "                        \"AND25\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND24\",\n",
      "                \"AND25\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND27\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a5\",\n",
      "                        \"IN_b5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND28\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a5\",\n",
      "                        \"IN_b5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR10\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND27\",\n",
      "                        \"AND28\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND27\",\n",
      "                \"AND28\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR11\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR9\",\n",
      "                        \"AND26\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR9\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR12\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR11\",\n",
      "                        \"OR10\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR11\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND29\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR10\",\n",
      "                        \"OR8\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR10\",\n",
      "                \"OR8\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR13\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND26\",\n",
      "                        \"AND29\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND26\",\n",
      "                \"AND29\",\n",
      "                \"OR13\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND30\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a4\",\n",
      "                        \"IN_b5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND31\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a4\",\n",
      "                        \"IN_b5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR1\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND30\",\n",
      "                        \"AND31\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND32\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND30\",\n",
      "                        \"AND31\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND30\",\n",
      "                \"AND31\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND33\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a4\",\n",
      "                        \"IN_b4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR2\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND33\",\n",
      "                        \"AND32\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND34\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND33\",\n",
      "                        \"AND32\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND33\",\n",
      "                \"AND32\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND35\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a7\",\n",
      "                        \"IN_b3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND36\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a7\",\n",
      "                        \"IN_b2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND37\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a6\",\n",
      "                        \"IN_b3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR3\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND36\",\n",
      "                        \"AND37\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND38\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND36\",\n",
      "                        \"AND37\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND36\",\n",
      "                \"AND37\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND39\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a5\",\n",
      "                        \"IN_b3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND40\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a7\",\n",
      "                        \"IN_b1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR14\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND39\",\n",
      "                        \"AND40\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND39\",\n",
      "                \"AND40\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND41\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a6\",\n",
      "                        \"IN_b3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND42\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a7\",\n",
      "                        \"IN_b2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND43\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND41\",\n",
      "                        \"AND42\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND41\",\n",
      "                \"AND42\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND44\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a6\",\n",
      "                        \"IN_b2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR15\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR14\",\n",
      "                        \"AND44\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR14\",\n",
      "                \"AND44\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR16\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND43\",\n",
      "                        \"AND38\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND43\",\n",
      "                \"AND38\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND45\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a4\",\n",
      "                        \"IN_b3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND46\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a7\",\n",
      "                        \"IN_b0\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND47\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND45\",\n",
      "                        \"AND46\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND45\",\n",
      "                \"AND46\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND48\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a5\",\n",
      "                        \"IN_b2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND49\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a6\",\n",
      "                        \"IN_b1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND50\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND48\",\n",
      "                        \"AND49\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND48\",\n",
      "                \"AND49\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND51\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a5\",\n",
      "                        \"IN_b2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND52\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a6\",\n",
      "                        \"IN_b1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR17\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND51\",\n",
      "                        \"AND52\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND51\",\n",
      "                \"AND52\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND53\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a4\",\n",
      "                        \"IN_b3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND54\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a7\",\n",
      "                        \"IN_b0\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"IN_a7\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR18\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND53\",\n",
      "                        \"AND54\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND53\",\n",
      "                \"AND54\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR19\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND47\",\n",
      "                        \"AND50\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND47\",\n",
      "                \"AND50\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR20\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR16\",\n",
      "                        \"OR17\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR21\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR20\",\n",
      "                        \"OR18\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR20\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND55\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR16\",\n",
      "                        \"OR19\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR16\",\n",
      "                \"OR19\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND56\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR17\",\n",
      "                        \"OR18\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR17\",\n",
      "                \"OR18\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR22\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND55\",\n",
      "                        \"AND56\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND55\",\n",
      "                \"AND56\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND57\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a4\",\n",
      "                        \"IN_b2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND58\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a6\",\n",
      "                        \"IN_b0\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR23\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND57\",\n",
      "                        \"AND58\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND57\",\n",
      "                \"AND58\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND59\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a4\",\n",
      "                        \"IN_b2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND60\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a6\",\n",
      "                        \"IN_b0\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"IN_a6\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND61\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND59\",\n",
      "                        \"AND60\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND59\",\n",
      "                \"AND60\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND62\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a5\",\n",
      "                        \"IN_b1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND63\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a5\",\n",
      "                        \"IN_b1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"IN_a5\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR24\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND62\",\n",
      "                        \"AND63\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND62\",\n",
      "                \"AND63\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR25\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR23\",\n",
      "                        \"AND61\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR23\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR26\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR25\",\n",
      "                        \"OR24\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR25\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND64\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR24\",\n",
      "                        \"OR22\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR24\",\n",
      "                \"OR22\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR27\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND61\",\n",
      "                        \"AND64\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND61\",\n",
      "                \"AND64\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND65\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a4\",\n",
      "                        \"IN_b1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND66\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a4\",\n",
      "                        \"IN_b1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR4\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND65\",\n",
      "                        \"AND66\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND67\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND65\",\n",
      "                        \"AND66\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND65\",\n",
      "                \"AND66\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR5\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR4\",\n",
      "                        \"OR27\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND68\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR4\",\n",
      "                        \"OR27\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR4\",\n",
      "                \"OR27\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR28\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND67\",\n",
      "                        \"AND68\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND67\",\n",
      "                \"AND68\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND69\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a4\",\n",
      "                        \"IN_b0\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"IN_a4\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR6\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND69\",\n",
      "                        \"OR28\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND70\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND69\",\n",
      "                        \"OR28\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND69\",\n",
      "                \"OR28\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND71\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a3\",\n",
      "                        \"IN_b7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND72\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a3\",\n",
      "                        \"IN_b6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND73\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a2\",\n",
      "                        \"IN_b7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR7\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND72\",\n",
      "                        \"AND73\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND74\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND72\",\n",
      "                        \"AND73\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND72\",\n",
      "                \"AND73\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND75\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a1\",\n",
      "                        \"IN_b7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND76\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a3\",\n",
      "                        \"IN_b5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR29\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND75\",\n",
      "                        \"AND76\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND75\",\n",
      "                \"AND76\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND77\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a2\",\n",
      "                        \"IN_b7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND78\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a3\",\n",
      "                        \"IN_b6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND79\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND77\",\n",
      "                        \"AND78\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND77\",\n",
      "                \"AND78\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND80\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a2\",\n",
      "                        \"IN_b6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR30\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR29\",\n",
      "                        \"AND80\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR29\",\n",
      "                \"AND80\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR31\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND79\",\n",
      "                        \"AND74\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND79\",\n",
      "                \"AND74\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND81\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a0\",\n",
      "                        \"IN_b7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND82\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a3\",\n",
      "                        \"IN_b4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND83\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND81\",\n",
      "                        \"AND82\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND81\",\n",
      "                \"AND82\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND84\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a1\",\n",
      "                        \"IN_b6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND85\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a2\",\n",
      "                        \"IN_b5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND86\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND84\",\n",
      "                        \"AND85\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND84\",\n",
      "                \"AND85\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND87\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a1\",\n",
      "                        \"IN_b6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND88\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a2\",\n",
      "                        \"IN_b5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR32\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND87\",\n",
      "                        \"AND88\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND87\",\n",
      "                \"AND88\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND89\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a0\",\n",
      "                        \"IN_b7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"IN_b7\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND90\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a3\",\n",
      "                        \"IN_b4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR33\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND89\",\n",
      "                        \"AND90\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND89\",\n",
      "                \"AND90\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR34\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND83\",\n",
      "                        \"AND86\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND83\",\n",
      "                \"AND86\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR35\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR31\",\n",
      "                        \"OR32\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR36\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR35\",\n",
      "                        \"OR33\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR35\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND91\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR31\",\n",
      "                        \"OR34\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR31\",\n",
      "                \"OR34\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND92\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR32\",\n",
      "                        \"OR33\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR32\",\n",
      "                \"OR33\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR37\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND91\",\n",
      "                        \"AND92\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND91\",\n",
      "                \"AND92\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND93\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a0\",\n",
      "                        \"IN_b6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND94\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a2\",\n",
      "                        \"IN_b4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR38\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND93\",\n",
      "                        \"AND94\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND93\",\n",
      "                \"AND94\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND95\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a0\",\n",
      "                        \"IN_b6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"IN_b6\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND96\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a2\",\n",
      "                        \"IN_b4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND97\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND95\",\n",
      "                        \"AND96\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND95\",\n",
      "                \"AND96\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND98\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a1\",\n",
      "                        \"IN_b5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND99\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a1\",\n",
      "                        \"IN_b5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR39\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND98\",\n",
      "                        \"AND99\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND98\",\n",
      "                \"AND99\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR40\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR38\",\n",
      "                        \"AND97\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR38\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR41\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR40\",\n",
      "                        \"OR39\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR40\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND100\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR39\",\n",
      "                        \"OR37\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR39\",\n",
      "                \"OR37\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR42\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND97\",\n",
      "                        \"AND100\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND97\",\n",
      "                \"AND100\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND101\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a0\",\n",
      "                        \"IN_b5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND102\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a0\",\n",
      "                        \"IN_b5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"IN_b5\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR8\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND101\",\n",
      "                        \"AND102\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND103\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND101\",\n",
      "                        \"AND102\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND101\",\n",
      "                \"AND102\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR9\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR8\",\n",
      "                        \"OR42\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND104\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR8\",\n",
      "                        \"OR42\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR8\",\n",
      "                \"OR42\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR43\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND103\",\n",
      "                        \"AND104\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND103\",\n",
      "                \"AND104\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND105\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a0\",\n",
      "                        \"IN_b4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"IN_b4\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR10\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND105\",\n",
      "                        \"OR43\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND106\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND105\",\n",
      "                        \"OR43\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND105\",\n",
      "                \"OR43\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND107\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a3\",\n",
      "                        \"IN_b3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND108\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a3\",\n",
      "                        \"IN_b2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND109\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a2\",\n",
      "                        \"IN_b3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR11\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND108\",\n",
      "                        \"AND109\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND110\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND108\",\n",
      "                        \"AND109\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND108\",\n",
      "                \"AND109\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND111\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a1\",\n",
      "                        \"IN_b3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND112\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a2\",\n",
      "                        \"IN_b2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND113\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a3\",\n",
      "                        \"IN_b1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR12\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND111\",\n",
      "                        \"AND112\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND114\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND111\",\n",
      "                        \"AND112\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND111\",\n",
      "                \"AND112\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR13\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR12\",\n",
      "                        \"AND113\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND115\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR12\",\n",
      "                        \"AND113\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR12\",\n",
      "                \"AND113\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR44\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND114\",\n",
      "                        \"AND115\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND114\",\n",
      "                \"AND115\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR14\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR13\",\n",
      "                        \"IN0\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND116\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR13\",\n",
      "                        \"IN0\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR13\",\n",
      "                \"IN0\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR15\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR14\",\n",
      "                        \"AND110\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND117\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR14\",\n",
      "                        \"AND110\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR14\",\n",
      "                \"AND110\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR45\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND116\",\n",
      "                        \"AND117\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND116\",\n",
      "                \"AND117\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND118\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a0\",\n",
      "                        \"IN_b3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"IN_b3\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND119\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a1\",\n",
      "                        \"IN_b2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND120\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a2\",\n",
      "                        \"IN_b1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND121\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a3\",\n",
      "                        \"IN_b0\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"IN_a3\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR16\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND118\",\n",
      "                        \"AND119\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND122\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND118\",\n",
      "                        \"AND119\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND118\",\n",
      "                \"AND119\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR17\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR16\",\n",
      "                        \"AND120\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND123\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR16\",\n",
      "                        \"AND120\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR16\",\n",
      "                \"AND120\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR46\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND122\",\n",
      "                        \"AND123\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND122\",\n",
      "                \"AND123\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR18\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR17\",\n",
      "                        \"AND121\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND124\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR17\",\n",
      "                        \"AND121\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR17\",\n",
      "                \"AND121\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR19\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR18\",\n",
      "                        \"OR45\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND125\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR18\",\n",
      "                        \"OR45\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR18\",\n",
      "                \"OR45\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR47\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND124\",\n",
      "                        \"AND125\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND124\",\n",
      "                \"AND125\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR20\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR19\",\n",
      "                        \"IN1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND126\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR19\",\n",
      "                        \"IN1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR19\",\n",
      "                \"IN1\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR21\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR20\",\n",
      "                        \"OR44\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND127\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR20\",\n",
      "                        \"OR44\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR20\",\n",
      "                \"OR44\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR48\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND126\",\n",
      "                        \"AND127\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND126\",\n",
      "                \"AND127\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND128\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a0\",\n",
      "                        \"IN_b2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"IN_b2\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND129\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a1\",\n",
      "                        \"IN_b1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND130\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a2\",\n",
      "                        \"IN_b0\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"IN_a2\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR22\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND128\",\n",
      "                        \"AND129\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND131\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND128\",\n",
      "                        \"AND129\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND128\",\n",
      "                \"AND129\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR23\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR22\",\n",
      "                        \"AND130\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND132\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR22\",\n",
      "                        \"AND130\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR22\",\n",
      "                \"AND130\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR49\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND131\",\n",
      "                        \"AND132\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND131\",\n",
      "                \"AND132\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR24\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR23\",\n",
      "                        \"IN2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND133\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR23\",\n",
      "                        \"IN2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR23\",\n",
      "                \"IN2\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR25\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR24\",\n",
      "                        \"OR46\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND134\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR24\",\n",
      "                        \"OR46\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR24\",\n",
      "                \"OR46\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR50\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND133\",\n",
      "                        \"AND134\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND133\",\n",
      "                \"AND134\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR26\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR25\",\n",
      "                        \"OR48\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND135\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR25\",\n",
      "                        \"OR48\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR25\",\n",
      "                \"OR48\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR27\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR26\",\n",
      "                        \"OR47\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND136\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR26\",\n",
      "                        \"OR47\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR26\",\n",
      "                \"OR47\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR51\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND135\",\n",
      "                        \"AND136\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND135\",\n",
      "                \"AND136\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND137\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a0\",\n",
      "                        \"IN_b1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"IN_b1\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND138\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a1\",\n",
      "                        \"IN_b0\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"IN_a1\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR28\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND137\",\n",
      "                        \"AND138\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND139\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND137\",\n",
      "                        \"AND138\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND137\",\n",
      "                \"AND138\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR29\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR28\",\n",
      "                        \"OR51\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND140\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR28\",\n",
      "                        \"OR51\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR28\",\n",
      "                \"OR51\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR52\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND139\",\n",
      "                        \"AND140\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND139\",\n",
      "                \"AND140\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR30\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR29\",\n",
      "                        \"OR49\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND141\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR29\",\n",
      "                        \"OR49\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR29\",\n",
      "                \"OR49\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR31\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR30\",\n",
      "                        \"OR50\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND142\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR30\",\n",
      "                        \"OR50\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR30\",\n",
      "                \"OR50\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR53\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND141\",\n",
      "                        \"AND142\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND141\",\n",
      "                \"AND142\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND143\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_a0\",\n",
      "                        \"IN_b0\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"IN_a0\",\n",
      "                \"IN_b0\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR32\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND143\",\n",
      "                        \"OR52\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND144\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND143\",\n",
      "                        \"OR52\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND143\",\n",
      "                \"OR52\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR33\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR32\",\n",
      "                        \"OR53\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND145\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR32\",\n",
      "                        \"OR53\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR32\",\n",
      "                \"OR53\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR54\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND144\",\n",
      "                        \"AND145\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND144\",\n",
      "                \"AND145\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR34\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR12\",\n",
      "                        \"AND35\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND146\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR12\",\n",
      "                        \"AND35\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR12\",\n",
      "                \"AND35\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR35\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR34\",\n",
      "                        \"AND71\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND147\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR34\",\n",
      "                        \"AND71\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR34\",\n",
      "                \"AND71\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR55\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND146\",\n",
      "                        \"AND147\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND146\",\n",
      "                \"AND147\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR36\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR35\",\n",
      "                        \"IN3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND148\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR35\",\n",
      "                        \"IN3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR35\",\n",
      "                \"IN3\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR37\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR36\",\n",
      "                        \"IN4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND149\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR36\",\n",
      "                        \"IN4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR36\",\n",
      "                \"IN4\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR56\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND148\",\n",
      "                        \"AND149\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND148\",\n",
      "                \"AND149\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR38\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR1\",\n",
      "                        \"XOR3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND150\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR1\",\n",
      "                        \"XOR3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR1\",\n",
      "                \"XOR3\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR39\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR38\",\n",
      "                        \"XOR7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND151\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR38\",\n",
      "                        \"XOR7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR38\",\n",
      "                \"XOR7\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR57\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND150\",\n",
      "                        \"AND151\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND150\",\n",
      "                \"AND151\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR40\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR39\",\n",
      "                        \"OR56\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND152\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR39\",\n",
      "                        \"OR56\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR39\",\n",
      "                \"OR56\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR41\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR40\",\n",
      "                        \"OR55\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND153\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR40\",\n",
      "                        \"OR55\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR40\",\n",
      "                \"OR55\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR58\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND152\",\n",
      "                        \"AND153\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND152\",\n",
      "                \"AND153\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR42\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR2\",\n",
      "                        \"OR15\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND154\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR2\",\n",
      "                        \"OR15\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR2\",\n",
      "                \"OR15\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR43\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR42\",\n",
      "                        \"OR30\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND155\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR42\",\n",
      "                        \"OR30\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR42\",\n",
      "                \"OR30\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR59\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND154\",\n",
      "                        \"AND155\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND154\",\n",
      "                \"AND155\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR44\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR43\",\n",
      "                        \"OR58\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND156\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR43\",\n",
      "                        \"OR58\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR43\",\n",
      "                \"OR58\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR45\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR44\",\n",
      "                        \"OR57\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND157\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR44\",\n",
      "                        \"OR57\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR44\",\n",
      "                \"OR57\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR60\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND156\",\n",
      "                        \"AND157\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND156\",\n",
      "                \"AND157\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR46\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND34\",\n",
      "                        \"OR21\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND158\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND34\",\n",
      "                        \"OR21\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND34\",\n",
      "                \"OR21\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR47\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR46\",\n",
      "                        \"OR36\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND159\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR46\",\n",
      "                        \"OR36\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR46\",\n",
      "                \"OR36\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR61\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND158\",\n",
      "                        \"AND159\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND158\",\n",
      "                \"AND159\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR48\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR47\",\n",
      "                        \"OR60\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND160\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR47\",\n",
      "                        \"OR60\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR47\",\n",
      "                \"OR60\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR49\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR48\",\n",
      "                        \"OR59\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND161\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR48\",\n",
      "                        \"OR59\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR48\",\n",
      "                \"OR59\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR62\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND160\",\n",
      "                        \"AND161\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND160\",\n",
      "                \"AND161\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR50\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND107\",\n",
      "                        \"OR26\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND162\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND107\",\n",
      "                        \"OR26\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND107\",\n",
      "                \"OR26\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR51\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR50\",\n",
      "                        \"OR41\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND163\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR50\",\n",
      "                        \"OR41\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR50\",\n",
      "                \"OR41\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR63\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND162\",\n",
      "                        \"AND163\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND162\",\n",
      "                \"AND163\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR52\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR51\",\n",
      "                        \"OR62\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND164\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR51\",\n",
      "                        \"OR62\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR51\",\n",
      "                \"OR62\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR53\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR52\",\n",
      "                        \"OR61\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND165\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR52\",\n",
      "                        \"OR61\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR52\",\n",
      "                \"OR61\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR64\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND164\",\n",
      "                        \"AND165\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND164\",\n",
      "                \"AND165\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR54\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR11\",\n",
      "                        \"XOR5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND166\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR11\",\n",
      "                        \"XOR5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR11\",\n",
      "                \"XOR5\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR55\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR54\",\n",
      "                        \"XOR9\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND167\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR54\",\n",
      "                        \"XOR9\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR54\",\n",
      "                \"XOR9\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR65\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND166\",\n",
      "                        \"AND167\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND166\",\n",
      "                \"AND167\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR56\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR55\",\n",
      "                        \"OR64\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND168\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR55\",\n",
      "                        \"OR64\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR55\",\n",
      "                \"OR64\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR57\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR56\",\n",
      "                        \"OR63\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND169\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR56\",\n",
      "                        \"OR63\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR56\",\n",
      "                \"OR63\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR66\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND168\",\n",
      "                        \"AND169\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND168\",\n",
      "                \"AND169\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR58\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR15\",\n",
      "                        \"XOR6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND170\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR15\",\n",
      "                        \"XOR6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR15\",\n",
      "                \"XOR6\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR59\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR58\",\n",
      "                        \"XOR10\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND171\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR58\",\n",
      "                        \"XOR10\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR58\",\n",
      "                \"XOR10\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR67\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND170\",\n",
      "                        \"AND171\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND170\",\n",
      "                \"AND171\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR60\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR59\",\n",
      "                        \"OR66\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND172\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR59\",\n",
      "                        \"OR66\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR59\",\n",
      "                \"OR66\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR61\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR60\",\n",
      "                        \"OR65\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND173\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR60\",\n",
      "                        \"OR65\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR60\",\n",
      "                \"OR65\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR68\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND172\",\n",
      "                        \"AND173\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND172\",\n",
      "                \"AND173\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR62\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR21\",\n",
      "                        \"AND70\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND174\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR21\",\n",
      "                        \"AND70\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR21\",\n",
      "                \"AND70\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR63\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR62\",\n",
      "                        \"AND106\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND175\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR62\",\n",
      "                        \"AND106\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR62\",\n",
      "                \"AND106\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR69\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND174\",\n",
      "                        \"AND175\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND174\",\n",
      "                \"AND175\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR64\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR63\",\n",
      "                        \"OR68\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND176\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR63\",\n",
      "                        \"OR68\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR63\",\n",
      "                \"OR68\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR65\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR64\",\n",
      "                        \"OR67\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND177\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR64\",\n",
      "                        \"OR67\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR64\",\n",
      "                \"OR67\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR70\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND176\",\n",
      "                        \"AND177\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND176\",\n",
      "                \"AND177\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR66\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR27\",\n",
      "                        \"OR70\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND178\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR27\",\n",
      "                        \"OR70\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR27\",\n",
      "                \"OR70\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR67\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR66\",\n",
      "                        \"OR69\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND179\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR66\",\n",
      "                        \"OR69\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR66\",\n",
      "                \"OR69\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR71\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND178\",\n",
      "                        \"AND179\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND178\",\n",
      "                \"AND179\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR68\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR31\",\n",
      "                        \"OR71\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND180\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR31\",\n",
      "                        \"OR71\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR31\",\n",
      "                \"OR71\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR69\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR33\",\n",
      "                        \"AND180\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND181\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR33\",\n",
      "                        \"AND180\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR33\",\n",
      "                \"AND180\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR70\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR54\",\n",
      "                        \"AND181\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR54\",\n",
      "                \"AND181\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR71\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND0\",\n",
      "                        \"IN_c15\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND0\",\n",
      "                \"IN_c15\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR72\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR0\",\n",
      "                        \"IN_c14\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR0\",\n",
      "                \"IN_c14\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR73\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR1\",\n",
      "                        \"IN_c13\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR1\",\n",
      "                \"IN_c13\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR74\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR7\",\n",
      "                        \"IN_c12\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR7\",\n",
      "                \"IN_c12\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR75\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR37\",\n",
      "                        \"IN_c11\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR37\",\n",
      "                \"IN_c11\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR76\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR41\",\n",
      "                        \"IN_c10\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR41\",\n",
      "                \"IN_c10\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR77\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR45\",\n",
      "                        \"IN_c9\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR45\",\n",
      "                \"IN_c9\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR78\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR49\",\n",
      "                        \"IN_c8\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR49\",\n",
      "                \"IN_c8\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR79\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR53\",\n",
      "                        \"IN_c7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"AND\",\n",
      "                    \"name\": \"AND182\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR53\",\n",
      "                        \"IN_c7\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR53\",\n",
      "                \"IN_c7\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR72\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR57\",\n",
      "                        \"IN_c6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT0\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR57\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT1\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_c6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR73\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT0\",\n",
      "                        \"NOT1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT0\",\n",
      "                \"NOT1\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT2\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR73\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR73\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR74\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT2\",\n",
      "                        \"AND182\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT2\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT3\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR72\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR75\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT3\",\n",
      "                        \"OR74\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT3\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT4\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR72\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR72\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT5\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR74\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR74\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR76\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT4\",\n",
      "                        \"NOT5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT4\",\n",
      "                \"NOT5\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT6\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR76\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR76\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR80\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR57\",\n",
      "                        \"IN_c6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR57\",\n",
      "                \"IN_c6\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT7\",\n",
      "                    \"inputs\": [\n",
      "                        \"AND182\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"AND182\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR77\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT7\",\n",
      "                        \"XOR80\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT7\",\n",
      "                \"XOR80\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT8\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR75\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR75\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT9\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR77\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR77\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR78\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT8\",\n",
      "                        \"NOT9\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT8\",\n",
      "                \"NOT9\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR79\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR61\",\n",
      "                        \"IN_c5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT10\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR61\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT11\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_c5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR80\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT10\",\n",
      "                        \"NOT11\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT10\",\n",
      "                \"NOT11\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT12\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR80\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR80\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR81\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT12\",\n",
      "                        \"NOT6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT12\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT13\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR79\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR82\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT13\",\n",
      "                        \"OR81\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT13\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT14\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR79\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR79\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT15\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR81\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR81\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR83\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT14\",\n",
      "                        \"NOT15\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT14\",\n",
      "                \"NOT15\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT16\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR83\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR83\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR81\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR61\",\n",
      "                        \"IN_c5\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR61\",\n",
      "                \"IN_c5\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT17\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT6\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT6\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR84\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT17\",\n",
      "                        \"XOR81\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT17\",\n",
      "                \"XOR81\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT18\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR82\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR82\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT19\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR84\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR84\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR85\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT18\",\n",
      "                        \"NOT19\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT18\",\n",
      "                \"NOT19\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR86\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR65\",\n",
      "                        \"IN_c4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT20\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR65\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT21\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_c4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR87\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT20\",\n",
      "                        \"NOT21\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT20\",\n",
      "                \"NOT21\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT22\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR87\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR87\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR88\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT22\",\n",
      "                        \"NOT16\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT22\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT23\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR86\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR89\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT23\",\n",
      "                        \"OR88\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT23\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT24\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR86\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR86\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT25\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR88\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR88\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR90\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT24\",\n",
      "                        \"NOT25\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT24\",\n",
      "                \"NOT25\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT26\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR90\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR90\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR82\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR65\",\n",
      "                        \"IN_c4\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR65\",\n",
      "                \"IN_c4\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT27\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT16\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT16\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR91\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT27\",\n",
      "                        \"XOR82\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT27\",\n",
      "                \"XOR82\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT28\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR89\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR89\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT29\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR91\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR91\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR92\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT28\",\n",
      "                        \"NOT29\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT28\",\n",
      "                \"NOT29\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR93\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR67\",\n",
      "                        \"IN_c3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT30\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR67\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT31\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_c3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR94\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT30\",\n",
      "                        \"NOT31\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT30\",\n",
      "                \"NOT31\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT32\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR94\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR94\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR95\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT32\",\n",
      "                        \"NOT26\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT32\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT33\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR93\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR96\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT33\",\n",
      "                        \"OR95\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT33\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT34\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR93\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR93\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT35\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR95\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR95\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR97\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT34\",\n",
      "                        \"NOT35\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT34\",\n",
      "                \"NOT35\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT36\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR97\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR97\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR83\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR67\",\n",
      "                        \"IN_c3\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR67\",\n",
      "                \"IN_c3\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT37\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT26\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT26\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR98\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT37\",\n",
      "                        \"XOR83\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT37\",\n",
      "                \"XOR83\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT38\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR96\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR96\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT39\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR98\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR98\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR99\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT38\",\n",
      "                        \"NOT39\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT38\",\n",
      "                \"NOT39\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR100\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR68\",\n",
      "                        \"IN_c2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT40\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR68\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT41\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_c2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR101\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT40\",\n",
      "                        \"NOT41\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT40\",\n",
      "                \"NOT41\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT42\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR101\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR101\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR102\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT42\",\n",
      "                        \"NOT36\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT42\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT43\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR100\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR103\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT43\",\n",
      "                        \"OR102\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT43\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT44\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR100\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR100\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT45\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR102\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR102\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR104\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT44\",\n",
      "                        \"NOT45\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT44\",\n",
      "                \"NOT45\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT46\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR104\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR104\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR84\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR68\",\n",
      "                        \"IN_c2\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR68\",\n",
      "                \"IN_c2\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT47\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT36\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT36\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR105\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT47\",\n",
      "                        \"XOR84\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT47\",\n",
      "                \"XOR84\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT48\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR103\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR103\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT49\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR105\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR105\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR106\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT48\",\n",
      "                        \"NOT49\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT48\",\n",
      "                \"NOT49\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR107\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR69\",\n",
      "                        \"IN_c1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT50\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR69\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT51\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_c1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR108\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT50\",\n",
      "                        \"NOT51\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT50\",\n",
      "                \"NOT51\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT52\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR108\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR108\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR109\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT52\",\n",
      "                        \"NOT46\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT52\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT53\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR107\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR110\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT53\",\n",
      "                        \"OR109\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT53\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT54\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR107\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR107\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT55\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR109\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR109\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR111\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT54\",\n",
      "                        \"NOT55\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT54\",\n",
      "                \"NOT55\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT56\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR111\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR111\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR85\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR69\",\n",
      "                        \"IN_c1\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR69\",\n",
      "                \"IN_c1\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT57\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT46\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT46\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR112\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT57\",\n",
      "                        \"XOR85\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT57\",\n",
      "                \"XOR85\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT58\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR110\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR110\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT59\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR112\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR112\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR113\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT58\",\n",
      "                        \"NOT59\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT58\",\n",
      "                \"NOT59\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR114\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR70\",\n",
      "                        \"IN_c0\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT60\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR70\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT61\",\n",
      "                    \"inputs\": [\n",
      "                        \"IN_c0\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR115\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT60\",\n",
      "                        \"NOT61\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT60\",\n",
      "                \"NOT61\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT62\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR115\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR115\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR116\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT62\",\n",
      "                        \"NOT56\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT62\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT63\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR114\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": []\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR117\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT63\",\n",
      "                        \"OR116\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT63\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT64\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR114\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR114\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT65\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR116\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR116\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR118\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT64\",\n",
      "                        \"NOT65\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT64\",\n",
      "                \"NOT65\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT66\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR118\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR118\",\n",
      "                \"NOT66\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"XOR\",\n",
      "                    \"name\": \"XOR86\",\n",
      "                    \"inputs\": [\n",
      "                        \"XOR70\",\n",
      "                        \"IN_c0\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"XOR70\",\n",
      "                \"IN_c0\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT67\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT56\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT56\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR119\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT67\",\n",
      "                        \"XOR86\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT67\",\n",
      "                \"XOR86\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT68\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR117\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR117\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"NOT\",\n",
      "                    \"name\": \"NOT69\",\n",
      "                    \"inputs\": [\n",
      "                        \"OR119\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"OR119\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [\n",
      "                {\n",
      "                    \"type\": \"OR\",\n",
      "                    \"name\": \"OR120\",\n",
      "                    \"inputs\": [\n",
      "                        \"NOT68\",\n",
      "                        \"NOT69\"\n",
      "                    ]\n",
      "                }\n",
      "            ],\n",
      "            \"free_registers_after_stage\": [\n",
      "                \"NOT68\",\n",
      "                \"NOT69\"\n",
      "            ]\n",
      "        },\n",
      "        {\n",
      "            \"gates\": [],\n",
      "            \"free_registers_after_stage\": []\n",
      "        }\n",
      "    ]\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "json_string = CircuitConfig().createJSONConfig()\n",
    "with open('config.json', 'w') as f:\n",
    "    f.write(json_string)\n",
    "print(json_string)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "pisse",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
