#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002695630 .scope module, "tb_cpu" "tb_cpu" 2 7;
 .timescale -9 -12;
P_00000000026cc7a0 .param/l "ADDRSIZE" 0 2 9, +C4<00000000000000000000000000001100>;
P_00000000026cc7d8 .param/l "CLK_PERIOD" 1 2 66, +C4<00000000000000000000000001100100>;
P_00000000026cc810 .param/l "Forced_stop_number_of_cycles" 0 2 11, +C4<00000000000000000000000000010100>;
P_00000000026cc848 .param/l "MEMSIZE" 0 2 10, +C4<00000000000000000000000000000001000000000000>;
P_00000000026cc880 .param/l "WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
v0000000002743480_0 .net "INS_ADDR", 11 0, L_00000000026e1050;  1 drivers
v0000000002742c60_0 .var "INS_MEM", 0 31;
v0000000002743980 .array "I_MEM", 4095 0, 31 0;
v0000000002743a20 .array "MEM", 4095 0, 31 0;
v00000000027430c0_0 .net "MEM_ADDR", 11 0, L_00000000026e1600;  1 drivers
v00000000027433e0_0 .net "MEM_CTRL", 0 0, L_00000000026e1590;  1 drivers
v0000000002742940_0 .var "MEM_IN", 0 31;
v0000000002743520_0 .net "MEM_OUT", 0 31, L_00000000026e0800;  1 drivers
v0000000002742b20_0 .var "clk", 0 0;
v0000000002743e80_0 .var "debug", 0 0;
v0000000002742260_0 .net "debuger", 6 0, L_00000000026e14b0;  1 drivers
v0000000002743f20_0 .var/i "ot_mem", 31 0;
v0000000002742800_0 .var "rst", 0 0;
v00000000027428a0_0 .var/i "tb_debug", 31 0;
E_00000000026d9080 .event edge, v00000000026de3c0_0;
E_00000000026d8e40 .event edge, v00000000026de140_0;
E_00000000026d9380 .event edge, v00000000026ddba0_0;
E_00000000026d93c0 .event edge, v00000000026ddec0_0;
S_00000000026e1a60 .scope begin, "always_INS_ADDR" "always_INS_ADDR" 2 54, 2 54 0, S_0000000002695630;
 .timescale -9 -12;
S_00000000026e1be0 .scope begin, "always_MEM_ADDR" "always_MEM_ADDR" 2 50, 2 50 0, S_0000000002695630;
 .timescale -9 -12;
S_00000000026b7390 .scope begin, "always_MEM_OUT" "always_MEM_OUT" 2 58, 2 58 0, S_0000000002695630;
 .timescale -9 -12;
S_00000000026b7510 .scope module, "cpu" "instruction_set_model" 2 35, 3 1 0, S_0000000002695630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "debug"
    .port_info 3 /OUTPUT 7 "debuger"
    .port_info 4 /OUTPUT 12 "MEM_ADDR"
    .port_info 5 /INPUT 32 "MEM_IN"
    .port_info 6 /OUTPUT 32 "MEM_OUT"
    .port_info 7 /OUTPUT 1 "MEM_CTRL"
    .port_info 8 /OUTPUT 12 "INS_ADDR"
    .port_info 9 /INPUT 32 "INS_MEM"
P_00000000026e3a20 .param/l "ADDRSIZE" 0 3 20, +C4<00000000000000000000000000001100>;
P_00000000026e3a58 .param/l "MAXREGS" 0 3 22, +C4<00000000000000000000000000010000>;
P_00000000026e3a90 .param/l "SBITS" 0 3 23, +C4<00000000000000000000000000000101>;
P_00000000026e3ac8 .param/l "WIDTH" 0 3 19, +C4<00000000000000000000000000100000>;
L_00000000026e1600 .functor BUFZ 12, v00000000026dd880_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_00000000026e1050 .functor BUFZ 12, v0000000002743340_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_00000000026e0800 .functor BUFZ 32, v00000000026de0a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000026e1590 .functor BUFZ 1, v00000000026ddf60_0, C4<0>, C4<0>, C4<0>;
L_00000000026e14b0 .functor BUFZ 7, v00000000026de320_0, C4<0000000>, C4<0000000>, C4<0000000>;
v00000000026ddba0_0 .net "INS_ADDR", 11 0, L_00000000026e1050;  alias, 1 drivers
v00000000026dde20_0 .net "INS_MEM", 0 31, v0000000002742c60_0;  1 drivers
v00000000026ddec0_0 .net "MEM_ADDR", 11 0, L_00000000026e1600;  alias, 1 drivers
v00000000026ddf60_0 .var "MEM_C", 0 0;
v00000000026ddce0_0 .net "MEM_CTRL", 0 0, L_00000000026e1590;  alias, 1 drivers
v00000000026dd880_0 .var "MEM_D", 11 0;
v00000000026de000_0 .net "MEM_IN", 0 31, v0000000002742940_0;  1 drivers
v00000000026de0a0_0 .var "MEM_O", 0 31;
v00000000026de140_0 .net "MEM_OUT", 0 31, L_00000000026e0800;  alias, 1 drivers
v00000000026de1e0 .array "RFILE", 15 0, 31 0;
v00000000026de640_0 .net "clk", 0 0, v0000000002742b20_0;  1 drivers
v00000000026de280_0 .net "debug", 0 0, v0000000002743e80_0;  1 drivers
v00000000026de320_0 .var "debug_r", 6 0;
v00000000026de3c0_0 .net "debuger", 6 0, L_00000000026e14b0;  alias, 1 drivers
v00000000026de460_0 .var/i "i", 31 0;
v00000000027438e0_0 .var "ir", 31 0;
v0000000002743340_0 .var "pc", 11 0;
v0000000002743700_0 .var "psr", 4 0;
v0000000002743de0_0 .var "result", 32 0;
v00000000027423a0_0 .net "rst", 0 0, v0000000002742800_0;  1 drivers
v0000000002743160_0 .var "src1", 31 0;
v0000000002742440_0 .var "src2", 31 0;
v0000000002743ac0_0 .var "temp_checkcond", 0 0;
E_00000000026d9140 .event posedge, v00000000027423a0_0, v00000000026de640_0;
E_00000000026d96c0 .event negedge, v00000000026de640_0;
S_00000000009065d0 .scope function, "getdst" "getdst" 3 132, 3 132 0, S_00000000026b7510;
 .timescale -9 -12;
v00000000026de500_0 .var "getdst", 31 0;
v00000000026dd9c0_0 .var "in", 31 0;
TD_tb_cpu.cpu.getdst ;
    %load/vec4 v00000000027438e0_0;
    %parti/s 1, 26, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000000027438e0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %load/vec4a v00000000026de1e0, 4;
    %store/vec4 v00000000026de500_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 10, 0, 7;
    %store/vec4 v00000000026de320_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026de500_0, 0, 32;
T_0.1 ;
    %end;
S_0000000000906750 .scope function, "getsrc" "getsrc" 3 124, 3 124 0, S_00000000026b7510;
 .timescale -9 -12;
v00000000026de5a0_0 .var "getsrc", 31 0;
v00000000026de6e0_0 .var "in", 31 0;
TD_tb_cpu.cpu.getsrc ;
    %load/vec4 v00000000027438e0_0;
    %parti/s 1, 27, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000000027438e0_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v00000000026de1e0, 4;
    %store/vec4 v00000000026de5a0_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000027438e0_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %store/vec4 v00000000026de5a0_0, 0, 32;
T_1.3 ;
    %end;
S_00000000026e70a0 .scope function, "setcondcode" "setcondcode" 3 112, 3 112 0, S_00000000026b7510;
 .timescale -9 -12;
v00000000026dda60_0 .var "res", 32 0;
v00000000026ddc40_0 .var "setcondcode", 6 0;
TD_tb_cpu.cpu.setcondcode ;
    %load/vec4 v00000000026dda60_0;
    %parti/s 1, 32, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002743700_0, 4, 1;
    %load/vec4 v00000000026dda60_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002743700_0, 4, 1;
    %load/vec4 v00000000026dda60_0;
    %xor/r;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002743700_0, 4, 1;
    %load/vec4 v00000000026dda60_0;
    %or/r;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002743700_0, 4, 1;
    %load/vec4 v00000000026dda60_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002743700_0, 4, 1;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v00000000026ddc40_0, 0, 7;
    %end;
S_00000000026e7620 .scope begin, "main_loop" "main_loop" 2 92, 2 92 0, S_0000000002695630;
 .timescale -9 -12;
S_00000000026e77a0 .scope begin, "monitor" "monitor" 2 76, 2 76 0, S_0000000002695630;
 .timescale -9 -12;
S_0000000002744040 .scope begin, "prog_load" "prog_load" 2 116, 2 116 0, S_0000000002695630;
 .timescale -9 -12;
S_00000000027441c0 .scope begin, "stop" "stop" 2 80, 2 80 0, S_0000000002695630;
 .timescale -9 -12;
    .scope S_00000000026b7510;
T_3 ;
    %wait E_00000000026d96c0;
    %load/vec4 v00000000026dde20_0;
    %store/vec4 v00000000027438e0_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000026b7510;
T_4 ;
    %wait E_00000000026d9140;
    %load/vec4 v00000000027423a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000000026de320_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026de460_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000000026de460_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000026de460_0;
    %store/vec4a v00000000026de1e0, 4, 0;
    %load/vec4 v00000000026de460_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000026de460_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027438e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002743160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002742440_0, 0, 32;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000000002743de0_0, 0, 33;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002743700_0, 0, 5;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000002743340_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000000026dd880_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026de0a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002743ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026ddf60_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026ddf60_0, 0, 1;
    %load/vec4 v0000000002743340_0;
    %addi 1, 0, 12;
    %store/vec4 v0000000002743340_0, 0, 12;
    %load/vec4 v00000000027438e0_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v00000000026de320_0, 0, 7;
    %jmp T_4.17;
T_4.4 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000000026de320_0, 0, 7;
    %jmp T_4.17;
T_4.5 ;
    %load/vec4 v00000000027438e0_0;
    %parti/s 4, 24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000000026de320_0, 0, 7;
    %jmp T_4.25;
T_4.18 ;
    %load/vec4 v0000000002743700_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000002743ac0_0, 0, 1;
    %jmp T_4.25;
T_4.19 ;
    %load/vec4 v0000000002743700_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000002743ac0_0, 0, 1;
    %jmp T_4.25;
T_4.20 ;
    %load/vec4 v0000000002743700_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0000000002743ac0_0, 0, 1;
    %jmp T_4.25;
T_4.21 ;
    %load/vec4 v0000000002743700_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0000000002743ac0_0, 0, 1;
    %jmp T_4.25;
T_4.22 ;
    %load/vec4 v0000000002743700_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0000000002743ac0_0, 0, 1;
    %jmp T_4.25;
T_4.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002743ac0_0, 0, 1;
    %jmp T_4.25;
T_4.25 ;
    %pop/vec4 1;
    %load/vec4 v0000000002743ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %load/vec4 v00000000026de280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %pushi/vec4 9, 0, 7;
    %store/vec4 v00000000026de320_0, 0, 7;
    %jmp T_4.29;
T_4.28 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000000026de320_0, 0, 7;
T_4.29 ;
    %load/vec4 v00000000027438e0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0000000002743340_0, 0, 12;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v00000000026de320_0, 0, 7;
T_4.27 ;
    %jmp T_4.17;
T_4.6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002743700_0, 0, 5;
    %load/vec4 v00000000027438e0_0;
    %parti/s 12, 12, 5;
    %store/vec4 v00000000026dd880_0, 0, 12;
    %load/vec4 v00000000027438e0_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %load/vec4 v00000000027438e0_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %load/vec4 v00000000026de000_0;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %load/vec4 v00000000027438e0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v00000000026de1e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000027438e0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %load/vec4a v00000000026de1e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000026dda60_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_00000000026e70a0;
    %join;
    %load/vec4  v00000000026ddc40_0;
    %store/vec4 v00000000026de320_0, 0, 7;
    %jmp T_4.17;
T_4.7 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002743700_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026ddf60_0, 0, 1;
    %load/vec4 v00000000027438e0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v00000000026dd880_0, 0, 12;
    %load/vec4 v00000000027438e0_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0 T_4.32, 8;
    %load/vec4 v00000000027438e0_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %jmp/1 T_4.33, 8;
T_4.32 ; End of true expr.
    %load/vec4 v00000000027438e0_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v00000000026de1e0, 4;
    %jmp/0 T_4.33, 8;
 ; End of false expr.
    %blend;
T_4.33;
    %store/vec4 v00000000026de0a0_0, 0, 32;
    %load/vec4 v00000000027438e0_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0 T_4.34, 8;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v00000000027438e0_0;
    %parti/s 12, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000026dda60_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_00000000026e70a0;
    %join;
    %load/vec4  v00000000026ddc40_0;
    %jmp/1 T_4.35, 8;
T_4.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000027438e0_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v00000000026de1e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000026dda60_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_00000000026e70a0;
    %join;
    %load/vec4  v00000000026ddc40_0;
    %jmp/0 T_4.35, 8;
 ; End of false expr.
    %blend;
T_4.35;
    %store/vec4 v00000000026de320_0, 0, 7;
    %jmp T_4.17;
T_4.8 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002743700_0, 0, 5;
    %load/vec4 v00000000027438e0_0;
    %store/vec4 v00000000026de6e0_0, 0, 32;
    %fork TD_tb_cpu.cpu.getsrc, S_0000000000906750;
    %join;
    %load/vec4  v00000000026de5a0_0;
    %store/vec4 v0000000002743160_0, 0, 32;
    %load/vec4 v00000000027438e0_0;
    %store/vec4 v00000000026dd9c0_0, 0, 32;
    %fork TD_tb_cpu.cpu.getdst, S_00000000009065d0;
    %join;
    %load/vec4  v00000000026de500_0;
    %store/vec4 v0000000002742440_0, 0, 32;
    %load/vec4 v0000000002743160_0;
    %pad/u 33;
    %load/vec4 v0000000002742440_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000002743de0_0, 0, 33;
    %load/vec4 v0000000002743de0_0;
    %store/vec4 v00000000026dda60_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_00000000026e70a0;
    %join;
    %load/vec4  v00000000026ddc40_0;
    %store/vec4 v00000000026de320_0, 0, 7;
    %jmp T_4.17;
T_4.9 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002743700_0, 0, 5;
    %load/vec4 v00000000027438e0_0;
    %store/vec4 v00000000026de6e0_0, 0, 32;
    %fork TD_tb_cpu.cpu.getsrc, S_0000000000906750;
    %join;
    %load/vec4  v00000000026de5a0_0;
    %store/vec4 v0000000002743160_0, 0, 32;
    %load/vec4 v00000000027438e0_0;
    %store/vec4 v00000000026dd9c0_0, 0, 32;
    %fork TD_tb_cpu.cpu.getdst, S_00000000009065d0;
    %join;
    %load/vec4  v00000000026de500_0;
    %store/vec4 v0000000002742440_0, 0, 32;
    %load/vec4 v0000000002743160_0;
    %pad/u 33;
    %load/vec4 v0000000002742440_0;
    %pad/u 33;
    %mul;
    %store/vec4 v0000000002743de0_0, 0, 33;
    %load/vec4 v0000000002743de0_0;
    %store/vec4 v00000000026dda60_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_00000000026e70a0;
    %join;
    %load/vec4  v00000000026ddc40_0;
    %store/vec4 v00000000026de320_0, 0, 7;
    %jmp T_4.17;
T_4.10 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002743700_0, 0, 5;
    %load/vec4 v00000000027438e0_0;
    %store/vec4 v00000000026de6e0_0, 0, 32;
    %fork TD_tb_cpu.cpu.getsrc, S_0000000000906750;
    %join;
    %load/vec4  v00000000026de5a0_0;
    %store/vec4 v0000000002743160_0, 0, 32;
    %load/vec4 v0000000002743160_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000002743de0_0, 0, 33;
    %load/vec4 v0000000002743de0_0;
    %store/vec4 v00000000026dda60_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_00000000026e70a0;
    %join;
    %load/vec4  v00000000026ddc40_0;
    %store/vec4 v00000000026de320_0, 0, 7;
    %jmp T_4.17;
T_4.11 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002743700_0, 0, 5;
    %load/vec4 v00000000027438e0_0;
    %store/vec4 v00000000026de6e0_0, 0, 32;
    %fork TD_tb_cpu.cpu.getsrc, S_0000000000906750;
    %join;
    %load/vec4  v00000000026de5a0_0;
    %store/vec4 v0000000002743160_0, 0, 32;
    %load/vec4 v00000000027438e0_0;
    %store/vec4 v00000000026dd9c0_0, 0, 32;
    %fork TD_tb_cpu.cpu.getdst, S_00000000009065d0;
    %join;
    %load/vec4  v00000000026de500_0;
    %store/vec4 v0000000002742440_0, 0, 32;
    %load/vec4 v0000000002743160_0;
    %parti/s 1, 11, 5;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_4.36, 8;
    %load/vec4 v0000000002742440_0;
    %pad/u 33;
    %load/vec4 v0000000002743160_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/1 T_4.37, 8;
T_4.36 ; End of true expr.
    %load/vec4 v0000000002742440_0;
    %pad/u 33;
    %load/vec4 v0000000002743160_0;
    %parti/s 12, 0, 2;
    %inv;
    %pushi/vec4 1, 0, 12;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_4.37, 8;
 ; End of false expr.
    %blend;
T_4.37;
    %store/vec4 v0000000002743de0_0, 0, 33;
    %load/vec4 v0000000002743de0_0;
    %store/vec4 v00000000026dda60_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_00000000026e70a0;
    %join;
    %load/vec4  v00000000026ddc40_0;
    %store/vec4 v00000000026de320_0, 0, 7;
    %jmp T_4.17;
T_4.12 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002743700_0, 0, 5;
    %load/vec4 v00000000027438e0_0;
    %store/vec4 v00000000026de6e0_0, 0, 32;
    %fork TD_tb_cpu.cpu.getsrc, S_0000000000906750;
    %join;
    %load/vec4  v00000000026de5a0_0;
    %store/vec4 v0000000002743160_0, 0, 32;
    %load/vec4 v00000000027438e0_0;
    %store/vec4 v00000000026dd9c0_0, 0, 32;
    %fork TD_tb_cpu.cpu.getdst, S_00000000009065d0;
    %join;
    %load/vec4  v00000000026de500_0;
    %store/vec4 v0000000002742440_0, 0, 32;
    %load/vec4 v0000000002743160_0;
    %parti/s 1, 11, 5;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %load/vec4 v0000000002742440_0;
    %pad/u 33;
    %load/vec4 v0000000002743160_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0000000002742440_0;
    %pad/u 33;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000002743160_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0000000002743de0_0, 0, 33;
    %jmp T_4.39;
T_4.38 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002743de0_0, 4, 1;
    %load/vec4 v0000000002742440_0;
    %load/vec4 v0000000002743160_0;
    %parti/s 12, 0, 2;
    %inv;
    %pushi/vec4 1, 0, 12;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0000000002742440_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000002743160_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002743de0_0, 4, 32;
T_4.39 ;
    %load/vec4 v0000000002743de0_0;
    %store/vec4 v00000000026dda60_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_00000000026e70a0;
    %join;
    %load/vec4  v00000000026ddc40_0;
    %store/vec4 v00000000026de320_0, 0, 7;
    %jmp T_4.17;
T_4.13 ;
    %pushi/vec4 5, 0, 7;
    %store/vec4 v00000000026de320_0, 0, 7;
    %jmp T_4.17;
T_4.14 ;
    %pushi/vec4 110, 0, 7;
    %store/vec4 v00000000026de320_0, 0, 7;
    %jmp T_4.17;
T_4.15 ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v00000000026de320_0, 0, 7;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %load/vec4 v00000000027438e0_0;
    %parti/s 4, 28, 6;
    %cmpi/e 4, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000027438e0_0;
    %parti/s 4, 28, 6;
    %cmpi/e 5, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000027438e0_0;
    %parti/s 4, 28, 6;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000027438e0_0;
    %parti/s 4, 28, 6;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000027438e0_0;
    %parti/s 4, 28, 6;
    %cmpi/e 8, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000027438e0_0;
    %parti/s 4, 28, 6;
    %cmpi/e 10, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000027438e0_0;
    %parti/s 4, 28, 6;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_4.40, 4;
    %load/vec4 v00000000027438e0_0;
    %parti/s 1, 26, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.42, 4;
    %load/vec4 v0000000002743de0_0;
    %pad/u 32;
    %load/vec4 v00000000027438e0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v00000000026de1e0, 4, 0;
    %jmp T_4.43;
T_4.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026ddf60_0, 0, 1;
    %load/vec4 v0000000002743de0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000000026de0a0_0, 0, 32;
T_4.43 ;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v00000000027438e0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %load/vec4a v00000000026de1e0, 4;
    %load/vec4 v00000000027438e0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v00000000026de1e0, 4, 0;
    %load/vec4 v00000000026ddf60_0;
    %store/vec4 v00000000026ddf60_0, 0, 1;
    %load/vec4 v00000000026de0a0_0;
    %store/vec4 v00000000026de0a0_0, 0, 32;
T_4.41 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000002695630;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002743f20_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0000000002695630;
T_6 ;
    %wait E_00000000026d93c0;
    %fork t_1, S_00000000026e1be0;
    %jmp t_0;
    .scope S_00000000026e1be0;
t_1 ;
    %load/vec4 v00000000027430c0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000000002743a20, 4;
    %store/vec4 v0000000002742940_0, 0, 32;
    %end;
    .scope S_0000000002695630;
t_0 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000002695630;
T_7 ;
    %wait E_00000000026d9380;
    %fork t_3, S_00000000026e1a60;
    %jmp t_2;
    .scope S_00000000026e1a60;
t_3 ;
    %load/vec4 v0000000002743480_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000000002743980, 4;
    %store/vec4 v0000000002742c60_0, 0, 32;
    %end;
    .scope S_0000000002695630;
t_2 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000002695630;
T_8 ;
    %wait E_00000000026d8e40;
    %fork t_5, S_00000000026b7390;
    %jmp t_4;
    .scope S_00000000026b7390;
t_5 ;
    %load/vec4 v00000000027433e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000000002743520_0;
    %load/vec4 v00000000027430c0_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0000000002743a20, 4, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000027428a0_0, 0, 32;
T_8.1 ;
    %end;
    .scope S_0000000002695630;
t_4 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000002695630;
T_9 ;
    %delay 50000, 0;
    %load/vec4 v0000000002742b20_0;
    %inv;
    %store/vec4 v0000000002742b20_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000002695630;
T_10 ;
    %fork t_7, S_00000000026e77a0;
    %jmp t_6;
    .scope S_00000000026e77a0;
t_7 ;
    %vpi_call 2 77 "$monitor", $time, " | rst=%b | debug=%b | debuger=%d | MEM_ADDR=%d | MEM_IN=%d | MEM_OUT=%d | MEM_CTRL=%d | INS_ADDR=%d | INS_MEM=%b  |  tb_debug=%d", v0000000002742800_0, v0000000002743e80_0, v0000000002742260_0, v00000000027430c0_0, v0000000002742940_0, v0000000002743520_0, v00000000027433e0_0, v0000000002743480_0, v0000000002742c60_0, v00000000027428a0_0 {0 0 0};
    %end;
    .scope S_0000000002695630;
t_6 %join;
    %end;
    .thread T_10;
    .scope S_0000000002695630;
T_11 ;
    %wait E_00000000026d9080;
    %fork t_9, S_00000000027441c0;
    %jmp t_8;
    .scope S_00000000027441c0;
t_9 ;
    %load/vec4 v0000000002742260_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 2 82 "$display", "=================================================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002743f20_0, 0, 32;
T_11.2 ;
    %load/vec4 v0000000002743f20_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_11.3, 5;
    %vpi_call 2 84 "$display", "data_MEM[%d]=%d", v0000000002743f20_0, &A<v0000000002743a20, v0000000002743f20_0 > {0 0 0};
    %load/vec4 v0000000002743f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002743f20_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call 2 86 "$display", "=================================================" {0 0 0};
    %vpi_call 2 87 "$display", "Halt..." {0 0 0};
    %vpi_call 2 88 "$finish" {0 0 0};
T_11.0 ;
    %end;
    .scope S_0000000002695630;
t_8 %join;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000002695630;
T_12 ;
    %fork t_11, S_00000000026e7620;
    %jmp t_10;
    .scope S_00000000026e7620;
t_11 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002742800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002742b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002743e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002742940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002742c60_0, 0;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002742800_0, 0;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002742800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002742b20_0, 0;
    %vpi_call 2 98 "$display", "=================================================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002743f20_0, 0, 32;
T_12.0 ;
    %load/vec4 v0000000002743f20_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 2 100 "$display", "I_MEM[%d]=%b", v0000000002743f20_0, &A<v0000000002743980, v0000000002743f20_0 > {0 0 0};
    %load/vec4 v0000000002743f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002743f20_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %vpi_call 2 102 "$display", "=================================================" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 104 "$display", "*****************************\012Forced_stop\012*****************************" {0 0 0};
    %vpi_call 2 105 "$finish" {0 0 0};
    %end;
    .scope S_0000000002695630;
t_10 %join;
    %end;
    .thread T_12;
    .scope S_0000000002695630;
T_13 ;
    %vpi_call 2 112 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 113 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000000002695630;
T_14 ;
    %fork t_13, S_0000000002744040;
    %jmp t_12;
    .scope S_0000000002744040;
t_13 ;
    %vpi_call 2 117 "$readmemb", "mem.prog", v0000000002743a20 {0 0 0};
    %vpi_call 2 118 "$readmemb", "i_mem.prog", v0000000002743980 {0 0 0};
    %end;
    .scope S_0000000002695630;
t_12 %join;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./cpu.v";
