<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3496" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3496{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3496{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3496{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3496{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t5_3496{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t6_3496{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t7_3496{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t8_3496{left:69px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3496{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_3496{left:69px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#tb_3496{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_3496{left:69px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#td_3496{left:69px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3496{left:69px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_3496{left:69px;bottom:895px;letter-spacing:-0.14px;}
#tg_3496{left:69px;bottom:837px;letter-spacing:0.13px;}
#th_3496{left:151px;bottom:837px;letter-spacing:0.16px;word-spacing:0.01px;}
#ti_3496{left:69px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tj_3496{left:69px;bottom:786px;}
#tk_3496{left:95px;bottom:790px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tl_3496{left:95px;bottom:773px;letter-spacing:-0.16px;word-spacing:-0.6px;}
#tm_3496{left:95px;bottom:756px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tn_3496{left:95px;bottom:732px;}
#to_3496{left:121px;bottom:732px;letter-spacing:-0.16px;word-spacing:-0.71px;}
#tp_3496{left:121px;bottom:715px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#tq_3496{left:121px;bottom:698px;letter-spacing:-0.28px;}
#tr_3496{left:95px;bottom:674px;}
#ts_3496{left:121px;bottom:674px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tt_3496{left:121px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tu_3496{left:121px;bottom:640px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tv_3496{left:95px;bottom:616px;}
#tw_3496{left:121px;bottom:616px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#tx_3496{left:121px;bottom:599px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ty_3496{left:95px;bottom:574px;}
#tz_3496{left:121px;bottom:574px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#t10_3496{left:121px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t11_3496{left:95px;bottom:533px;}
#t12_3496{left:121px;bottom:533px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t13_3496{left:121px;bottom:516px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_3496{left:121px;bottom:499px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t15_3496{left:219px;bottom:466px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t16_3496{left:304px;bottom:466px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t17_3496{left:77px;bottom:443px;letter-spacing:-0.15px;}
#t18_3496{left:141px;bottom:443px;letter-spacing:-0.13px;}
#t19_3496{left:289px;bottom:443px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1a_3496{left:612px;bottom:443px;letter-spacing:-0.12px;}
#t1b_3496{left:85px;bottom:419px;letter-spacing:-0.16px;}
#t1c_3496{left:177px;bottom:419px;}
#t1d_3496{left:233px;bottom:419px;letter-spacing:-0.14px;}
#t1e_3496{left:449px;bottom:419px;letter-spacing:-0.12px;}
#t1f_3496{left:85px;bottom:394px;letter-spacing:-0.16px;}
#t1g_3496{left:177px;bottom:394px;}
#t1h_3496{left:233px;bottom:394px;letter-spacing:-0.14px;}
#t1i_3496{left:448px;bottom:394px;letter-spacing:-0.12px;}
#t1j_3496{left:85px;bottom:370px;letter-spacing:-0.16px;}
#t1k_3496{left:177px;bottom:370px;}
#t1l_3496{left:233px;bottom:370px;letter-spacing:-0.15px;}
#t1m_3496{left:448px;bottom:370px;letter-spacing:-0.11px;}
#t1n_3496{left:448px;bottom:353px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1o_3496{left:448px;bottom:336px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_3496{left:85px;bottom:312px;letter-spacing:-0.17px;}
#t1q_3496{left:177px;bottom:312px;}
#t1r_3496{left:233px;bottom:312px;letter-spacing:-0.14px;}
#t1s_3496{left:449px;bottom:312px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#t1t_3496{left:448px;bottom:295px;letter-spacing:-0.11px;}
#t1u_3496{left:85px;bottom:270px;letter-spacing:-0.16px;}
#t1v_3496{left:177px;bottom:270px;}
#t1w_3496{left:233px;bottom:270px;letter-spacing:-0.16px;}
#t1x_3496{left:448px;bottom:270px;letter-spacing:-0.11px;}
#t1y_3496{left:448px;bottom:254px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1z_3496{left:85px;bottom:229px;letter-spacing:-0.16px;}
#t20_3496{left:177px;bottom:229px;}
#t21_3496{left:233px;bottom:229px;letter-spacing:-0.15px;}
#t22_3496{left:448px;bottom:229px;letter-spacing:-0.12px;}
#t23_3496{left:448px;bottom:212px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t24_3496{left:85px;bottom:188px;letter-spacing:-0.16px;}
#t25_3496{left:177px;bottom:188px;}
#t26_3496{left:233px;bottom:188px;letter-spacing:-0.16px;}
#t27_3496{left:448px;bottom:188px;letter-spacing:-0.11px;}
#t28_3496{left:448px;bottom:171px;letter-spacing:-0.12px;}
#t29_3496{left:86px;bottom:147px;letter-spacing:-0.16px;}
#t2a_3496{left:177px;bottom:147px;}
#t2b_3496{left:233px;bottom:147px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2c_3496{left:448px;bottom:147px;letter-spacing:-0.11px;}
#t2d_3496{left:86px;bottom:122px;letter-spacing:-0.16px;}
#t2e_3496{left:176px;bottom:122px;}
#t2f_3496{left:233px;bottom:122px;letter-spacing:-0.15px;}
#t2g_3496{left:448px;bottom:122px;letter-spacing:-0.12px;}

.s1_3496{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3496{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3496{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3496{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3496{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3496{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3496{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3496{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3496" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3496Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3496" style="-webkit-user-select: none;"><object width="935" height="1210" data="3496/3496.svg" type="image/svg+xml" id="pdf3496" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3496" class="t s1_3496">15-6 </span><span id="t2_3496" class="t s1_3496">Vol. 3B </span>
<span id="t3_3496" class="t s2_3496">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3496" class="t s3_3496">In contrast, HWP is an implementation of the ACPI-defined Collaborative Processor Performance Control (CPPC), </span>
<span id="t5_3496" class="t s3_3496">which specifies that the platform enumerates a continuous, abstract unit-less, performance value scale that is not </span>
<span id="t6_3496" class="t s3_3496">tied to a specific performance state / frequency by definition. While the enumerated scale is roughly linear in terms </span>
<span id="t7_3496" class="t s3_3496">of a delivered integer workload performance result, the OS is required to characterize the performance value range </span>
<span id="t8_3496" class="t s3_3496">to comprehend the delivered performance for an applied workload. </span>
<span id="t9_3496" class="t s3_3496">When HWP is enabled, the processor autonomously selects performance states as deemed appropriate for the </span>
<span id="ta_3496" class="t s3_3496">applied workload and with consideration of constraining hints that are programmed by the OS. These OS-provided </span>
<span id="tb_3496" class="t s3_3496">hints include minimum and maximum performance limits, preference towards energy efficiency or performance, </span>
<span id="tc_3496" class="t s3_3496">and the specification of a relevant workload history observation time window. The means for the OS to override </span>
<span id="td_3496" class="t s3_3496">HWP's autonomous selection of performance state with a specific desired performance target is also provided, </span>
<span id="te_3496" class="t s3_3496">however, the effective frequency delivered is subject to the result of energy efficiency and performance optimiza- </span>
<span id="tf_3496" class="t s3_3496">tions. </span>
<span id="tg_3496" class="t s4_3496">15.4.1 </span><span id="th_3496" class="t s4_3496">HWP Programming Interfaces </span>
<span id="ti_3496" class="t s3_3496">The programming interfaces provided by HWP include the following: </span>
<span id="tj_3496" class="t s5_3496">• </span><span id="tk_3496" class="t s3_3496">The CPUID instruction allows software to discover the presence of HWP support in an Intel processor. Specifi- </span>
<span id="tl_3496" class="t s3_3496">cally, execute CPUID instruction with EAX=06H as input will return 5 bit flags covering the following aspects in </span>
<span id="tm_3496" class="t s3_3496">bits 7 through 11 of CPUID.06H:EAX: </span>
<span id="tn_3496" class="t s3_3496">— </span><span id="to_3496" class="t s3_3496">Availability of HWP baseline resource and capability, CPUID.06H:EAX[bit 7]: If this bit is set, HWP provides </span>
<span id="tp_3496" class="t s3_3496">several new architectural MSRs: IA32_PM_ENABLE, IA32_HWP_CAPABILITIES, IA32_HWP_REQUEST, </span>
<span id="tq_3496" class="t s3_3496">IA32_HWP_STATUS. </span>
<span id="tr_3496" class="t s3_3496">— </span><span id="ts_3496" class="t s3_3496">Availability of HWP Notification upon dynamic Guaranteed Performance change, CPUID.06H:EAX[bit 8]: If </span>
<span id="tt_3496" class="t s3_3496">this bit is set, HWP provides IA32_HWP_INTERRUPT MSR to enable interrupt generation due to dynamic </span>
<span id="tu_3496" class="t s3_3496">Performance changes and excursions. </span>
<span id="tv_3496" class="t s3_3496">— </span><span id="tw_3496" class="t s3_3496">Availability of HWP Activity window control, CPUID.06H:EAX[bit 9]: If this bit is set, HWP allows software to </span>
<span id="tx_3496" class="t s3_3496">program activity window in the IA32_HWP_REQUEST MSR. </span>
<span id="ty_3496" class="t s3_3496">— </span><span id="tz_3496" class="t s3_3496">Availability of HWP energy/performance preference control, CPUID.06H:EAX[bit 10]: If this bit is set, HWP </span>
<span id="t10_3496" class="t s3_3496">allows software to set an energy/performance preference hint in the IA32_HWP_REQUEST MSR. </span>
<span id="t11_3496" class="t s3_3496">— </span><span id="t12_3496" class="t s3_3496">Availability of HWP package level control, CPUID.06H:EAX[bit 11]:If this bit is set, HWP provides the </span>
<span id="t13_3496" class="t s3_3496">IA32_HWP_REQUEST_PKG MSR to convey OS Power Management’s control hints for all logical processors </span>
<span id="t14_3496" class="t s3_3496">in the physical package. </span>
<span id="t15_3496" class="t s6_3496">Table 15-1. </span><span id="t16_3496" class="t s6_3496">Architectural and Non-Architectural MSRs Related to HWP </span>
<span id="t17_3496" class="t s7_3496">Address </span><span id="t18_3496" class="t s7_3496">Architectural </span><span id="t19_3496" class="t s7_3496">Register Name </span><span id="t1a_3496" class="t s7_3496">Description </span>
<span id="t1b_3496" class="t s8_3496">770H </span><span id="t1c_3496" class="t s8_3496">Y </span><span id="t1d_3496" class="t s8_3496">IA32_PM_ENABLE </span><span id="t1e_3496" class="t s8_3496">Enable/Disable HWP. </span>
<span id="t1f_3496" class="t s8_3496">771H </span><span id="t1g_3496" class="t s8_3496">Y </span><span id="t1h_3496" class="t s8_3496">IA32_HWP_CAPABILITIES </span><span id="t1i_3496" class="t s8_3496">Enumerates the HWP performance range (static and dynamic). </span>
<span id="t1j_3496" class="t s8_3496">772H </span><span id="t1k_3496" class="t s8_3496">Y </span><span id="t1l_3496" class="t s8_3496">IA32_HWP_REQUEST_PKG </span><span id="t1m_3496" class="t s8_3496">Conveys OSPM's control hints (Min, Max, Activity Window, Energy </span>
<span id="t1n_3496" class="t s8_3496">Performance Preference, Desired) for all logical processor in the </span>
<span id="t1o_3496" class="t s8_3496">physical package. </span>
<span id="t1p_3496" class="t s8_3496">773H </span><span id="t1q_3496" class="t s8_3496">Y </span><span id="t1r_3496" class="t s8_3496">IA32_HWP_INTERRUPT </span><span id="t1s_3496" class="t s8_3496">Controls HWP native interrupt generation (Guaranteed Performance </span>
<span id="t1t_3496" class="t s8_3496">changes, excursions). </span>
<span id="t1u_3496" class="t s8_3496">774H </span><span id="t1v_3496" class="t s8_3496">Y </span><span id="t1w_3496" class="t s8_3496">IA32_HWP_REQUEST </span><span id="t1x_3496" class="t s8_3496">Conveys OSPM's control hints (Min, Max, Activity Window, Energy </span>
<span id="t1y_3496" class="t s8_3496">Performance Preference, Desired) for a single logical processor. </span>
<span id="t1z_3496" class="t s8_3496">775H </span><span id="t20_3496" class="t s8_3496">Y </span><span id="t21_3496" class="t s8_3496">IA32_HWP_PECI_REQUEST_INFO </span><span id="t22_3496" class="t s8_3496">Conveys embedded system controller requests to override some of </span>
<span id="t23_3496" class="t s8_3496">the OS HWP Request settings via the PECI mechanism. </span>
<span id="t24_3496" class="t s8_3496">777H </span><span id="t25_3496" class="t s8_3496">Y </span><span id="t26_3496" class="t s8_3496">IA32_HWP_STATUS </span><span id="t27_3496" class="t s8_3496">Status bits indicating changes to Guaranteed Performance and </span>
<span id="t28_3496" class="t s8_3496">excursions to Minimum Performance. </span>
<span id="t29_3496" class="t s8_3496">19CH </span><span id="t2a_3496" class="t s8_3496">Y </span><span id="t2b_3496" class="t s8_3496">IA32_THERM_STATUS[bits 15:12] </span><span id="t2c_3496" class="t s8_3496">Conveys reasons for performance excursions. </span>
<span id="t2d_3496" class="t s8_3496">64EH </span><span id="t2e_3496" class="t s8_3496">N </span><span id="t2f_3496" class="t s8_3496">MSR_PPERF </span><span id="t2g_3496" class="t s8_3496">Productive Performance Count. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
