{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746978587572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746978587572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 18:49:47 2025 " "Processing started: Sun May 11 18:49:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746978587572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746978587572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32I_Project -c RV32I_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32I_Project -c RV32I_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746978587573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746978588151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746978588152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-Behavioral " "Found design unit 1: RegisterFile-Behavioral" {  } { { "Components/RegisterFile.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/RegisterFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603437 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Components/RegisterFile.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/RegisterFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746978603437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "Components/ALU.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603440 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Components/ALU.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746978603440 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX Components/MUX.vhd " "Entity \"MUX\" obtained from \"Components/MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Components/MUX.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/MUX.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1746978603442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-behavioral " "Found design unit 1: MUX-behavioral" {  } { { "Components/MUX.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/MUX.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603442 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "Components/MUX.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/MUX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746978603442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/instr_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/instr_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_memory-behavioral " "Found design unit 1: Instr_memory-behavioral" {  } { { "Components/Instr_memory.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/Instr_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603445 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instr_memory " "Found entity 1: Instr_memory" {  } { { "Components/Instr_memory.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/Instr_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746978603445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "Components/PC.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603447 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Components/PC.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746978603447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behavioral " "Found design unit 1: adder-behavioral" {  } { { "Components/adder.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603450 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Components/adder.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746978603450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-behavioral " "Found design unit 1: data_memory-behavioral" {  } { { "Components/Data_memory.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/Data_memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603452 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "Components/Data_memory.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/Data_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746978603452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-behavioral " "Found design unit 1: Decode-behavioral" {  } { { "Components/Decode.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/Decode.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603455 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Components/Decode.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/Decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746978603455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit-behavioral " "Found design unit 1: Control_Unit-behavioral" {  } { { "Components/Control_Unit.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/Control_Unit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603458 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Components/Control_Unit.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/Control_Unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746978603458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-behavioral " "Found design unit 1: Datapath-behavioral" {  } { { "Components/Datapath.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/Datapath.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603460 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Components/Datapath.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/Datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746978603460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packages/alu_operations.vhd 2 0 " "Found 2 design units, including 0 entities, in source file packages/alu_operations.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_operations " "Found design unit 1: ALU_operations" {  } { { "Packages/ALU_operations.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Packages/ALU_operations.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603463 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU_operations-body " "Found design unit 2: ALU_operations-body" {  } { { "Packages/ALU_operations.vhd" "" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Packages/ALU_operations.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746978603463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746978603463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile " "Elaborating entity \"RegisterFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746978603519 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "registers " "RAM logic \"registers\" is uninferred due to asynchronous read logic" {  } { { "Components/RegisterFile.vhd" "registers" { Text "C:/Local/Studies/ITCE364/Project/RV32I Single Cycle/Project/Components/RegisterFile.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1746978603768 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1746978603768 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746978604894 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746978606263 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746978606263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2530 " "Implemented 2530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746978606499 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746978606499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2417 " "Implemented 2417 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746978606499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746978606499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746978606541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 18:50:06 2025 " "Processing ended: Sun May 11 18:50:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746978606541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746978606541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746978606541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746978606541 ""}
