// Seed: 754101602
module module_0 (
    output tri id_0,
    output supply0 id_1,
    output tri id_2,
    output supply0 id_3
);
  parameter id_5 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    output wand id_2
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire id_4;
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    output logic id_3,
    input wand id_4,
    input tri0 id_5
);
  initial begin : LABEL_0
    id_3 <= id_0;
  end
endmodule
module module_3 #(
    parameter id_14 = 32'd39
) (
    output tri1 id_0,
    input supply0 id_1,
    input uwire id_2,
    output wand id_3,
    output supply1 id_4,
    input supply1 id_5
    , id_21,
    output tri1 id_6,
    output wire id_7,
    input supply1 id_8,
    output tri1 id_9,
    output logic id_10
    , id_22,
    input tri0 id_11,
    output wor id_12,
    input supply0 id_13,
    input wand _id_14,
    input tri0 id_15,
    output supply0 id_16,
    input wor id_17,
    input supply1 id_18,
    input wand id_19
);
  logic [id_14 : 1] id_23;
  module_2 modCall_1 (
      id_15,
      id_17,
      id_1,
      id_10,
      id_15,
      id_2
  );
  assign modCall_1.id_2 = 0;
  always @(posedge -1 or posedge -1'b0) id_10 <= -1;
endmodule
