<stg><name>RNI</name>


<trans_list>

<trans id="152" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="15" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %in_pkts_keep_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_keep_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %in_pkts_keep_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_keep_3_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32">
<![CDATA[
entry:2 %in_pkts_strb_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_strb_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32">
<![CDATA[
entry:3 %in_pkts_strb_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_strb_3_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="32">
<![CDATA[
entry:4 %in_pkts_user_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_user_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="32">
<![CDATA[
entry:5 %in_pkts_user_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_user_3_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32">
<![CDATA[
entry:6 %in_pkts_last_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_last_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32">
<![CDATA[
entry:7 %in_pkts_id_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_id_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32">
<![CDATA[
entry:8 %in_pkts_id_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_id_3_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="32">
<![CDATA[
entry:9 %in_pkts_dest_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_dest_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="32">
<![CDATA[
entry:10 %in_pkts_dest_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_dest_3_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %in_pkts_data_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_data_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
entry:12 %in_pkts_data_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_data_3_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %in_pkts_data_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_data_3_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
entry:14 %in_pkts_data_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_data_3_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:15 %spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln19"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %in_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %in_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %out_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %out_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %out_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_7, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %out_pkts_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_pkts_data"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="64">
<![CDATA[
entry:34 %out_pkts_keep = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_pkts_keep"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="64">
<![CDATA[
entry:35 %out_pkts_strb = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_pkts_strb"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="64">
<![CDATA[
entry:36 %out_pkts_user = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_pkts_user"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="64">
<![CDATA[
entry:37 %out_pkts_last = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_pkts_last"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="64">
<![CDATA[
entry:38 %out_pkts_id = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_pkts_id"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="64">
<![CDATA[
entry:39 %out_pkts_dest = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_pkts_dest"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
entry:40 %specaxissidechannel_ln30 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_8

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln30"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
entry:41 %specaxissidechannel_ln30 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty_9

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln30"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
entry:42 %br_ln30 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:0 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
while.body:1 %br_ln54 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i:0 %in_pkts_last_3_1 = phi i1 0, void %while.body, i1 %in_pkts_last_3_2, void %for.inc.i.split42036526884100

]]></Node>
<StgValue><ssdm name="in_pkts_last_3_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc.i:1 %i = phi i3 0, void %while.body, i3 %add_ln54, void %for.inc.i.split42036526884100

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i:2 %icmp_ln54 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i:3 %add_ln54 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln54 = br i1 %icmp_ln54, void %for.inc.i.split, void %_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:0 %speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln54"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="3">
<![CDATA[
for.inc.i.split:2 %trunc_ln56 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
for.inc.i.split:3 %empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="54">
<![CDATA[
for.inc.i.split:4 %in_pkts_data_0 = extractvalue i54 %empty

]]></Node>
<StgValue><ssdm name="in_pkts_data_0"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="54">
<![CDATA[
for.inc.i.split:5 %in_pkts_keep_0 = extractvalue i54 %empty

]]></Node>
<StgValue><ssdm name="in_pkts_keep_0"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="54">
<![CDATA[
for.inc.i.split:6 %in_pkts_strb_0 = extractvalue i54 %empty

]]></Node>
<StgValue><ssdm name="in_pkts_strb_0"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="54">
<![CDATA[
for.inc.i.split:7 %in_pkts_user_0 = extractvalue i54 %empty

]]></Node>
<StgValue><ssdm name="in_pkts_user_0"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="54">
<![CDATA[
for.inc.i.split:8 %in_pkts_last_0 = extractvalue i54 %empty

]]></Node>
<StgValue><ssdm name="in_pkts_last_0"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="54">
<![CDATA[
for.inc.i.split:9 %in_pkts_id_0 = extractvalue i54 %empty

]]></Node>
<StgValue><ssdm name="in_pkts_id_0"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="54">
<![CDATA[
for.inc.i.split:10 %in_pkts_dest_0 = extractvalue i54 %empty

]]></Node>
<StgValue><ssdm name="in_pkts_dest_0"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.i.split:11 %switch_ln56 = switch i2 %trunc_ln56, void %branch3, i2 0, void %for.inc.i.split.for.inc.i.split4_crit_edge, i2 1, void %branch1, i2 2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0 %store_ln56 = store i32 %in_pkts_data_0, i32 %in_pkts_data_3_2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln56 = br void %for.inc.i.split4

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0 %store_ln56 = store i32 %in_pkts_data_0, i32 %in_pkts_data_3_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln56 = br void %for.inc.i.split4

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split.for.inc.i.split4_crit_edge:0 %store_ln56 = store i32 %in_pkts_data_0, i32 %in_pkts_data_3

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split.for.inc.i.split4_crit_edge:1 %br_ln56 = br void %for.inc.i.split4

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:0 %store_ln56 = store i32 %in_pkts_data_0, i32 %in_pkts_data_3_3

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln56 = br void %for.inc.i.split4

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.i.split4:0 %switch_ln56 = switch i2 %trunc_ln56, void %branch7, i2 0, void %branch4, i2 1, void %for.inc.i.split420, i2 2, void %for.inc.i.split420

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch4:0 %store_ln56 = store i4 %in_pkts_keep_0, i4 %in_pkts_keep_3

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln56 = br void %for.inc.i.split420

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch7:0 %store_ln56 = store i4 %in_pkts_keep_0, i4 %in_pkts_keep_3_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln56 = br void %for.inc.i.split420

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.i.split420:0 %switch_ln56 = switch i2 %trunc_ln56, void %branch11, i2 0, void %branch8, i2 1, void %for.inc.i.split42036, i2 2, void %for.inc.i.split42036

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch8:0 %store_ln56 = store i4 %in_pkts_strb_0, i4 %in_pkts_strb_3

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln56 = br void %for.inc.i.split42036

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch11:0 %store_ln56 = store i4 %in_pkts_strb_0, i4 %in_pkts_strb_3_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln56 = br void %for.inc.i.split42036

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.i.split42036:0 %switch_ln56 = switch i2 %trunc_ln56, void %branch15, i2 0, void %branch12, i2 1, void %for.inc.i.split4203652, i2 2, void %for.inc.i.split4203652

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch12:0 %store_ln56 = store i2 %in_pkts_user_0, i2 %in_pkts_user_3

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln56 = br void %for.inc.i.split4203652

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch15:0 %store_ln56 = store i2 %in_pkts_user_0, i2 %in_pkts_user_3_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln56 = br void %for.inc.i.split4203652

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.i.split4203652:0 %switch_ln56 = switch i2 %trunc_ln56, void %branch19, i2 0, void %branch16, i2 1, void %for.inc.i.split420365268, i2 2, void %for.inc.i.split420365268

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch16:0 %store_ln56 = store i1 %in_pkts_last_0, i1 %in_pkts_last_3

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln56 = br void %for.inc.i.split420365268

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch19:0 %br_ln56 = br void %for.inc.i.split420365268

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:11 %in_pkts_data_3_load = load i32 %in_pkts_data_3

]]></Node>
<StgValue><ssdm name="in_pkts_data_3_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:12 %in_pkts_data_3_1_load = load i32 %in_pkts_data_3_1

]]></Node>
<StgValue><ssdm name="in_pkts_data_3_1_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:13 %in_pkts_data_3_2_load = load i32 %in_pkts_data_3_2

]]></Node>
<StgValue><ssdm name="in_pkts_data_3_2_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:14 %in_pkts_data_3_3_load = load i32 %in_pkts_data_3_3

]]></Node>
<StgValue><ssdm name="in_pkts_data_3_3_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="32">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:15 %trunc_ln54 = trunc i32 %in_pkts_data_3_3_load

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="32">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:16 %trunc_ln54_1 = trunc i32 %in_pkts_data_3_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln54_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="32">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:17 %trunc_ln54_2 = trunc i32 %in_pkts_data_3_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln54_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="32">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:18 %trunc_ln54_3 = trunc i32 %in_pkts_data_3_load

]]></Node>
<StgValue><ssdm name="trunc_ln54_3"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="32" op_7_bw="16" op_8_bw="51" op_9_bw="64" op_10_bw="68" op_11_bw="14" op_12_bw="8" op_13_bw="1">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:19 %call_ln34 = call void @input_layer, i16 %trunc_ln54_3, i16 %trunc_ln54_2, i16 %trunc_ln54_1, i16 %trunc_ln54, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln34"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
for.inc.i.split420365268:0 %in_pkts_last_3_2 = phi i1 %in_pkts_last_0, void %branch19, i1 %in_pkts_last_3_1, void %for.inc.i.split4203652, i1 %in_pkts_last_3_1, void %branch16, i1 %in_pkts_last_3_1, void %for.inc.i.split4203652

]]></Node>
<StgValue><ssdm name="in_pkts_last_3_2"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.i.split420365268:1 %switch_ln56 = switch i2 %trunc_ln56, void %branch23, i2 0, void %branch20, i2 1, void %for.inc.i.split42036526884, i2 2, void %for.inc.i.split42036526884

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch20:0 %store_ln56 = store i5 %in_pkts_id_0, i5 %in_pkts_id_3

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln56 = br void %for.inc.i.split42036526884

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch23:0 %store_ln56 = store i5 %in_pkts_id_0, i5 %in_pkts_id_3_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln56 = br void %for.inc.i.split42036526884

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.i.split42036526884:0 %switch_ln56 = switch i2 %trunc_ln56, void %branch27, i2 0, void %branch24, i2 1, void %for.inc.i.split42036526884100, i2 2, void %for.inc.i.split42036526884100

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch24:0 %store_ln56 = store i6 %in_pkts_dest_0, i6 %in_pkts_dest_3

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch24:1 %br_ln56 = br void %for.inc.i.split42036526884100

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch27:0 %store_ln56 = store i6 %in_pkts_dest_0, i6 %in_pkts_dest_3_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch27:1 %br_ln56 = br void %for.inc.i.split42036526884100

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split42036526884100:0 %br_ln54 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="32" op_7_bw="16" op_8_bw="51" op_9_bw="64" op_10_bw="68" op_11_bw="14" op_12_bw="8" op_13_bw="1">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:19 %call_ln34 = call void @input_layer, i16 %trunc_ln54_3, i16 %trunc_ln54_2, i16 %trunc_ln54_1, i16 %trunc_ln54, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln34"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="128" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="32" op_4_bw="16" op_5_bw="51" op_6_bw="64" op_7_bw="68" op_8_bw="14" op_9_bw="8" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:20 %call_ln36 = call void @inner_layer_1, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="129" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="32" op_4_bw="16" op_5_bw="51" op_6_bw="64" op_7_bw="68" op_8_bw="14" op_9_bw="8" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:20 %call_ln36 = call void @inner_layer_1, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="32" op_4_bw="16" op_5_bw="51" op_6_bw="64" op_7_bw="68" op_8_bw="14" op_9_bw="8" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:21 %call_ln37 = call void @inner_layer_2, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="32" op_4_bw="16" op_5_bw="51" op_6_bw="64" op_7_bw="68" op_8_bw="14" op_9_bw="8" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:21 %call_ln37 = call void @inner_layer_2, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="132" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="32" op_4_bw="16" op_5_bw="51" op_6_bw="64" op_7_bw="68" op_8_bw="14" op_9_bw="8" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:22 %call_ln38 = call void @inner_layer_3, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="133" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="32" op_4_bw="16" op_5_bw="51" op_6_bw="64" op_7_bw="68" op_8_bw="14" op_9_bw="8" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:22 %call_ln38 = call void @inner_layer_3, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="134" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="14" op_4_bw="8" op_5_bw="0" op_6_bw="0">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:23 %call_ln40 = call void @output_layer, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i14 %WEIGHTS_INDEX, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln40"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="135" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="14" op_4_bw="8" op_5_bw="0" op_6_bw="0">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:23 %call_ln40 = call void @output_layer, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i14 %WEIGHTS_INDEX, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln40"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:0 %in_pkts_keep_3_load = load i4 %in_pkts_keep_3

]]></Node>
<StgValue><ssdm name="in_pkts_keep_3_load"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="4">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:1 %in_pkts_keep_3_1_load = load i4 %in_pkts_keep_3_1

]]></Node>
<StgValue><ssdm name="in_pkts_keep_3_1_load"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:2 %in_pkts_strb_3_load = load i4 %in_pkts_strb_3

]]></Node>
<StgValue><ssdm name="in_pkts_strb_3_load"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:3 %in_pkts_strb_3_1_load = load i4 %in_pkts_strb_3_1

]]></Node>
<StgValue><ssdm name="in_pkts_strb_3_1_load"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="2">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:4 %in_pkts_user_3_load = load i2 %in_pkts_user_3

]]></Node>
<StgValue><ssdm name="in_pkts_user_3_load"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="2">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:5 %in_pkts_user_3_1_load = load i2 %in_pkts_user_3_1

]]></Node>
<StgValue><ssdm name="in_pkts_user_3_1_load"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:6 %in_pkts_last_3_load = load i1 %in_pkts_last_3

]]></Node>
<StgValue><ssdm name="in_pkts_last_3_load"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="5">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:7 %in_pkts_id_3_load = load i5 %in_pkts_id_3

]]></Node>
<StgValue><ssdm name="in_pkts_id_3_load"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:8 %in_pkts_id_3_1_load = load i5 %in_pkts_id_3_1

]]></Node>
<StgValue><ssdm name="in_pkts_id_3_1_load"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="6">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:9 %in_pkts_dest_3_load = load i6 %in_pkts_dest_3

]]></Node>
<StgValue><ssdm name="in_pkts_dest_3_load"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:10 %in_pkts_dest_3_1_load = load i6 %in_pkts_dest_3_1

]]></Node>
<StgValue><ssdm name="in_pkts_dest_3_1_load"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6" op_15_bw="32" op_16_bw="4" op_17_bw="4" op_18_bw="4" op_19_bw="4" op_20_bw="2" op_21_bw="2" op_22_bw="1" op_23_bw="1" op_24_bw="5" op_25_bw="5" op_26_bw="6" op_27_bw="6" op_28_bw="16" op_29_bw="1" op_30_bw="0" op_31_bw="0">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:24 %call_ln42 = call void @output_stream_dispatch, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i32 %out_pkts_data, i4 %out_pkts_keep, i4 %out_pkts_strb, i2 %out_pkts_user, i1 %out_pkts_last, i5 %out_pkts_id, i6 %out_pkts_dest, i32 %in_pkts_data_3_3_load, i4 %in_pkts_keep_3_load, i4 %in_pkts_keep_3_1_load, i4 %in_pkts_strb_3_load, i4 %in_pkts_strb_3_1_load, i2 %in_pkts_user_3_load, i2 %in_pkts_user_3_1_load, i1 %in_pkts_last_3_load, i1 %in_pkts_last_3_1, i5 %in_pkts_id_3_load, i5 %in_pkts_id_3_1_load, i6 %in_pkts_dest_3_load, i6 %in_pkts_dest_3_1_load, i16 %NEURONS_MEMBRANE, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln42"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="148" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6" op_15_bw="32" op_16_bw="4" op_17_bw="4" op_18_bw="4" op_19_bw="4" op_20_bw="2" op_21_bw="2" op_22_bw="1" op_23_bw="1" op_24_bw="5" op_25_bw="5" op_26_bw="6" op_27_bw="6" op_28_bw="16" op_29_bw="1" op_30_bw="0" op_31_bw="0">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:24 %call_ln42 = call void @output_stream_dispatch, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i32 %out_pkts_data, i4 %out_pkts_keep, i4 %out_pkts_strb, i2 %out_pkts_user, i1 %out_pkts_last, i5 %out_pkts_id, i6 %out_pkts_dest, i32 %in_pkts_data_3_3_load, i4 %in_pkts_keep_3_load, i4 %in_pkts_keep_3_1_load, i4 %in_pkts_strb_3_load, i4 %in_pkts_strb_3_1_load, i2 %in_pkts_user_3_load, i2 %in_pkts_user_3_1_load, i1 %in_pkts_last_3_load, i1 %in_pkts_last_3_1, i5 %in_pkts_id_3_load, i5 %in_pkts_id_3_1_load, i6 %in_pkts_dest_3_load, i6 %in_pkts_dest_3_1_load, i16 %NEURONS_MEMBRANE, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln42"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit:25 %br_ln44 = br i1 %in_pkts_last_3_1, void %if.end, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln30 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0">
<![CDATA[
while.end:0 %ret_ln49 = ret

]]></Node>
<StgValue><ssdm name="ret_ln49"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
