# system info first_nios2_system on 2016.03.04.17:30:05
system_info:
name,value
DEVICE,EP3C16F484C6
DEVICE_FAMILY,Cyclone III
GENERATION_ID,1457112540
#
#
# Files generated for first_nios2_system on 2016.03.04.17:30:05
files:
filepath,kind,attributes,module,is_top
first_nios2_system/simulation/first_nios2_system.vhd,VHDL,,first_nios2_system,true
first_nios2_system/simulation/submodules/first_nios2_system_cpu.ocp,OTHER,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu.sdc,SDC,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu.vhd,VHDL_ENCRYPT,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu.vho,VHDL,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_ic_tag_ram.dat,DAT,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_ic_tag_ram.hex,HEX,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_ic_tag_ram.mif,MIF,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd,VHDL,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd,VHDL,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd,VHDL,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd,VHDL,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_nios2_waves.do,OTHER,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_ociram_default_contents.dat,DAT,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_ociram_default_contents.hex,HEX,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_ociram_default_contents.mif,MIF,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd,VHDL,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_rf_ram_a.dat,DAT,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_rf_ram_a.hex,HEX,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_rf_ram_a.mif,MIF,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_rf_ram_b.dat,DAT,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_rf_ram_b.hex,HEX,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_rf_ram_b.mif,MIF,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_test_bench.vhd,VHDL,,first_nios2_system_cpu,false
first_nios2_system/simulation/submodules/first_nios2_system_jtag_uart.vhd,VHDL,,first_nios2_system_jtag_uart,false
first_nios2_system/simulation/submodules/first_nios2_system_sys_clk_timer.vhd,VHDL,,first_nios2_system_sys_clk_timer,false
first_nios2_system/simulation/submodules/first_nios2_system_sysid.vho,VHDL,,first_nios2_system_sysid,false
first_nios2_system/simulation/submodules/first_nios2_system_led_pio.vhd,VHDL,,first_nios2_system_led_pio,false
first_nios2_system/simulation/submodules/first_nios2_system_sdram.vhd,VHDL,,first_nios2_system_sdram,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_custom_instruction_master_translator.vho,VHDL,,first_nios2_system_cpu_custom_instruction_master_translator,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_custom_instruction_master_multi_xconnect.vho,VHDL,,first_nios2_system_cpu_custom_instruction_master_multi_xconnect,false
first_nios2_system/simulation/submodules/first_nios2_system_cpu_custom_instruction_master_multi_slave_translator0.vho,VHDL,,first_nios2_system_cpu_custom_instruction_master_multi_slave_translator0,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0.vhd,VHDL,,first_nios2_system_mm_interconnect_0,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_cpu_jtag_debug_module_translator.vhd,VHDL,,first_nios2_system_mm_interconnect_0,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_sdram_s1_translator.vhd,VHDL,,first_nios2_system_mm_interconnect_0,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_jtag_uart_avalon_jtag_slave_translator.vhd,VHDL,,first_nios2_system_mm_interconnect_0,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_sys_clk_timer_s1_translator.vhd,VHDL,,first_nios2_system_mm_interconnect_0,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_sysid_control_slave_translator.vhd,VHDL,,first_nios2_system_mm_interconnect_0,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_led_pio_s1_translator.vhd,VHDL,,first_nios2_system_mm_interconnect_0,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd,VHDL,,first_nios2_system_mm_interconnect_0,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_sdram_s1_translator_avalon_universal_slave_0_agent.vhd,VHDL,,first_nios2_system_mm_interconnect_0,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_width_adapter.vhd,VHDL,,first_nios2_system_mm_interconnect_0,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_width_adapter_001.vhd,VHDL,,first_nios2_system_mm_interconnect_0,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_cpu_instruction_master_translator.vhd,VHDL,,first_nios2_system_mm_interconnect_0,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_cpu_data_master_translator.vhd,VHDL,,first_nios2_system_mm_interconnect_0,false
first_nios2_system/simulation/submodules/first_nios2_system_irq_mapper.vho,VHDL,,first_nios2_system_irq_mapper,false
first_nios2_system/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
first_nios2_system/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
first_nios2_system/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
first_nios2_system/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
first_nios2_system/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
first_nios2_system/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
first_nios2_system/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
first_nios2_system/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
first_nios2_system/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
first_nios2_system/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
first_nios2_system/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
first_nios2_system/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
first_nios2_system/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
first_nios2_system/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,first_nios2_system_mm_interconnect_0_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,first_nios2_system_mm_interconnect_0_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho,VHDL,,first_nios2_system_mm_interconnect_0_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_addr_router.vho,VHDL,,first_nios2_system_mm_interconnect_0_addr_router,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_addr_router_001.vho,VHDL,,first_nios2_system_mm_interconnect_0_addr_router_001,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_id_router.vho,VHDL,,first_nios2_system_mm_interconnect_0_id_router,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_id_router_001.vho,VHDL,,first_nios2_system_mm_interconnect_0_id_router_001,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_id_router_002.vho,VHDL,,first_nios2_system_mm_interconnect_0_id_router_002,false
first_nios2_system/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
first_nios2_system/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
first_nios2_system/simulation/submodules/aldec/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
first_nios2_system/simulation/submodules/aldec/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
first_nios2_system/simulation/submodules/mentor/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
first_nios2_system/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
first_nios2_system/simulation/submodules/aldec/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
first_nios2_system/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_cmd_xbar_demux.vho,VHDL,,first_nios2_system_mm_interconnect_0_cmd_xbar_demux,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_cmd_xbar_demux_001.vho,VHDL,,first_nios2_system_mm_interconnect_0_cmd_xbar_demux_001,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_cmd_xbar_mux.vho,VHDL,,first_nios2_system_mm_interconnect_0_cmd_xbar_mux,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_cmd_xbar_mux_002.vho,VHDL,,first_nios2_system_mm_interconnect_0_cmd_xbar_mux_002,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_rsp_xbar_demux.vho,VHDL,,first_nios2_system_mm_interconnect_0_rsp_xbar_demux,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_rsp_xbar_demux_002.vho,VHDL,,first_nios2_system_mm_interconnect_0_rsp_xbar_demux_002,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_rsp_xbar_mux.vho,VHDL,,first_nios2_system_mm_interconnect_0_rsp_xbar_mux,false
first_nios2_system/simulation/submodules/first_nios2_system_mm_interconnect_0_rsp_xbar_mux_001.vho,VHDL,,first_nios2_system_mm_interconnect_0_rsp_xbar_mux_001,false
first_nios2_system/simulation/submodules/mentor/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
first_nios2_system/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
first_nios2_system/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
first_nios2_system/simulation/submodules/aldec/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
first_nios2_system/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
first_nios2_system/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
first_nios2_system.cpu,first_nios2_system_cpu
first_nios2_system.jtag_uart,first_nios2_system_jtag_uart
first_nios2_system.sys_clk_timer,first_nios2_system_sys_clk_timer
first_nios2_system.sysid,first_nios2_system_sysid
first_nios2_system.led_pio,first_nios2_system_led_pio
first_nios2_system.sdram,first_nios2_system_sdram
first_nios2_system.fp_mult_0,fp_mult
first_nios2_system.cpu_custom_instruction_master_translator,first_nios2_system_cpu_custom_instruction_master_translator
first_nios2_system.cpu_custom_instruction_master_multi_xconnect,first_nios2_system_cpu_custom_instruction_master_multi_xconnect
first_nios2_system.cpu_custom_instruction_master_multi_slave_translator0,first_nios2_system_cpu_custom_instruction_master_multi_slave_translator0
first_nios2_system.mm_interconnect_0,first_nios2_system_mm_interconnect_0
first_nios2_system.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
first_nios2_system.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
first_nios2_system.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
first_nios2_system.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
first_nios2_system.mm_interconnect_0.cpu_jtag_debug_module_translator,altera_merlin_slave_translator
first_nios2_system.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
first_nios2_system.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
first_nios2_system.mm_interconnect_0.sys_clk_timer_s1_translator,altera_merlin_slave_translator
first_nios2_system.mm_interconnect_0.sysid_control_slave_translator,altera_merlin_slave_translator
first_nios2_system.mm_interconnect_0.led_pio_s1_translator,altera_merlin_slave_translator
first_nios2_system.mm_interconnect_0.cpu_jtag_debug_module_translator,altera_merlin_slave_translator
first_nios2_system.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
first_nios2_system.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
first_nios2_system.mm_interconnect_0.sys_clk_timer_s1_translator,altera_merlin_slave_translator
first_nios2_system.mm_interconnect_0.sysid_control_slave_translator,altera_merlin_slave_translator
first_nios2_system.mm_interconnect_0.led_pio_s1_translator,altera_merlin_slave_translator
first_nios2_system.mm_interconnect_0.cpu_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
first_nios2_system.mm_interconnect_0.cpu_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
first_nios2_system.mm_interconnect_0.cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
first_nios2_system.mm_interconnect_0.sdram_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
first_nios2_system.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
first_nios2_system.mm_interconnect_0.sys_clk_timer_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
first_nios2_system.mm_interconnect_0.sysid_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
first_nios2_system.mm_interconnect_0.led_pio_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
first_nios2_system.mm_interconnect_0.cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
first_nios2_system.mm_interconnect_0.sdram_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
first_nios2_system.mm_interconnect_0.cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,first_nios2_system_mm_interconnect_0_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
first_nios2_system.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,first_nios2_system_mm_interconnect_0_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
first_nios2_system.mm_interconnect_0.sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,first_nios2_system_mm_interconnect_0_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
first_nios2_system.mm_interconnect_0.sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,first_nios2_system_mm_interconnect_0_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
first_nios2_system.mm_interconnect_0.led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,first_nios2_system_mm_interconnect_0_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
first_nios2_system.mm_interconnect_0.sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,first_nios2_system_mm_interconnect_0_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
first_nios2_system.mm_interconnect_0.sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,first_nios2_system_mm_interconnect_0_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
first_nios2_system.mm_interconnect_0.addr_router,first_nios2_system_mm_interconnect_0_addr_router
first_nios2_system.mm_interconnect_0.addr_router_001,first_nios2_system_mm_interconnect_0_addr_router_001
first_nios2_system.mm_interconnect_0.id_router,first_nios2_system_mm_interconnect_0_id_router
first_nios2_system.mm_interconnect_0.id_router_001,first_nios2_system_mm_interconnect_0_id_router_001
first_nios2_system.mm_interconnect_0.id_router_002,first_nios2_system_mm_interconnect_0_id_router_002
first_nios2_system.mm_interconnect_0.id_router_003,first_nios2_system_mm_interconnect_0_id_router_002
first_nios2_system.mm_interconnect_0.id_router_004,first_nios2_system_mm_interconnect_0_id_router_002
first_nios2_system.mm_interconnect_0.id_router_005,first_nios2_system_mm_interconnect_0_id_router_002
first_nios2_system.mm_interconnect_0.limiter,altera_merlin_traffic_limiter
first_nios2_system.mm_interconnect_0.burst_adapter,altera_merlin_burst_adapter
first_nios2_system.mm_interconnect_0.cmd_xbar_demux,first_nios2_system_mm_interconnect_0_cmd_xbar_demux
first_nios2_system.mm_interconnect_0.cmd_xbar_demux_001,first_nios2_system_mm_interconnect_0_cmd_xbar_demux_001
first_nios2_system.mm_interconnect_0.cmd_xbar_mux,first_nios2_system_mm_interconnect_0_cmd_xbar_mux
first_nios2_system.mm_interconnect_0.cmd_xbar_mux_001,first_nios2_system_mm_interconnect_0_cmd_xbar_mux
first_nios2_system.mm_interconnect_0.cmd_xbar_mux_002,first_nios2_system_mm_interconnect_0_cmd_xbar_mux_002
first_nios2_system.mm_interconnect_0.cmd_xbar_mux_003,first_nios2_system_mm_interconnect_0_cmd_xbar_mux_002
first_nios2_system.mm_interconnect_0.cmd_xbar_mux_004,first_nios2_system_mm_interconnect_0_cmd_xbar_mux_002
first_nios2_system.mm_interconnect_0.cmd_xbar_mux_005,first_nios2_system_mm_interconnect_0_cmd_xbar_mux_002
first_nios2_system.mm_interconnect_0.rsp_xbar_demux,first_nios2_system_mm_interconnect_0_rsp_xbar_demux
first_nios2_system.mm_interconnect_0.rsp_xbar_demux_001,first_nios2_system_mm_interconnect_0_rsp_xbar_demux
first_nios2_system.mm_interconnect_0.rsp_xbar_demux_002,first_nios2_system_mm_interconnect_0_rsp_xbar_demux_002
first_nios2_system.mm_interconnect_0.rsp_xbar_demux_003,first_nios2_system_mm_interconnect_0_rsp_xbar_demux_002
first_nios2_system.mm_interconnect_0.rsp_xbar_demux_004,first_nios2_system_mm_interconnect_0_rsp_xbar_demux_002
first_nios2_system.mm_interconnect_0.rsp_xbar_demux_005,first_nios2_system_mm_interconnect_0_rsp_xbar_demux_002
first_nios2_system.mm_interconnect_0.rsp_xbar_mux,first_nios2_system_mm_interconnect_0_rsp_xbar_mux
first_nios2_system.mm_interconnect_0.rsp_xbar_mux_001,first_nios2_system_mm_interconnect_0_rsp_xbar_mux_001
first_nios2_system.mm_interconnect_0.width_adapter,altera_merlin_width_adapter
first_nios2_system.mm_interconnect_0.width_adapter_001,altera_merlin_width_adapter
first_nios2_system.mm_interconnect_0.width_adapter,altera_merlin_width_adapter
first_nios2_system.mm_interconnect_0.width_adapter_001,altera_merlin_width_adapter
first_nios2_system.irq_mapper,first_nios2_system_irq_mapper
first_nios2_system.rst_controller,altera_reset_controller
