// Seed: 4236133635
module module_0;
  assign id_1 = 1'h0;
  always @(1)
    if ((1)) $display(1);
    else id_1 <= #1 id_1 | id_1 - 1;
endmodule
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  reg id_3 = id_1;
  always @(posedge 1)
    if (1) id_3 <= id_1;
    else $display(1, 1, 1, id_2, id_1, id_2, id_1, id_3, id_3);
  reg id_4;
  always @(1'd0) begin : LABEL_0
    id_3 <= id_4;
    if (module_1) begin : LABEL_0
      id_1 <= id_4;
    end
    id_4 = 1'b0;
  end
  reg id_5 = id_2;
  assign id_3 = id_3;
  wire id_6;
  module_0 modCall_1 ();
  always @(*) force id_4 = id_5;
  always @* begin : LABEL_0
    id_5 = id_5 == id_1;
  end
endmodule
