<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 64 inputs.</message_text>
		<phase>sched</phase>
		<order>25</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper ROM_9X32</message_text>
		<source_path>../GaussFilter.cpp</source_path>
		<source_line>59</source_line>
		<phase>sched</phase>
		<order>26</order>
	</message>
	<resource>
		<res_id>25</res_id>
		<opcode>25</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>GaussFilter_N_Mux_24_2_0_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>281.9448</unit_area>
		<comb_area>281.9448</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>26</res_id>
		<opcode>26</opcode>
		<latency>0</latency>
		<delay>0.1622</delay>
		<module_name>GaussFilter_Mul_2Ux2U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>23.1021</unit_area>
		<comb_area>23.1021</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>27</res_id>
		<opcode>27</opcode>
		<latency>0</latency>
		<delay>0.1974</delay>
		<module_name>GaussFilter_Add_4Ux2U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>27.1377</unit_area>
		<comb_area>27.1377</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>44</res_id>
		<opcode>44</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>GaussFilter_ROM_9X32_mask</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>28</res_id>
		<opcode>28</opcode>
		<latency>0</latency>
		<delay>0.9445</delay>
		<module_name>GaussFilter_Mul_32Sx8U_32S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>1978.0938</unit_area>
		<comb_area>1978.0938</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>29</res_id>
		<opcode>29</opcode>
		<latency>0</latency>
		<delay>0.3978</delay>
		<module_name>GaussFilter_Add_32Ux32U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>519.6690</unit_area>
		<comb_area>519.6690</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>30</res_id>
		<opcode>30</opcode>
		<latency>0</latency>
		<delay>0.0963</delay>
		<module_name>GaussFilter_Add_2Ux1U_2U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>31</res_id>
		<opcode>31</opcode>
		<latency>0</latency>
		<delay>0.1075</delay>
		<module_name>GaussFilter_LessThan_2Ux2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>5.8140</unit_area>
		<comb_area>5.8140</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>32</res_id>
		<opcode>32</opcode>
		<latency>0</latency>
		<delay>0.0681</delay>
		<module_name>GaussFilter_OrReduction_4U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>33</res_id>
		<opcode>33</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>GaussFilter_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>34</res_id>
		<opcode>34</opcode>
		<latency>0</latency>
		<delay>0.3212</delay>
		<module_name>GaussFilter_Add_28Sx1U_29S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>201.2841</unit_area>
		<comb_area>201.2841</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>36</res_id>
		<opcode>36</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>GaussFilter_N_Mux_29_2_1_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>208.2780</unit_area>
		<comb_area>208.2780</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>37</res_id>
		<opcode>37</opcode>
		<latency>0</latency>
		<delay>0.3567</delay>
		<module_name>GaussFilter_LessThan_29Sx9S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>156.6360</unit_area>
		<comb_area>156.6360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>38</res_id>
		<opcode>38</opcode>
		<latency>0</latency>
		<delay>0.0451</delay>
		<module_name>GaussFilter_N_Mux_8_2_2_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>58.0032</unit_area>
		<comb_area>58.0032</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<op>
			<id>5405</id>
			<opcode>25</opcode>
			<source_loc>14656</source_loc>
			<port>
				<name>in3</name>
				<datatype W="24">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="24">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="24">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5406</id>
			<opcode>26</opcode>
			<source_loc>13928,13935,13942</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5407</id>
			<opcode>27</opcode>
			<source_loc>13928,13935,13942</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5443</id>
			<opcode>44</opcode>
			<source_loc>13928,13935,13942</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5409</id>
			<opcode>28</opcode>
			<source_loc>2224</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5410</id>
			<opcode>29</opcode>
			<source_loc>2225</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5411</id>
			<opcode>28</opcode>
			<source_loc>2233</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5412</id>
			<opcode>29</opcode>
			<source_loc>2234</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5413</id>
			<opcode>28</opcode>
			<source_loc>2242</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5414</id>
			<opcode>29</opcode>
			<source_loc>2243</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5415</id>
			<opcode>30</opcode>
			<source_loc>2245</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5416</id>
			<opcode>31</opcode>
			<source_loc>2198</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5417</id>
			<opcode>30</opcode>
			<source_loc>2248</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5418</id>
			<opcode>31</opcode>
			<source_loc>2193</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5419</id>
			<opcode>32</opcode>
			<source_loc>2256</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5420</id>
			<opcode>33</opcode>
			<source_loc>2256</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5421</id>
			<opcode>34</opcode>
			<source_loc>2256</source_loc>
			<port>
				<name>in2</name>
				<datatype W="28">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>5422</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2259,2258</sub_loc>
		</source_loc>
		<op>
			<id>5423</id>
			<opcode>36</opcode>
			<source_loc>2259,2258</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5424</id>
			<opcode>32</opcode>
			<source_loc>2267</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5425</id>
			<opcode>33</opcode>
			<source_loc>2267</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5426</id>
			<opcode>34</opcode>
			<source_loc>2267</source_loc>
			<port>
				<name>in2</name>
				<datatype W="28">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>5427</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2270,2269</sub_loc>
		</source_loc>
		<op>
			<id>5428</id>
			<opcode>36</opcode>
			<source_loc>2270,2269</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5429</id>
			<opcode>32</opcode>
			<source_loc>2278</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5430</id>
			<opcode>33</opcode>
			<source_loc>2278</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5431</id>
			<opcode>34</opcode>
			<source_loc>2278</source_loc>
			<port>
				<name>in2</name>
				<datatype W="28">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>5432</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2281,2280</sub_loc>
		</source_loc>
		<op>
			<id>5433</id>
			<opcode>36</opcode>
			<source_loc>2281,2280</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5434</id>
			<opcode>37</opcode>
			<source_loc>2261</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5435</id>
			<opcode>37</opcode>
			<source_loc>2272</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5436</id>
			<opcode>37</opcode>
			<source_loc>2283</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5437</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2261,2260</sub_loc>
		</source_loc>
		<op>
			<id>5438</id>
			<opcode>38</opcode>
			<source_loc>2261,2260</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5439</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2272,2271</sub_loc>
		</source_loc>
		<op>
			<id>5440</id>
			<opcode>38</opcode>
			<source_loc>2272,2271</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5441</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2283,2282</sub_loc>
		</source_loc>
		<op>
			<id>5442</id>
			<opcode>38</opcode>
			<source_loc>2283,2282</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>39</res_id>
		<opcode>39</opcode>
		<latency>0</latency>
		<delay>0.1199</delay>
		<module_name>GaussFilter_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
		<op>
			<id>5457</id>
			<opcode>39</opcode>
			<source_loc>10240,10239,10238,10237,14657,10246,10248,10269,10270,10271,10273,10272,5688,10267,10280,10285,10281,10300,10308,10303,10302,10301,10299,10312,10313,10315,10314</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in4</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>40</res_id>
		<opcode>40</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>GaussFilter_N_Muxb_1_2_3_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>5458</id>
			<opcode>40</opcode>
			<source_loc>14659</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>41</res_id>
		<opcode>41</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>GaussFilter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg</thread>
		<op>
			<id>5459</id>
			<opcode>41</opcode>
			<source_loc>9679</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5460</id>
			<opcode>33</opcode>
			<source_loc>9677</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5461</id>
			<opcode>33</opcode>
			<source_loc>9680</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>5464</id>
			<opcode>33</opcode>
			<source_loc>9353</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>5465</id>
			<opcode>40</opcode>
			<source_loc>14660</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>42</res_id>
		<opcode>42</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>GaussFilter_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
		<op>
			<id>5466</id>
			<opcode>42</opcode>
			<source_loc>8202</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling</thread>
		<op>
			<id>5467</id>
			<opcode>33</opcode>
			<source_loc>7706</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>43</res_id>
		<opcode>43</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>GaussFilter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active</thread>
		<op>
			<id>5468</id>
			<opcode>43</opcode>
			<source_loc>7555</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
		<op>
			<id>5469</id>
			<opcode>41</opcode>
			<source_loc>6907</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>30</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>2</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>3</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>4</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rst&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>../GaussFilter.h</source_path>
		<source_line>16</source_line>
		<phase>sched</phase>
		<order>5</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_rgb.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>6</order>
	</message>
	<sched_order>
		<thread>gen_prev_trig_reg</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_active</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>do_filter</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy</thread>
		<value>12</value>
	</sched_order>
	<source_loc>
		<id>5470</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7542</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg</thread>
		<io_op>
			<id>5471</id>
			<source_loc>7539</source_loc>
			<order>1</order>
			<sig_name>o_rgb_m_req_m_prev_trig_req</sig_name>
			<label>o_rgb.m_req.m_prev_trig_req:o_rgb_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5472</id>
			<source_loc>7543</source_loc>
			<order>2</order>
			<sig_name>o_rgb_m_req_m_trig_req</sig_name>
			<label>o_rgb.m_req.m_trig_req:o_rgb_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5473</id>
			<source_loc>5470</source_loc>
			<order>3</order>
			<sig_name>o_rgb_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_rgb_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>5473</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>5472</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>5471</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg</thread>
		<reg_op>
			<id>5477</id>
			<source_loc>5471</source_loc>
			<name>o_rgb_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5478</id>
			<source_loc>5473</source_loc>
			<name>o_rgb_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5656</source_loc>
		<loop>
			<id>59</id>
			<thread>gen_prev_trig_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>14183</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>59</id>
			<thread>gen_prev_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5701</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5479</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7547,7547</sub_loc>
	</source_loc>
	<source_loc>
		<id>5480</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12708</opcode>
		<sub_loc>7547,7547</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active</thread>
		<io_op>
			<id>5483</id>
			<source_loc>7553</source_loc>
			<order>1</order>
			<sig_name>o_rgb_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5484</id>
			<source_loc>7554</source_loc>
			<order>2</order>
			<sig_name>o_rgb_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_rgb_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5485</id>
			<source_loc>5468</source_loc>
			<order>3</order>
			<instance_name>GaussFilter_Xor_1Ux1U_1U_1_1</instance_name>
			<opcode>43</opcode>
			<label>^</label>
			<op>
				<id>5</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5486</id>
			<source_loc>5480</source_loc>
			<order>4</order>
			<sig_name>o_rgb_m_req_active_s</sig_name>
			<label>o_rgb.m_req_active:o_rgb_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5484</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5486</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5483</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5486</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5484</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5483</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>GaussFilter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>GaussFilter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5656</source_loc>
		<loop>
			<id>56</id>
			<thread>gen_active</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>14182</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>56</id>
			<thread>gen_active</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5700</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5489</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8199,8199</sub_loc>
	</source_loc>
	<source_loc>
		<id>5490</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12629</opcode>
		<sub_loc>8199,8199</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>22</res_id>
		<opcode>22</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>GaussFilter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld</thread>
		<io_op>
			<id>5493</id>
			<source_loc>8200</source_loc>
			<order>1</order>
			<sig_name>o_rgb_m_unacked_req</sig_name>
			<label>o_rgb.m_unacked_req:o_rgb_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>9</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5494</id>
			<source_loc>8201</source_loc>
			<order>2</order>
			<sig_name>o_rgb_m_req_active_s</sig_name>
			<label>m_req_active:o_rgb_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>10</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5495</id>
			<source_loc>5466</source_loc>
			<order>3</order>
			<instance_name>GaussFilter_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>42</opcode>
			<label>|</label>
			<op>
				<id>11</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5496</id>
			<source_loc>5490</source_loc>
			<order>4</order>
			<sig_name>o_rgb_vld</sig_name>
			<label>o_rgb.vld:o_rgb_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>o_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_rgb_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5494</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_rgb_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5494</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_vld</port_name>
				<state>3</state>
				<source_loc>5496</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5493</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_vld</port_name>
				<state>3</state>
				<source_loc>5496</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5493</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_rgb_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_rgb_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>GaussFilter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>GaussFilter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5656</source_loc>
		<loop>
			<id>47</id>
			<thread>gen_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>14178</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>47</id>
			<thread>gen_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5695</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5502</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>6905,6905</sub_loc>
	</source_loc>
	<source_loc>
		<id>5503</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12687</opcode>
		<sub_loc>6905,6905</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg</thread>
		<io_op>
			<id>5505</id>
			<source_loc>6906</source_loc>
			<order>1</order>
			<sig_name>o_rgb_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>15</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5506</id>
			<source_loc>5469</source_loc>
			<order>2</order>
			<instance_name>GaussFilter_Not_1U_1U_1_3</instance_name>
			<opcode>41</opcode>
			<label>!</label>
			<op>
				<id>16</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5507</id>
			<source_loc>5503</source_loc>
			<order>3</order>
			<sig_name>o_rgb_m_req_m_next_trig_req</sig_name>
			<label>o_rgb.m_req.m_next_trig_req:o_rgb_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>17</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>5505</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>5507</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>5505</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>GaussFilter_Not_1U_1U_1_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5656</source_loc>
		<loop>
			<id>64</id>
			<thread>gen_next_trig_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>14185</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>64</id>
			<thread>gen_next_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5703</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5510</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10193,10193</sub_loc>
	</source_loc>
	<source_loc>
		<id>5511</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12690</opcode>
		<sub_loc>10193,10193</sub_loc>
	</source_loc>
	<source_loc>
		<id>5513</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14400</sub_loc>
	</source_loc>
	<source_loc>
		<id>5512</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14400</sub_loc>
	</source_loc>
	<source_loc>
		<id>5515</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10193</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>17</res_id>
		<opcode>17</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>GaussFilter_N_Muxb_1_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>5525</id>
			<opcode>17</opcode>
			<source_loc>14659</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req</thread>
		<io_op>
			<id>5518</id>
			<source_loc>10165</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>i_rgb.m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>19</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5519</id>
			<source_loc>14400</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>20</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5520</id>
			<source_loc>5515</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_i_rgb_m_unvalidated_req_next</sig_name>
			<label>i_rgb.m_unvalidated_req:gen_unvalidated_req_i_rgb_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>21</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_i_rgb_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5521</id>
			<source_loc>10179</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>i_rgb.m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>22</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5522</id>
			<source_loc>10190</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>i_rgb.vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5523</id>
			<source_loc>5458</source_loc>
			<order>6</order>
			<instance_name>GaussFilter_N_Muxb_1_2_3_4_4</instance_name>
			<opcode>17</opcode>
			<label>MUX(2)</label>
			<op>
				<id>24</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5524</id>
			<source_loc>5511</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>5522</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>5521</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10193</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>5524</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>5514</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>5518</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
		<reg_op>
			<id>5532</id>
			<source_loc>5518</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>19</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5533</id>
			<source_loc>5524</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>25</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5656</source_loc>
		<loop>
			<id>31</id>
			<thread>gen_unvalidated_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>14172</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>31</id>
			<thread>gen_unvalidated_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5689</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5543</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9705</sub_loc>
	</source_loc>
	<source_loc>
		<id>5536</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14456</sub_loc>
	</source_loc>
	<source_loc>
		<id>5535</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14456</sub_loc>
	</source_loc>
	<source_loc>
		<id>5538</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9705</sub_loc>
	</source_loc>
	<source_loc>
		<id>5542</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9705</sub_loc>
	</source_loc>
	<source_loc>
		<id>5544</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14064,9680</sub_loc>
	</source_loc>
	<source_loc>
		<id>5545</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>11</opcode>
		<sub_loc>14064,9680</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg</thread>
		<value>13</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg</thread>
		<value>8</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg</thread>
		<value>68</value>
	</intrinsic_muxing>
	<resource>
		<res_id>18</res_id>
		<opcode>18</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>GaussFilter_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>10</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>GaussFilter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg</thread>
		<op>
			<id>5563</id>
			<opcode>10</opcode>
			<source_loc>9677</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5565</id>
			<opcode>10</opcode>
			<source_loc>9680</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg</thread>
		<io_op>
			<id>5547</id>
			<source_loc>14456</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_stall_reg</sig_name>
			<label>i_rgb.m_stall_reg:i_rgb_m_stall_reg:write</label>
			<datatype W="24">sc_uint</datatype>
			<output_write/>
			<op>
				<id>30</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5548</id>
			<source_loc>5538</source_loc>
			<order>2</order>
			<sig_name>gen_do_stall_reg_i_rgb_m_stall_reg_next</sig_name>
			<label>i_rgb.m_stall_reg:gen_do_stall_reg_i_rgb_m_stall_reg_next:write</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>31</id>
				<op_kind>output</op_kind>
				<object>gen_do_stall_reg_i_rgb_m_stall_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5549</id>
			<source_loc>9675</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>i_rgb.m_data_is_valid:i_rgb_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>32</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5550</id>
			<source_loc>9676</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>i_rgb.m_stalling:i_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>33</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5551</id>
			<source_loc>9678</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>i_rgb.m_stall_reg_full:i_rgb_m_stall_reg_full:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>34</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5552</id>
			<source_loc>5459</source_loc>
			<order>6</order>
			<instance_name>GaussFilter_Not_1U_1U_4_5</instance_name>
			<opcode>41</opcode>
			<label>!</label>
			<op>
				<id>35</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5553</id>
			<source_loc>5460</source_loc>
			<order>7</order>
			<instance_name>GaussFilter_And_1Ux1U_1U_4_6</instance_name>
			<opcode>10</opcode>
			<label>&amp;</label>
			<op>
				<id>36</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5554</id>
			<source_loc>5461</source_loc>
			<order>8</order>
			<instance_name>GaussFilter_And_1Ux1U_1U_4_7</instance_name>
			<opcode>10</opcode>
			<label>&amp;</label>
			<op>
				<id>37</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2568000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5556</id>
			<source_loc>9701</source_loc>
			<order>9</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>39</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5557</id>
			<source_loc>5542</source_loc>
			<order>10</order>
			<sig_name>gen_do_stall_reg_i_rgb_m_stall_reg_next</sig_name>
			<label>m_stall_reg:gen_do_stall_reg_i_rgb_m_stall_reg_next:wire</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>40</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_i_rgb_m_stall_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5546</id>
			<source_loc>5545</source_loc>
			<order>11</order>
			<sig_name>gen_do_stall_reg_i_rgb_m_stall_reg_next</sig_name>
			<label>m_stall_reg:gen_do_stall_reg_i_rgb_m_stall_reg_next:wire</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>29</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_i_rgb_m_stall_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5574</id>
			<source_loc>5545</source_loc>
			<order>12</order>
			<sig_name>gen_do_stall_reg_i_rgb_m_stall_reg_next</sig_name>
			<label>m_stall_reg:gen_do_stall_reg_i_rgb_m_stall_reg_next:wire</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>44</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_i_rgb_m_stall_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>5546</original_op>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5558</id>
			<source_loc>5543</source_loc>
			<order>13</order>
			<sig_name>i_rgb_m_stall_reg</sig_name>
			<label>m_stall_reg:i_rgb_m_stall_reg:write</label>
			<datatype W="24">sc_uint</datatype>
			<output_write/>
			<op>
				<id>41</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3223000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5555</id>
			<source_loc>14453</source_loc>
			<order>14</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>38</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2568000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg</thread>
		<timing_path>
			<name>gen_do_stall_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
				<state>7</state>
				<source_loc>5550</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>5549</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>7</state>
				<source_loc>5551</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg</port_name>
				<state>4</state>
				<source_loc>9705</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg</port_name>
				<state>11</state>
				<source_loc>5558</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg</port_name>
				<state>3</state>
				<source_loc>5537</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg</thread>
		<timing_path>
			<name>gen_do_stall_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg</thread>
		<reg_op>
			<id>5582</id>
			<source_loc>5558</source_loc>
			<name>i_rgb_m_stall_reg</name>
			<datatype W="24">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_stall_reg</instance_name>
			<op>
				<id>41</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5656</source_loc>
		<loop>
			<id>36</id>
			<thread>gen_do_stall_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1828</source_line>
			<source_loc>14174</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>36</id>
			<thread>gen_do_stall_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5691</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5196</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14055,11013</sub_loc>
	</source_loc>
	<source_loc>
		<id>5197</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14059,11024</sub_loc>
	</source_loc>
	<source_loc>
		<id>5198</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14060,11058</sub_loc>
	</source_loc>
	<source_loc>
		<id>5610</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2223</sub_loc>
	</source_loc>
	<source_loc>
		<id>5637</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2295</sub_loc>
	</source_loc>
	<source_loc>
		<id>5640</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5637</sub_loc>
	</source_loc>
	<source_loc>
		<id>5638</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5637</sub_loc>
	</source_loc>
	<source_loc>
		<id>934</id>
		<loc_kind>DECL</loc_kind>
		<label>red</label>
		<file_id>2</file_id>
		<line>30</line>
		<col>6</col>
	</source_loc>
	<source_loc>
		<id>5200</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>934,2183</sub_loc>
	</source_loc>
	<source_loc>
		<id>935</id>
		<loc_kind>DECL</loc_kind>
		<label>green</label>
		<file_id>2</file_id>
		<line>30</line>
		<col>11</col>
	</source_loc>
	<source_loc>
		<id>5201</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>935,2185</sub_loc>
	</source_loc>
	<source_loc>
		<id>936</id>
		<loc_kind>DECL</loc_kind>
		<label>blue</label>
		<file_id>2</file_id>
		<line>30</line>
		<col>18</col>
	</source_loc>
	<source_loc>
		<id>5202</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>936,2187</sub_loc>
	</source_loc>
	<source_loc>
		<id>5614</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>934,2249</sub_loc>
	</source_loc>
	<source_loc>
		<id>5616</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5614</sub_loc>
	</source_loc>
	<source_loc>
		<id>5615</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5614</sub_loc>
	</source_loc>
	<source_loc>
		<id>5618</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>935,2249</sub_loc>
	</source_loc>
	<source_loc>
		<id>5620</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5618</sub_loc>
	</source_loc>
	<source_loc>
		<id>5619</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5618</sub_loc>
	</source_loc>
	<source_loc>
		<id>5622</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>936,2249</sub_loc>
	</source_loc>
	<source_loc>
		<id>5624</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5622</sub_loc>
	</source_loc>
	<source_loc>
		<id>5623</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5622</sub_loc>
	</source_loc>
	<source_loc>
		<id>5626</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2168,2247</sub_loc>
	</source_loc>
	<source_loc>
		<id>5628</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5626</sub_loc>
	</source_loc>
	<source_loc>
		<id>5627</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5626</sub_loc>
	</source_loc>
	<source_loc>
		<id>5630</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2249</sub_loc>
	</source_loc>
	<source_loc>
		<id>5633</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5630</sub_loc>
	</source_loc>
	<source_loc>
		<id>5631</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5630</sub_loc>
	</source_loc>
	<source_loc>
		<id>5594</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>934,2217</sub_loc>
	</source_loc>
	<source_loc>
		<id>5596</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5594</sub_loc>
	</source_loc>
	<source_loc>
		<id>5595</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5594</sub_loc>
	</source_loc>
	<source_loc>
		<id>5598</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>935,2226</sub_loc>
	</source_loc>
	<source_loc>
		<id>5600</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5598</sub_loc>
	</source_loc>
	<source_loc>
		<id>5599</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5598</sub_loc>
	</source_loc>
	<source_loc>
		<id>5602</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>936,2235</sub_loc>
	</source_loc>
	<source_loc>
		<id>5604</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5602</sub_loc>
	</source_loc>
	<source_loc>
		<id>5603</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5602</sub_loc>
	</source_loc>
	<source_loc>
		<id>5606</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2169,2244</sub_loc>
	</source_loc>
	<source_loc>
		<id>5608</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5606</sub_loc>
	</source_loc>
	<source_loc>
		<id>5607</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5606</sub_loc>
	</source_loc>
	<source_loc>
		<id>5612</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5610</sub_loc>
	</source_loc>
	<source_loc>
		<id>5611</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5610</sub_loc>
	</source_loc>
	<source_loc>
		<id>5204</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14055,11135</sub_loc>
	</source_loc>
	<source_loc>
		<id>5588</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4145,14219</sub_loc>
	</source_loc>
	<source_loc>
		<id>5589</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>932,5588</sub_loc>
	</source_loc>
	<source_loc>
		<id>5206</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2306,14219</sub_loc>
	</source_loc>
	<source_loc>
		<id>5208</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14055,11224</sub_loc>
	</source_loc>
	<source_loc>
		<id>5192</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,11266</sub_loc>
	</source_loc>
	<source_loc>
		<id>5193</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14064,11256</sub_loc>
	</source_loc>
	<source_loc>
		<id>5191</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14072,11254</sub_loc>
	</source_loc>
	<source_loc>
		<id>5199</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>942,11513</sub_loc>
	</source_loc>
	<source_loc>
		<id>5590</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3469,11532</sub_loc>
	</source_loc>
	<source_loc>
		<id>5591</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>933,5590</sub_loc>
	</source_loc>
	<source_loc>
		<id>5220</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14060,11533</sub_loc>
	</source_loc>
	<source_loc>
		<id>5592</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4927,14327</sub_loc>
	</source_loc>
	<source_loc>
		<id>5593</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>933,5592</sub_loc>
	</source_loc>
	<source_loc>
		<id>5222</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2306,14327</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter</thread>
		<value>69</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter</thread>
		<value>35</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter</thread>
		<value>1079</value>
	</intrinsic_muxing>
	<resource>
		<res_id>7</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>GaussFilter_Add_2Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.1945</delay>
		<module_name>GaussFilter_Mul_2Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>3</res_id>
		<opcode>3</opcode>
		<latency>0</latency>
		<delay>0.3137</delay>
		<module_name>GaussFilter_Add_4Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>15.0480</unit_area>
		<comb_area>15.0480</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>GaussFilter_N_Mux_24_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>57.4560</unit_area>
		<comb_area>57.4560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>5</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>2.0558</delay>
		<module_name>GaussFilter_Mul_32Sx8U_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>1239.7500</unit_area>
		<comb_area>1239.7500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>6</res_id>
		<opcode>6</opcode>
		<latency>0</latency>
		<delay>1.5801</delay>
		<module_name>GaussFilter_Add_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>269.8380</unit_area>
		<comb_area>269.8380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>8</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>0.1216</delay>
		<module_name>GaussFilter_LessThan_2Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>5.1300</unit_area>
		<comb_area>5.1300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>9</res_id>
		<opcode>9</opcode>
		<latency>0</latency>
		<delay>0.1684</delay>
		<module_name>GaussFilter_OrReduction_4U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>11</res_id>
		<opcode>11</opcode>
		<latency>0</latency>
		<delay>1.6213</delay>
		<module_name>GaussFilter_Add_28Sx1U_29S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>113.8860</unit_area>
		<comb_area>113.8860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>13</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>GaussFilter_N_Mux_29_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>39.6720</unit_area>
		<comb_area>39.6720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>14</res_id>
		<opcode>14</opcode>
		<latency>0</latency>
		<delay>0.6575</delay>
		<module_name>GaussFilter_LessThan_29Sx9S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>110.4660</unit_area>
		<comb_area>110.4660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>15</res_id>
		<opcode>15</opcode>
		<latency>0</latency>
		<delay>0.0626</delay>
		<module_name>GaussFilter_N_Mux_8_2_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>10.9440</unit_area>
		<comb_area>10.9440</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<op>
			<id>5737</id>
			<opcode>5</opcode>
			<source_loc>2224</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5739</id>
			<opcode>5</opcode>
			<source_loc>2233</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5743</id>
			<opcode>6</opcode>
			<source_loc>2225</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5745</id>
			<opcode>6</opcode>
			<source_loc>2234</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5741</id>
			<opcode>5</opcode>
			<source_loc>2242</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5747</id>
			<opcode>6</opcode>
			<source_loc>2243</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5749</id>
			<opcode>13</opcode>
			<source_loc>2259,2258</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5751</id>
			<opcode>13</opcode>
			<source_loc>2270,2269</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5753</id>
			<opcode>13</opcode>
			<source_loc>2281,2280</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter</thread>
		<io_op>
			<id>5651</id>
			<source_loc>5196</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>50</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5652</id>
			<source_loc>5197</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>m_stalling:i_rgb_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>51</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.2183000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5653</id>
			<source_loc>5198</source_loc>
			<order>3</order>
			<sig_name>o_rgb_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_req_m_trig_req</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5654</id>
			<source_loc>5637</source_loc>
			<order>4</order>
			<sig_name>mask</sig_name>
			<label>mask:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>53</id>
				<op_kind>wire</op_kind>
				<object>mask</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5659</id>
			<source_loc>13894</source_loc>
			<order>5</order>
			<sig_name>v</sig_name>
			<label>v:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>57</id>
				<op_kind>wire</op_kind>
				<object>v</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5655</id>
			<source_loc>5200</source_loc>
			<order>6</order>
			<sig_name>red</sig_name>
			<label>red:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>54</id>
				<op_kind>wire</op_kind>
				<object>red</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5657</id>
			<source_loc>5201</source_loc>
			<order>7</order>
			<sig_name>green</sig_name>
			<label>green:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>55</id>
				<op_kind>wire</op_kind>
				<object>green</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5658</id>
			<source_loc>5202</source_loc>
			<order>8</order>
			<sig_name>blue</sig_name>
			<label>blue:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>56</id>
				<op_kind>wire</op_kind>
				<object>blue</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5755</id>
			<source_loc>5616</source_loc>
			<order>9</order>
			<sig_name>lp_ctrl</sig_name>
			<label>red:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>119</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5660</id>
			<source_loc>5614</source_loc>
			<order>10</order>
			<sig_name>red</sig_name>
			<label>red:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>58</id>
				<op_kind>wire</op_kind>
				<object>red</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5661</id>
			<source_loc>5618</source_loc>
			<order>11</order>
			<sig_name>green</sig_name>
			<label>green:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>59</id>
				<op_kind>wire</op_kind>
				<object>green</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5662</id>
			<source_loc>5622</source_loc>
			<order>12</order>
			<sig_name>blue</sig_name>
			<label>blue:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>60</id>
				<op_kind>wire</op_kind>
				<object>blue</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5663</id>
			<source_loc>5626</source_loc>
			<order>13</order>
			<sig_name>v_u0</sig_name>
			<label>v:v_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>61</id>
				<op_kind>wire</op_kind>
				<object>v_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5664</id>
			<source_loc>5630</source_loc>
			<order>14</order>
			<sig_name>mask</sig_name>
			<label>mask:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>62</id>
				<op_kind>wire</op_kind>
				<object>mask</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5665</id>
			<source_loc>13896</source_loc>
			<order>15</order>
			<sig_name>u</sig_name>
			<label>u:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>63</id>
				<op_kind>wire</op_kind>
				<object>u</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5707</id>
			<source_loc>5417</source_loc>
			<order>16</order>
			<instance_name>GaussFilter_Add_2Ux1U_2U_4_8</instance_name>
			<opcode>30</opcode>
			<label>+</label>
			<op>
				<id>89</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1678000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5757</id>
			<source_loc>5596</source_loc>
			<order>17</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>red:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>121</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5666</id>
			<source_loc>5594</source_loc>
			<order>18</order>
			<sig_name>red_u0</sig_name>
			<label>red:red_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>64</id>
				<op_kind>wire</op_kind>
				<object>red_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1330000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5667</id>
			<source_loc>5598</source_loc>
			<order>19</order>
			<sig_name>green_u0</sig_name>
			<label>green:green_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>65</id>
				<op_kind>wire</op_kind>
				<object>green_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1330000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5668</id>
			<source_loc>5602</source_loc>
			<order>20</order>
			<sig_name>blue_u0</sig_name>
			<label>blue:blue_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>66</id>
				<op_kind>wire</op_kind>
				<object>blue_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1330000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5669</id>
			<source_loc>5606</source_loc>
			<order>21</order>
			<sig_name>u_u0</sig_name>
			<label>u:u_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>67</id>
				<op_kind>wire</op_kind>
				<object>u_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5670</id>
			<source_loc>5610</source_loc>
			<order>22</order>
			<sig_name>mask</sig_name>
			<label>mask:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>68</id>
				<op_kind>wire</op_kind>
				<object>mask</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5679</id>
			<source_loc>5406</source_loc>
			<order>23</order>
			<instance_name>GaussFilter_Mul_2Ux2U_4U_4_9</instance_name>
			<opcode>26</opcode>
			<label>*</label>
			<op>
				<id>77</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>2.1273000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5680</id>
			<source_loc>5407</source_loc>
			<order>24</order>
			<instance_name>GaussFilter_Add_4Ux2U_4U_4_10</instance_name>
			<opcode>27</opcode>
			<label>+</label>
			<op>
				<id>78</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>3.7074000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5704</id>
			<source_loc>5415</source_loc>
			<order>25</order>
			<instance_name>GaussFilter_Add_2Ux1U_2U_4_11</instance_name>
			<opcode>30</opcode>
			<label>+</label>
			<op>
				<id>86</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1678000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5671</id>
			<source_loc>5204</source_loc>
			<order>26</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>69</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5672</id>
			<source_loc>5589</source_loc>
			<order>27</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>i_rgb.m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>70</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5673</id>
			<source_loc>5206</source_loc>
			<order>28</order>
			<sig_name>stall0</sig_name>
			<label>do_filter:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>71</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5681</id>
			<source_loc>5443</source_loc>
			<order>29</order>
			<instance_name>mask</instance_name>
			<opcode>44</opcode>
			<label>mask:read</label>
			<op>
				<id>79</id>
				<op_kind>array_read</op_kind>
				<object>mask</object>
				<in_widths>4 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<fifo_required/>
			<chain_time>3.7729000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5674</id>
			<source_loc>5208</source_loc>
			<order>30</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>72</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5675</id>
			<source_loc>5191</source_loc>
			<order>31</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_m_stall_reg_full:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>73</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5676</id>
			<source_loc>5192</source_loc>
			<order>32</order>
			<sig_name>i_rgb_data</sig_name>
			<label>data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>74</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5677</id>
			<source_loc>5193</source_loc>
			<order>33</order>
			<sig_name>i_rgb_m_stall_reg</sig_name>
			<label>m_stall_reg:i_rgb_m_stall_reg:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>75</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stall_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5678</id>
			<source_loc>5405</source_loc>
			<order>34</order>
			<instance_name>GaussFilter_N_Mux_24_2_0_4_12</instance_name>
			<opcode>25</opcode>
			<label>MUX(2)</label>
			<op>
				<id>76</id>
				<op_kind>mux</op_kind>
				<in_widths>24 24 1</in_widths>
				<out_widths>24</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1740000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5682</id>
			<source_loc>5409</source_loc>
			<order>35</order>
			<instance_name>GaussFilter_Mul_32Sx8U_32S_4_13</instance_name>
			<opcode>5</opcode>
			<label>*</label>
			<op>
				<id>80</id>
				<op_kind>mul</op_kind>
				<in_widths>32 24</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>2.2298000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5684</id>
			<source_loc>5411</source_loc>
			<order>36</order>
			<instance_name>GaussFilter_Mul_32Sx8U_32S_4_14</instance_name>
			<opcode>5</opcode>
			<label>*</label>
			<op>
				<id>82</id>
				<op_kind>mul</op_kind>
				<in_widths>32 24</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>2.2298000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5683</id>
			<source_loc>5410</source_loc>
			<order>37</order>
			<instance_name>GaussFilter_Add_32Ux32U_32U_4_15</instance_name>
			<opcode>6</opcode>
			<label>+</label>
			<op>
				<id>81</id>
				<op_kind>add</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>3.8099000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5685</id>
			<source_loc>5412</source_loc>
			<order>38</order>
			<instance_name>GaussFilter_Add_32Ux32U_32U_4_16</instance_name>
			<opcode>6</opcode>
			<label>+</label>
			<op>
				<id>83</id>
				<op_kind>add</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>3.8099000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5686</id>
			<source_loc>5413</source_loc>
			<order>39</order>
			<instance_name>GaussFilter_Mul_32Sx8U_32S_4_13</instance_name>
			<opcode>5</opcode>
			<label>*</label>
			<op>
				<id>84</id>
				<op_kind>mul</op_kind>
				<in_widths>32 24</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>2.1698000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5687</id>
			<source_loc>5414</source_loc>
			<order>40</order>
			<instance_name>GaussFilter_Add_32Ux32U_32U_4_15</instance_name>
			<opcode>6</opcode>
			<label>+</label>
			<op>
				<id>85</id>
				<op_kind>add</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>3.7499000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5705</id>
			<source_loc>5416</source_loc>
			<order>41</order>
			<instance_name>GaussFilter_LessThan_2Ux2U_1U_4_19</instance_name>
			<opcode>31</opcode>
			<label>&lt;</label>
			<op>
				<id>87</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5758</id>
			<source_loc>5595</source_loc>
			<order>42</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>red:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>122</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5708</id>
			<source_loc>5418</source_loc>
			<order>43</order>
			<instance_name>GaussFilter_LessThan_2Ux2U_1U_4_20</instance_name>
			<opcode>31</opcode>
			<label>&lt;</label>
			<op>
				<id>90</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>5710</id>
			<source_loc>5419</source_loc>
			<order>44</order>
			<instance_name>GaussFilter_OrReduction_4U_1U_4_21</instance_name>
			<opcode>32</opcode>
			<label>or_reduce</label>
			<op>
				<id>92</id>
				<op_kind>or</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1821000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5711</id>
			<source_loc>5420</source_loc>
			<order>45</order>
			<instance_name>GaussFilter_And_1Ux1U_1U_4_22</instance_name>
			<opcode>33</opcode>
			<label>&amp;</label>
			<op>
				<id>93</id>
				<op_kind>and</op_kind>
				<in_widths>1 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.2277000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5756</id>
			<source_loc>5615</source_loc>
			<order>46</order>
			<sig_name>lp_ctrl</sig_name>
			<label>red:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>120</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5712</id>
			<source_loc>5421</source_loc>
			<order>47</order>
			<instance_name>GaussFilter_Add_28Sx1U_29S_4_23</instance_name>
			<opcode>34</opcode>
			<label>+</label>
			<op>
				<id>94</id>
				<op_kind>add</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>1.8078000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5713</id>
			<source_loc>2259</source_loc>
			<order>48</order>
			<sig_name>dmux_ctrl_001</sig_name>
			<label>max:dmux_ctrl_001:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>95</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_001</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>1.8078000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5714</id>
			<source_loc>5423</source_loc>
			<order>49</order>
			<instance_name>GaussFilter_N_Mux_29_2_1_4_24</instance_name>
			<opcode>13</opcode>
			<label>MUX(2)</label>
			<op>
				<id>96</id>
				<op_kind>mux</op_kind>
				<in_widths>29 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>1.8707000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5725</id>
			<source_loc>5434</source_loc>
			<order>50</order>
			<instance_name>GaussFilter_LessThan_29Sx9S_1U_4_25</instance_name>
			<opcode>37</opcode>
			<label>&lt;</label>
			<op>
				<id>107</id>
				<op_kind>lt</op_kind>
				<in_widths>29</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>2.2274000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5728</id>
			<source_loc>5438</source_loc>
			<order>51</order>
			<instance_name>GaussFilter_N_Mux_8_2_2_4_26</instance_name>
			<opcode>38</opcode>
			<label>MUX(2)</label>
			<op>
				<id>110</id>
				<op_kind>mux</op_kind>
				<in_widths>29 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>2.2725000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5715</id>
			<source_loc>5424</source_loc>
			<order>52</order>
			<instance_name>GaussFilter_OrReduction_4U_1U_4_21</instance_name>
			<opcode>32</opcode>
			<label>or_reduce</label>
			<op>
				<id>97</id>
				<op_kind>or</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.1821000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5716</id>
			<source_loc>5425</source_loc>
			<order>53</order>
			<instance_name>GaussFilter_And_1Ux1U_1U_4_22</instance_name>
			<opcode>33</opcode>
			<label>&amp;</label>
			<op>
				<id>98</id>
				<op_kind>and</op_kind>
				<in_widths>1 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.2277000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5717</id>
			<source_loc>5426</source_loc>
			<order>54</order>
			<instance_name>GaussFilter_Add_28Sx1U_29S_4_23</instance_name>
			<opcode>34</opcode>
			<label>+</label>
			<op>
				<id>99</id>
				<op_kind>add</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>1.8078000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5718</id>
			<source_loc>2270</source_loc>
			<order>55</order>
			<sig_name>dmux_ctrl_002</sig_name>
			<label>max:dmux_ctrl_002:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>100</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_002</object>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>1.8078000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5719</id>
			<source_loc>5428</source_loc>
			<order>56</order>
			<instance_name>GaussFilter_N_Mux_29_2_1_4_24</instance_name>
			<opcode>13</opcode>
			<label>MUX(2)</label>
			<op>
				<id>101</id>
				<op_kind>mux</op_kind>
				<in_widths>29 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>1.8707000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5726</id>
			<source_loc>5435</source_loc>
			<order>57</order>
			<instance_name>GaussFilter_LessThan_29Sx9S_1U_4_25</instance_name>
			<opcode>37</opcode>
			<label>&lt;</label>
			<op>
				<id>108</id>
				<op_kind>lt</op_kind>
				<in_widths>29</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>2.2274000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5729</id>
			<source_loc>5440</source_loc>
			<order>58</order>
			<instance_name>GaussFilter_N_Mux_8_2_2_4_26</instance_name>
			<opcode>38</opcode>
			<label>MUX(2)</label>
			<op>
				<id>111</id>
				<op_kind>mux</op_kind>
				<in_widths>29 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>2.2725000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5720</id>
			<source_loc>5429</source_loc>
			<order>59</order>
			<instance_name>GaussFilter_OrReduction_4U_1U_4_21</instance_name>
			<opcode>32</opcode>
			<label>or_reduce</label>
			<op>
				<id>102</id>
				<op_kind>or</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>0.1821000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5721</id>
			<source_loc>5430</source_loc>
			<order>60</order>
			<instance_name>GaussFilter_And_1Ux1U_1U_4_22</instance_name>
			<opcode>33</opcode>
			<label>&amp;</label>
			<op>
				<id>103</id>
				<op_kind>and</op_kind>
				<in_widths>1 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>0.2277000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5722</id>
			<source_loc>5431</source_loc>
			<order>61</order>
			<instance_name>GaussFilter_Add_28Sx1U_29S_4_23</instance_name>
			<opcode>34</opcode>
			<label>+</label>
			<op>
				<id>104</id>
				<op_kind>add</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>1.8078000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5723</id>
			<source_loc>2281</source_loc>
			<order>62</order>
			<sig_name>dmux_ctrl_003</sig_name>
			<label>max:dmux_ctrl_003:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>105</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_003</object>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>1.8078000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5724</id>
			<source_loc>5433</source_loc>
			<order>63</order>
			<instance_name>GaussFilter_N_Mux_29_2_1_4_24</instance_name>
			<opcode>13</opcode>
			<label>MUX(2)</label>
			<op>
				<id>106</id>
				<op_kind>mux</op_kind>
				<in_widths>29 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>1.8707000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5727</id>
			<source_loc>5436</source_loc>
			<order>64</order>
			<instance_name>GaussFilter_LessThan_29Sx9S_1U_4_25</instance_name>
			<opcode>37</opcode>
			<label>&lt;</label>
			<op>
				<id>109</id>
				<op_kind>lt</op_kind>
				<in_widths>29</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>2.2274000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5730</id>
			<source_loc>5442</source_loc>
			<order>65</order>
			<instance_name>GaussFilter_N_Mux_8_2_2_4_26</instance_name>
			<opcode>38</opcode>
			<label>MUX(2)</label>
			<op>
				<id>112</id>
				<op_kind>mux</op_kind>
				<in_widths>29 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>2.2725000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5731</id>
			<source_loc>13956</source_loc>
			<order>66</order>
			<sig_name>rgb</sig_name>
			<label>rgb:wire</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>113</id>
				<op_kind>wire</op_kind>
				<object>rgb</object>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>2.2725000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5732</id>
			<source_loc>5199</source_loc>
			<order>67</order>
			<sig_name>o_rgb_data</sig_name>
			<label>o_rgb.data:o_rgb_data:write</label>
			<datatype W="24">sc_uint</datatype>
			<output_write/>
			<op>
				<id>114</id>
				<op_kind>output</op_kind>
				<object>o_rgb_data</object>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>2.3380000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5733</id>
			<source_loc>5591</source_loc>
			<order>68</order>
			<sig_name>o_rgb_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_rgb_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>115</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5734</id>
			<source_loc>5220</source_loc>
			<order>69</order>
			<sig_name>o_rgb_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>116</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_req_m_trig_req</object>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5735</id>
			<source_loc>5593</source_loc>
			<order>70</order>
			<sig_name>o_rgb_m_stalling</sig_name>
			<label>o_rgb.m_stalling:o_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>117</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5736</id>
			<source_loc>5222</source_loc>
			<order>71</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>118</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5706</id>
			<source_loc>14265</source_loc>
			<order>72</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>88</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5709</id>
			<source_loc>14272</source_loc>
			<order>73</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>91</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_rgb_m_req_m_next_trig_req</port_name>
				<state>19</state>
				<source_loc>5733</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_m_stalling</port_name>
				<state>21</state>
				<source_loc>5735</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>9</state>
				<source_loc>5672</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.8769</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.8769</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.8769</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>lp_ctrl_0</port_name>
				<state>5</state>
				<source_loc>5596</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.8769</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>12</state>
				<source_loc>5675</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.8754</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_stall_reg</port_name>
				<state>12</state>
				<source_loc>5677</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.8754</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_data</port_name>
				<state>12</state>
				<source_loc>5676</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.8754</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_rgb_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>GaussFilter_N_Mux_24_2_0_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0558</delay>
				<instance_name>GaussFilter_Mul_32Sx8U_32S_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>GaussFilter_Add_32Ux32U_32U_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.0835</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_stall_reg</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>GaussFilter_N_Mux_24_2_0_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0558</delay>
				<instance_name>GaussFilter_Mul_32Sx8U_32S_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>GaussFilter_Add_32Ux32U_32U_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.0835</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_data</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>GaussFilter_N_Mux_24_2_0_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0558</delay>
				<instance_name>GaussFilter_Mul_32Sx8U_32S_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>GaussFilter_Add_32Ux32U_32U_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.0835</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>GaussFilter_N_Mux_24_2_0_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0558</delay>
				<instance_name>GaussFilter_Mul_32Sx8U_32S_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>GaussFilter_Add_32Ux32U_32U_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.0835</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_stall_reg</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>GaussFilter_N_Mux_24_2_0_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0558</delay>
				<instance_name>GaussFilter_Mul_32Sx8U_32S_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>GaussFilter_Add_32Ux32U_32U_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.0835</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_data</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>GaussFilter_N_Mux_24_2_0_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0558</delay>
				<instance_name>GaussFilter_Mul_32Sx8U_32S_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>GaussFilter_Add_32Ux32U_32U_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.0835</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>GaussFilter_N_Mux_24_2_0_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0558</delay>
				<instance_name>GaussFilter_Mul_32Sx8U_32S_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>GaussFilter_Add_32Ux32U_32U_4_16</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.0221</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>3.9384</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
				<source_loc>5686</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5687</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>5662</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>5668</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>3.8754</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5675</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>5678</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
				<source_loc>5682</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5683</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>3.8754</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5676</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>5678</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
				<source_loc>5682</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5683</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>3.8754</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5677</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>5678</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
				<source_loc>5682</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5683</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>3.8754</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5677</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>5678</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
				<source_loc>5684</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5685</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>3.8754</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5675</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>5678</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
				<source_loc>5684</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5685</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>3.8754</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5676</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>5678</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
				<source_loc>5684</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5685</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>3.7629</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5665</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>5669</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
				<source_loc>5679</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5680</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>5681</source_loc>
				<state>9</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.3380</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
				<source_loc>5720</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>5721</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5722</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0629</delay>
				<source_loc>5724</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3567</delay>
				<source_loc>5727</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0451</delay>
				<source_loc>5730</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5731</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5732</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.3380</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
				<source_loc>5720</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>5721</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5722</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5723</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0629</delay>
				<source_loc>5724</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3567</delay>
				<source_loc>5727</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0451</delay>
				<source_loc>5730</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5731</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5732</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter</thread>
		<reg_op>
			<id>5763</id>
			<source_loc>5651</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,3,5</livein>
			<liveout>1,3,5</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>50</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5764</id>
			<source_loc>5671</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>69</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5765</id>
			<source_loc>5674</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,5,22</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>72</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5767</id>
			<source_loc>5678</source_loc>
			<name>u_237</name>
			<datatype W="24">sc_uint</datatype>
			<livein>3</livein>
			<liveout>2,3</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>o_rgb_data</instance_name>
			<op>
				<id>76</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5768</id>
			<source_loc>5732</source_loc>
			<name>o_rgb_data</name>
			<datatype W="24">sc_uint</datatype>
			<livein>4,23</livein>
			<liveout>23</liveout>
			<reg_deffed>23</reg_deffed>
			<instance_name>o_rgb_data</instance_name>
			<op>
				<id>114</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5770</id>
			<source_loc>5653</source_loc>
			<name>o_rgb_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,3,5</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_m_req_m_trig_req</instance_name>
			<op>
				<id>52</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5771</id>
			<source_loc>5734</source_loc>
			<name>o_rgb_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,23</livein>
			<liveout>4,23</liveout>
			<reg_deffed>23</reg_deffed>
			<instance_name>o_rgb_m_req_m_trig_req</instance_name>
			<op>
				<id>116</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5773</id>
			<source_loc>5663</source_loc>
			<name>v_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>s_reg_17</instance_name>
			<op>
				<id>61</id>
				<op_kind>reg</op_kind>
				<object>s_reg_17</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5775</id>
			<source_loc>5707</source_loc>
			<name>v_mi5</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>s_reg_18</instance_name>
			<op>
				<id>89</id>
				<op_kind>reg</op_kind>
				<object>s_reg_18</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5777</id>
			<source_loc>5666</source_loc>
			<name>red_u0</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>s_reg_19</instance_name>
			<op>
				<id>64</id>
				<op_kind>reg</op_kind>
				<object>s_reg_19</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5778</id>
			<source_loc>5683</source_loc>
			<name>red_mi12</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,3,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_19</instance_name>
			<op>
				<id>81</id>
				<op_kind>reg</op_kind>
				<object>s_reg_19</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5779</id>
			<source_loc>5687</source_loc>
			<name>blue_mi13</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,3,5,22,23</livein>
			<liveout>1,3,5,22,23</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>s_reg_19</instance_name>
			<op>
				<id>85</id>
				<op_kind>reg</op_kind>
				<object>s_reg_19</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5781</id>
			<source_loc>5667</source_loc>
			<name>green_u0</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>s_reg_20</instance_name>
			<op>
				<id>65</id>
				<op_kind>reg</op_kind>
				<object>s_reg_20</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5782</id>
			<source_loc>5685</source_loc>
			<name>green_mi12</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,3,5,22</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_20</instance_name>
			<op>
				<id>83</id>
				<op_kind>reg</op_kind>
				<object>s_reg_20</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5784</id>
			<source_loc>5668</source_loc>
			<name>blue_u0</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>s_reg_21</instance_name>
			<op>
				<id>66</id>
				<op_kind>reg</op_kind>
				<object>s_reg_21</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5786</id>
			<source_loc>5704</source_loc>
			<name>u_mi6</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>s_reg_22</instance_name>
			<op>
				<id>86</id>
				<op_kind>reg</op_kind>
				<object>s_reg_22</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5788</id>
			<source_loc>5681</source_loc>
			<name>mask_ut3pv</name>
			<datatype W="32">sc_int</datatype>
			<livein>2,3</livein>
			<liveout>2,3</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_23</instance_name>
			<op>
				<id>79</id>
				<op_kind>reg</op_kind>
				<object>s_reg_23</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5790</id>
			<source_loc>5728</source_loc>
			<name>CynTemp_11</name>
			<datatype W="8">sc_uint</datatype>
			<livein>22,23</livein>
			<liveout>3,22,23</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>s_reg_24</instance_name>
			<op>
				<id>110</id>
				<op_kind>reg</op_kind>
				<object>s_reg_24</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5792</id>
			<source_loc>5729</source_loc>
			<name>CynTemp_12</name>
			<datatype W="8">sc_uint</datatype>
			<livein>23</livein>
			<liveout>22,23</liveout>
			<reg_deffed>22</reg_deffed>
			<instance_name>s_reg_25</instance_name>
			<op>
				<id>111</id>
				<op_kind>reg</op_kind>
				<object>s_reg_25</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>4</res_id>
		<opcode>4</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>ROM_9X32</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5656</source_loc>
		<loop>
			<id>26</id>
			<thread>do_filter</thread>
			<source_path>../GaussFilter.cpp</source_path>
			<source_line>35</source_line>
			<source_loc>2295</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>6</max_path>
			<latency>22</latency>
			<loop>
				<id>18</id>
				<thread>do_filter</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../GaussFilter.cpp</source_path>
				<source_line>39</source_line>
				<source_loc>2249</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>18</latency>
				<loop>
					<id>17</id>
					<thread>do_filter</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../GaussFilter.cpp</source_path>
					<source_line>42</source_line>
					<source_loc>2246</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>2</max_path>
					<latency>18</latency>
					<name>Loop</name>
				</loop>
			</loop>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<message>
		<code_num>236</code_num>
		<severity>NOTE</severity>
		<message_text>Generating a stallable fifo for pipelined resource GaussFilter_ROM_9X32_mask in pipelined loop &quot;Loop&quot;</message_text>
		<source_path>../GaussFilter.cpp</source_path>
		<source_line>59</source_line>
		<phase>sched</phase>
		<order>31</order>
	</message>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2180</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>26</id>
			<thread>do_filter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>22</cycle_id>
				<start_cycle>2</start_cycle>
				<latency>20</latency>
			</cycle>
			<cycle>
				<cycle_id>23</cycle_id>
				<start_cycle>3</start_cycle>
				<latency>21</latency>
			</cycle>
			<cycle>
				<cycle_id>4</cycle_id>
				<cyn_protocol/>
				<source_loc>11564</source_loc>
				<start_cycle>4</start_cycle>
				<latency>22</latency>
			</cycle>
			<cycle>
				<cycle_id>5</cycle_id>
				<cyn_protocol/>
				<source_loc>2293</source_loc>
				<start_cycle>5</start_cycle>
				<latency>23</latency>
			</cycle>
			<loop>
				<id>18</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>17</id>
					<thread>do_filter</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>2</cycle_id>
						<cyn_protocol/>
						<source_loc>11194</source_loc>
						<start_cycle>0</start_cycle>
						<latency>10</latency>
					</cycle>
					<cycle>
						<cycle_id>3</cycle_id>
						<cyn_protocol/>
						<source_loc>2215</source_loc>
						<start_cycle>1</start_cycle>
						<latency>19</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
	</loop>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>301</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>152</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>161</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>161</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>161</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>150</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>126</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>123</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>121</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>117</value>
	</optim_nodes>
	<message>
		<code_num>494</code_num>
		<severity>NOTE</severity>
		<message_text>Created dpopt part for &quot;gen_fifo_addr&quot;.</message_text>
		<source_path>../GaussFilter.cpp</source_path>
		<source_line>59</source_line>
		<phase>sched</phase>
		<order>32</order>
	</message>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>94</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>82</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>73</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>73</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>73</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>100</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>58</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>52</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>71</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>68</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>68</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>68</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>48</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>45</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>44</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>42</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>40</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>39</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>58</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>58</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>58</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>43</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>42</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>40</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>40</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>125</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>54</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>60</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>57</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>57</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>57</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>50</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>50</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>71</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>34</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>28</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>34</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>28</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>28</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>70</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>34</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>28</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>34</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>28</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>28</value>
	</optim_nodes>
	<source_loc>
		<id>5766</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5732,5767,5768</sub_loc>
	</source_loc>
	<source_loc>
		<id>5859</id>
		<loc_kind>OP</loc_kind>
		<label>ifgen</label>
	</source_loc>
	<source_loc>
		<id>5860</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5859,5788</sub_loc>
	</source_loc>
	<source_loc>
		<id>5887</id>
		<loc_kind>OP</loc_kind>
		<label>r_busy</label>
		<file_id>1</file_id>
		<line>59</line>
		<col>36</col>
	</source_loc>
	<source_loc>
		<id>5888</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5860,5887</sub_loc>
	</source_loc>
	<source_loc>
		<id>5907</id>
		<loc_kind>OP</loc_kind>
		<label>stall_fifo_1_stall_fifo_din</label>
		<file_id>1</file_id>
		<line>59</line>
		<col>36</col>
	</source_loc>
	<source_loc>
		<id>5908</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5860,5907</sub_loc>
	</source_loc>
	<source_loc>
		<id>5903</id>
		<loc_kind>OP</loc_kind>
		<label>read_start</label>
		<file_id>1</file_id>
		<line>59</line>
		<col>36</col>
	</source_loc>
	<source_loc>
		<id>5904</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5860,5903</sub_loc>
	</source_loc>
	<source_loc>
		<id>5475</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14060,5472,5483,5505,5653,5734</sub_loc>
	</source_loc>
	<source_loc>
		<id>5769</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5475,5770,5771</sub_loc>
	</source_loc>
	<source_loc>
		<id>5578</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14059,5550,5652</sub_loc>
	</source_loc>
	<source_loc>
		<id>5529</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14055,5521,5651,5671,5674</sub_loc>
	</source_loc>
	<source_loc>
		<id>5762</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5529,5763,5764,5765</sub_loc>
	</source_loc>
	<source_loc>
		<id>5760</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14077,5735</sub_loc>
	</source_loc>
	<source_loc>
		<id>5508</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14089,5507,5733</sub_loc>
	</source_loc>
	<source_loc>
		<id>5575</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14064,5547,5558</sub_loc>
	</source_loc>
	<source_loc>
		<id>5581</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5575,5582,5677</sub_loc>
	</source_loc>
	<source_loc>
		<id>5580</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>939,5556,5676</sub_loc>
	</source_loc>
	<source_loc>
		<id>5579</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14072,5551,5675</sub_loc>
	</source_loc>
	<source_loc>
		<id>5883</id>
		<loc_kind>OP</loc_kind>
		<label>stall_fifo_1_r_data</label>
		<file_id>1</file_id>
		<line>59</line>
		<col>36</col>
	</source_loc>
	<source_loc>
		<id>5884</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5860,5883</sub_loc>
	</source_loc>
	<source_loc>
		<id>5759</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14069,5672</sub_loc>
	</source_loc>
	<thread>
		<name>do_filter</name>
		<source_loc>2306</source_loc>
		<stall>stall0</stall>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>o_rgb_data</name>
			<source_loc>5766</source_loc>
			<datatype>24,0</datatype>
		</out_sig>
		<out_sig>
			<name>r_busy</name>
			<source_loc>5888</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>stall_fifo_1_stall_fifo_din</name>
			<source_loc>5908</source_loc>
			<datatype>32,1</datatype>
		</out_sig>
		<out_sig>
			<name>read_start</name>
			<source_loc>5904</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>mask_in1</name>
			<source_loc>14645</source_loc>
			<datatype>4,0</datatype>
		</out_sig>
		<out_sig>
			<name>o_rgb_m_req_m_trig_req</name>
			<source_loc>5769</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>i_rgb_m_stalling</name>
			<source_loc>5578</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>i_rgb_m_busy_req_0</name>
			<source_loc>5762</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>o_rgb_m_stalling</name>
			<source_loc>5760</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_rgb_m_req_m_next_trig_req</name>
			<source_loc>5508</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_stall_reg</name>
			<source_loc>5581</source_loc>
			<datatype>24,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_data</name>
			<source_loc>5580</source_loc>
			<datatype>24,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_stall_reg_full</name>
			<source_loc>5579</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>stall_fifo_1_r_data</name>
			<source_loc>5884</source_loc>
			<datatype>32,1</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_data_is_invalid</name>
			<source_loc>5759</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>930</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>931</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>5891</id>
		<loc_kind>OP</loc_kind>
		<label>fifo_dsel</label>
		<file_id>1</file_id>
		<line>59</line>
		<col>36</col>
	</source_loc>
	<source_loc>
		<id>5892</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5860,5891</sub_loc>
	</source_loc>
	<source_loc>
		<id>5889</id>
		<loc_kind>OP</loc_kind>
		<label>w_vld</label>
		<file_id>1</file_id>
		<line>59</line>
		<col>36</col>
	</source_loc>
	<source_loc>
		<id>5890</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5860,5889</sub_loc>
	</source_loc>
	<thread>
		<name>gen_fifo_addr</name>
		<source_loc>5860</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>fifo_dsel</name>
			<source_loc>5892</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>930</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>w_vld</name>
			<source_loc>5890</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>r_busy</name>
			<source_loc>5888</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>931</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>5893</id>
		<loc_kind>OP</loc_kind>
		<label>stall_fifo_1_stall_fifo_1_0</label>
		<file_id>1</file_id>
		<line>59</line>
		<col>36</col>
	</source_loc>
	<source_loc>
		<id>5894</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5860,5893</sub_loc>
	</source_loc>
	<source_loc>
		<id>5885</id>
		<loc_kind>OP</loc_kind>
		<label>stall_fifo_1_w_data</label>
		<file_id>1</file_id>
		<line>59</line>
		<col>36</col>
	</source_loc>
	<source_loc>
		<id>5886</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5860,5885</sub_loc>
	</source_loc>
	<thread>
		<name>gen_fifo_out</name>
		<source_loc>5860</source_loc>
		<async/>
		<out_sig>
			<name>stall_fifo_1_r_data</name>
			<source_loc>5884</source_loc>
			<datatype>32,1</datatype>
		</out_sig>
		<in_sig>
			<name>stall_fifo_1_stall_fifo_1_0</name>
			<source_loc>5894</source_loc>
			<datatype>32,1</datatype>
		</in_sig>
		<in_sig>
			<name>stall_fifo_1_w_data</name>
			<source_loc>5886</source_loc>
			<datatype>32,1</datatype>
		</in_sig>
		<in_sig>
			<name>fifo_dsel</name>
			<source_loc>5892</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_fifo_data</name>
		<source_loc>5860</source_loc>
		<clock>i_clk</clock>
		<out_sig>
			<name>stall_fifo_1_stall_fifo_1_0</name>
			<source_loc>5894</source_loc>
			<datatype>32,1</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>930</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>stall_fifo_1_w_data</name>
			<source_loc>5886</source_loc>
			<datatype>32,1</datatype>
		</in_sig>
		<in_sig>
			<name>w_vld</name>
			<source_loc>5890</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>5905</id>
		<loc_kind>OP</loc_kind>
		<label>active_0</label>
		<file_id>1</file_id>
		<line>59</line>
		<col>36</col>
	</source_loc>
	<source_loc>
		<id>5906</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5860,5905</sub_loc>
	</source_loc>
	<thread>
		<name>gen_active_0</name>
		<source_loc>5860</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>active_0</name>
			<source_loc>5906</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>930</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>read_start</name>
			<source_loc>5904</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>931</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_in_vld</name>
		<source_loc>5860</source_loc>
		<async/>
		<out_sig>
			<name>w_vld</name>
			<source_loc>5890</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>active_0</name>
			<source_loc>5906</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_fifo_in</name>
		<source_loc>5860</source_loc>
		<async/>
		<out_sig>
			<name>stall_fifo_1_w_data</name>
			<source_loc>5886</source_loc>
			<datatype>32,1</datatype>
		</out_sig>
		<in_sig>
			<name>stall_fifo_1_stall_fifo_din</name>
			<source_loc>5908</source_loc>
			<datatype>32,1</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>5577</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14070,5549</sub_loc>
	</source_loc>
	<source_loc>
		<id>5527</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14092,5518,5519,5524</sub_loc>
	</source_loc>
	<source_loc>
		<id>5531</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5527,5532,5533</sub_loc>
	</source_loc>
	<source_loc>
		<id>5530</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>938,5522</sub_loc>
	</source_loc>
	<thread>
		<name>gen_busy</name>
		<source_loc>14171</source_loc>
		<async/>
		<out_sig>
			<name>i_rgb_m_data_is_invalid</name>
			<source_loc>5759</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>i_rgb_m_data_is_valid</name>
			<source_loc>5577</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>i_rgb_busy</name>
			<source_loc>937</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>i_rgb_m_busy_internal</name>
			<source_loc>14094</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_rgb_m_vld_reg</name>
			<source_loc>14091</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_unvalidated_req</name>
			<source_loc>5531</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_busy_req_0</name>
			<source_loc>5762</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_stall_reg_full</name>
			<source_loc>5579</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_vld</name>
			<source_loc>5530</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_unvalidated_req</name>
		<source_loc>14172</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>i_rgb_m_unvalidated_req</name>
			<source_loc>5531</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>930</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_vld</name>
			<source_loc>5530</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_busy_req_0</name>
			<source_loc>5762</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>931</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_do_stall_reg</name>
		<source_loc>14174</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>i_rgb_m_stall_reg</name>
			<source_loc>5581</source_loc>
			<datatype>24,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>930</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_data</name>
			<source_loc>5580</source_loc>
			<datatype>24,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_stall_reg_full</name>
			<source_loc>5579</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_stalling</name>
			<source_loc>5578</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_data_is_valid</name>
			<source_loc>5577</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>931</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_do_stall_reg_full</name>
		<source_loc>14175</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>i_rgb_m_stall_reg_full</name>
			<source_loc>5579</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>930</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_stalling</name>
			<source_loc>5578</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_data_is_valid</name>
			<source_loc>5577</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>931</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_do_reg_vld</name>
		<source_loc>14177</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>i_rgb_m_vld_reg</name>
			<source_loc>14091</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>930</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_vld</name>
			<source_loc>5530</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_busy_internal</name>
			<source_loc>14094</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>931</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>5498</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>941,5496</sub_loc>
	</source_loc>
	<source_loc>
		<id>5487</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14110,5486,5494</sub_loc>
	</source_loc>
	<source_loc>
		<id>5497</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14111,5493</sub_loc>
	</source_loc>
	<thread>
		<name>gen_vld</name>
		<source_loc>14178</source_loc>
		<async/>
		<out_sig>
			<name>o_rgb_vld</name>
			<source_loc>5498</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>o_rgb_m_req_active_s</name>
			<source_loc>5487</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_rgb_m_unacked_req</name>
			<source_loc>5497</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_unacked_req</name>
		<source_loc>14179</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>o_rgb_m_unacked_req</name>
			<source_loc>5497</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>930</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_rgb_m_stalling</name>
			<source_loc>5760</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>931</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_stalling</name>
		<source_loc>14180</source_loc>
		<async/>
		<out_sig>
			<name>o_rgb_m_stalling</name>
			<source_loc>5760</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>o_rgb_busy</name>
			<source_loc>940</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_rgb_vld</name>
			<source_loc>5498</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>5474</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14127,5471,5473</sub_loc>
	</source_loc>
	<source_loc>
		<id>5476</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5474,5477,5478,5484</sub_loc>
	</source_loc>
	<thread>
		<name>gen_active</name>
		<source_loc>14182</source_loc>
		<async/>
		<out_sig>
			<name>o_rgb_m_req_active_s</name>
			<source_loc>5487</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>o_rgb_m_req_m_prev_trig_req</name>
			<source_loc>5476</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_rgb_m_req_m_trig_req</name>
			<source_loc>5769</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_prev_trig_reg</name>
		<source_loc>14183</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>o_rgb_m_req_m_prev_trig_req</name>
			<source_loc>5476</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>930</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_rgb_m_req_m_trig_req</name>
			<source_loc>5769</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>931</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_next_trig_reg</name>
		<source_loc>14185</source_loc>
		<async/>
		<out_sig>
			<name>o_rgb_m_req_m_next_trig_req</name>
			<source_loc>5508</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>o_rgb_m_req_m_trig_req</name>
			<source_loc>5769</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>6090</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7705</sub_loc>
	</source_loc>
	<source_loc>
		<id>6088</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7703,7703</sub_loc>
	</source_loc>
	<source_loc>
		<id>6089</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12675</opcode>
		<sub_loc>7703,7703</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling</thread>
		<op>
			<id>6096</id>
			<opcode>10</opcode>
			<source_loc>7706</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling</thread>
		<io_op>
			<id>6092</id>
			<source_loc>6090</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_o_rgb_vld_prev</sig_name>
			<label>o_rgb.vld:gen_stalling_o_rgb_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>214</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_o_rgb_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6093</id>
			<source_loc>7704</source_loc>
			<order>2</order>
			<sig_name>o_rgb_busy</sig_name>
			<label>o_rgb.busy:o_rgb_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>215</id>
				<op_kind>input</op_kind>
				<object>o_rgb_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6094</id>
			<source_loc>5467</source_loc>
			<order>3</order>
			<instance_name>GaussFilter_And_1Ux1U_1U_4_39</instance_name>
			<opcode>10</opcode>
			<label>&amp;</label>
			<op>
				<id>216</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6095</id>
			<source_loc>6089</source_loc>
			<order>4</order>
			<sig_name>o_rgb_m_stalling</sig_name>
			<label>m_stalling:o_rgb_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>217</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_rgb_vld</port_name>
				<state>4</state>
				<source_loc>7705</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_busy</port_name>
				<state>5</state>
				<source_loc>6093</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_rgb_vld</port_name>
				<state>4</state>
				<source_loc>7705</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_stalling</port_name>
				<state>5</state>
				<source_loc>6095</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_busy</port_name>
				<state>5</state>
				<source_loc>6093</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_stalling</port_name>
				<state>5</state>
				<source_loc>6095</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_rgb_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>GaussFilter_And_1Ux1U_1U_4_39</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>GaussFilter_And_1Ux1U_1U_4_39</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5656</source_loc>
		<loop>
			<id>52</id>
			<thread>gen_stalling</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>14180</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>52</id>
			<thread>gen_stalling</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5697</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6102</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8187</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req</thread>
		<io_op>
			<id>6103</id>
			<source_loc>8180</source_loc>
			<order>1</order>
			<sig_name>o_rgb_m_unacked_req</sig_name>
			<label>m_unacked_req:o_rgb_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>220</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6104</id>
			<source_loc>8188</source_loc>
			<order>2</order>
			<sig_name>o_rgb_m_stalling</sig_name>
			<label>m_stalling:o_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>221</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6105</id>
			<source_loc>6102</source_loc>
			<order>3</order>
			<sig_name>o_rgb_m_unacked_req</sig_name>
			<label>m_unacked_req:o_rgb_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>222</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>6105</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_stalling</port_name>
				<state>11</state>
				<source_loc>6104</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>6103</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req</thread>
		<reg_op>
			<id>6108</id>
			<source_loc>6103</source_loc>
			<name>o_rgb_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_m_unacked_req</instance_name>
			<op>
				<id>220</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6109</id>
			<source_loc>6105</source_loc>
			<name>o_rgb_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_m_unacked_req</instance_name>
			<op>
				<id>222</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5656</source_loc>
		<loop>
			<id>50</id>
			<thread>gen_unacked_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>14179</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>50</id>
			<thread>gen_unacked_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5696</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6110</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9350,9350</sub_loc>
	</source_loc>
	<source_loc>
		<id>6111</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12670</opcode>
		<sub_loc>9350,9350</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>6119</id>
			<opcode>10</opcode>
			<source_loc>9353</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full</thread>
		<io_op>
			<id>6114</id>
			<source_loc>9343</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>223</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6115</id>
			<source_loc>9351</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>224</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6116</id>
			<source_loc>9352</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>m_stalling:i_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>225</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6117</id>
			<source_loc>5464</source_loc>
			<order>4</order>
			<instance_name>GaussFilter_And_1Ux1U_1U_4_40</instance_name>
			<opcode>10</opcode>
			<label>&amp;</label>
			<op>
				<id>226</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6118</id>
			<source_loc>6111</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>227</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2083</delay>
				<port_name>i_rgb_m_stalling</port_name>
				<state>11</state>
				<source_loc>6116</source_loc>
			</path_node>
			<delay>0.2083</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2083</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>6115</source_loc>
			</path_node>
			<delay>0.2083</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>6118</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>6114</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2083</delay>
				<port_name>i_rgb_m_stalling</port_name>
			</path_node>
			<delay>0.2083</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2083</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.2083</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
		<reg_op>
			<id>6125</id>
			<source_loc>6114</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>223</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6126</id>
			<source_loc>6118</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>227</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5656</source_loc>
		<loop>
			<id>39</id>
			<thread>gen_do_stall_reg_full</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>14175</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>39</id>
			<thread>gen_do_stall_reg_full</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5692</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6128</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8686,8686</sub_loc>
	</source_loc>
	<source_loc>
		<id>6129</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12689</opcode>
		<sub_loc>8686,8686</sub_loc>
	</source_loc>
	<source_loc>
		<id>6131</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14542</sub_loc>
	</source_loc>
	<source_loc>
		<id>6130</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14542</sub_loc>
	</source_loc>
	<source_loc>
		<id>6133</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8686</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>6144</id>
			<opcode>17</opcode>
			<source_loc>14660</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld</thread>
		<io_op>
			<id>6137</id>
			<source_loc>8676</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>i_rgb.m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>230</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6138</id>
			<source_loc>14542</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>231</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6139</id>
			<source_loc>6133</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_i_rgb_m_vld_reg_next</sig_name>
			<label>i_rgb.m_vld_reg:gen_do_reg_vld_i_rgb_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>232</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_i_rgb_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6140</id>
			<source_loc>8683</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>i_rgb.m_busy_internal:i_rgb_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>233</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6141</id>
			<source_loc>8687</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>234</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6142</id>
			<source_loc>5465</source_loc>
			<order>6</order>
			<instance_name>GaussFilter_N_Muxb_1_2_3_4_41</instance_name>
			<opcode>17</opcode>
			<label>MUX(2)</label>
			<op>
				<id>235</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6143</id>
			<source_loc>6129</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>236</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>6140</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>6141</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>8686</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>6143</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>6132</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>6137</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
		<reg_op>
			<id>6151</id>
			<source_loc>6137</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>230</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6152</id>
			<source_loc>6143</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>236</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5656</source_loc>
		<loop>
			<id>45</id>
			<thread>gen_do_reg_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>14177</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>45</id>
			<thread>gen_do_reg_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5694</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6158</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10313</sub_loc>
	</source_loc>
	<source_loc>
		<id>6159</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10313</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy</thread>
		<value>12</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>16</res_id>
		<opcode>16</opcode>
		<latency>0</latency>
		<delay>0.1602</delay>
		<module_name>GaussFilter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>5.4720</unit_area>
		<comb_area>5.4720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy</thread>
		<io_op>
			<id>6160</id>
			<source_loc>14657</source_loc>
			<order>1</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>240</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6161</id>
			<source_loc>10248</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_m_stall_reg_full:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>241</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6162</id>
			<source_loc>10270</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>242</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6163</id>
			<source_loc>10271</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>243</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6164</id>
			<source_loc>5457</source_loc>
			<order>5</order>
			<instance_name>GaussFilter_gen_busy_r_4_42</instance_name>
			<opcode>39</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>244</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2339000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>6165</id>
			<source_loc>10280</source_loc>
			<order>6</order>
			<sig_name>gnew_busy</sig_name>
			<label>i_rgb.gen_busy::new_busy:gnew_busy:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>245</id>
				<op_kind>wire</op_kind>
				<object>gnew_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2339000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6166</id>
			<source_loc>10300</source_loc>
			<order>7</order>
			<sig_name>gdiv</sig_name>
			<label>i_rgb.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>246</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2339000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6167</id>
			<source_loc>6158</source_loc>
			<order>8</order>
			<sig_name>gen_busy_i_rgb_m_data_is_invalid_next</sig_name>
			<label>i_rgb.m_data_is_invalid:gen_busy_i_rgb_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>247</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_i_rgb_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2339000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>6168</id>
			<source_loc>10287</source_loc>
			<order>9</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>248</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3894000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6169</id>
			<source_loc>10290</source_loc>
			<order>10</order>
			<sig_name>i_rgb_busy</sig_name>
			<label>i_rgb.busy:i_rgb_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>249</id>
				<op_kind>output</op_kind>
				<object>i_rgb_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2994000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6170</id>
			<source_loc>10310</source_loc>
			<order>11</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>250</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4422000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6171</id>
			<source_loc>6159</source_loc>
			<order>12</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>251</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2994000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>6160</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2083</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>6170</source_loc>
			</path_node>
			<delay>0.4422</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>6</state>
				<source_loc>6161</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2083</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>6170</source_loc>
			</path_node>
			<delay>0.4422</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>6162</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2083</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>6170</source_loc>
			</path_node>
			<delay>0.4422</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>6163</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2083</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>6170</source_loc>
			</path_node>
			<delay>0.4422</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>6160</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>6168</source_loc>
			</path_node>
			<delay>0.3894</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>6</state>
				<source_loc>6161</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>6168</source_loc>
			</path_node>
			<delay>0.3894</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>6162</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>6168</source_loc>
			</path_node>
			<delay>0.3894</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>6163</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>6168</source_loc>
			</path_node>
			<delay>0.3894</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>6160</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>6171</source_loc>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>6</state>
				<source_loc>6161</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>6171</source_loc>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1602</delay>
				<instance_name>GaussFilter_gen_busy_r_4_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2083</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4825</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1602</delay>
				<instance_name>GaussFilter_gen_busy_r_4_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2083</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4825</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1602</delay>
				<instance_name>GaussFilter_gen_busy_r_4_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2083</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4825</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1602</delay>
				<instance_name>GaussFilter_gen_busy_r_4_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2083</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4825</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1602</delay>
				<instance_name>GaussFilter_gen_busy_r_4_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4297</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1602</delay>
				<instance_name>GaussFilter_gen_busy_r_4_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4297</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1602</delay>
				<instance_name>GaussFilter_gen_busy_r_4_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4297</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1602</delay>
				<instance_name>GaussFilter_gen_busy_r_4_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4297</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1602</delay>
				<instance_name>GaussFilter_gen_busy_r_4_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3397</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1602</delay>
				<instance_name>GaussFilter_gen_busy_r_4_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3397</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5656</source_loc>
		<loop>
			<id>28</id>
			<thread>gen_busy</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>14171</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>28</id>
			<thread>gen_busy</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5688</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5962</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>loop</loc_map_kind>
		<opcode>68</opcode>
		<sub_loc>5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>6191</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>44</opcode>
		<sub_loc>5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>6182</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5962</sub_loc>
	</source_loc>
	<source_loc>
		<id>6181</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5962</sub_loc>
	</source_loc>
	<source_loc>
		<id>6184</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>44</opcode>
		<sub_loc>5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>6179</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5681,5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>6180</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,6179</sub_loc>
	</source_loc>
	<source_loc>
		<id>5956</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>3317</opcode>
		<sub_loc>5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>5955</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>3315</opcode>
		<sub_loc>5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>6041</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>5956,5955,5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>6040</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>5955,5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>6042</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5860,6041,6040,5955</sub_loc>
	</source_loc>
	<source_loc>
		<id>6085</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>47</opcode>
		<sub_loc>5860,6041,6040,5955</sub_loc>
	</source_loc>
	<source_loc>
		<id>6188</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5681,5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>6189</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,6188</sub_loc>
	</source_loc>
	<source_loc>
		<id>6185</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5681,5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>6186</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,6185</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>gen_fifo_addr</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_fifo_addr</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_fifo_addr</thread>
		<value>7</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_fifo_addr</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>45</res_id>
		<opcode>45</opcode>
		<latency>0</latency>
		<delay>0.2258</delay>
		<module_name>GaussFilter_gen_fifo_addr_alt0_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>8.5500</unit_area>
		<comb_area>8.5500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>47</res_id>
		<opcode>47</opcode>
		<latency>0</latency>
		<delay>0.1352</delay>
		<module_name>GaussFilter_gen_fifo_addr_alt0_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>16.5357</unit_area>
		<comb_area>16.5357</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_fifo_addr</thread>
		<op>
			<id>6200</id>
			<opcode>45</opcode>
			<source_loc>5860,6041,6040,5955</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in4</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in5</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_fifo_addr</thread>
		<io_op>
			<id>6192</id>
			<source_loc>5860</source_loc>
			<order>1</order>
			<sig_name>fifo_dsel</sig_name>
			<label>ifgen.fifo_dsel:fifo_dsel:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>256</id>
				<op_kind>output</op_kind>
				<object>fifo_dsel</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6193</id>
			<source_loc>5962</source_loc>
			<order>2</order>
			<sig_name>fifo_dsel</sig_name>
			<label>fifo_dsel:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>257</id>
				<op_kind>output</op_kind>
				<object>fifo_dsel</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6194</id>
			<source_loc>6184</source_loc>
			<order>3</order>
			<sig_name>gen_fifo_addr_fifo_dsel_next</sig_name>
			<label>ifgen.fifo_dsel:gen_fifo_addr_fifo_dsel_next:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>258</id>
				<op_kind>output</op_kind>
				<object>gen_fifo_addr_fifo_dsel_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6195</id>
			<source_loc>6186</source_loc>
			<order>4</order>
			<sig_name>r_busy</sig_name>
			<label>ifgen.r_busy:r_busy:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>259</id>
				<op_kind>input</op_kind>
				<object>r_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6196</id>
			<source_loc>6189</source_loc>
			<order>5</order>
			<sig_name>w_vld</sig_name>
			<label>ifgen.w_vld:w_vld:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>260</id>
				<op_kind>input</op_kind>
				<object>w_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6197</id>
			<source_loc>6180</source_loc>
			<order>6</order>
			<sig_name>fifo_dsel_1</sig_name>
			<label>ifgen.fifo_dsel:fifo_dsel_1:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>261</id>
				<op_kind>output</op_kind>
				<object>fifo_dsel_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6198</id>
			<source_loc>6085</source_loc>
			<order>7</order>
			<instance_name>GaussFilter_gen_fifo_addr_alt0_4_43</instance_name>
			<opcode>45</opcode>
			<label>dpopt(gen_fifo_addr_alt0)</label>
			<op>
				<id>262</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3398000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6199</id>
			<source_loc>6191</source_loc>
			<order>8</order>
			<sig_name>fifo_dsel</sig_name>
			<label>fifo_dsel:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>263</id>
				<op_kind>output</op_kind>
				<object>fifo_dsel</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4053000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>gen_fifo_addr</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_fifo_addr</thread>
		<timing_path>
			<name>gen_fifo_addr_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>w_vld</port_name>
				<state>4</state>
				<source_loc>6196</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>r_busy</port_name>
				<state>4</state>
				<source_loc>6195</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>4</state>
				<source_loc>6180</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>4</state>
				<source_loc>5860</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>4</state>
				<source_loc>6199</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>3</state>
				<source_loc>6183</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>1</state>
				<source_loc>6192</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_fifo_addr</thread>
		<timing_path>
			<name>gen_fifo_addr_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>w_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>r_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_fifo_addr</thread>
		<reg_op>
			<id>6208</id>
			<source_loc>6192</source_loc>
			<name>fifo_dsel</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_dsel</instance_name>
			<op>
				<id>256</id>
				<op_kind>reg</op_kind>
				<object>fifo_dsel</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6209</id>
			<source_loc>6199</source_loc>
			<name>fifo_dsel</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_dsel</instance_name>
			<op>
				<id>263</id>
				<op_kind>reg</op_kind>
				<object>fifo_dsel</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>66</id>
		<thread>gen_fifo_addr</thread>
		<source_path>../GaussFilter.cpp</source_path>
		<source_line>59</source_line>
		<source_loc>5860</source_loc>
		<loop>
			<id>68</id>
			<thread>gen_fifo_addr</thread>
			<source_path>../GaussFilter.cpp</source_path>
			<source_line>59</source_line>
			<source_loc>5860</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>66</id>
		<thread>gen_fifo_addr</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>68</id>
			<thread>gen_fifo_addr</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5860</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5976</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>3403</opcode>
		<sub_loc>5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>6043</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>5976,5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>6086</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>48</opcode>
		<sub_loc>6043</sub_loc>
	</source_loc>
	<source_loc>
		<id>6211</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5884,5884</sub_loc>
	</source_loc>
	<source_loc>
		<id>6212</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13994</opcode>
		<sub_loc>5884,5884</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>gen_fifo_out</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_fifo_out</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_fifo_out</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_fifo_out</thread>
		<value>375</value>
	</intrinsic_muxing>
	<resource>
		<res_id>48</res_id>
		<opcode>48</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>GaussFilter_N_Mux_32_2_8_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>375.9264</unit_area>
		<comb_area>375.9264</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_fifo_out</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_fifo_out</thread>
		<io_op>
			<id>6216</id>
			<source_loc>5860</source_loc>
			<order>1</order>
			<sig_name>fifo_dsel</sig_name>
			<label>fifo_dsel:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>269</id>
				<op_kind>input</op_kind>
				<object>fifo_dsel</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6217</id>
			<source_loc>5886</source_loc>
			<order>2</order>
			<sig_name>stall_fifo_1_w_data</sig_name>
			<label>ifgen.stall_fifo_1_w_data:stall_fifo_1_w_data:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>270</id>
				<op_kind>input</op_kind>
				<object>stall_fifo_1_w_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6218</id>
			<source_loc>5894</source_loc>
			<order>3</order>
			<sig_name>stall_fifo_1_stall_fifo_1_0</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0:stall_fifo_1_stall_fifo_1_0:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>271</id>
				<op_kind>input</op_kind>
				<object>stall_fifo_1_stall_fifo_1_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6219</id>
			<source_loc>6086</source_loc>
			<order>4</order>
			<instance_name>GaussFilter_N_Mux_32_2_8_1_44</instance_name>
			<opcode>48</opcode>
			<label>MUX(2)</label>
			<op>
				<id>272</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1740000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6220</id>
			<source_loc>6212</source_loc>
			<order>5</order>
			<sig_name>stall_fifo_1_r_data</sig_name>
			<label>ifgen.stall_fifo_1_r_data:stall_fifo_1_r_data:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>273</id>
				<op_kind>output</op_kind>
				<object>stall_fifo_1_r_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2395000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>gen_fifo_out</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_fifo_out</thread>
		<timing_path>
			<name>gen_fifo_out_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>stall_fifo_1_w_data</port_name>
				<state>2</state>
				<source_loc>6217</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_dsel</port_name>
				<state>2</state>
				<source_loc>6216</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
				<state>2</state>
				<source_loc>6220</source_loc>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
				<state>2</state>
				<source_loc>6218</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
				<state>2</state>
				<source_loc>6220</source_loc>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_w_data</port_name>
				<state>2</state>
				<source_loc>6217</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
				<state>2</state>
				<source_loc>6220</source_loc>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
				<state>2</state>
				<source_loc>6218</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>2</state>
				<source_loc>6216</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_fifo_out</thread>
		<timing_path>
			<name>gen_fifo_out_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>stall_fifo_1_w_data</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>GaussFilter_N_Mux_32_2_8_1_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>GaussFilter_N_Mux_32_2_8_1_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_w_data</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>GaussFilter_N_Mux_32_2_8_1_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_fifo_out</thread>
	</reg_ops>
	<loop>
		<id>70</id>
		<thread>gen_fifo_out</thread>
		<source_path>../GaussFilter.cpp</source_path>
		<source_line>59</source_line>
		<source_loc>5860</source_loc>
		<loop>
			<id>71</id>
			<thread>gen_fifo_out</thread>
			<source_path>../GaussFilter.cpp</source_path>
			<source_line>59</source_line>
			<source_loc>5860</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>70</id>
		<thread>gen_fifo_out</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>71</id>
			<thread>gen_fifo_out</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5860</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6222</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5894,5894</sub_loc>
	</source_loc>
	<source_loc>
		<id>6223</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13999</opcode>
		<sub_loc>5894,5894</sub_loc>
	</source_loc>
	<source_loc>
		<id>5992</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>loop</loc_map_kind>
		<opcode>74</opcode>
		<sub_loc>5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>6225</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5992</sub_loc>
	</source_loc>
	<source_loc>
		<id>6224</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5992</sub_loc>
	</source_loc>
	<source_loc>
		<id>5991</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>3429</opcode>
		<sub_loc>5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>6044</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>5991,5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>6087</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>48</opcode>
		<sub_loc>6044</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.14</path>
		<name>pre_sched</name>
		<thread>gen_fifo_data</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_fifo_data</thread>
		<value>6</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_fifo_data</thread>
		<value>5</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_fifo_data</thread>
		<value>375</value>
	</intrinsic_muxing>
	<resource>
		<res_id>46</res_id>
		<opcode>46</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>GaussFilter_N_Mux_32_2_8_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>76.6080</unit_area>
		<comb_area>76.6080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_fifo_data</thread>
		<op>
			<id>6236</id>
			<opcode>46</opcode>
			<source_loc>6044</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_fifo_data</thread>
		<io_op>
			<id>6230</id>
			<source_loc>5992</source_loc>
			<order>1</order>
			<sig_name>stall_fifo_1_stall_fifo_1_0</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_stall_fifo_1_0:stall_fifo_1_stall_fifo_1_0:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>277</id>
				<op_kind>output</op_kind>
				<object>stall_fifo_1_stall_fifo_1_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6232</id>
			<source_loc>5860</source_loc>
			<order>2</order>
			<sig_name>w_vld</sig_name>
			<label>w_vld:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>279</id>
				<op_kind>input</op_kind>
				<object>w_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6231</id>
			<source_loc>5894</source_loc>
			<order>3</order>
			<sig_name>gen_fifo_data_stall_fifo_1_stall_fifo_1_0_next</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_stall_fifo_1_0:gen_fifo_data_stall_fifo_1_stall_fifo_1_0_next:write</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>278</id>
				<op_kind>output</op_kind>
				<object>gen_fifo_data_stall_fifo_1_stall_fifo_1_0_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6233</id>
			<source_loc>5886</source_loc>
			<order>4</order>
			<sig_name>stall_fifo_1_w_data</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_w_data:stall_fifo_1_w_data:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>280</id>
				<op_kind>input</op_kind>
				<object>stall_fifo_1_w_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6234</id>
			<source_loc>6087</source_loc>
			<order>5</order>
			<instance_name>GaussFilter_N_Mux_32_2_8_4_45</instance_name>
			<opcode>46</opcode>
			<label>MUX(2)</label>
			<op>
				<id>281</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6235</id>
			<source_loc>6223</source_loc>
			<order>6</order>
			<sig_name>stall_fifo_1_stall_fifo_1_0</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_stall_fifo_1_0:stall_fifo_1_stall_fifo_1_0:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>282</id>
				<op_kind>output</op_kind>
				<object>stall_fifo_1_stall_fifo_1_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.14</path>
		<name>post_sched</name>
		<thread>gen_fifo_data</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_fifo_data</thread>
		<timing_path>
			<name>gen_fifo_data_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2913</delay>
				<port_name>w_vld</port_name>
				<state>2</state>
				<source_loc>6232</source_loc>
			</path_node>
			<delay>0.2913</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1255</delay>
				<port_name>stall_fifo_1_w_data</port_name>
				<state>2</state>
				<source_loc>6233</source_loc>
			</path_node>
			<delay>0.1255</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
				<state>2</state>
				<source_loc>5894</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
				<state>2</state>
				<source_loc>6235</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
				<state>1</state>
				<source_loc>6226</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_fifo_data</thread>
		<timing_path>
			<name>gen_fifo_data_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2913</delay>
				<port_name>w_vld</port_name>
			</path_node>
			<delay>0.2913</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1255</delay>
				<port_name>stall_fifo_1_w_data</port_name>
			</path_node>
			<delay>0.1255</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_fifo_data</thread>
		<reg_op>
			<id>6241</id>
			<source_loc>6235</source_loc>
			<name>stall_fifo_1_stall_fifo_1_0</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>stall_fifo_1_stall_fifo_1_0</instance_name>
			<op>
				<id>282</id>
				<op_kind>reg</op_kind>
				<object>stall_fifo_1_stall_fifo_1_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>73</id>
		<thread>gen_fifo_data</thread>
		<source_path>../GaussFilter.cpp</source_path>
		<source_line>59</source_line>
		<source_loc>5860</source_loc>
		<loop>
			<id>74</id>
			<thread>gen_fifo_data</thread>
			<source_path>../GaussFilter.cpp</source_path>
			<source_line>59</source_line>
			<source_loc>5860</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>73</id>
		<thread>gen_fifo_data</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>74</id>
			<thread>gen_fifo_data</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5860</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6243</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5681,5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>6244</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,6243</sub_loc>
	</source_loc>
	<source_loc>
		<id>6246</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>44</opcode>
		<sub_loc>5860</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.15</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>6247</id>
			<source_loc>5860</source_loc>
			<order>1</order>
			<sig_name>active_0</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.active_0:active_0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>286</id>
				<op_kind>output</op_kind>
				<object>active_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6248</id>
			<source_loc>6244</source_loc>
			<order>2</order>
			<sig_name>read_start</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.read_start:read_start:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>287</id>
				<op_kind>input</op_kind>
				<object>read_start</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6249</id>
			<source_loc>6246</source_loc>
			<order>3</order>
			<sig_name>active_0</sig_name>
			<label>active_0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>288</id>
				<op_kind>output</op_kind>
				<object>active_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.15</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>read_start</port_name>
				<state>4</state>
				<source_loc>6248</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
				<state>4</state>
				<source_loc>6249</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
				<state>1</state>
				<source_loc>6247</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>read_start</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
		<reg_op>
			<id>6253</id>
			<source_loc>6247</source_loc>
			<name>active_0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>active_0</instance_name>
			<op>
				<id>286</id>
				<op_kind>reg</op_kind>
				<object>active_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6254</id>
			<source_loc>6249</source_loc>
			<name>active_0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>active_0</instance_name>
			<op>
				<id>288</id>
				<op_kind>reg</op_kind>
				<object>active_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>76</id>
		<thread>gen_active_0</thread>
		<source_path>../GaussFilter.cpp</source_path>
		<source_line>59</source_line>
		<source_loc>5860</source_loc>
		<loop>
			<id>77</id>
			<thread>gen_active_0</thread>
			<source_path>../GaussFilter.cpp</source_path>
			<source_line>59</source_line>
			<source_loc>5860</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>76</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>77</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5860</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6256</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>44</opcode>
		<sub_loc>5860</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.16</path>
		<name>pre_sched</name>
		<thread>gen_in_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_in_vld</thread>
		<value>2</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_in_vld</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_in_vld</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_in_vld</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_in_vld</thread>
		<io_op>
			<id>6257</id>
			<source_loc>5860</source_loc>
			<order>1</order>
			<sig_name>active_0</sig_name>
			<label>active_0:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>289</id>
				<op_kind>input</op_kind>
				<object>active_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6258</id>
			<source_loc>6256</source_loc>
			<order>2</order>
			<sig_name>w_vld</sig_name>
			<label>w_vld:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>290</id>
				<op_kind>output</op_kind>
				<object>w_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4053000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.16</path>
		<name>post_sched</name>
		<thread>gen_in_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_in_vld</thread>
		<timing_path>
			<name>gen_in_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_in_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>active_0</port_name>
				<state>2</state>
				<source_loc>6257</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2913</delay>
				<port_name>w_vld</port_name>
				<state>2</state>
				<source_loc>6258</source_loc>
			</path_node>
			<delay>0.4053</delay>
		</timing_path>
		<timing_path>
			<name>gen_in_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_in_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
				<state>2</state>
				<source_loc>6257</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_in_vld</thread>
		<timing_path>
			<name>gen_in_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_in_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>active_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2913</delay>
				<port_name>w_vld</port_name>
			</path_node>
			<delay>0.4053</delay>
		</timing_path>
		<timing_path>
			<name>gen_in_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_in_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_in_vld</thread>
	</reg_ops>
	<loop>
		<id>79</id>
		<thread>gen_in_vld</thread>
		<source_path>../GaussFilter.cpp</source_path>
		<source_line>59</source_line>
		<source_loc>5860</source_loc>
		<loop>
			<id>80</id>
			<thread>gen_in_vld</thread>
			<source_path>../GaussFilter.cpp</source_path>
			<source_line>59</source_line>
			<source_loc>5860</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>79</id>
		<thread>gen_in_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>80</id>
			<thread>gen_in_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5860</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6260</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>44</opcode>
		<sub_loc>5860</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.17</path>
		<name>pre_sched</name>
		<thread>gen_fifo_in</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_fifo_in</thread>
		<value>2</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_fifo_in</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_fifo_in</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_fifo_in</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_fifo_in</thread>
		<io_op>
			<id>6261</id>
			<source_loc>5860</source_loc>
			<order>1</order>
			<sig_name>stall_fifo_1_stall_fifo_din</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_stall_fifo_din:stall_fifo_1_stall_fifo_din:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>291</id>
				<op_kind>input</op_kind>
				<object>stall_fifo_1_stall_fifo_din</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6262</id>
			<source_loc>6260</source_loc>
			<order>2</order>
			<sig_name>stall_fifo_1_w_data</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_w_data:stall_fifo_1_w_data:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>292</id>
				<op_kind>output</op_kind>
				<object>stall_fifo_1_w_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.17</path>
		<name>post_sched</name>
		<thread>gen_fifo_in</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_fifo_in</thread>
		<timing_path>
			<name>gen_fifo_in_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_in</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>stall_fifo_1_stall_fifo_din</port_name>
				<state>2</state>
				<source_loc>6261</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_in_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_in</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_stall_fifo_din</port_name>
				<state>2</state>
				<source_loc>6261</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>stall_fifo_1_w_data</port_name>
				<state>2</state>
				<source_loc>6262</source_loc>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_fifo_in</thread>
		<timing_path>
			<name>gen_fifo_in_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_in</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>stall_fifo_1_stall_fifo_din</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_in_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_in</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_stall_fifo_din</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>stall_fifo_1_w_data</port_name>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_fifo_in</thread>
	</reg_ops>
	<loop>
		<id>82</id>
		<thread>gen_fifo_in</thread>
		<source_path>../GaussFilter.cpp</source_path>
		<source_line>59</source_line>
		<source_loc>5860</source_loc>
		<loop>
			<id>83</id>
			<thread>gen_fifo_in</thread>
			<source_path>../GaussFilter.cpp</source_path>
			<source_line>59</source_line>
			<source_loc>5860</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>82</id>
		<thread>gen_fifo_in</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>83</id>
			<thread>gen_fifo_in</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5860</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_rgb_m_stalling</name>
		<time> 9.792</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_rgb_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stall_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_vld</name>
		<time> 9.672</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_busy</name>
		<time> 0.274</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_valid</name>
		<time> 9.792</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_rgb_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_rgb_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>read_start</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>r_busy</name>
		<time> 9.709</time>
	</stable_time>
	<stable_time>
		<name>stall_fifo_1_w_data</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>stall_fifo_1_r_data</name>
		<time> 0.174</time>
	</stable_time>
	<stable_time>
		<name>stall_fifo_1_stall_fifo_din</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>fifo_dsel</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>stall_fifo_1_stall_fifo_1_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>active_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>w_vld</name>
		<time> 9.709</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 18 threads, 164 ops.</summary>
	</phase_summary>
</tool_log>
