
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    selina.ece.northwestern.edu
Date:        Thu Feb 29 17:05:39 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/Demodulator/arctan.prjlog file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/Demodulator/rev_1/divider.srr"
Running: rev_1 in foreground

Running arctan|rev_1

Running Flow: compile (Compile) on arctan|rev_1
# Thu Feb 29 17:06:05 2024

Running Flow: compile_flow (Compile Process) on arctan|rev_1
# Thu Feb 29 17:06:05 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on arctan|rev_1
# Thu Feb 29 17:06:05 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/Demodulator/rev_1/synwork/divider_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/Demodulator/rev_1/divider.srs

compiler completed
# Thu Feb 29 17:06:09 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on arctan|rev_1
# Thu Feb 29 17:06:09 2024

multi_srs_gen completed
# Thu Feb 29 17:06:09 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/Demodulator/rev_1/synwork/divider_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/Demodulator/rev_1/divider.srs
Complete: Compile Process on arctan|rev_1

Running: premap (Premap) on arctan|rev_1
# Thu Feb 29 17:06:09 2024

premap completed with warnings
# Thu Feb 29 17:06:10 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on arctan|rev_1

Running Flow: map (Map) on arctan|rev_1
# Thu Feb 29 17:06:10 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on arctan|rev_1
# Thu Feb 29 17:06:10 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/Demodulator/rev_1/synwork/divider_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/Demodulator/rev_1/divider.srm

fpga_mapper completed with warnings
# Thu Feb 29 17:06:17 2024

Return Code: 1
Run Time:00h:00m:07s
Complete: Map on arctan|rev_1
Complete: Logic Synthesis on arctan|rev_1
0exit status=0
License checkin: synplifypremierdp
