// Seed: 2783473822
module module_0;
  logic id_1, id_2, id_3, id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd75
) (
    output tri1 id_0,
    input tri id_1,
    output uwire id_2,
    input wand id_3,
    input uwire id_4,
    input wand _id_5,
    input tri1 id_6,
    input wand id_7,
    output supply1 id_8,
    input tri0 id_9,
    output tri1 id_10,
    output wor id_11,
    output wor id_12,
    input wire id_13,
    input tri0 id_14,
    input tri0 id_15
);
  module_0 modCall_1 ();
  logic [1 'b0 : id_5] id_17;
  assign id_8 = id_13 ? 1'b0 : !id_7;
endmodule
