library (skywater_rxanlg_tt_25_1p000_0p900) {
    /* misc. attributes */
    technology (cmos);
    delay_model : table_lookup;
    library_features(report_delay_calculation, report_power_calculation);
    date : "Mon Feb 24 23:02:07 2020";
    comment : "Generated by bag3_liberty.";
    revision : "2020.0";
    in_place_swap_mode : "match_footprint";

    /* units */
    capacitive_load_unit(1, ff);
    voltage_unit : "1V";
    current_unit : "1mA";
    time_unit : "1ps";
    pulling_resistance_unit : "1kohm";
    leakage_power_unit : "1uW";

    /* delay thresholds */
    slew_derate_from_library : 1;
    input_threshold_pct_fall : 50;
    input_threshold_pct_rise : 50;
    output_threshold_pct_fall : 50;
    output_threshold_pct_rise : 50;
    slew_lower_threshold_pct_fall : 10;
    slew_lower_threshold_pct_rise : 10;
    slew_upper_threshold_pct_fall : 90;
    slew_upper_threshold_pct_rise : 90;

    /* default values */
    default_threshold_voltage_group : nom;
    default_fanout_load : 1;
    default_cell_leakage_power : 0;
    default_inout_pin_cap : 0;
    default_input_pin_cap : 0;
    default_output_pin_cap : 0;
    default_leakage_power_density : 0;
    default_max_transition : 5000;

    /* voltage types */
    voltage_map(VDDCORE, 1);
    input_voltage(VDDCORE) {
        vil : 0;
        vih : 1;
        vimin : 0;
        vimax : 1;
    }
    output_voltage(VDDCORE) {
        vol : 0;
        voh : 1;
        vomin : 0;
        vomax : 1;
    }

    voltage_map(VDDIO, 0.9);
    input_voltage(VDDIO) {
        vil : 0;
        vih : 0.9;
        vimin : 0;
        vimax : 0.9;
    }
    output_voltage(VDDIO) {
        vol : 0;
        voh : 0.9;
        vomin : 0;
        vomax : 0.9;
    }

    voltage_map(VSS, 0);

    /* operating conditions */
    operating_conditions ("tt_25_1p000_0p900") {
        process : 1.0;
        temperature : 25.0;
        voltage : 1;
        tree_type : "balanced_tree";
    }
    default_operating_conditions : tt_25_1p000_0p900;
    nom_process : 1.0;
    nom_temperature : 25.0;
    nom_voltage : 1;

    /* lookup tables */
    lu_table_template (CONSTRAINT) {
        variable_1 : constrained_pin_transition;
        variable_2 : related_pin_transition;
        index_1 ("20, 40, 160");
        index_2 ("20, 40, 160");
    }
    lu_table_template (DELAY) {
        variable_1 : input_net_transition;
        variable_2 : total_output_net_capacitance;
        index_1 ("20, 60, 120");
        index_2 ("1, 10, 40");
    }
    maxcap_lut_template (MAX_CAP) {
        variable_1 : frequency;
        index_1 ("5e-05, 0.0004, 0.0016");
    }
    lu_table_template (DRIVE_WVFM) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ("20, 40, 160");
        index_2 ("0, 0.5, 1");
    }

    /* normalized driver waveforms */
    normalized_driver_waveform(DRIVE_WVFM) {
        driver_waveform_name : "driver_waveform";
        index_1 ("20, 40, 160");
        index_2 ("0, 0.5, 1");
        values( \
            "0, 10, 20", \
            "0, 20, 40", \
            "0, 80, 160" \
        );
    }

    /* custom attributes */
    define(cell_description, cell, string);

    /* cells */
    cell (skywater_rxanlg) {
        /* attributes */
        cell_description : "AIB Receiver.";
        pin_opposite ("iopad", "iclkn");
        pin_opposite ("oclkp", "oclkn");
        pin_opposite ("por_vccl", "porb_vccl");

        /* supply pins */
        pg_pin (VDDCore) {
            pg_type : primary_power;
            voltage_name : VDDCORE;
            direction : inout;
            std_cell_main_rail : true;
        }
        pg_pin (VDDIO) {
            pg_type : primary_power;
            voltage_name : VDDIO;
            direction : inout;
        }
        pg_pin (VSS) {
            pg_type : primary_ground;
            voltage_name : VSS;
            direction : inout;
            std_cell_main_rail : true;
        }

        /* IO pins */
        pin (iopad) {
            direction : input;
            related_power_pin : VDDIO;
            related_ground_pin : VSS;
            input_voltage : VDDIO;
            driver_waveform_rise : "driver_waveform";
            driver_waveform_fall : "driver_waveform";
            capacitance : 6.881;
            fall_capacitance : 6.323;
            fall_capacitance_range(5.058, 7.587);
            rise_capacitance : 7.439;
            rise_capacitance_range(5.951, 8.926);
            max_transition : 120;
        } /* end pin iopad */

        pin (iclkn) {
            direction : input;
            related_power_pin : VDDIO;
            related_ground_pin : VSS;
            input_voltage : VDDIO;
            driver_waveform_rise : "driver_waveform";
            driver_waveform_fall : "driver_waveform";
            capacitance : 2.581;
            fall_capacitance : 2.39;
            fall_capacitance_range(1.912, 2.868);
            rise_capacitance : 2.772;
            rise_capacitance_range(2.218, 3.326);
            max_transition : 120;
        } /* end pin iclkn */

        pin (data_en) {
            direction : input;
            related_power_pin : VDDCore;
            related_ground_pin : VSS;
            input_voltage : VDDCORE;
            driver_waveform_rise : "driver_waveform";
            driver_waveform_fall : "driver_waveform";
            capacitance : 0.911;
            fall_capacitance : 0.862;
            fall_capacitance_range(0.6896, 1.034);
            rise_capacitance : 0.96;
            rise_capacitance_range(0.768, 1.152);
            max_transition : 120;
        } /* end pin data_en */

        pin (clk_en) {
            direction : input;
            related_power_pin : VDDCore;
            related_ground_pin : VSS;
            input_voltage : VDDCORE;
            driver_waveform_rise : "driver_waveform";
            driver_waveform_fall : "driver_waveform";
            capacitance : 0.911;
            fall_capacitance : 0.862;
            fall_capacitance_range(0.6896, 1.034);
            rise_capacitance : 0.96;
            rise_capacitance_range(0.768, 1.152);
            max_transition : 120;
        } /* end pin clk_en */

        pin (por) {
            direction : input;
            related_power_pin : VDDCore;
            related_ground_pin : VSS;
            input_voltage : VDDCORE;
            driver_waveform_rise : "driver_waveform";
            driver_waveform_fall : "driver_waveform";
            capacitance : 3.675;
            fall_capacitance : 3.53;
            fall_capacitance_range(2.824, 4.236);
            rise_capacitance : 3.82;
            rise_capacitance_range(3.056, 4.583);
            max_transition : 120;
        } /* end pin por */

        pin (oclkp) {
            direction : output;
            related_power_pin : VDDCore;
            related_ground_pin : VSS;
            output_voltage : VDDCORE;
            function : "iopad * clk_en";
            power_down_function : "!VDDCore+VSS";
            max_fanout : 20;
            max_capacitance : 4.81;
            min_capacitance : 0.4555;

            max_cap(MAX_CAP) {
                index_1 ("5e-05, 0.0004, 0.0016");
                values("4.81, 4.81, 4.81");
                }

            timing () {
                related_pin : "iopad";
                timing_type : combinational;
                sdf_cond : "clk_en===1'b1";
                when : "clk_en";
                timing_sense : positive_unate;

                cell_fall(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "2123, 2265, 2583", \
                        "2143, 2284, 2602", \
                        "2172, 2314, 2631" \
                    );
                } /* end data cell_fall */

                cell_rise(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "2032, 2492, 3989", \
                        "2052, 2512, 4010", \
                        "2081, 2541, 4039" \
                    );
                } /* end data cell_rise */

                fall_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "87.2, 265.6, 806.1", \
                        "87.2, 265.6, 806", \
                        "87.21, 265.6, 806.1" \
                    );
                } /* end data fall_transition */

                rise_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "164, 1049, 4021", \
                        "164, 1049, 4021", \
                        "164, 1049, 4021" \
                    );
                } /* end data rise_transition */
            } /* end timing combinational */
        } /* end pin oclkp */

        pin (oclkn) {
            direction : output;
            related_power_pin : VDDCore;
            related_ground_pin : VSS;
            output_voltage : VDDCORE;
            function : "iclkn * clk_en";
            power_down_function : "!VDDCore+VSS";
            max_fanout : 20;
            max_capacitance : 4.81;
            min_capacitance : 0.4555;

            max_cap(MAX_CAP) {
                index_1 ("5e-05, 0.0004, 0.0016");
                values("4.81, 4.81, 4.81");
                }

            timing () {
                related_pin : "iclkn";
                timing_type : combinational;
                sdf_cond : "clk_en===1'b1";
                when : "clk_en";
                timing_sense : positive_unate;

                cell_fall(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "2354, 2495, 2813", \
                        "2374, 2516, 2834", \
                        "2403, 2545, 2863" \
                    );
                } /* end data cell_fall */

                cell_rise(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "1795, 2256, 3753", \
                        "1815, 2275, 3773", \
                        "1844, 2305, 3802" \
                    );
                } /* end data cell_rise */

                fall_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "87.21, 265.6, 806.1", \
                        "87.21, 265.6, 806.1", \
                        "87.21, 265.6, 806.1" \
                    );
                } /* end data fall_transition */

                rise_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "163.6, 1049, 4021", \
                        "163.6, 1049, 4021", \
                        "163.6, 1049, 4021" \
                    );
                } /* end data rise_transition */
            } /* end timing combinational */
        } /* end pin oclkn */

        pin (odat) {
            direction : output;
            related_power_pin : VDDCore;
            related_ground_pin : VSS;
            output_voltage : VDDCORE;
            function : "iopad * data_en";
            power_down_function : "!VDDCore+VSS";
            max_fanout : 20;
            max_capacitance : 4.81;
            min_capacitance : 0.4555;

            max_cap(MAX_CAP) {
                index_1 ("5e-05, 0.0004, 0.0016");
                values("4.81, 4.81, 4.81");
                }

            timing () {
                related_pin : "iopad";
                timing_type : combinational;
                sdf_cond : "data_en===1'b1";
                when : "data_en";
                timing_sense : positive_unate;

                cell_fall(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "2223, 2366, 2684", \
                        "2241, 2384, 2703", \
                        "2270, 2413, 2731" \
                    );
                } /* end data cell_fall */

                cell_rise(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "2075, 2535, 4032", \
                        "2098, 2559, 4056", \
                        "2131, 2591, 4089" \
                    );
                } /* end data cell_rise */

                fall_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "87.28, 265.6, 806.1", \
                        "87.3, 265.6, 806.1", \
                        "87.29, 265.6, 806.1" \
                    );
                } /* end data fall_transition */

                rise_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "164, 1049, 4021", \
                        "164, 1049, 4021", \
                        "164, 1049, 4021" \
                    );
                } /* end data rise_transition */
            } /* end timing combinational */
        } /* end pin odat */

        pin (odat_async) {
            direction : output;
            related_power_pin : VDDCore;
            related_ground_pin : VSS;
            output_voltage : VDDCORE;
            function : "iopad * data_en";
            power_down_function : "!VDDCore+VSS";
            max_fanout : 20;
            max_capacitance : 21.95;
            min_capacitance : 0.4555;

            max_cap(MAX_CAP) {
                index_1 ("5e-05, 0.0004, 0.0016");
                values("21.95, 21.95, 21.95");
                }

            timing () {
                related_pin : "iopad";
                timing_type : combinational;
                sdf_cond : "data_en===1'b1";
                when : "data_en";
                timing_sense : positive_unate;

                cell_fall(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "2255, 2353, 2539", \
                        "2274, 2372, 2558", \
                        "2302, 2400, 2586" \
                    );
                } /* end data cell_fall */

                cell_rise(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "2623, 2743, 3119", \
                        "2647, 2766, 3142", \
                        "2679, 2799, 3175" \
                    );
                } /* end data cell_rise */

                fall_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "118.4, 218.9, 494", \
                        "118.4, 218.9, 494", \
                        "118.4, 218.9, 494" \
                    );
                } /* end data fall_transition */

                rise_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "76.02, 293, 1034", \
                        "76.03, 293, 1034", \
                        "76.03, 293, 1034" \
                    );
                } /* end data rise_transition */
            } /* end timing combinational */
        } /* end pin odat_async */

        pin (por_vccl) {
            direction : output;
            related_power_pin : VDDIO;
            related_ground_pin : VSS;
            output_voltage : VDDIO;
            function : "por";
            power_down_function : "!VDDIO+VSS";
            max_fanout : 20;
            max_capacitance : 27.67;
            min_capacitance : 0.4555;

            max_cap(MAX_CAP) {
                index_1 ("5e-05, 0.0004, 0.0016");
                values("27.67, 27.67, 27.67");
                }

            timing () {
                related_pin : "por";
                timing_type : combinational;
                timing_sense : positive_unate;

                cell_fall(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "1276, 1338, 1479", \
                        "1293, 1356, 1497", \
                        "1320, 1382, 1523" \
                    );
                } /* end data cell_fall */

                cell_rise(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "894.9, 988.6, 1259", \
                        "914, 1008, 1278", \
                        "942.4, 1036, 1306" \
                    );
                } /* end data cell_rise */

                fall_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "130.4, 206.5, 423.3", \
                        "130.4, 206.5, 423.3", \
                        "130.4, 206.5, 423.3" \
                    );
                } /* end data fall_transition */

                rise_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "144, 292.3, 801.8", \
                        "144, 292.3, 801.8", \
                        "143.9, 292.2, 801.7" \
                    );
                } /* end data rise_transition */
            } /* end timing combinational */
        } /* end pin por_vccl */

        pin (porb_vccl) {
            direction : output;
            related_power_pin : VDDIO;
            related_ground_pin : VSS;
            output_voltage : VDDIO;
            function : "!por";
            power_down_function : "!VDDIO+VSS";
            max_fanout : 20;
            max_capacitance : 20.05;
            min_capacitance : 0.4555;

            max_cap(MAX_CAP) {
                index_1 ("5e-05, 0.0004, 0.0016");
                values("20.05, 20.05, 20.05");
                }

            timing () {
                related_pin : "por";
                timing_type : combinational;
                timing_sense : negative_unate;

                cell_fall(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "1445, 1493, 1624", \
                        "1464, 1513, 1643", \
                        "1493, 1541, 1672" \
                    );
                } /* end data cell_fall */

                cell_rise(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "879.4, 962.7, 1231", \
                        "897.1, 980.4, 1248", \
                        "923.7, 1007, 1275" \
                    );
                } /* end data cell_rise */

                fall_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "194.4, 262.9, 478.2", \
                        "194.4, 262.9, 478.2", \
                        "194.4, 262.9, 478.2" \
                    );
                } /* end data fall_transition */

                rise_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "273.2, 425.5, 939.4", \
                        "273.2, 425.5, 939.4", \
                        "273.2, 425.5, 939.4" \
                    );
                } /* end data rise_transition */
            } /* end timing combinational */
        } /* end pin porb_vccl */
    } /* end cell skywater_rxanlg */
} /* end library skywater_rxanlg_tt_25_1p000_0p900 */
