// Seed: 3177875414
module module_0 ();
  always @(1 == id_1) id_1 = id_1;
  reg
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40;
  wire id_41;
  always @(posedge 1'b0 or posedge 1)
    #1 begin
      if (1 - 1) begin
        id_12 = {id_26{1}};
      end else begin
        if ((1'b0)) begin
          id_6 <= id_5;
        end
      end
    end
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output supply0 id_2,
    output tri id_3,
    output tri id_4,
    input tri0 id_5,
    input wire id_6,
    output tri0 id_7,
    input wire id_8,
    input supply1 id_9,
    input uwire id_10,
    input supply0 id_11,
    input wand id_12,
    input tri0 id_13,
    output wor id_14,
    input wire id_15,
    output uwire id_16
    , id_25,
    input tri1 id_17,
    input tri1 id_18,
    input supply1 id_19,
    output wor id_20,
    input uwire id_21,
    input tri1 id_22,
    output tri id_23
);
  assign id_7 = 1;
  wire id_26;
  module_0(); id_27(
      .id_0(), .id_1(1), .id_2(1 != 1), .id_3(1 < ~id_16), .id_4(1 == 1)
  );
endmodule
