[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2542386 heartbeat IPC: 3.933 cumulative IPC: 3.933 (Simulation time: 00 hr 05 min 05 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5051095 heartbeat IPC: 3.986 cumulative IPC: 3.96 (Simulation time: 00 hr 09 min 44 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 7559178 heartbeat IPC: 3.987 cumulative IPC: 3.969 (Simulation time: 00 hr 13 min 53 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 10066845 heartbeat IPC: 3.988 cumulative IPC: 3.973 (Simulation time: 00 hr 18 min 42 sec)
Warmup finished CPU 0 instructions: 50000003 cycles: 12577040 cumulative IPC: 3.975 (Simulation time: 00 hr 23 min 02 sec)
Warmup complete CPU 0 instructions: 50000003 cycles: 12577040 cumulative IPC: 3.975 (Simulation time: 00 hr 23 min 02 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 12577041 heartbeat IPC: 3.984 cumulative IPC: 4 (Simulation time: 00 hr 23 min 02 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 16129302 heartbeat IPC: 2.815 cumulative IPC: 2.815 (Simulation time: 00 hr 27 min 10 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 19647073 heartbeat IPC: 2.843 cumulative IPC: 2.829 (Simulation time: 00 hr 31 min 51 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 23129078 heartbeat IPC: 2.872 cumulative IPC: 2.843 (Simulation time: 00 hr 36 min 06 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 26613958 heartbeat IPC: 2.87 cumulative IPC: 2.85 (Simulation time: 00 hr 40 min 43 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 30095294 heartbeat IPC: 2.872 cumulative IPC: 2.854 (Simulation time: 00 hr 45 min 01 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 33576398 heartbeat IPC: 2.873 cumulative IPC: 2.857 (Simulation time: 00 hr 49 min 39 sec)
Heartbeat CPU 0 instructions: 120000017 cycles: 37062632 heartbeat IPC: 2.868 cumulative IPC: 2.859 (Simulation time: 00 hr 54 min 00 sec)
Heartbeat CPU 0 instructions: 130000020 cycles: 40536065 heartbeat IPC: 2.879 cumulative IPC: 2.861 (Simulation time: 00 hr 58 min 37 sec)
Heartbeat CPU 0 instructions: 140000022 cycles: 44020074 heartbeat IPC: 2.87 cumulative IPC: 2.862 (Simulation time: 01 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 34929495 cumulative IPC: 2.863 (Simulation time: 01 hr 07 min 50 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 34929495 cumulative IPC: 2.863 (Simulation time: 01 hr 07 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/625.x264_s-12B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.863 instructions: 100000000 cycles: 34929495
CPU 0 Branch Prediction Accuracy: 88.27% MPKI: 4.929 Average ROB Occupancy at Mispredict: 79.13
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.878
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00198
BRANCH_RETURN: 0.04868

cpu0->cpu0_STLB TOTAL        ACCESS:      26916 HIT:      26651 MISS:        265 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      26916 HIT:      26651 MISS:        265 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 717.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:      98300 HIT:      53301 MISS:      44999 MSHR_MERGE:       5073
cpu0->cpu0_L2C LOAD         ACCESS:      34570 HIT:      20461 MISS:      14109 MSHR_MERGE:        853
cpu0->cpu0_L2C RFO          ACCESS:       1008 HIT:        122 MISS:        886 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      61237 HIT:      31914 MISS:      29323 MSHR_MERGE:       4220
cpu0->cpu0_L2C WRITE        ACCESS:       1014 HIT:        773 MISS:        241 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        471 HIT:         31 MISS:        440 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      61258 ISSUED:      61237 USEFUL:       3118 USELESS:         76
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 84.16 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8605893 HIT:    8605852 MISS:         41 MSHR_MERGE:         11
cpu0->cpu0_L1I LOAD         ACCESS:    8605893 HIT:    8605852 MISS:         41 MSHR_MERGE:         11
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 194.7 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20311172 HIT:   20218569 MISS:      92603 MSHR_MERGE:      56584
cpu0->cpu0_L1D LOAD         ACCESS:   13926158 HIT:   13835410 MISS:      90748 MSHR_MERGE:      56208
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6384483 HIT:    6383107 MISS:       1376 MSHR_MERGE:        368
cpu0->cpu0_L1D TRANSLATION  ACCESS:        531 HIT:         52 MISS:        479 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 44.92 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7804013 HIT:    7804012 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    7804013 HIT:    7804012 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 750 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19239454 HIT:   19188686 MISS:      50768 MSHR_MERGE:      23853
cpu0->cpu0_DTLB LOAD         ACCESS:   19239454 HIT:   19188686 MISS:      50768 MSHR_MERGE:      23853
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.05 cycles
cpu0->LLC TOTAL        ACCESS:      40383 HIT:      21795 MISS:      18588 MSHR_MERGE:       4857
cpu0->LLC LOAD         ACCESS:      13256 HIT:       8111 MISS:       5145 MSHR_MERGE:       1468
cpu0->LLC RFO          ACCESS:        886 HIT:         12 MISS:        874 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      25103 HIT:      12951 MISS:      12152 MSHR_MERGE:       3389
cpu0->LLC WRITE        ACCESS:        698 HIT:        698 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        440 HIT:         23 MISS:        417 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 157.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         55
  ROW_BUFFER_MISS:      13676
  AVG DBUS CONGESTED CYCLE: 2.945
Channel 0 WQ ROW_BUFFER_HIT:          2
  ROW_BUFFER_MISS:         16
  FULL:          0
Channel 0 REFRESHES ISSUED:       2910
