# 🎓 Final Project – Digital Systems Laboratory

📍 **University of Aveiro**
🏆 **Grade: 18.3/20**

This project was developed using the Terasic DE2-115 FPGA on Quartus Prime.  

Feel free to explore the repository and reach out if you have any questions! 🚀 
