

================================================================
== Vitis HLS Report for 'Loop_1_proc1_Pipeline_loadA'
================================================================
* Date:           Wed Apr 12 06:54:09 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.731 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadA   |       64|       64|         2|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Arows, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 9 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.48ns)   --->   "%icmp_ln14 = icmp_eq  i7 %i_2, i7 64" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 11 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.87ns)   --->   "%add_ln14 = add i7 %i_2, i7 1" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 13 'add' 'add_ln14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %VITIS_LOOP_16_1, void %if.end.loopexit.exitStub" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 14 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln14 = store i7 %add_ln14, i7 %i" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 15 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.73>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i_2" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 16 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [LabB/BlockMatrix_design.cpp:15]   --->   Operation 17 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.47ns)   --->   "%Arows_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %Arows" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'read' 'Arows_read' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i512 %Arows_read" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 448, i32 479" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 480, i32 511" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'partselect' 'trunc_ln145_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 32, i32 63" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 64, i32 95" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 96, i32 127" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 128, i32 159" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 160, i32 191" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 192, i32 223" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 224, i32 255" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 256, i32 287" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 288, i32 319" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 320, i32 351" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 352, i32 383" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 384, i32 415" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 416, i32 447" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 35 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %trunc_ln145, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 36 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 37 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_1, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 38 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 39 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_2, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 40 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 41 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_3, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 42 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 43 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_4, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 44 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 45 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_5, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 46 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 47 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_6, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 48 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 49 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_7, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 50 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 51 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_8, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 52 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 53 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_9, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 54 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 55 'getelementptr' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_s, i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 56 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 57 'getelementptr' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_10, i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 58 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 59 'getelementptr' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_11, i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 60 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 61 'getelementptr' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_12, i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 62 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 63 'getelementptr' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %trunc_ln145_s, i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 64 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 65 'getelementptr' 'blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %trunc_ln145_1, i6 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 66 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.cond" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 67 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.46ns
The critical path consists of the following:
	'alloca' operation ('i') [18]  (0 ns)
	'load' operation ('i', LabB/BlockMatrix_design.cpp:14) on local variable 'i' [23]  (0 ns)
	'add' operation ('add_ln14', LabB/BlockMatrix_design.cpp:14) [27]  (1.87 ns)
	'store' operation ('store_ln14', LabB/BlockMatrix_design.cpp:14) of variable 'add_ln14', LabB/BlockMatrix_design.cpp:14 on local variable 'i' [81]  (1.59 ns)

 <State 2>: 6.73ns
The critical path consists of the following:
	fifo read operation ('Arows_read', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'Arows' (D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [32]  (3.48 ns)
	'store' operation ('store_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'trunc_ln145', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A' [50]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
