Starting process: 

Configuration data saved


SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Sat Aug 20 00:20:54 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/3.12/ispfpga/bin/lin64/scuba -w -n pll1 -lang vhdl -synth synplify -bus_exp 7 -bb -arch sa5p00 -type pll -fin 50 -fclkop 200 -fclkop_tol 2.0 -fclkos 100 -fclkos_tol 2.0 -phases 22.5 -fclkos2 50 -fclkos2_tol 2.0 -phases2 0 -fclkos3 24 -fclkos3_tol 2.0 -phases3 0 -phase_cntl DYNAMIC -lock -fb_mode 5 
    Circuit name     : pll1
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
	Inputs       : CLKI, PHASESEL[1:0], PHASEDIR, PHASESTEP, PHASELOADREG
	Outputs      : CLKOP, CLKOS, CLKOS2, CLKOS3, LOCK
    I/O buffer       : not inserted
    EDIF output      : pll1.edn
    VHDL output      : pll1.vhd
    VHDL template    : pll1_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : pll1.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: pll1.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


