#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec 15 12:46:35 2024
# Process ID: 12508
# Current directory: C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/FPGA/FPGA.runs/synth_1
# Command line: vivado.exe -log Module_Assignment.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Module_Assignment.tcl
# Log file: C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/FPGA/FPGA.runs/synth_1/Module_Assignment.vds
# Journal file: C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/FPGA/FPGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Module_Assignment.tcl -notrace
