

================================================================
== Vivado HLS Report for 'estimate_FR_2'
================================================================
* Date:           Wed Aug 18 15:32:46 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BIN
* Solution:       unroll_4
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.469|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   81|   81|   81|   81|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Unpack_count   |   12|   12|         3|          2|          1|     6|    yes   |
        |- FR_estimation  |   50|   50|         5|          2|          1|    24|    yes   |
        |- Pack_outputs   |   13|   13|         4|          2|          1|     6|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    234|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       24|      -|     996|    880|    -|
|Memory           |        4|      -|      56|     12|    0|
|Multiplexer      |        -|      -|       -|    927|    -|
|Register         |        -|      -|     235|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       28|      0|    1287|   2053|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       10|      0|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |estimate_FR_2_AXILiteS_s_axi_U  |estimate_FR_2_AXILiteS_s_axi  |       24|      0|  996|  880|    0|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |Total                           |                              |       24|      0|  996|  880|    0|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |FR_0_V_U   |estimate_FR_2_FR_0_V   |        0|  14|   3|    0|    24|    7|     1|          168|
    |FR_1_V_U   |estimate_FR_2_FR_0_V   |        0|  14|   3|    0|    24|    7|     1|          168|
    |FR_2_V_U   |estimate_FR_2_FR_0_V   |        0|  14|   3|    0|    24|    7|     1|          168|
    |FR_3_V_U   |estimate_FR_2_FR_0_V   |        0|  14|   3|    0|    24|    7|     1|          168|
    |cnt_0_V_U  |estimate_FR_2_cnt_0_V  |        1|   0|   0|    0|    24|    6|     1|          144|
    |cnt_1_V_U  |estimate_FR_2_cnt_0_V  |        1|   0|   0|    0|    24|    6|     1|          144|
    |cnt_2_V_U  |estimate_FR_2_cnt_0_V  |        1|   0|   0|    0|    24|    6|     1|          144|
    |cnt_3_V_U  |estimate_FR_2_cnt_0_V  |        1|   0|   0|    0|    24|    6|     1|          144|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                       |        4|  56|  12|    0|   192|   52|     8|         1248|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |FR_0_V_d0               |     +    |      0|  0|  15|           7|           7|
    |FR_1_V_d0               |     +    |      0|  0|  15|           7|           7|
    |FR_2_V_d0               |     +    |      0|  0|  15|           7|           7|
    |FR_3_V_d0               |     +    |      0|  0|  15|           7|           7|
    |add_ln12_fu_1131_p2     |     +    |      0|  0|  15|           3|           5|
    |add_ln19_fu_1175_p2     |     +    |      0|  0|  15|           7|           3|
    |add_ln31_fu_1535_p2     |     +    |      0|  0|  15|           5|           3|
    |add_ln700_1_fu_1236_p2  |     +    |      0|  0|  15|           6|           1|
    |add_ln700_2_fu_1243_p2  |     +    |      0|  0|  15|           6|           1|
    |add_ln700_3_fu_1250_p2  |     +    |      0|  0|  15|           6|           1|
    |add_ln700_fu_1229_p2    |     +    |      0|  0|  15|           6|           1|
    |icmp_ln12_fu_929_p2     |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln19_fu_1151_p2    |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln31_fu_1341_p2    |   icmp   |      0|  0|  11|           5|           5|
    |or_ln321_1_fu_1055_p2   |    or    |      0|  0|   5|           5|           2|
    |or_ln321_2_fu_1095_p2   |    or    |      0|  0|   5|           5|           2|
    |or_ln321_fu_1004_p2     |    or    |      0|  0|   5|           5|           1|
    |or_ln555_1_fu_1499_p2   |    or    |      0|  0|   5|           5|           2|
    |or_ln555_2_fu_1517_p2   |    or    |      0|  0|   5|           5|           2|
    |or_ln555_fu_1377_p2     |    or    |      0|  0|   5|           5|           1|
    |ap_enable_pp0           |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1           |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 234|         117|          76|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |FR_0_V_address0                 |  21|          4|    5|         20|
    |FR_0_V_address1                 |  15|          3|    5|         15|
    |FR_1_V_address0                 |  21|          4|    5|         20|
    |FR_1_V_address1                 |  15|          3|    5|         15|
    |FR_2_V_address0                 |  21|          4|    5|         20|
    |FR_2_V_address1                 |  15|          3|    5|         15|
    |FR_3_V_address0                 |  21|          4|    5|         20|
    |FR_3_V_address1                 |  15|          3|    5|         15|
    |ap_NS_fsm                       |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_i_0_0_phi_fu_910_p4  |   9|          2|    7|         14|
    |ap_phi_mux_j_0_0_phi_fu_886_p4  |   9|          2|    5|         10|
    |ap_phi_mux_k_0_0_phi_fu_921_p4  |   9|          2|    5|         10|
    |cnt_0_V_address0                |  38|          7|    5|         35|
    |cnt_0_V_address1                |  38|          7|    5|         35|
    |cnt_0_V_d0                      |  21|          4|    6|         24|
    |cnt_0_V_d1                      |  21|          4|    6|         24|
    |cnt_1_V_address0                |  38|          7|    5|         35|
    |cnt_1_V_address1                |  38|          7|    5|         35|
    |cnt_1_V_d0                      |  21|          4|    6|         24|
    |cnt_1_V_d1                      |  21|          4|    6|         24|
    |cnt_2_V_address0                |  38|          7|    5|         35|
    |cnt_2_V_address1                |  38|          7|    5|         35|
    |cnt_2_V_d0                      |  21|          4|    6|         24|
    |cnt_2_V_d1                      |  21|          4|    6|         24|
    |cnt_3_V_address0                |  38|          7|    5|         35|
    |cnt_3_V_address1                |  38|          7|    5|         35|
    |cnt_3_V_d0                      |  21|          4|    6|         24|
    |cnt_3_V_d1                      |  21|          4|    6|         24|
    |counts_0_address0               |  15|          3|    3|          9|
    |counts_1_address0               |  15|          3|    3|          9|
    |counts_2_address0               |  15|          3|    3|          9|
    |counts_3_address0               |  15|          3|    3|          9|
    |i_0_0_reg_906                   |   9|          2|    7|         14|
    |j_0_0_reg_882                   |   9|          2|    5|         10|
    |k_0_0_reg_917                   |   9|          2|    5|         10|
    |outputs_0_address0              |  15|          3|    3|          9|
    |outputs_0_d0                    |  15|          3|   32|         96|
    |outputs_1_address0              |  15|          3|    3|          9|
    |outputs_1_d0                    |  15|          3|   32|         96|
    |outputs_2_address0              |  15|          3|    3|          9|
    |outputs_2_d0                    |  15|          3|   32|         96|
    |outputs_3_address0              |  15|          3|    3|          9|
    |outputs_3_d0                    |  15|          3|   32|         96|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 927|        181|  318|       1153|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |FR_0_V_load_2_reg_2015              |   7|   0|    7|          0|
    |FR_0_V_load_3_reg_2035              |   7|   0|    7|          0|
    |FR_1_V_load_2_reg_2020              |   7|   0|    7|          0|
    |FR_1_V_load_3_reg_2040              |   7|   0|    7|          0|
    |FR_2_V_load_2_reg_2025              |   7|   0|    7|          0|
    |FR_2_V_load_3_reg_2045              |   7|   0|    7|          0|
    |FR_3_V_load_2_reg_2030              |   7|   0|    7|          0|
    |FR_3_V_load_3_reg_2050              |   7|   0|    7|          0|
    |add_ln12_reg_1711                   |   5|   0|    5|          0|
    |add_ln19_reg_1756                   |   7|   0|    7|          0|
    |add_ln31_reg_2010                   |   5|   0|    5|          0|
    |ap_CS_fsm                           |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |cnt_0_V_addr_5_reg_1769             |   5|   0|    5|          0|
    |cnt_0_V_addr_6_reg_1814             |   5|   0|    5|          0|
    |cnt_1_V_addr_6_reg_1782             |   5|   0|    5|          0|
    |cnt_1_V_addr_7_reg_1819             |   5|   0|    5|          0|
    |cnt_2_V_addr_7_reg_1795             |   5|   0|    5|          0|
    |cnt_2_V_addr_8_reg_1824             |   5|   0|    5|          0|
    |cnt_3_V_addr_8_reg_1809             |   5|   0|    5|          0|
    |cnt_3_V_addr_9_reg_1829             |   5|   0|    5|          0|
    |i_0_0_reg_906                       |   7|   0|    7|          0|
    |icmp_ln12_reg_1637                  |   1|   0|    1|          0|
    |icmp_ln19_reg_1716                  |   1|   0|    1|          0|
    |icmp_ln19_reg_1716_pp1_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln31_reg_1834                  |   1|   0|    1|          0|
    |j_0_0_reg_882                       |   5|   0|    5|          0|
    |k_0_0_reg_917                       |   5|   0|    5|          0|
    |or_ln321_1_reg_1666                 |   4|   0|    5|          1|
    |or_ln321_2_reg_1691                 |   3|   0|    5|          2|
    |p_090_0217_0_reg_894                |   1|   0|    1|          0|
    |tmp_10_reg_1765                     |   1|   0|    1|          0|
    |tmp_10_reg_1765_pp1_iter1_reg       |   1|   0|    1|          0|
    |tmp_11_reg_1778                     |   1|   0|    1|          0|
    |tmp_11_reg_1778_pp1_iter1_reg       |   1|   0|    1|          0|
    |tmp_12_reg_1791                     |   1|   0|    1|          0|
    |tmp_12_reg_1791_pp1_iter1_reg       |   1|   0|    1|          0|
    |tmp_13_reg_1804                     |   1|   0|    1|          0|
    |tmp_13_reg_1804_pp1_iter1_reg       |   1|   0|    1|          0|
    |trunc_ln301_10_reg_1701             |   6|   0|    6|          0|
    |trunc_ln301_11_reg_1761             |   1|   0|    1|          0|
    |trunc_ln301_12_reg_1774             |   1|   0|    1|          0|
    |trunc_ln301_13_reg_1787             |   1|   0|    1|          0|
    |trunc_ln301_14_reg_1800             |   1|   0|    1|          0|
    |trunc_ln301_6_reg_1661              |   6|   0|    6|          0|
    |trunc_ln301_7_reg_1671              |   6|   0|    6|          0|
    |trunc_ln301_8_reg_1676              |   6|   0|    6|          0|
    |trunc_ln301_9_reg_1686              |   6|   0|    6|          0|
    |trunc_ln301_s_reg_1696              |   6|   0|    6|          0|
    |trunc_ln302_2_reg_1681              |   6|   0|    6|          0|
    |trunc_ln302_3_reg_1706              |   6|   0|    6|          0|
    |zext_ln20_reg_1720                  |   5|   0|   64|         59|
    |zext_ln20_reg_1720_pp1_iter1_reg    |   5|   0|   64|         59|
    |zext_ln36_1_reg_1858                |   3|   0|   64|         61|
    |zext_ln36_1_reg_1858_pp2_iter1_reg  |   3|   0|   64|         61|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 235|   0|  478|        243|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   10|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   10|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs | estimate_FR_2 | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | estimate_FR_2 | return value |
|interrupt               | out |    1| ap_ctrl_hs | estimate_FR_2 | return value |
+------------------------+-----+-----+------------+---------------+--------------+

