{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 01:18:41 2022 " "Info: Processing started: Thu Sep 15 01:18:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off logic_AB -c logic_AB --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off logic_AB -c logic_AB --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[2\] F\[2\] 12.139 ns Longest " "Info: Longest tpd from source pin \"A\[2\]\" to destination pin \"F\[2\]\" is 12.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns A\[2\] 1 PIN PIN_D17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D17; Fanout = 1; PIN Node = 'A\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "logic_AB.bdf" "" { Schematic "G:/mywork/CPU_8/8choose1/logic_AB/logic_AB.bdf" { { 48 8 176 64 "A\[7..0\]" "" } { 40 256 296 56 "A\[0\]" "" } { 72 256 296 88 "A\[1\]" "" } { 104 256 296 120 "A\[2\]" "" } { 136 256 296 152 "A\[3\]" "" } { 328 256 296 344 "A\[4\]" "" } { 360 256 296 376 "A\[5\]" "" } { 424 256 296 440 "A\[7\]" "" } { 392 256 296 408 "A\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.413 ns) 6.065 ns 74181:inst\|55 2 COMB LCCOMB_X46_Y35_N16 1 " "Info: 2: + IC(4.812 ns) + CELL(0.413 ns) = 6.065 ns; Loc. = LCCOMB_X46_Y35_N16; Fanout = 1; COMB Node = '74181:inst\|55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.225 ns" { A[2] 74181:inst|55 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74181.bdf" { { 672 808 872 712 "55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.276 ns) + CELL(2.798 ns) 12.139 ns F\[2\] 3 PIN PIN_AE19 0 " "Info: 3: + IC(3.276 ns) + CELL(2.798 ns) = 12.139 ns; Loc. = PIN_AE19; Fanout = 0; PIN Node = 'F\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.074 ns" { 74181:inst|55 F[2] } "NODE_NAME" } } { "logic_AB.bdf" "" { Schematic "G:/mywork/CPU_8/8choose1/logic_AB/logic_AB.bdf" { { 400 536 712 416 "F\[7..0\]" "" } { 120 416 464 136 "F\[0\]" "" } { 136 416 456 152 "F\[1\]" "" } { 152 416 464 168 "F\[2\]" "" } { 168 416 464 184 "F\[3\]" "" } { 408 416 456 424 "F\[4\]" "" } { 424 416 456 440 "F\[5\]" "" } { 440 416 456 456 "F\[6\]" "" } { 456 416 456 472 "F\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.051 ns ( 33.37 % ) " "Info: Total cell delay = 4.051 ns ( 33.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.088 ns ( 66.63 % ) " "Info: Total interconnect delay = 8.088 ns ( 66.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.139 ns" { A[2] 74181:inst|55 F[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.139 ns" { A[2] {} A[2]~combout {} 74181:inst|55 {} F[2] {} } { 0.000ns 0.000ns 4.812ns 3.276ns } { 0.000ns 0.840ns 0.413ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 01:18:41 2022 " "Info: Processing ended: Thu Sep 15 01:18:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
