PPA Report for clk_gen_with_enable.v (Module: clk_gen_with_enable)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 71
FF Count: 16
IO Count: 36
Cell Count: 187

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 197.89 MHz
End-to-End Path Delay: 4.622 ns
Reg-to-Reg Critical Path Delay: 4.708 ns

POWER METRICS:
-------------
Total Power Consumption: 0.465 W
