// Seed: 1386586107
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_16;
  id_17(
      id_2, id_1, id_9, 1
  );
  assign id_4 = ~id_7;
  id_18(
      id_1 && 1
  );
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  tri0 id_3;
  always @(posedge 1 or {(1'd0), 1'h0, 1'b0, id_0, 1'b0, 1'b0, 1, id_3} - id_0) id_1 <= id_0;
  always id_1.id_0 = 1;
  wire id_4, id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4, id_3, id_5, id_4, id_5, id_3, id_5, id_4, id_4, id_4
  );
endmodule
