Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Apr  3 13:46:04 2019
| Host         : tayler-arch running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file board_control_sets_placed.rpt
| Design       : board
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |              23 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              68 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+-------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal             |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG | RESET_DBNCR/E[0]                      |                   |                4 |              4 |
|  clk_IBUF_BUFG |                                       |                   |                3 |              5 |
|  clk_IBUF_BUFG | CORDIC1/CONTROLLER1/index_reg[0]_0[0] | START_DBNCR/SS[0] |                5 |              8 |
|  clk_IBUF_BUFG |                                       | RESET_DBNCR/AS[0] |                8 |             23 |
|  clk_IBUF_BUFG | RESET_DBNCR/count[31]_i_1_n_0         |                   |               12 |             32 |
|  clk_IBUF_BUFG | START_DBNCR/count[31]_i_1__0_n_0      |                   |               13 |             32 |
|  clk_IBUF_BUFG | CORDIC1/CONTROLLER1/E[0]              | RESET_DBNCR/AS[0] |               28 |             48 |
+----------------+---------------------------------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 5      |                     1 |
| 8      |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


