Timing Analyzer report for HDMITest
Wed Jan 01 21:19:39 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'HvSync:HVS1|animate'
 14. Slow 1200mV 85C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'HvSync:HVS1|animate'
 16. Slow 1200mV 85C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Setup: 'HvSync:HVS1|animate'
 27. Slow 1200mV 0C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Hold: 'HvSync:HVS1|animate'
 29. Slow 1200mV 0C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Setup: 'HvSync:HVS1|animate'
 39. Fast 1200mV 0C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'
 40. Fast 1200mV 0C Model Hold: 'HvSync:HVS1|animate'
 41. Fast 1200mV 0C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'
 42. Fast 1200mV 0C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Output Ports
 57. Unconstrained Output Ports
 58. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; HDMITest                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.7%      ;
;     Processor 3            ;   7.0%      ;
;     Processor 4            ;   2.5%      ;
;     Processors 5-8         ;   1.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk                                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk }                                              ;
; HvSync:HVS1|animate                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { HvSync:HVS1|animate }                              ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.716 ; 25.18 MHz  ; 0.000 ; 19.858 ; 50.00      ; 280       ; 141         ;       ;        ;           ;            ; false    ; clk    ; pxlc|altpll_component|auto_generated|pll1|inclk[0] ; { pxlc|altpll_component|auto_generated|pll1|clk[0] } ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 3.971  ; 251.83 MHz ; 0.000 ; 1.985  ; 50.00      ; 28        ; 141         ;       ;        ;           ;            ; false    ; clk    ; pxlc|altpll_component|auto_generated|pll1|inclk[0] ; { pxlc|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                               ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; 75.84 MHz  ; 75.84 MHz       ; pxlc|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 276.24 MHz ; 276.24 MHz      ; HvSync:HVS1|animate                              ;                                                ;
; 526.04 MHz ; 500.0 MHz       ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; -14.902 ; -324.771      ;
; HvSync:HVS1|animate                              ; -2.620  ; -139.020      ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 2.062   ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; HvSync:HVS1|animate                              ; 0.343 ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.358 ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.361 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; HvSync:HVS1|animate                              ; -1.000 ; -74.000       ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 1.732  ; 0.000         ;
; clk                                              ; 9.835  ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 19.605 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                     ;
+---------+-------------------------------------------+-----------------------------+---------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                     ; Launch Clock        ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-----------------------------+---------------------+--------------------------------------------------+--------------+------------+------------+
; -14.902 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.975     ; 12.876     ;
; -14.857 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.983     ; 12.823     ;
; -14.815 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.965     ; 12.799     ;
; -14.815 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.965     ; 12.799     ;
; -14.815 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.965     ; 12.799     ;
; -14.814 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.965     ; 12.798     ;
; -14.814 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.965     ; 12.798     ;
; -14.813 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.965     ; 12.797     ;
; -14.812 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.965     ; 12.796     ;
; -14.811 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.965     ; 12.795     ;
; -14.810 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.965     ; 12.794     ;
; -14.808 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|blue[5]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.965     ; 12.792     ;
; -14.808 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[2] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.965     ; 12.792     ;
; -14.807 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[0]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.965     ; 12.791     ;
; -14.805 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[7]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.965     ; 12.789     ;
; -14.804 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[0] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.965     ; 12.788     ;
; -14.801 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[1]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.965     ; 12.785     ;
; -14.799 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|blue[2]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.975     ; 12.773     ;
; -14.798 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|blue[1]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.975     ; 12.772     ;
; -14.785 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.972     ; 12.762     ;
; -14.772 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.972     ; 12.749     ;
; -14.770 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.746     ;
; -14.770 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.746     ;
; -14.770 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.746     ;
; -14.769 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.745     ;
; -14.769 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.745     ;
; -14.768 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.744     ;
; -14.767 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.743     ;
; -14.766 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.742     ;
; -14.765 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.741     ;
; -14.763 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|blue[5]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.739     ;
; -14.763 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[2] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.739     ;
; -14.762 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[0]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.738     ;
; -14.760 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[7]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.736     ;
; -14.759 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[0] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.735     ;
; -14.756 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[1]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.732     ;
; -14.754 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.983     ; 12.720     ;
; -14.754 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|blue[2]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.983     ; 12.720     ;
; -14.753 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|blue[1]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.983     ; 12.719     ;
; -14.726 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.972     ; 12.703     ;
; -14.708 ; speedCluster:SPEED1|rectangle:sP10mR|y[2] ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.983     ; 12.674     ;
; -14.698 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.685     ;
; -14.698 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.685     ;
; -14.698 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.685     ;
; -14.697 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.684     ;
; -14.697 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.684     ;
; -14.696 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.683     ;
; -14.695 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.682     ;
; -14.694 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.681     ;
; -14.693 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.680     ;
; -14.691 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|blue[5]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.678     ;
; -14.691 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[2] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.678     ;
; -14.690 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[0]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.677     ;
; -14.688 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[7]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.675     ;
; -14.687 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[0] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.674     ;
; -14.685 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.672     ;
; -14.685 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.672     ;
; -14.685 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.672     ;
; -14.684 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[1]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.671     ;
; -14.684 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.671     ;
; -14.684 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.671     ;
; -14.683 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.670     ;
; -14.682 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|blue[2]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.972     ; 12.659     ;
; -14.682 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.669     ;
; -14.681 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|blue[1]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.972     ; 12.658     ;
; -14.681 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.668     ;
; -14.680 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.667     ;
; -14.678 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|blue[5]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.665     ;
; -14.678 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[2] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.665     ;
; -14.677 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[0]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.664     ;
; -14.675 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[7]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.662     ;
; -14.674 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[0] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.661     ;
; -14.671 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[1]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.658     ;
; -14.669 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|blue[2]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.972     ; 12.646     ;
; -14.668 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|blue[1]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.972     ; 12.645     ;
; -14.667 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.643     ;
; -14.667 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.643     ;
; -14.667 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.643     ;
; -14.666 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.642     ;
; -14.666 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.642     ;
; -14.665 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.641     ;
; -14.664 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.640     ;
; -14.663 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.639     ;
; -14.662 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.638     ;
; -14.660 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|blue[5]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.636     ;
; -14.660 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[2] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.636     ;
; -14.659 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|red[0]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.635     ;
; -14.657 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|red[7]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.633     ;
; -14.656 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[0] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.632     ;
; -14.653 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|red[1]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 12.629     ;
; -14.651 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|blue[2]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.983     ; 12.617     ;
; -14.650 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|blue[1]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.983     ; 12.616     ;
; -14.640 ; speedCluster:SPEED1|rectangle:sP7mR|y[2]  ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.970     ; 12.619     ;
; -14.639 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.626     ;
; -14.639 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.626     ;
; -14.639 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.626     ;
; -14.638 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.625     ;
; -14.638 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.625     ;
; -14.637 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.624     ;
; -14.636 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.962     ; 12.623     ;
+---------+-------------------------------------------+-----------------------------+---------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'HvSync:HVS1|animate'                                                                                                                                    ;
+--------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -2.620 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[7]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.071     ; 3.544      ;
; -2.425 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 3.357      ;
; -2.400 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[7]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 3.332      ;
; -2.358 ; speedCluster:SPEED1|rectangle:sP7mR|x[8]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 3.290      ;
; -2.329 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.080     ; 3.244      ;
; -2.327 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[4]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.077     ; 3.245      ;
; -2.299 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[6]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.089     ; 3.205      ;
; -2.293 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[5]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.071     ; 3.217      ;
; -2.289 ; speedCluster:SPEED1|rectangle:sP7mR|x[1]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 3.221      ;
; -2.242 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[1]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.071     ; 3.166      ;
; -2.234 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[5]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.089     ; 3.140      ;
; -2.220 ; speedCluster:SPEED1|rectangle:sP10mR|y[7]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.064     ; 3.151      ;
; -2.214 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.080     ; 3.129      ;
; -2.204 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.258      ; 3.457      ;
; -2.202 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[4]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.261      ; 3.458      ;
; -2.194 ; speedCluster:SPEED1|rectangle:sP7mR|x[9]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 3.126      ;
; -2.184 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.077     ; 3.102      ;
; -2.182 ; speedCluster:SPEED1|rectangle:sP10mR|y[2]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.064     ; 3.113      ;
; -2.171 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 3.103      ;
; -2.165 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.065     ; 3.095      ;
; -2.164 ; speedCluster:SPEED1|rectangle:sP10mR|y[4]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.064     ; 3.095      ;
; -2.151 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 3.083      ;
; -2.136 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[4]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.071     ; 3.060      ;
; -2.134 ; speedCluster:SPEED1|rectangle:sP7mR|x[4]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 3.066      ;
; -2.125 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[3]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.071     ; 3.049      ;
; -2.118 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[6]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.071     ; 3.042      ;
; -2.113 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.430     ; 2.678      ;
; -2.105 ; speedCluster:SPEED1|rectangle:sP7mR|y[8]   ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.424     ; 2.676      ;
; -2.105 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.089     ; 3.011      ;
; -2.104 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.092     ; 3.007      ;
; -2.097 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[8]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.071     ; 3.021      ;
; -2.096 ; speedCluster:SPEED1|rectangle:sP7mR|x[7]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 3.028      ;
; -2.096 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.261      ; 3.352      ;
; -2.093 ; speedCluster:SPEED1|rectangle:sP10mR|y[6]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.064     ; 3.024      ;
; -2.089 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.258      ; 3.342      ;
; -2.073 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[5]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 3.005      ;
; -2.067 ; speedCluster:SPEED1|rectangle:sP5mR|y[4]   ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.080     ; 2.982      ;
; -2.059 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.261      ; 3.315      ;
; -2.055 ; speedCluster:SPEED1|rectangle:sP5mR|x[9]   ; speedCluster:SPEED1|rectangle:sP5mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.429     ; 2.621      ;
; -2.054 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[4]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 2.986      ;
; -2.051 ; speedCluster:SPEED1|rectangle:sP10mR|x[2]  ; speedCluster:SPEED1|rectangle:sP10mR|x[6]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.426     ; 2.620      ;
; -2.043 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 2.975      ;
; -2.039 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]   ; speedCluster:SPEED1|rectangle:sP7mR|y[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.065     ; 2.969      ;
; -2.030 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[6]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 2.962      ;
; -2.028 ; speedCluster:SPEED1|rectangle:sP7mR|x[6]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 2.960      ;
; -2.025 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.071     ; 2.949      ;
; -2.023 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[2]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.071     ; 2.947      ;
; -2.014 ; speedCluster:SPEED1|rectangle:sP10mR|y[1]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.064     ; 2.945      ;
; -2.010 ; speedCluster:SPEED1|rectangle:sP5mR|y[6]   ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.077     ; 2.928      ;
; -2.003 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[8]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 2.935      ;
; -2.001 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.080     ; 2.916      ;
; -2.001 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[7]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.260      ; 3.256      ;
; -1.997 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.430     ; 2.562      ;
; -1.995 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.080     ; 2.910      ;
; -1.989 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.089     ; 2.895      ;
; -1.989 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[8]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.260      ; 3.244      ;
; -1.988 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[3]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.080     ; 2.903      ;
; -1.988 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.092     ; 2.891      ;
; -1.988 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[3]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.258      ; 3.241      ;
; -1.986 ; speedCluster:SPEED1|rectangle:sP10mR|x[2]  ; speedCluster:SPEED1|rectangle:sP10mR|x[5]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.426     ; 2.555      ;
; -1.986 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.258      ; 3.239      ;
; -1.983 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.089     ; 2.889      ;
; -1.982 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 2.914      ;
; -1.979 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.064     ; 2.910      ;
; -1.977 ; speedCluster:SPEED1|rectangle:sP10mR|y[8]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 2.909      ;
; -1.969 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[3]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.065     ; 2.899      ;
; -1.969 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[1]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.067     ; 2.897      ;
; -1.969 ; speedCluster:SPEED1|rectangle:sP5mR|y[2]   ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.080     ; 2.884      ;
; -1.961 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 2.893      ;
; -1.960 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.064     ; 2.891      ;
; -1.960 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|x[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.288      ; 3.243      ;
; -1.959 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.258      ; 3.212      ;
; -1.950 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.077     ; 2.868      ;
; -1.948 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[4]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.074     ; 2.869      ;
; -1.942 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.064     ; 2.873      ;
; -1.929 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.065     ; 2.859      ;
; -1.917 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 2.849      ;
; -1.915 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x[3]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.064     ; 2.846      ;
; -1.905 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[3]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 2.837      ;
; -1.903 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.071     ; 2.827      ;
; -1.892 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[4]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.066     ; 2.821      ;
; -1.890 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.089     ; 2.796      ;
; -1.885 ; speedCluster:SPEED1|rectangle:sP10mR|y[4]  ; speedCluster:SPEED1|rectangle:sP10mR|y[7]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.064     ; 2.816      ;
; -1.879 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[1]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 2.811      ;
; -1.879 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.080     ; 2.794      ;
; -1.878 ; speedCluster:SPEED1|rectangle:sP7mR|x[1]   ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.062     ; 2.811      ;
; -1.876 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.258      ; 3.129      ;
; -1.872 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[2]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.260      ; 3.127      ;
; -1.870 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.258      ; 3.123      ;
; -1.857 ; speedCluster:SPEED1|rectangle:sP10mR|x[2]  ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.426     ; 2.426      ;
; -1.851 ; speedCluster:SPEED1|rectangle:sP5mR|y[8]   ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.077     ; 2.769      ;
; -1.850 ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.288      ; 3.133      ;
; -1.845 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.064     ; 2.776      ;
; -1.843 ; speedCluster:SPEED1|rectangle:sP7mR|x[11]  ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 2.775      ;
; -1.835 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[2]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 2.767      ;
; -1.835 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.077     ; 2.753      ;
; -1.825 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.064     ; 2.756      ;
; -1.813 ; speedCluster:SPEED1|rectangle:sP5mR|x_dir  ; speedCluster:SPEED1|rectangle:sP5mR|x[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.289      ; 3.097      ;
; -1.812 ; speedCluster:SPEED1|rectangle:sP10mR|y[3]  ; speedCluster:SPEED1|rectangle:sP10mR|y[7]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.064     ; 2.743      ;
; -1.809 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.063     ; 2.741      ;
+--------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.062 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.555     ; 1.349      ;
; 2.070 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.834      ;
; 2.072 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.832      ;
; 2.072 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.832      ;
; 2.086 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.555     ; 1.325      ;
; 2.099 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.805      ;
; 2.140 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.164     ; 1.662      ;
; 2.152 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.072     ; 1.742      ;
; 2.153 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.072     ; 1.741      ;
; 2.153 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.072     ; 1.741      ;
; 2.153 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.072     ; 1.741      ;
; 2.153 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.072     ; 1.741      ;
; 2.154 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.072     ; 1.740      ;
; 2.156 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.072     ; 1.738      ;
; 2.157 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.072     ; 1.737      ;
; 2.157 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.072     ; 1.737      ;
; 2.217 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.555     ; 1.194      ;
; 2.263 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.158     ; 1.545      ;
; 2.363 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.541      ;
; 2.364 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.540      ;
; 2.364 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.540      ;
; 2.364 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.540      ;
; 2.365 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.539      ;
; 2.366 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.538      ;
; 2.381 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.520      ;
; 2.384 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.517      ;
; 2.385 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.516      ;
; 2.387 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.514      ;
; 2.388 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.150     ; 1.428      ;
; 2.390 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.511      ;
; 2.394 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.507      ;
; 2.399 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.072     ; 1.495      ;
; 2.414 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.150     ; 1.402      ;
; 2.415 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.158     ; 1.393      ;
; 2.564 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.158     ; 1.244      ;
; 2.656 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.158     ; 1.152      ;
; 2.660 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.152      ;
; 2.663 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.149      ;
; 2.670 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.158     ; 1.138      ;
; 2.677 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.158     ; 1.131      ;
; 2.684 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.217      ;
; 2.686 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.126      ;
; 2.688 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.124      ;
; 2.689 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.123      ;
; 2.692 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.120      ;
; 2.702 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.110      ;
; 2.705 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.107      ;
; 2.711 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.101      ;
; 2.711 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.101      ;
; 2.713 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.099      ;
; 2.721 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.091      ;
; 2.747 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.065      ;
; 2.750 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.062      ;
; 2.754 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.058      ;
; 2.755 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.057      ;
; 2.780 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.121      ;
; 2.805 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.007      ;
; 2.822 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 0.990      ;
; 2.899 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.005      ;
; 2.903 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.001      ;
; 2.909 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.995      ;
; 2.911 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.993      ;
; 2.912 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.992      ;
; 2.912 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.992      ;
; 2.912 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.992      ;
; 2.912 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.992      ;
; 2.912 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.992      ;
; 2.914 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.990      ;
; 2.916 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.988      ;
; 2.916 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.988      ;
; 2.916 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.988      ;
; 2.916 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.988      ;
; 2.916 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.988      ;
; 2.918 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.986      ;
; 2.919 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.985      ;
; 2.931 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.973      ;
; 2.932 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.972      ;
; 2.938 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.966      ;
; 2.949 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.955      ;
; 2.966 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.938      ;
; 2.980 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.924      ;
; 3.032 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.872      ;
; 3.034 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.870      ;
; 3.038 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.866      ;
; 3.074 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.830      ;
; 3.077 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.827      ;
; 3.078 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.826      ;
; 3.180 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.724      ;
; 3.186 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.718      ;
; 3.191 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.713      ;
; 3.193 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.711      ;
; 3.214 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.690      ;
; 3.214 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.690      ;
; 3.215 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.689      ;
; 3.217 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.687      ;
; 3.217 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.687      ;
; 3.217 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.687      ;
; 3.218 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.686      ;
; 3.218 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.686      ;
; 3.245 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.659      ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'HvSync:HVS1|animate'                                                                                                                                    ;
+-------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.343 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 0.577      ;
; 0.357 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.577      ;
; 0.388 ; speedCluster:SPEED1|rectangle:sP7mR|x[11]  ; speedCluster:SPEED1|rectangle:sP7mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.608      ;
; 0.393 ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 0.627      ;
; 0.446 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.666      ;
; 0.501 ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 0.735      ;
; 0.514 ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 0.748      ;
; 0.517 ; speedCluster:SPEED1|rectangle:sP5mR|x[8]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.101      ;
; 0.525 ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 0.744      ;
; 0.550 ; speedCluster:SPEED1|rectangle:sP5mR|x_dir  ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.134      ;
; 0.554 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.428      ; 1.139      ;
; 0.557 ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 0.791      ;
; 0.568 ; speedCluster:SPEED1|rectangle:sP7mR|x[10]  ; speedCluster:SPEED1|rectangle:sP7mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.788      ;
; 0.569 ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.789      ;
; 0.570 ; speedCluster:SPEED1|rectangle:sP10mR|x[9]  ; speedCluster:SPEED1|rectangle:sP10mR|x[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 0.789      ;
; 0.573 ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 0.807      ;
; 0.573 ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.793      ;
; 0.574 ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 0.808      ;
; 0.575 ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 0.809      ;
; 0.578 ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 0.812      ;
; 0.589 ; speedCluster:SPEED1|rectangle:sP10mR|x[1]  ; speedCluster:SPEED1|rectangle:sP10mR|x[1]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 0.808      ;
; 0.589 ; speedCluster:SPEED1|rectangle:sP5mR|x[2]   ; speedCluster:SPEED1|rectangle:sP5mR|x[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.809      ;
; 0.590 ; speedCluster:SPEED1|rectangle:sP5mR|x[8]   ; speedCluster:SPEED1|rectangle:sP5mR|x[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.810      ;
; 0.590 ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.810      ;
; 0.591 ; speedCluster:SPEED1|rectangle:sP10mR|x[4]  ; speedCluster:SPEED1|rectangle:sP10mR|x[4]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; speedCluster:SPEED1|rectangle:sP7mR|y[5]   ; speedCluster:SPEED1|rectangle:sP7mR|y[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.812      ;
; 0.592 ; speedCluster:SPEED1|rectangle:sP5mR|x[7]   ; speedCluster:SPEED1|rectangle:sP5mR|x[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.812      ;
; 0.594 ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 0.813      ;
; 0.596 ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.816      ;
; 0.599 ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 0.818      ;
; 0.601 ; speedCluster:SPEED1|rectangle:sP10mR|x[3]  ; speedCluster:SPEED1|rectangle:sP10mR|x[3]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 0.820      ;
; 0.612 ; speedCluster:SPEED1|rectangle:sP5mR|x[7]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.196      ;
; 0.616 ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.200      ;
; 0.618 ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.202      ;
; 0.619 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]   ; speedCluster:SPEED1|rectangle:sP7mR|x[0]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.839      ;
; 0.627 ; speedCluster:SPEED1|rectangle:sP5mR|x[8]   ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.211      ;
; 0.628 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.424      ; 1.209      ;
; 0.629 ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.213      ;
; 0.630 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.850      ;
; 0.633 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[1]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.853      ;
; 0.640 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.860      ;
; 0.641 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 0.875      ;
; 0.642 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.862      ;
; 0.644 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.864      ;
; 0.645 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 0.879      ;
; 0.656 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[1]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 0.875      ;
; 0.660 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 0.879      ;
; 0.661 ; speedCluster:SPEED1|rectangle:sP5mR|x_dir  ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.245      ;
; 0.662 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 0.881      ;
; 0.664 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 0.883      ;
; 0.687 ; speedCluster:SPEED1|rectangle:sP10mR|y[9]  ; speedCluster:SPEED1|rectangle:sP10mR|y[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.078      ; 0.922      ;
; 0.700 ; speedCluster:SPEED1|rectangle:sP10mR|y[10] ; speedCluster:SPEED1|rectangle:sP10mR|y[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.920      ;
; 0.702 ; speedCluster:SPEED1|rectangle:sP10mR|y[11] ; speedCluster:SPEED1|rectangle:sP10mR|y[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.922      ;
; 0.705 ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.289      ;
; 0.707 ; speedCluster:SPEED1|rectangle:sP7mR|x[9]   ; speedCluster:SPEED1|rectangle:sP7mR|x[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.927      ;
; 0.710 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 0.944      ;
; 0.712 ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 0.931      ;
; 0.713 ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 0.932      ;
; 0.720 ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.304      ;
; 0.722 ; speedCluster:SPEED1|rectangle:sP7mR|y[5]   ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.306      ;
; 0.722 ; speedCluster:SPEED1|rectangle:sP5mR|x[7]   ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.306      ;
; 0.724 ; speedCluster:SPEED1|rectangle:sP7mR|y[5]   ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.308      ;
; 0.728 ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.312      ;
; 0.732 ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.316      ;
; 0.733 ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 0.952      ;
; 0.733 ; speedCluster:SPEED1|rectangle:sP7mR|y[4]   ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.317      ;
; 0.734 ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.318      ;
; 0.739 ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.323      ;
; 0.742 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[8]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.326      ;
; 0.743 ; speedCluster:SPEED1|rectangle:sP10mR|y[7]  ; speedCluster:SPEED1|rectangle:sP10mR|y[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.428      ; 1.328      ;
; 0.747 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.424      ; 1.328      ;
; 0.749 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.424      ; 1.330      ;
; 0.755 ; speedCluster:SPEED1|rectangle:sP5mR|x[3]   ; speedCluster:SPEED1|rectangle:sP5mR|x[3]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 0.975      ;
; 0.788 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[3]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 1.007      ;
; 0.789 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[4]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 1.008      ;
; 0.797 ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; speedCluster:SPEED1|rectangle:sP7mR|y[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.381      ;
; 0.815 ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.399      ;
; 0.823 ; speedCluster:SPEED1|rectangle:sP10mR|y[8]  ; speedCluster:SPEED1|rectangle:sP10mR|y[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.428      ; 1.408      ;
; 0.830 ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.414      ;
; 0.834 ; speedCluster:SPEED1|rectangle:sP7mR|y[5]   ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.418      ;
; 0.843 ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.427      ;
; 0.843 ; speedCluster:SPEED1|rectangle:sP7mR|y[4]   ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.427      ;
; 0.844 ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.428      ;
; 0.844 ; speedCluster:SPEED1|rectangle:sP10mR|x[9]  ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.429      ;
; 0.845 ; speedCluster:SPEED1|rectangle:sP7mR|y[4]   ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.429      ;
; 0.845 ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 1.065      ;
; 0.846 ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 1.080      ;
; 0.848 ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 1.082      ;
; 0.850 ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 1.084      ;
; 0.852 ; speedCluster:SPEED1|rectangle:sP5mR|x[2]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.436      ;
; 0.857 ; speedCluster:SPEED1|rectangle:sP7mR|x[10]  ; speedCluster:SPEED1|rectangle:sP7mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 1.077      ;
; 0.858 ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 1.078      ;
; 0.860 ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 1.080      ;
; 0.861 ; speedCluster:SPEED1|rectangle:sP7mR|y[8]   ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 1.095      ;
; 0.862 ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 1.096      ;
; 0.864 ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.077      ; 1.098      ;
; 0.864 ; speedCluster:SPEED1|rectangle:sP5mR|x[7]   ; speedCluster:SPEED1|rectangle:sP5mR|x[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.063      ; 1.084      ;
; 0.873 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[7]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.427      ; 1.457      ;
+-------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.358 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.376 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.595      ;
; 0.386 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.605      ;
; 0.389 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.608      ;
; 0.393 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.612      ;
; 0.396 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.615      ;
; 0.479 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.698      ;
; 0.481 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.700      ;
; 0.481 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.700      ;
; 0.511 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.730      ;
; 0.511 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.730      ;
; 0.514 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.733      ;
; 0.552 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.773      ;
; 0.556 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.775      ;
; 0.567 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.786      ;
; 0.574 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.899      ;
; 0.576 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.795      ;
; 0.578 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.797      ;
; 0.580 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.799      ;
; 0.581 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.906      ;
; 0.583 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.908      ;
; 0.585 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.910      ;
; 0.585 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.910      ;
; 0.586 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.911      ;
; 0.586 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.911      ;
; 0.587 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.912      ;
; 0.587 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.912      ;
; 0.587 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.912      ;
; 0.587 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.912      ;
; 0.589 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.914      ;
; 0.589 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.914      ;
; 0.590 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.809      ;
; 0.590 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.809      ;
; 0.591 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.916      ;
; 0.591 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.916      ;
; 0.591 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.811      ;
; 0.593 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.812      ;
; 0.594 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.919      ;
; 0.608 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.827      ;
; 0.621 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.946      ;
; 0.623 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.948      ;
; 0.637 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.856      ;
; 0.652 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.871      ;
; 0.687 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.150      ; 1.008      ;
; 0.696 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.150      ; 1.017      ;
; 0.712 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.150      ; 1.033      ;
; 0.770 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.150      ; 1.091      ;
; 0.811 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.027      ;
; 0.852 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.157      ; 1.180      ;
; 0.867 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.083      ;
; 0.871 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.150      ; 1.192      ;
; 0.962 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.157      ; 1.290      ;
; 1.026 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.150      ; 1.347      ;
; 1.061 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.277      ;
; 1.067 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.283      ;
; 1.071 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.287      ;
; 1.083 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.299      ;
; 1.083 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.299      ;
; 1.089 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.305      ;
; 1.112 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.144      ; 1.427      ;
; 1.128 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.231     ; 1.068      ;
; 1.155 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.374      ;
; 1.155 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.374      ;
; 1.156 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.375      ;
; 1.158 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.377      ;
; 1.158 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.377      ;
; 1.159 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.400      ;
; 1.162 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.381      ;
; 1.217 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.231     ; 1.157      ;
; 1.255 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.231     ; 1.195      ;
; 1.349 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.590      ;
; 1.352 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.593      ;
; 1.353 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.594      ;
; 1.354 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.595      ;
; 1.354 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.595      ;
; 1.355 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.596      ;
; 1.355 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.596      ;
; 1.356 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.597      ;
; 1.357 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.598      ;
; 1.374 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.593      ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.361 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.382 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.389 ; HvSync:HVS1|CounterY[11]                                     ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.410 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.628      ;
; 0.559 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.561 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.780      ;
; 0.563 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.781      ;
; 0.567 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.786      ;
; 0.570 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; HvSync:HVS1|CounterX[10]                                     ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.588 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.589 ; HvSync:HVS1|CounterX[4]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.591 ; HvSync:HVS1|CounterX[7]                                      ; HvSync:HVS1|CounterX[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.811      ;
; 0.641 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.860      ;
; 0.642 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.861      ;
; 0.648 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.867      ;
; 0.833 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.052      ;
; 0.835 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.054      ;
; 0.835 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.053      ;
; 0.845 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.849 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.851 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.070      ;
; 0.851 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.069      ;
; 0.852 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.071      ;
; 0.853 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.071      ;
; 0.858 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; HvSync:HVS1|CounterY[0]                                      ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; HvSync:HVS1|CounterX[8]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; HvSync:HVS1|CounterX[10]                                     ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; HvSync:HVS1|CounterX[8]                                      ; HvSync:HVS1|CounterX[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.867 ; HvSync:HVS1|CounterX[9]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.086      ;
; 0.874 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.093      ;
; 0.879 ; HvSync:HVS1|CounterX[4]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.945 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.164      ;
; 0.945 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.163      ;
; 0.947 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.166      ;
; 0.947 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.165      ;
; 0.955 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.956 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.957 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.176      ;
; 0.958 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.958 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.958 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.970 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.189      ;
; 0.970 ; HvSync:HVS1|CounterX[8]                                      ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.189      ;
; 0.971 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.190      ;
; 0.972 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.973 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; HvSync:HVS1|CounterY[0]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.974 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.193      ;
; 0.974 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.193      ;
; 0.975 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.194      ;
; 0.975 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.194      ;
; 0.975 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.194      ;
; 0.975 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.194      ;
; 0.977 ; HvSync:HVS1|CounterX[9]                                      ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.196      ;
; 0.977 ; HvSync:HVS1|CounterX[7]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.196      ;
; 0.984 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.203      ;
; 0.989 ; HvSync:HVS1|CounterX[4]                                      ; HvSync:HVS1|CounterX[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.208      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; 84.93 MHz  ; 84.93 MHz       ; pxlc|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 308.74 MHz ; 308.74 MHz      ; HvSync:HVS1|animate                              ;                                                ;
; 593.12 MHz ; 500.0 MHz       ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; -13.229 ; -287.968      ;
; HvSync:HVS1|animate                              ; -2.239  ; -116.312      ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 2.274   ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; HvSync:HVS1|animate                              ; 0.300 ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.312 ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.320 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; HvSync:HVS1|animate                              ; -1.000 ; -74.000       ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 1.729  ; 0.000         ;
; clk                                              ; 9.818  ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 19.601 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                      ;
+---------+-------------------------------------------+-----------------------------+---------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                     ; Launch Clock        ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-----------------------------+---------------------+--------------------------------------------------+--------------+------------+------------+
; -13.229 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.701     ; 11.477     ;
; -13.174 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.709     ; 11.414     ;
; -13.170 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.700     ; 11.419     ;
; -13.141 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.690     ; 11.400     ;
; -13.141 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.690     ; 11.400     ;
; -13.140 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.690     ; 11.399     ;
; -13.140 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.690     ; 11.399     ;
; -13.140 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.690     ; 11.399     ;
; -13.138 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.690     ; 11.397     ;
; -13.137 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.700     ; 11.386     ;
; -13.134 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[2] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.690     ; 11.393     ;
; -13.133 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.690     ; 11.392     ;
; -13.132 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.690     ; 11.391     ;
; -13.132 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|blue[5]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.690     ; 11.391     ;
; -13.130 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[0] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.690     ; 11.389     ;
; -13.130 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.690     ; 11.389     ;
; -13.130 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[7]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.690     ; 11.389     ;
; -13.123 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[0]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.690     ; 11.382     ;
; -13.122 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[1]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.690     ; 11.381     ;
; -13.109 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|blue[2]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.701     ; 11.357     ;
; -13.108 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|blue[1]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.701     ; 11.356     ;
; -13.086 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.337     ;
; -13.086 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.337     ;
; -13.085 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.336     ;
; -13.085 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.336     ;
; -13.085 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.336     ;
; -13.083 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.334     ;
; -13.082 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.709     ; 11.322     ;
; -13.082 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.342     ;
; -13.082 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.342     ;
; -13.082 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.700     ; 11.331     ;
; -13.081 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.341     ;
; -13.081 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.341     ;
; -13.081 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.341     ;
; -13.079 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.339     ;
; -13.079 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[2] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.330     ;
; -13.078 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.329     ;
; -13.077 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.328     ;
; -13.077 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|blue[5]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.328     ;
; -13.075 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[2] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.335     ;
; -13.075 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[0] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.326     ;
; -13.075 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.326     ;
; -13.075 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[7]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.326     ;
; -13.074 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.334     ;
; -13.073 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.333     ;
; -13.073 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|blue[5]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.333     ;
; -13.071 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[0] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.331     ;
; -13.071 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.331     ;
; -13.071 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[7]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.331     ;
; -13.068 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[0]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.319     ;
; -13.067 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[1]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.318     ;
; -13.064 ; speedCluster:SPEED1|rectangle:sP10mR|y[2] ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.709     ; 11.304     ;
; -13.064 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[0]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.324     ;
; -13.063 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[1]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.323     ;
; -13.054 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|blue[2]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.709     ; 11.294     ;
; -13.053 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|blue[1]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.709     ; 11.293     ;
; -13.050 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|blue[2]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.700     ; 11.299     ;
; -13.049 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|blue[1]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.700     ; 11.298     ;
; -13.049 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.309     ;
; -13.049 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.309     ;
; -13.048 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.308     ;
; -13.048 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.308     ;
; -13.048 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.308     ;
; -13.046 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.306     ;
; -13.042 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[2] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.302     ;
; -13.041 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.301     ;
; -13.040 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.300     ;
; -13.040 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|blue[5]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.300     ;
; -13.038 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[0] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.298     ;
; -13.038 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.298     ;
; -13.038 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[7]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.298     ;
; -13.031 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[0]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.291     ;
; -13.030 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[1]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.290     ;
; -13.017 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|blue[2]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.700     ; 11.266     ;
; -13.016 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|blue[1]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.700     ; 11.265     ;
; -13.010 ; speedCluster:SPEED1|rectangle:sP7mR|y[2]  ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.697     ; 11.262     ;
; -12.994 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.245     ;
; -12.994 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.245     ;
; -12.994 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.254     ;
; -12.994 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.254     ;
; -12.993 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.244     ;
; -12.993 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.244     ;
; -12.993 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.244     ;
; -12.993 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.253     ;
; -12.993 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.253     ;
; -12.993 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.253     ;
; -12.991 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.242     ;
; -12.991 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.251     ;
; -12.987 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[2] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.238     ;
; -12.987 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|green[2] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.247     ;
; -12.986 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.237     ;
; -12.986 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.246     ;
; -12.985 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.236     ;
; -12.985 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|blue[5]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.236     ;
; -12.985 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.245     ;
; -12.985 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|blue[5]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.689     ; 11.245     ;
; -12.984 ; speedCluster:SPEED1|rectangle:sP7mR|y[1]  ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.695     ; 11.238     ;
; -12.983 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[0] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.234     ;
; -12.983 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.234     ;
; -12.983 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|red[7]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 11.234     ;
+---------+-------------------------------------------+-----------------------------+---------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'HvSync:HVS1|animate'                                                                                                                                     ;
+--------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -2.239 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[7]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.061     ; 3.173      ;
; -2.103 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 3.043      ;
; -2.084 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[7]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 3.024      ;
; -2.027 ; speedCluster:SPEED1|rectangle:sP7mR|x[8]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.967      ;
; -1.999 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[4]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.068     ; 2.926      ;
; -1.989 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.070     ; 2.914      ;
; -1.976 ; speedCluster:SPEED1|rectangle:sP7mR|x[1]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.916      ;
; -1.946 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[5]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.061     ; 2.880      ;
; -1.930 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[6]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.079     ; 2.846      ;
; -1.915 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[1]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.061     ; 2.849      ;
; -1.908 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[4]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.232      ; 3.135      ;
; -1.903 ; speedCluster:SPEED1|rectangle:sP7mR|x[9]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.843      ;
; -1.898 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.230      ; 3.123      ;
; -1.892 ; speedCluster:SPEED1|rectangle:sP10mR|y[7]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.056     ; 2.831      ;
; -1.891 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.070     ; 2.816      ;
; -1.888 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[5]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.079     ; 2.804      ;
; -1.881 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.068     ; 2.808      ;
; -1.857 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.797      ;
; -1.843 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.783      ;
; -1.832 ; speedCluster:SPEED1|rectangle:sP7mR|x[4]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.772      ;
; -1.825 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[4]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.061     ; 2.759      ;
; -1.823 ; speedCluster:SPEED1|rectangle:sP10mR|y[2]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.056     ; 2.762      ;
; -1.817 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.058     ; 2.754      ;
; -1.800 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.230      ; 3.025      ;
; -1.799 ; speedCluster:SPEED1|rectangle:sP10mR|y[4]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.056     ; 2.738      ;
; -1.799 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[6]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.061     ; 2.733      ;
; -1.791 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[5]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.731      ;
; -1.790 ; speedCluster:SPEED1|rectangle:sP7mR|x[7]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.730      ;
; -1.790 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[3]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.061     ; 2.724      ;
; -1.790 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.232      ; 3.017      ;
; -1.781 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.383     ; 2.393      ;
; -1.762 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[8]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.062     ; 2.695      ;
; -1.754 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.232      ; 2.981      ;
; -1.754 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.079     ; 2.670      ;
; -1.752 ; speedCluster:SPEED1|rectangle:sP7mR|y[8]   ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.376     ; 2.371      ;
; -1.749 ; speedCluster:SPEED1|rectangle:sP10mR|y[6]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.056     ; 2.688      ;
; -1.743 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.083     ; 2.655      ;
; -1.742 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.682      ;
; -1.739 ; speedCluster:SPEED1|rectangle:sP10mR|y[1]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.056     ; 2.678      ;
; -1.738 ; speedCluster:SPEED1|rectangle:sP7mR|x[6]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.678      ;
; -1.732 ; speedCluster:SPEED1|rectangle:sP5mR|y[4]   ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.070     ; 2.657      ;
; -1.730 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[4]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.670      ;
; -1.727 ; speedCluster:SPEED1|rectangle:sP5mR|x[9]   ; speedCluster:SPEED1|rectangle:sP5mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.384     ; 2.338      ;
; -1.727 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[2]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.061     ; 2.661      ;
; -1.709 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]   ; speedCluster:SPEED1|rectangle:sP7mR|y[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.058     ; 2.646      ;
; -1.704 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[6]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.644      ;
; -1.696 ; speedCluster:SPEED1|rectangle:sP10mR|x[2]  ; speedCluster:SPEED1|rectangle:sP10mR|x[6]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.380     ; 2.311      ;
; -1.686 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.070     ; 2.611      ;
; -1.685 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[3]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.058     ; 2.622      ;
; -1.684 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[3]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.070     ; 2.609      ;
; -1.683 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[1]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.059     ; 2.619      ;
; -1.681 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.383     ; 2.293      ;
; -1.680 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.062     ; 2.613      ;
; -1.677 ; speedCluster:SPEED1|rectangle:sP5mR|y[6]   ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.068     ; 2.604      ;
; -1.676 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[7]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.233      ; 2.904      ;
; -1.673 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.613      ;
; -1.668 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.070     ; 2.593      ;
; -1.667 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[8]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.056     ; 2.606      ;
; -1.667 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.230      ; 2.892      ;
; -1.666 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.606      ;
; -1.656 ; speedCluster:SPEED1|rectangle:sP10mR|y[8]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.056     ; 2.595      ;
; -1.654 ; speedCluster:SPEED1|rectangle:sP10mR|x[2]  ; speedCluster:SPEED1|rectangle:sP10mR|x[5]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.380     ; 2.269      ;
; -1.654 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.079     ; 2.570      ;
; -1.652 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[3]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.230      ; 2.877      ;
; -1.646 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.586      ;
; -1.646 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.586      ;
; -1.645 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[8]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.233      ; 2.873      ;
; -1.643 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.083     ; 2.555      ;
; -1.642 ; speedCluster:SPEED1|rectangle:sP5mR|y[2]   ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.070     ; 2.567      ;
; -1.642 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|x[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.261      ; 2.898      ;
; -1.637 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.577      ;
; -1.636 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[4]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.065     ; 2.566      ;
; -1.636 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.079     ; 2.552      ;
; -1.635 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[3]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.575      ;
; -1.630 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.230      ; 2.855      ;
; -1.626 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.067     ; 2.554      ;
; -1.622 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.079     ; 2.538      ;
; -1.615 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x[3]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.555      ;
; -1.613 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.058     ; 2.550      ;
; -1.604 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.544      ;
; -1.595 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.230      ; 2.820      ;
; -1.590 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[1]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.530      ;
; -1.588 ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.259      ; 2.842      ;
; -1.586 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.062     ; 2.519      ;
; -1.579 ; speedCluster:SPEED1|rectangle:sP7mR|x[1]   ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.519      ;
; -1.575 ; speedCluster:SPEED1|rectangle:sP10mR|y[4]  ; speedCluster:SPEED1|rectangle:sP10mR|y[7]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.515      ;
; -1.573 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.513      ;
; -1.569 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[4]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.059     ; 2.505      ;
; -1.568 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.070     ; 2.493      ;
; -1.563 ; speedCluster:SPEED1|rectangle:sP7mR|x[11]  ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.503      ;
; -1.553 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[2]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.233      ; 2.781      ;
; -1.531 ; speedCluster:SPEED1|rectangle:sP5mR|y[8]   ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.068     ; 2.458      ;
; -1.531 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]   ; speedCluster:SPEED1|rectangle:sP7mR|y[3]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.058     ; 2.468      ;
; -1.530 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.230      ; 2.755      ;
; -1.529 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[2]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 2.469      ;
; -1.529 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]   ; speedCluster:SPEED1|rectangle:sP7mR|y[1]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.059     ; 2.465      ;
; -1.528 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.067     ; 2.456      ;
; -1.525 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.056     ; 2.464      ;
; -1.520 ; speedCluster:SPEED1|rectangle:sP10mR|x[2]  ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.380     ; 2.135      ;
; -1.518 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.065     ; 2.448      ;
+--------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.274 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.499     ; 1.193      ;
; 2.285 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 1.627      ;
; 2.288 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.499     ; 1.179      ;
; 2.289 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 1.623      ;
; 2.289 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 1.623      ;
; 2.313 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 1.599      ;
; 2.329 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.147     ; 1.490      ;
; 2.330 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.574      ;
; 2.330 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.574      ;
; 2.330 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.574      ;
; 2.331 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.573      ;
; 2.331 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.573      ;
; 2.332 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.572      ;
; 2.333 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.571      ;
; 2.334 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.570      ;
; 2.334 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.570      ;
; 2.407 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.499     ; 1.060      ;
; 2.460 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.141     ; 1.365      ;
; 2.537 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 1.375      ;
; 2.537 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 1.375      ;
; 2.537 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 1.375      ;
; 2.538 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.366      ;
; 2.543 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 1.369      ;
; 2.544 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 1.368      ;
; 2.549 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 1.363      ;
; 2.563 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.057     ; 1.346      ;
; 2.564 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.057     ; 1.345      ;
; 2.569 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.057     ; 1.340      ;
; 2.570 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.134     ; 1.262      ;
; 2.570 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.057     ; 1.339      ;
; 2.572 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.057     ; 1.337      ;
; 2.573 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.134     ; 1.259      ;
; 2.573 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.057     ; 1.336      ;
; 2.598 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.140     ; 1.228      ;
; 2.727 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.140     ; 1.099      ;
; 2.809 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.140     ; 1.017      ;
; 2.811 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.136     ; 1.019      ;
; 2.813 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 1.016      ;
; 2.819 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.140     ; 1.007      ;
; 2.823 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.057     ; 1.086      ;
; 2.830 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.140     ; 0.996      ;
; 2.832 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.997      ;
; 2.834 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.995      ;
; 2.837 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.992      ;
; 2.840 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.989      ;
; 2.845 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.984      ;
; 2.851 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.978      ;
; 2.856 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.973      ;
; 2.856 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.973      ;
; 2.858 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.971      ;
; 2.865 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.964      ;
; 2.892 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.136     ; 0.938      ;
; 2.895 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.136     ; 0.935      ;
; 2.897 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.932      ;
; 2.899 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.136     ; 0.931      ;
; 2.907 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.057     ; 1.002      ;
; 2.936 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.893      ;
; 2.952 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.877      ;
; 3.016 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.895      ;
; 3.017 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.894      ;
; 3.024 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.887      ;
; 3.028 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.883      ;
; 3.030 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.881      ;
; 3.032 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.879      ;
; 3.032 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.879      ;
; 3.032 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.880      ;
; 3.033 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.879      ;
; 3.034 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.877      ;
; 3.036 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.875      ;
; 3.036 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.875      ;
; 3.036 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.875      ;
; 3.036 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.876      ;
; 3.037 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.874      ;
; 3.037 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.875      ;
; 3.039 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.873      ;
; 3.041 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.870      ;
; 3.047 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.864      ;
; 3.048 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.863      ;
; 3.060 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.851      ;
; 3.071 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.840      ;
; 3.092 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.819      ;
; 3.133 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.778      ;
; 3.136 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.775      ;
; 3.140 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.771      ;
; 3.170 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.741      ;
; 3.173 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.738      ;
; 3.174 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.737      ;
; 3.261 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.650      ;
; 3.271 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.640      ;
; 3.274 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.637      ;
; 3.281 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.630      ;
; 3.299 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.612      ;
; 3.300 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.611      ;
; 3.300 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.612      ;
; 3.302 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.609      ;
; 3.303 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.609      ;
; 3.303 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.609      ;
; 3.303 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.608      ;
; 3.304 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.608      ;
; 3.328 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.583      ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'HvSync:HVS1|animate'                                                                                                                                     ;
+-------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.300 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.067      ; 0.511      ;
; 0.311 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.511      ;
; 0.346 ; speedCluster:SPEED1|rectangle:sP7mR|x[11]  ; speedCluster:SPEED1|rectangle:sP7mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.545      ;
; 0.352 ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.067      ; 0.563      ;
; 0.388 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.056      ; 0.588      ;
; 0.460 ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.068      ; 0.672      ;
; 0.463 ; speedCluster:SPEED1|rectangle:sP5mR|x[8]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.382      ; 0.989      ;
; 0.466 ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.068      ; 0.678      ;
; 0.473 ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.672      ;
; 0.482 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.383      ; 1.009      ;
; 0.501 ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.068      ; 0.713      ;
; 0.511 ; speedCluster:SPEED1|rectangle:sP7mR|x[10]  ; speedCluster:SPEED1|rectangle:sP7mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; speedCluster:SPEED1|rectangle:sP10mR|x[9]  ; speedCluster:SPEED1|rectangle:sP10mR|x[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.711      ;
; 0.516 ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.068      ; 0.728      ;
; 0.516 ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.067      ; 0.727      ;
; 0.516 ; speedCluster:SPEED1|rectangle:sP5mR|x_dir  ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.383      ; 1.043      ;
; 0.517 ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.068      ; 0.730      ;
; 0.522 ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.067      ; 0.733      ;
; 0.530 ; speedCluster:SPEED1|rectangle:sP10mR|x[1]  ; speedCluster:SPEED1|rectangle:sP10mR|x[1]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.729      ;
; 0.531 ; speedCluster:SPEED1|rectangle:sP5mR|x[2]   ; speedCluster:SPEED1|rectangle:sP5mR|x[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.730      ;
; 0.532 ; speedCluster:SPEED1|rectangle:sP10mR|x[4]  ; speedCluster:SPEED1|rectangle:sP10mR|x[4]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.731      ;
; 0.532 ; speedCluster:SPEED1|rectangle:sP5mR|x[8]   ; speedCluster:SPEED1|rectangle:sP5mR|x[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.731      ;
; 0.532 ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.731      ;
; 0.534 ; speedCluster:SPEED1|rectangle:sP7mR|y[5]   ; speedCluster:SPEED1|rectangle:sP7mR|y[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.733      ;
; 0.534 ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.733      ;
; 0.534 ; speedCluster:SPEED1|rectangle:sP5mR|x[7]   ; speedCluster:SPEED1|rectangle:sP5mR|x[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.733      ;
; 0.536 ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.735      ;
; 0.536 ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.735      ;
; 0.539 ; speedCluster:SPEED1|rectangle:sP10mR|x[3]  ; speedCluster:SPEED1|rectangle:sP10mR|x[3]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.738      ;
; 0.543 ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.380      ; 1.067      ;
; 0.546 ; speedCluster:SPEED1|rectangle:sP5mR|x[7]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.382      ; 1.072      ;
; 0.550 ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.380      ; 1.074      ;
; 0.552 ; speedCluster:SPEED1|rectangle:sP5mR|x[8]   ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.382      ; 1.078      ;
; 0.556 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]   ; speedCluster:SPEED1|rectangle:sP7mR|x[0]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.755      ;
; 0.558 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.056      ; 0.758      ;
; 0.559 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[1]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.758      ;
; 0.559 ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.382      ; 1.085      ;
; 0.565 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.067      ; 0.776      ;
; 0.566 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.765      ;
; 0.568 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.767      ;
; 0.568 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.067      ; 0.779      ;
; 0.569 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.768      ;
; 0.578 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[1]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.777      ;
; 0.582 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.781      ;
; 0.584 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.376      ; 1.104      ;
; 0.584 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.783      ;
; 0.586 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.785      ;
; 0.590 ; speedCluster:SPEED1|rectangle:sP5mR|x_dir  ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.383      ; 1.117      ;
; 0.623 ; speedCluster:SPEED1|rectangle:sP10mR|y[9]  ; speedCluster:SPEED1|rectangle:sP10mR|y[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.068      ; 0.835      ;
; 0.625 ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.382      ; 1.151      ;
; 0.634 ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.382      ; 1.160      ;
; 0.635 ; speedCluster:SPEED1|rectangle:sP5mR|x[7]   ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.382      ; 1.161      ;
; 0.636 ; speedCluster:SPEED1|rectangle:sP10mR|y[10] ; speedCluster:SPEED1|rectangle:sP10mR|y[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.056      ; 0.836      ;
; 0.637 ; speedCluster:SPEED1|rectangle:sP7mR|y[5]   ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.380      ; 1.161      ;
; 0.639 ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.380      ; 1.163      ;
; 0.643 ; speedCluster:SPEED1|rectangle:sP10mR|y[11] ; speedCluster:SPEED1|rectangle:sP10mR|y[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.056      ; 0.843      ;
; 0.644 ; speedCluster:SPEED1|rectangle:sP7mR|y[5]   ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.380      ; 1.168      ;
; 0.646 ; speedCluster:SPEED1|rectangle:sP7mR|x[9]   ; speedCluster:SPEED1|rectangle:sP7mR|x[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.845      ;
; 0.648 ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.382      ; 1.174      ;
; 0.650 ; speedCluster:SPEED1|rectangle:sP7mR|y[4]   ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.380      ; 1.174      ;
; 0.651 ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.054      ; 0.849      ;
; 0.651 ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.054      ; 0.849      ;
; 0.653 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.067      ; 0.864      ;
; 0.655 ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.380      ; 1.179      ;
; 0.664 ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.380      ; 1.188      ;
; 0.667 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[8]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.380      ; 1.191      ;
; 0.668 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.376      ; 1.188      ;
; 0.669 ; speedCluster:SPEED1|rectangle:sP10mR|y[7]  ; speedCluster:SPEED1|rectangle:sP10mR|y[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.382      ; 1.195      ;
; 0.669 ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.868      ;
; 0.671 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.376      ; 1.191      ;
; 0.689 ; speedCluster:SPEED1|rectangle:sP5mR|x[3]   ; speedCluster:SPEED1|rectangle:sP5mR|x[3]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.888      ;
; 0.714 ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; speedCluster:SPEED1|rectangle:sP7mR|y[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.380      ; 1.238      ;
; 0.714 ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.382      ; 1.240      ;
; 0.720 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[3]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.919      ;
; 0.721 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[4]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.920      ;
; 0.723 ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.382      ; 1.249      ;
; 0.733 ; speedCluster:SPEED1|rectangle:sP7mR|y[5]   ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.380      ; 1.257      ;
; 0.739 ; speedCluster:SPEED1|rectangle:sP7mR|y[4]   ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.380      ; 1.263      ;
; 0.746 ; speedCluster:SPEED1|rectangle:sP7mR|y[4]   ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.380      ; 1.270      ;
; 0.749 ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.380      ; 1.273      ;
; 0.750 ; speedCluster:SPEED1|rectangle:sP5mR|x[2]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.382      ; 1.276      ;
; 0.751 ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.380      ; 1.275      ;
; 0.752 ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.068      ; 0.964      ;
; 0.755 ; speedCluster:SPEED1|rectangle:sP10mR|x[9]  ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.954      ;
; 0.758 ; speedCluster:SPEED1|rectangle:sP10mR|y[8]  ; speedCluster:SPEED1|rectangle:sP10mR|y[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.383      ; 1.285      ;
; 0.759 ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.068      ; 0.971      ;
; 0.760 ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.380      ; 1.284      ;
; 0.760 ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; speedCluster:SPEED1|rectangle:sP7mR|x[10]  ; speedCluster:SPEED1|rectangle:sP7mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.961      ;
; 0.765 ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.067      ; 0.976      ;
; 0.766 ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.067      ; 0.977      ;
; 0.769 ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.068      ; 0.981      ;
; 0.769 ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.968      ;
; 0.772 ; speedCluster:SPEED1|rectangle:sP7mR|y[8]   ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.068      ; 0.984      ;
; 0.777 ; speedCluster:SPEED1|rectangle:sP5mR|x[7]   ; speedCluster:SPEED1|rectangle:sP5mR|x[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.976      ;
; 0.782 ; speedCluster:SPEED1|rectangle:sP10mR|x[3]  ; speedCluster:SPEED1|rectangle:sP10mR|x[4]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.055      ; 0.981      ;
+-------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                               ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.312 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.338 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.540      ;
; 0.343 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.542      ;
; 0.348 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.547      ;
; 0.352 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.551      ;
; 0.357 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.556      ;
; 0.432 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.631      ;
; 0.434 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.633      ;
; 0.434 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.633      ;
; 0.451 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.650      ;
; 0.453 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.652      ;
; 0.462 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.661      ;
; 0.495 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.694      ;
; 0.497 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.699      ;
; 0.511 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.519 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.718      ;
; 0.521 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.720      ;
; 0.529 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.728      ;
; 0.531 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.729      ;
; 0.533 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.828      ;
; 0.533 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.828      ;
; 0.533 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.828      ;
; 0.533 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.731      ;
; 0.534 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.829      ;
; 0.534 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.829      ;
; 0.534 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.732      ;
; 0.534 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.732      ;
; 0.535 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.830      ;
; 0.535 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.136      ; 0.829      ;
; 0.536 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.136      ; 0.830      ;
; 0.537 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.136      ; 0.831      ;
; 0.537 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.832      ;
; 0.537 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.832      ;
; 0.538 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.833      ;
; 0.538 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.833      ;
; 0.539 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.834      ;
; 0.540 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.739      ;
; 0.541 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.836      ;
; 0.551 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.846      ;
; 0.564 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.859      ;
; 0.567 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.136      ; 0.861      ;
; 0.578 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.777      ;
; 0.580 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.779      ;
; 0.638 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.134      ; 0.930      ;
; 0.641 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.134      ; 0.933      ;
; 0.651 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.134      ; 0.943      ;
; 0.708 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.134      ; 1.000      ;
; 0.749 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.946      ;
; 0.777 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.139      ; 1.074      ;
; 0.788 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.985      ;
; 0.803 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.134      ; 1.095      ;
; 0.888 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.139      ; 1.185      ;
; 0.945 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.134      ; 1.237      ;
; 0.969 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.166      ;
; 0.974 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.171      ;
; 0.979 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.176      ;
; 0.986 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.183      ;
; 0.987 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.184      ;
; 0.992 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.189      ;
; 1.035 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.127      ; 1.320      ;
; 1.036 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.212     ; 0.982      ;
; 1.060 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.259      ;
; 1.061 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.260      ;
; 1.061 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.260      ;
; 1.062 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.282      ;
; 1.062 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.261      ;
; 1.063 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.262      ;
; 1.073 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.272      ;
; 1.116 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.212     ; 1.062      ;
; 1.149 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.212     ; 1.095      ;
; 1.224 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.444      ;
; 1.226 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.446      ;
; 1.226 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.446      ;
; 1.227 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.447      ;
; 1.228 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.448      ;
; 1.228 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.448      ;
; 1.229 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.449      ;
; 1.229 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.449      ;
; 1.236 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.456      ;
; 1.251 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.450      ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.320 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.341 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.346 ; HvSync:HVS1|CounterY[11]                                     ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.365 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.564      ;
; 0.501 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.503 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.507 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.706      ;
; 0.512 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.514 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.516 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; HvSync:HVS1|CounterX[10]                                     ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.528 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.727      ;
; 0.530 ; HvSync:HVS1|CounterX[4]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.531 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.730      ;
; 0.532 ; HvSync:HVS1|CounterX[7]                                      ; HvSync:HVS1|CounterX[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.731      ;
; 0.567 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.766      ;
; 0.568 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.767      ;
; 0.573 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.772      ;
; 0.744 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.943      ;
; 0.744 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.943      ;
; 0.748 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.948      ;
; 0.754 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.759 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; HvSync:HVS1|CounterY[0]                                      ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.764 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; HvSync:HVS1|CounterX[10]                                     ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.768 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.768 ; HvSync:HVS1|CounterX[8]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.771 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.779 ; HvSync:HVS1|CounterX[8]                                      ; HvSync:HVS1|CounterX[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.978      ;
; 0.779 ; HvSync:HVS1|CounterX[9]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.978      ;
; 0.780 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.979      ;
; 0.786 ; HvSync:HVS1|CounterX[4]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.985      ;
; 0.837 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.036      ;
; 0.838 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.037      ;
; 0.844 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.043      ;
; 0.845 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.044      ;
; 0.848 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.848 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.048      ;
; 0.852 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.051      ;
; 0.855 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.855 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.855 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.855 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.856 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.857 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.056      ;
; 0.857 ; HvSync:HVS1|CounterX[8]                                      ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.056      ;
; 0.860 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.059      ;
; 0.861 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.861 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.861 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.865 ; HvSync:HVS1|CounterY[0]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.064      ;
; 0.867 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.066      ;
; 0.868 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.868 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.868 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.868 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.868 ; HvSync:HVS1|CounterX[9]                                      ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.868 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.869 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.068      ;
; 0.869 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.068      ;
; 0.873 ; HvSync:HVS1|CounterX[7]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.072      ;
; 0.875 ; HvSync:HVS1|CounterX[4]                                      ; HvSync:HVS1|CounterX[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.074      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; -8.480 ; -185.068      ;
; HvSync:HVS1|animate                              ; -1.042 ; -48.072       ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 2.852  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; HvSync:HVS1|animate                              ; 0.179 ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.194 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; HvSync:HVS1|animate                              ; -1.000 ; -74.000       ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 1.767  ; 0.000         ;
; clk                                              ; 9.587  ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 19.640 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                     ;
+--------+-------------------------------------------+-----------------------------+---------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                     ; Launch Clock        ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------+---------------------+--------------------------------------------------+--------------+------------+------------+
; -8.480 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.229     ; 7.192      ;
; -8.459 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.224     ; 7.176      ;
; -8.452 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.171      ;
; -8.451 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.170      ;
; -8.451 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.170      ;
; -8.450 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.169      ;
; -8.449 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.168      ;
; -8.449 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.168      ;
; -8.448 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.167      ;
; -8.448 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.167      ;
; -8.447 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.166      ;
; -8.446 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.165      ;
; -8.445 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|blue[5]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.164      ;
; -8.445 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[0]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.164      ;
; -8.444 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[2] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.163      ;
; -8.443 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[1]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.162      ;
; -8.442 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|green[0] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.161      ;
; -8.442 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|red[7]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.161      ;
; -8.430 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.217     ; 7.154      ;
; -8.430 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.217     ; 7.154      ;
; -8.429 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.217     ; 7.153      ;
; -8.428 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.217     ; 7.152      ;
; -8.428 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.217     ; 7.152      ;
; -8.427 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.217     ; 7.151      ;
; -8.427 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.217     ; 7.151      ;
; -8.426 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.217     ; 7.150      ;
; -8.425 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.217     ; 7.149      ;
; -8.424 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|blue[5]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.217     ; 7.148      ;
; -8.424 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[0]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.217     ; 7.148      ;
; -8.423 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.149      ;
; -8.423 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.149      ;
; -8.423 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[2] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.217     ; 7.147      ;
; -8.422 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.148      ;
; -8.422 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[1]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.217     ; 7.146      ;
; -8.421 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.147      ;
; -8.421 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.147      ;
; -8.421 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|green[0] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.217     ; 7.145      ;
; -8.421 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|red[7]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.217     ; 7.145      ;
; -8.420 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.139      ;
; -8.420 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.146      ;
; -8.420 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.146      ;
; -8.419 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.145      ;
; -8.418 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|blue[2]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.229     ; 7.130      ;
; -8.418 ; speedCluster:SPEED1|rectangle:sP10mR|y[1] ; assighColor:comb_3|blue[1]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.229     ; 7.130      ;
; -8.418 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.144      ;
; -8.417 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|blue[5]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.143      ;
; -8.417 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[0]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.143      ;
; -8.416 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[2] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.142      ;
; -8.415 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[1]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.141      ;
; -8.414 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.229     ; 7.126      ;
; -8.414 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|green[0] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.140      ;
; -8.414 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|red[7]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.140      ;
; -8.399 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.118      ;
; -8.397 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|blue[2]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.224     ; 7.114      ;
; -8.397 ; speedCluster:SPEED1|rectangle:sP10mR|x[0] ; assighColor:comb_3|blue[1]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.224     ; 7.114      ;
; -8.395 ; speedCluster:SPEED1|rectangle:sP10mR|y[2] ; assighColor:comb_3|blue[0]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.229     ; 7.107      ;
; -8.391 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.117      ;
; -8.391 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.117      ;
; -8.390 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.116      ;
; -8.390 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|blue[2]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.109      ;
; -8.390 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]  ; assighColor:comb_3|blue[1]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.109      ;
; -8.389 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.115      ;
; -8.389 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.115      ;
; -8.388 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.114      ;
; -8.388 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.114      ;
; -8.387 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.113      ;
; -8.386 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.112      ;
; -8.385 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.104      ;
; -8.385 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.104      ;
; -8.385 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|blue[5]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.111      ;
; -8.385 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[0]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.111      ;
; -8.384 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.103      ;
; -8.384 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[2] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.110      ;
; -8.383 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.102      ;
; -8.383 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.102      ;
; -8.383 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[1]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.109      ;
; -8.382 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.101      ;
; -8.382 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.101      ;
; -8.382 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|green[0] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.108      ;
; -8.382 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]  ; assighColor:comb_3|red[7]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.108      ;
; -8.381 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.100      ;
; -8.380 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.099      ;
; -8.379 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|blue[5]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.098      ;
; -8.379 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|red[0]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.098      ;
; -8.378 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[2] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.097      ;
; -8.377 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|red[1]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.096      ;
; -8.376 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|green[0] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.095      ;
; -8.376 ; speedCluster:SPEED1|rectangle:sP10mR|y[5] ; assighColor:comb_3|red[7]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.095      ;
; -8.370 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.096      ;
; -8.370 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.096      ;
; -8.369 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.095      ;
; -8.368 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|green[4] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.094      ;
; -8.368 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|red[5]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.094      ;
; -8.367 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|green[1] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.093      ;
; -8.367 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|red[3]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.093      ;
; -8.366 ; speedCluster:SPEED1|rectangle:sP10mR|y[2] ; assighColor:comb_3|green[5] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.085      ;
; -8.366 ; speedCluster:SPEED1|rectangle:sP10mR|y[2] ; assighColor:comb_3|green[3] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.085      ;
; -8.366 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|green[7] ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.092      ;
; -8.365 ; speedCluster:SPEED1|rectangle:sP10mR|y[2] ; assighColor:comb_3|blue[7]  ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.222     ; 7.084      ;
; -8.365 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]  ; assighColor:comb_3|red[4]   ; HvSync:HVS1|animate ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.215     ; 7.091      ;
+--------+-------------------------------------------+-----------------------------+---------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'HvSync:HVS1|animate'                                                                                                                                     ;
+--------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -1.042 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[7]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.041     ; 1.988      ;
; -0.950 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.901      ;
; -0.947 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[7]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.898      ;
; -0.922 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[6]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 1.854      ;
; -0.880 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[5]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.055     ; 1.812      ;
; -0.872 ; speedCluster:SPEED1|rectangle:sP7mR|x[8]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.823      ;
; -0.857 ; speedCluster:SPEED1|rectangle:sP10mR|y[2]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.037     ; 1.807      ;
; -0.856 ; speedCluster:SPEED1|rectangle:sP7mR|x[1]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.807      ;
; -0.855 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[5]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.041     ; 1.801      ;
; -0.846 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.046     ; 1.787      ;
; -0.844 ; speedCluster:SPEED1|rectangle:sP10mR|y[4]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.037     ; 1.794      ;
; -0.837 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.132      ; 1.956      ;
; -0.834 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[4]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.044     ; 1.777      ;
; -0.829 ; speedCluster:SPEED1|rectangle:sP10mR|y[7]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.037     ; 1.779      ;
; -0.825 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[4]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.134      ; 1.946      ;
; -0.821 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[1]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.041     ; 1.767      ;
; -0.819 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.054     ; 1.752      ;
; -0.800 ; speedCluster:SPEED1|rectangle:sP7mR|x[3]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.751      ;
; -0.799 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.039     ; 1.747      ;
; -0.793 ; speedCluster:SPEED1|rectangle:sP10mR|y[6]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.037     ; 1.743      ;
; -0.791 ; speedCluster:SPEED1|rectangle:sP7mR|x[5]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.742      ;
; -0.787 ; speedCluster:SPEED1|rectangle:sP7mR|x[9]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.738      ;
; -0.779 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.046     ; 1.720      ;
; -0.779 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.057     ; 1.709      ;
; -0.777 ; speedCluster:SPEED1|rectangle:sP5mR|y[4]   ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.047     ; 1.717      ;
; -0.773 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[4]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.041     ; 1.719      ;
; -0.772 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[6]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.041     ; 1.718      ;
; -0.770 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.132      ; 1.889      ;
; -0.770 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.134      ; 1.891      ;
; -0.762 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[8]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.134      ; 1.883      ;
; -0.760 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[5]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.711      ;
; -0.759 ; speedCluster:SPEED1|rectangle:sP7mR|y[8]   ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.229     ; 1.517      ;
; -0.759 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.044     ; 1.702      ;
; -0.759 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[8]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.042     ; 1.704      ;
; -0.759 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[7]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.134      ; 1.880      ;
; -0.756 ; speedCluster:SPEED1|rectangle:sP7mR|x[4]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.707      ;
; -0.755 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.054     ; 1.688      ;
; -0.753 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[3]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.041     ; 1.699      ;
; -0.751 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.054     ; 1.684      ;
; -0.750 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.134      ; 1.871      ;
; -0.748 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.131      ; 1.866      ;
; -0.745 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.696      ;
; -0.739 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.690      ;
; -0.739 ; speedCluster:SPEED1|rectangle:sP5mR|y[6]   ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.045     ; 1.681      ;
; -0.738 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[4]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.689      ;
; -0.737 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[6]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.688      ;
; -0.731 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]   ; speedCluster:SPEED1|rectangle:sP7mR|y[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.039     ; 1.679      ;
; -0.729 ; speedCluster:SPEED1|rectangle:sP10mR|y[8]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.037     ; 1.679      ;
; -0.728 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.235     ; 1.480      ;
; -0.727 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.131      ; 1.845      ;
; -0.726 ; speedCluster:SPEED1|rectangle:sP7mR|x[6]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.677      ;
; -0.724 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[8]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.037     ; 1.674      ;
; -0.724 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.042     ; 1.669      ;
; -0.721 ; speedCluster:SPEED1|rectangle:sP7mR|x[7]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.672      ;
; -0.719 ; speedCluster:SPEED1|rectangle:sP10mR|x[2]  ; speedCluster:SPEED1|rectangle:sP10mR|x[6]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.233     ; 1.473      ;
; -0.716 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.667      ;
; -0.713 ; speedCluster:SPEED1|rectangle:sP5mR|y[2]   ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.047     ; 1.653      ;
; -0.711 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.057     ; 1.641      ;
; -0.710 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[3]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.132      ; 1.829      ;
; -0.707 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[2]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.041     ; 1.653      ;
; -0.704 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.037     ; 1.654      ;
; -0.703 ; speedCluster:SPEED1|rectangle:sP5mR|x[9]   ; speedCluster:SPEED1|rectangle:sP5mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.235     ; 1.455      ;
; -0.695 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x[2]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.134      ; 1.816      ;
; -0.694 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.037     ; 1.644      ;
; -0.688 ; speedCluster:SPEED1|rectangle:sP10mR|y[1]  ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.037     ; 1.638      ;
; -0.683 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|x[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.153      ; 1.823      ;
; -0.678 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.037     ; 1.628      ;
; -0.677 ; speedCluster:SPEED1|rectangle:sP10mR|x[2]  ; speedCluster:SPEED1|rectangle:sP10mR|x[5]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.233     ; 1.431      ;
; -0.676 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.047     ; 1.616      ;
; -0.674 ; speedCluster:SPEED1|rectangle:sP7mR|x[11]  ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.625      ;
; -0.672 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x[3]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.037     ; 1.622      ;
; -0.672 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.047     ; 1.612      ;
; -0.663 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.131      ; 1.781      ;
; -0.660 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.039     ; 1.608      ;
; -0.660 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.235     ; 1.412      ;
; -0.660 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|y[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.042     ; 1.605      ;
; -0.659 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[3]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.046     ; 1.600      ;
; -0.659 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.131      ; 1.777      ;
; -0.656 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.043     ; 1.600      ;
; -0.654 ; speedCluster:SPEED1|rectangle:sP5mR|y[8]   ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.045     ; 1.596      ;
; -0.652 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[3]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.039     ; 1.600      ;
; -0.644 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[1]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.040     ; 1.591      ;
; -0.644 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[4]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.041     ; 1.590      ;
; -0.642 ; speedCluster:SPEED1|rectangle:sP10mR|x[0]  ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.054     ; 1.575      ;
; -0.641 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[4]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.040     ; 1.588      ;
; -0.632 ; speedCluster:SPEED1|rectangle:sP7mR|x[1]   ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.035     ; 1.584      ;
; -0.632 ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.152      ; 1.771      ;
; -0.629 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.037     ; 1.579      ;
; -0.627 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.037     ; 1.577      ;
; -0.625 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.037     ; 1.575      ;
; -0.621 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.572      ;
; -0.616 ; speedCluster:SPEED1|rectangle:sP10mR|x[2]  ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.232     ; 1.371      ;
; -0.615 ; speedCluster:SPEED1|rectangle:sP10mR|y[4]  ; speedCluster:SPEED1|rectangle:sP10mR|y[7]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.566      ;
; -0.613 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[3]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.564      ;
; -0.609 ; speedCluster:SPEED1|rectangle:sP5mR|x_dir  ; speedCluster:SPEED1|rectangle:sP5mR|x[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; 0.154      ; 1.750      ;
; -0.608 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.047     ; 1.548      ;
; -0.608 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[1]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.036     ; 1.559      ;
; -0.605 ; speedCluster:SPEED1|rectangle:sP5mR|y[1]   ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.047     ; 1.545      ;
; -0.596 ; speedCluster:SPEED1|rectangle:sP7mR|x[2]   ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.037     ; 1.546      ;
; -0.592 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]   ; speedCluster:SPEED1|rectangle:sP7mR|y[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 1.000        ; -0.039     ; 1.540      ;
+--------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.852 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 1.070      ;
; 2.854 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 1.068      ;
; 2.855 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 1.067      ;
; 2.869 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 1.053      ;
; 2.878 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.043     ; 1.037      ;
; 2.879 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.043     ; 1.036      ;
; 2.880 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.043     ; 1.035      ;
; 2.880 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.043     ; 1.035      ;
; 2.881 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.043     ; 1.034      ;
; 2.881 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.043     ; 1.034      ;
; 2.881 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.043     ; 1.034      ;
; 2.882 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.308     ; 0.768      ;
; 2.882 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.043     ; 1.033      ;
; 2.882 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.043     ; 1.033      ;
; 2.892 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.100     ; 0.966      ;
; 2.898 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.308     ; 0.752      ;
; 2.973 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.097     ; 0.888      ;
; 2.976 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.308     ; 0.674      ;
; 3.017 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.905      ;
; 3.018 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.904      ;
; 3.019 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.903      ;
; 3.021 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.901      ;
; 3.021 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.043     ; 0.894      ;
; 3.023 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.899      ;
; 3.023 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.899      ;
; 3.044 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 0.875      ;
; 3.046 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.090     ; 0.822      ;
; 3.046 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 0.873      ;
; 3.049 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 0.870      ;
; 3.049 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 0.870      ;
; 3.054 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 0.865      ;
; 3.056 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 0.863      ;
; 3.057 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.090     ; 0.811      ;
; 3.065 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.096     ; 0.797      ;
; 3.153 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.096     ; 0.709      ;
; 3.200 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.096     ; 0.662      ;
; 3.206 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.096     ; 0.656      ;
; 3.213 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.096     ; 0.649      ;
; 3.223 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 0.696      ;
; 3.227 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.639      ;
; 3.231 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.635      ;
; 3.240 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.626      ;
; 3.244 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.622      ;
; 3.246 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.620      ;
; 3.248 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.618      ;
; 3.249 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.617      ;
; 3.253 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.613      ;
; 3.257 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.608      ;
; 3.257 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.608      ;
; 3.258 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.607      ;
; 3.258 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.608      ;
; 3.272 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 0.647      ;
; 3.276 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.590      ;
; 3.277 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.589      ;
; 3.278 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.588      ;
; 3.279 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.587      ;
; 3.300 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.565      ;
; 3.311 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.555      ;
; 3.371 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.551      ;
; 3.373 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.549      ;
; 3.375 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.546      ;
; 3.377 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.544      ;
; 3.377 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.544      ;
; 3.377 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.544      ;
; 3.378 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.544      ;
; 3.379 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.542      ;
; 3.379 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.543      ;
; 3.380 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.541      ;
; 3.380 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.541      ;
; 3.380 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.541      ;
; 3.380 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.542      ;
; 3.380 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.542      ;
; 3.380 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.542      ;
; 3.381 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.541      ;
; 3.381 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.541      ;
; 3.391 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.531      ;
; 3.391 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.531      ;
; 3.391 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.531      ;
; 3.398 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.524      ;
; 3.414 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.508      ;
; 3.417 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.505      ;
; 3.447 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.475      ;
; 3.448 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.474      ;
; 3.452 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.470      ;
; 3.472 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.450      ;
; 3.476 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.446      ;
; 3.477 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.445      ;
; 3.531 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.391      ;
; 3.531 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.391      ;
; 3.537 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.385      ;
; 3.537 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.385      ;
; 3.546 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.376      ;
; 3.547 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.375      ;
; 3.548 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.373      ;
; 3.549 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.373      ;
; 3.549 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.373      ;
; 3.549 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.373      ;
; 3.550 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.372      ;
; 3.551 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.371      ;
; 3.563 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.359      ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'HvSync:HVS1|animate'                                                                                                                                     ;
+-------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.179 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.307      ;
; 0.204 ; speedCluster:SPEED1|rectangle:sP7mR|x[11]  ; speedCluster:SPEED1|rectangle:sP7mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.324      ;
; 0.208 ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.044      ; 0.336      ;
; 0.240 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.037      ; 0.361      ;
; 0.258 ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.045      ; 0.387      ;
; 0.267 ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.044      ; 0.395      ;
; 0.282 ; speedCluster:SPEED1|rectangle:sP5mR|x[8]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.234      ; 0.600      ;
; 0.284 ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.404      ;
; 0.290 ; speedCluster:SPEED1|rectangle:sP5mR|x_dir  ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.234      ; 0.608      ;
; 0.298 ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.045      ; 0.427      ;
; 0.304 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.234      ; 0.622      ;
; 0.305 ; speedCluster:SPEED1|rectangle:sP7mR|x[10]  ; speedCluster:SPEED1|rectangle:sP7mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; speedCluster:SPEED1|rectangle:sP10mR|x[9]  ; speedCluster:SPEED1|rectangle:sP10mR|x[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.044      ; 0.437      ;
; 0.309 ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.044      ; 0.437      ;
; 0.310 ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.044      ; 0.438      ;
; 0.311 ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.044      ; 0.439      ;
; 0.317 ; speedCluster:SPEED1|rectangle:sP10mR|x[4]  ; speedCluster:SPEED1|rectangle:sP10mR|x[4]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; speedCluster:SPEED1|rectangle:sP10mR|x[1]  ; speedCluster:SPEED1|rectangle:sP10mR|x[1]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; speedCluster:SPEED1|rectangle:sP7mR|y[5]   ; speedCluster:SPEED1|rectangle:sP7mR|y[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; speedCluster:SPEED1|rectangle:sP5mR|x[8]   ; speedCluster:SPEED1|rectangle:sP5mR|x[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; speedCluster:SPEED1|rectangle:sP5mR|x[2]   ; speedCluster:SPEED1|rectangle:sP5mR|x[2]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; speedCluster:SPEED1|rectangle:sP5mR|x[7]   ; speedCluster:SPEED1|rectangle:sP5mR|x[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.439      ;
; 0.321 ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.037      ; 0.442      ;
; 0.321 ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.441      ;
; 0.323 ; speedCluster:SPEED1|rectangle:sP10mR|x[3]  ; speedCluster:SPEED1|rectangle:sP10mR|x[3]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.443      ;
; 0.334 ; speedCluster:SPEED1|rectangle:sP7mR|x[0]   ; speedCluster:SPEED1|rectangle:sP7mR|x[0]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.454      ;
; 0.335 ; speedCluster:SPEED1|rectangle:sP5mR|x[7]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.234      ; 0.653      ;
; 0.336 ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.233      ; 0.653      ;
; 0.336 ; speedCluster:SPEED1|rectangle:sP5mR|x_dir  ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.234      ; 0.654      ;
; 0.339 ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.233      ; 0.656      ;
; 0.342 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[1]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.462      ;
; 0.343 ; speedCluster:SPEED1|rectangle:sP10mR|y_dir ; speedCluster:SPEED1|rectangle:sP10mR|y[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.037      ; 0.464      ;
; 0.344 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.229      ; 0.657      ;
; 0.345 ; speedCluster:SPEED1|rectangle:sP5mR|x[8]   ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.234      ; 0.663      ;
; 0.348 ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.234      ; 0.666      ;
; 0.351 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.471      ;
; 0.351 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.471      ;
; 0.352 ; speedCluster:SPEED1|rectangle:sP7mR|x_dir  ; speedCluster:SPEED1|rectangle:sP7mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.472      ;
; 0.352 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.044      ; 0.480      ;
; 0.353 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.044      ; 0.481      ;
; 0.356 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[1]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.476      ;
; 0.362 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.482      ;
; 0.363 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.483      ;
; 0.364 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.484      ;
; 0.365 ; speedCluster:SPEED1|rectangle:sP10mR|y[9]  ; speedCluster:SPEED1|rectangle:sP10mR|y[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.044      ; 0.493      ;
; 0.369 ; speedCluster:SPEED1|rectangle:sP10mR|y[10] ; speedCluster:SPEED1|rectangle:sP10mR|y[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.037      ; 0.490      ;
; 0.370 ; speedCluster:SPEED1|rectangle:sP10mR|y[11] ; speedCluster:SPEED1|rectangle:sP10mR|y[11] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.037      ; 0.491      ;
; 0.374 ; speedCluster:SPEED1|rectangle:sP7mR|x[9]   ; speedCluster:SPEED1|rectangle:sP7mR|x[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.494      ;
; 0.377 ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.497      ;
; 0.377 ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.497      ;
; 0.379 ; speedCluster:SPEED1|rectangle:sP5mR|y_dir  ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.044      ; 0.507      ;
; 0.388 ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.508      ;
; 0.389 ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.234      ; 0.707      ;
; 0.391 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.229      ; 0.704      ;
; 0.392 ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.232      ; 0.708      ;
; 0.393 ; speedCluster:SPEED1|rectangle:sP7mR|y_dir  ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.229      ; 0.706      ;
; 0.395 ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.232      ; 0.711      ;
; 0.398 ; speedCluster:SPEED1|rectangle:sP5mR|x[7]   ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.234      ; 0.716      ;
; 0.399 ; speedCluster:SPEED1|rectangle:sP7mR|y[5]   ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.233      ; 0.716      ;
; 0.400 ; speedCluster:SPEED1|rectangle:sP10mR|y[7]  ; speedCluster:SPEED1|rectangle:sP10mR|y[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.233      ; 0.717      ;
; 0.401 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[8]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.232      ; 0.717      ;
; 0.401 ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.234      ; 0.719      ;
; 0.402 ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.233      ; 0.719      ;
; 0.402 ; speedCluster:SPEED1|rectangle:sP7mR|y[5]   ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.233      ; 0.719      ;
; 0.406 ; speedCluster:SPEED1|rectangle:sP5mR|x[3]   ; speedCluster:SPEED1|rectangle:sP5mR|x[3]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.526      ;
; 0.408 ; speedCluster:SPEED1|rectangle:sP7mR|y[4]   ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.233      ; 0.725      ;
; 0.411 ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.234      ; 0.729      ;
; 0.427 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[3]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.547      ;
; 0.428 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[4]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.548      ;
; 0.429 ; speedCluster:SPEED1|rectangle:sP10mR|y[8]  ; speedCluster:SPEED1|rectangle:sP10mR|y[9]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.234      ; 0.747      ;
; 0.431 ; speedCluster:SPEED1|rectangle:sP7mR|y[7]   ; speedCluster:SPEED1|rectangle:sP7mR|y[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.233      ; 0.748      ;
; 0.452 ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.234      ; 0.770      ;
; 0.454 ; speedCluster:SPEED1|rectangle:sP10mR|x[9]  ; speedCluster:SPEED1|rectangle:sP10mR|x[10] ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; speedCluster:SPEED1|rectangle:sP5mR|x[10]  ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.045      ; 0.586      ;
; 0.458 ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.044      ; 0.586      ;
; 0.458 ; speedCluster:SPEED1|rectangle:sP5mR|y[7]   ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.232      ; 0.774      ;
; 0.458 ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.232      ; 0.774      ;
; 0.459 ; speedCluster:SPEED1|rectangle:sP5mR|y[9]   ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.044      ; 0.587      ;
; 0.461 ; speedCluster:SPEED1|rectangle:sP5mR|y[5]   ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.232      ; 0.777      ;
; 0.464 ; speedCluster:SPEED1|rectangle:sP7mR|x[10]  ; speedCluster:SPEED1|rectangle:sP7mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; speedCluster:SPEED1|rectangle:sP5mR|x[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; speedCluster:SPEED1|rectangle:sP5mR|x[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.234      ; 0.782      ;
; 0.465 ; speedCluster:SPEED1|rectangle:sP7mR|y[5]   ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.233      ; 0.782      ;
; 0.467 ; speedCluster:SPEED1|rectangle:sP7mR|y[8]   ; speedCluster:SPEED1|rectangle:sP7mR|y[9]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.044      ; 0.595      ;
; 0.467 ; speedCluster:SPEED1|rectangle:sP5mR|x[7]   ; speedCluster:SPEED1|rectangle:sP5mR|x[8]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; speedCluster:SPEED1|rectangle:sP5mR|x[4]   ; speedCluster:SPEED1|rectangle:sP5mR|x[6]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; speedCluster:SPEED1|rectangle:sP7mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.044      ; 0.596      ;
; 0.468 ; speedCluster:SPEED1|rectangle:sP10mR|x_dir ; speedCluster:SPEED1|rectangle:sP10mR|x[7]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.232      ; 0.784      ;
; 0.468 ; speedCluster:SPEED1|rectangle:sP5mR|y[10]  ; speedCluster:SPEED1|rectangle:sP5mR|y[11]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.044      ; 0.596      ;
; 0.471 ; speedCluster:SPEED1|rectangle:sP7mR|y[4]   ; speedCluster:SPEED1|rectangle:sP7mR|y[10]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.233      ; 0.788      ;
; 0.471 ; speedCluster:SPEED1|rectangle:sP10mR|x[3]  ; speedCluster:SPEED1|rectangle:sP10mR|x[4]  ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; speedCluster:SPEED1|rectangle:sP7mR|y[4]   ; speedCluster:SPEED1|rectangle:sP7mR|y[5]   ; HvSync:HVS1|animate ; HvSync:HVS1|animate ; 0.000        ; 0.037      ; 0.593      ;
+-------+--------------------------------------------+--------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                               ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.202 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.322      ;
; 0.206 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.253 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.257 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.271 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.391      ;
; 0.275 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.395      ;
; 0.284 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.474      ;
; 0.290 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.481      ;
; 0.292 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.483      ;
; 0.292 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.482      ;
; 0.292 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.482      ;
; 0.293 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.484      ;
; 0.293 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.483      ;
; 0.293 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.483      ;
; 0.293 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.483      ;
; 0.293 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.484      ;
; 0.294 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.484      ;
; 0.294 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.484      ;
; 0.294 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.484      ;
; 0.294 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.487      ;
; 0.296 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.487      ;
; 0.297 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.487      ;
; 0.297 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.302 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.307 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.499      ;
; 0.309 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.501      ;
; 0.311 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.317 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.324 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.444      ;
; 0.334 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.454      ;
; 0.350 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.470      ;
; 0.358 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.089      ; 0.545      ;
; 0.361 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.089      ; 0.548      ;
; 0.365 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.090      ; 0.553      ;
; 0.406 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.090      ; 0.594      ;
; 0.426 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.543      ;
; 0.446 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.095      ; 0.639      ;
; 0.459 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.089      ; 0.646      ;
; 0.467 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.584      ;
; 0.503 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.095      ; 0.696      ;
; 0.545 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.089      ; 0.732      ;
; 0.578 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.695      ;
; 0.579 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.696      ;
; 0.581 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.698      ;
; 0.583 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.700      ;
; 0.588 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.114     ; 0.572      ;
; 0.589 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.706      ;
; 0.591 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.708      ;
; 0.596 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.085      ; 0.779      ;
; 0.630 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.750      ;
; 0.631 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.751      ;
; 0.632 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.752      ;
; 0.633 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.114     ; 0.617      ;
; 0.634 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.754      ;
; 0.635 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.769      ;
; 0.635 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.755      ;
; 0.636 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.756      ;
; 0.649 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[5] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.114     ; 0.633      ;
; 0.741 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.875      ;
; 0.742 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.876      ;
; 0.742 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.876      ;
; 0.743 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.877      ;
; 0.743 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.877      ;
; 0.743 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.877      ;
; 0.743 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.877      ;
; 0.745 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.879      ;
; 0.745 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.879      ;
; 0.748 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.868      ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.194 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.204 ; HvSync:HVS1|CounterY[11]                                     ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.216 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.298 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.302 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.306 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; HvSync:HVS1|CounterX[10]                                     ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.315 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; HvSync:HVS1|CounterX[4]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; HvSync:HVS1|CounterX[7]                                      ; HvSync:HVS1|CounterX[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.344 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.464      ;
; 0.344 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.464      ;
; 0.351 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.471      ;
; 0.446 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.453 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.455 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; HvSync:HVS1|CounterX[8]                                      ; HvSync:HVS1|CounterX[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.460 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.463 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; HvSync:HVS1|CounterX[10]                                     ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; HvSync:HVS1|CounterX[8]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; HvSync:HVS1|CounterY[0]                                      ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; HvSync:HVS1|CounterX[9]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.474 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.477 ; HvSync:HVS1|CounterX[4]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.598      ;
; 0.510 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.513 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.518 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.521 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.527 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.529 ; HvSync:HVS1|CounterX[8]                                      ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; HvSync:HVS1|CounterX[7]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; HvSync:HVS1|CounterX[9]                                      ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; HvSync:HVS1|CounterX[9]                                      ; HvSync:HVS1|CounterX[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; HvSync:HVS1|CounterY[0]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; HvSync:HVS1|DrawArea                                         ; assighColor:comb_3|red[6]                                    ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.664      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -14.902  ; 0.179 ; N/A      ; N/A     ; -1.000              ;
;  HvSync:HVS1|animate                              ; -2.620   ; 0.179 ; N/A      ; N/A     ; -1.000              ;
;  clk                                              ; N/A      ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  pxlc|altpll_component|auto_generated|pll1|clk[0] ; -14.902  ; 0.194 ; N/A      ; N/A     ; 19.601              ;
;  pxlc|altpll_component|auto_generated|pll1|clk[1] ; 2.062    ; 0.187 ; N/A      ; N/A     ; 1.729               ;
; Design-wide TNS                                   ; -463.791 ; 0.0   ; 0.0      ; 0.0     ; -74.0               ;
;  HvSync:HVS1|animate                              ; -139.020 ; 0.000 ; N/A      ; N/A     ; -74.000             ;
;  clk                                              ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pxlc|altpll_component|auto_generated|pll1|clk[0] ; -324.771 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TMDSp[0]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDSp[1]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDSp[2]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDSn[0]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDSn[1]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDSn[2]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDSp_clock   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDSn_clock   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dip[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dip[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dip[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dip[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TMDSp[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp_clock   ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn_clock   ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TMDSp[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp_clock   ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn_clock   ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TMDSp[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp_clock   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn_clock   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; HvSync:HVS1|animate                              ; HvSync:HVS1|animate                              ; 1153     ; 0        ; 0        ; 0        ;
; HvSync:HVS1|animate                              ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 42483336 ; 0        ; 0        ; 0        ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 2023096  ; 0        ; 0        ; 0        ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 73       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; HvSync:HVS1|animate                              ; HvSync:HVS1|animate                              ; 1153     ; 0        ; 0        ; 0        ;
; HvSync:HVS1|animate                              ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 42483336 ; 0        ; 0        ; 0        ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 2023096  ; 0        ; 0        ; 0        ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 73       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; HvSync:HVS1|animate                              ; HvSync:HVS1|animate                              ; Base      ; Constrained ;
; clk                                              ; clk                                              ; Base      ; Constrained ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TMDSn[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSn[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSn[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSn_clock ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSp[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSp[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSp[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSp_clock ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TMDSn[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSn[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSn[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSn_clock ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSp[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSp[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSp[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSp_clock ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jan 01 21:19:37 2020
Info: Command: quartus_sta HDMITest -c HDMITest
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'HDMITest.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pxlc|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 280 -multiply_by 141 -duty_cycle 50.00 -name {pxlc|altpll_component|auto_generated|pll1|clk[0]} {pxlc|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pxlc|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 28 -multiply_by 141 -duty_cycle 50.00 -name {pxlc|altpll_component|auto_generated|pll1|clk[1]} {pxlc|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name HvSync:HVS1|animate HvSync:HVS1|animate
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.902
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.902            -324.771 pxlc|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.620            -139.020 HvSync:HVS1|animate 
    Info (332119):     2.062               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 HvSync:HVS1|animate 
    Info (332119):     0.358               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.361               0.000 pxlc|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -74.000 HvSync:HVS1|animate 
    Info (332119):     1.732               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.835               0.000 clk 
    Info (332119):    19.605               0.000 pxlc|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.229
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.229            -287.968 pxlc|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.239            -116.312 HvSync:HVS1|animate 
    Info (332119):     2.274               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 HvSync:HVS1|animate 
    Info (332119):     0.312               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.320               0.000 pxlc|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -74.000 HvSync:HVS1|animate 
    Info (332119):     1.729               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.818               0.000 clk 
    Info (332119):    19.601               0.000 pxlc|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.480
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.480            -185.068 pxlc|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.042             -48.072 HvSync:HVS1|animate 
    Info (332119):     2.852               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 HvSync:HVS1|animate 
    Info (332119):     0.187               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.194               0.000 pxlc|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -74.000 HvSync:HVS1|animate 
    Info (332119):     1.767               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.587               0.000 clk 
    Info (332119):    19.640               0.000 pxlc|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4840 megabytes
    Info: Processing ended: Wed Jan 01 21:19:39 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


