module alu_ctrl (
    input  logic [1:0] alu_op,
    input  logic [2:0] funct3,
    input  logic [6:0] funct7,
    output logic [3:0] alu_control
);
    always_comb begin
        alu_control = 4'b0000; // 默认 ADD
        case (alu_op)
            2'b00: alu_control = 4'b0000; // ADD (LOAD/STORE/LUI/AUIPC/JAL/JALR)
            2'b01: alu_control = 4'b0001; // SUB (BRANCH 比较)
            2'b10: begin // R-type / I-type ALU
                unique case (funct3)
                    3'b000: alu_control = (funct7==7'b0100000) ? 4'b0001 : 4'b0000; // SUB / ADD
                    3'b001: alu_control = 4'b0010; // SLL
                    3'b010: alu_control = 4'b0011; // SLT
                    3'b011: alu_control = 4'b0100; // SLTU
                    3'b100: alu_control = 4'b0101; // XOR
                    3'b101: alu_control = (funct7==7'b0100000) ? 4'b0111 : 4'b0110; // SRA / SRL
                    3'b110: alu_control = 4'b1000; // OR
                    3'b111: alu_control = 4'b1001; // AND
                    default: alu_control = 4'b0000;
                endcase
            end
            default: alu_control = 4'b0000;
        endcase
    end
endmodule
