<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Vivado_IP_Design_clk_wiz_0_0_synth_1" LaunchDir="c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.runs/Vivado_IP_Design_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Vivado_IP_Design_rst_clk_wiz_0_100M_0_synth_1" LaunchDir="c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.runs/Vivado_IP_Design_rst_clk_wiz_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Vivado_IP_Design_maxmul2x2_0_0_synth_1" LaunchDir="c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.runs/Vivado_IP_Design_maxmul2x2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Vivado_IP_Design_clk_wiz_0_0_synth_1"/>
		<Parent Id="Vivado_IP_Design_rst_clk_wiz_0_100M_0_synth_1"/>
		<Parent Id="Vivado_IP_Design_maxmul2x2_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
		<Parameter Name="general.usePosixSpawnForFork" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

