<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="xc7a35t_0" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_init_calib_complete"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_wrlvl_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_wrlvl_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_wrlvl_err"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_pi_phaselock_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_pi_phaselocked_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_pi_phaselock_err"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_pi_dqsfound_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_pi_dqsfound_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_pi_dqsfound_err"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="dbg_rdlvl_start[1]"/>
        <net name="dbg_rdlvl_start[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="dbg_rdlvl_done[1]"/>
        <net name="dbg_rdlvl_done[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="dbg_rdlvl_err[1]"/>
        <net name="dbg_rdlvl_err[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_oclkdelay_calib_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_oclkdelay_calib_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_wrcal_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_wrcal_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_wrcal_err"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_phy_init_5_0[5]"/>
        <net name="dbg_phy_init_5_0[4]"/>
        <net name="dbg_phy_init_5_0[3]"/>
        <net name="dbg_phy_init_5_0[2]"/>
        <net name="dbg_phy_init_5_0[1]"/>
        <net name="dbg_phy_init_5_0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_rddata_valid_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="20"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="dbg_rddata_r[63]"/>
        <net name="dbg_rddata_r[62]"/>
        <net name="dbg_rddata_r[61]"/>
        <net name="dbg_rddata_r[60]"/>
        <net name="dbg_rddata_r[59]"/>
        <net name="dbg_rddata_r[58]"/>
        <net name="dbg_rddata_r[57]"/>
        <net name="dbg_rddata_r[56]"/>
        <net name="dbg_rddata_r[55]"/>
        <net name="dbg_rddata_r[54]"/>
        <net name="dbg_rddata_r[53]"/>
        <net name="dbg_rddata_r[52]"/>
        <net name="dbg_rddata_r[51]"/>
        <net name="dbg_rddata_r[50]"/>
        <net name="dbg_rddata_r[49]"/>
        <net name="dbg_rddata_r[48]"/>
        <net name="dbg_rddata_r[47]"/>
        <net name="dbg_rddata_r[46]"/>
        <net name="dbg_rddata_r[45]"/>
        <net name="dbg_rddata_r[44]"/>
        <net name="dbg_rddata_r[43]"/>
        <net name="dbg_rddata_r[42]"/>
        <net name="dbg_rddata_r[41]"/>
        <net name="dbg_rddata_r[40]"/>
        <net name="dbg_rddata_r[39]"/>
        <net name="dbg_rddata_r[38]"/>
        <net name="dbg_rddata_r[37]"/>
        <net name="dbg_rddata_r[36]"/>
        <net name="dbg_rddata_r[35]"/>
        <net name="dbg_rddata_r[34]"/>
        <net name="dbg_rddata_r[33]"/>
        <net name="dbg_rddata_r[32]"/>
        <net name="dbg_rddata_r[31]"/>
        <net name="dbg_rddata_r[30]"/>
        <net name="dbg_rddata_r[29]"/>
        <net name="dbg_rddata_r[28]"/>
        <net name="dbg_rddata_r[27]"/>
        <net name="dbg_rddata_r[26]"/>
        <net name="dbg_rddata_r[25]"/>
        <net name="dbg_rddata_r[24]"/>
        <net name="dbg_rddata_r[23]"/>
        <net name="dbg_rddata_r[22]"/>
        <net name="dbg_rddata_r[21]"/>
        <net name="dbg_rddata_r[20]"/>
        <net name="dbg_rddata_r[19]"/>
        <net name="dbg_rddata_r[18]"/>
        <net name="dbg_rddata_r[17]"/>
        <net name="dbg_rddata_r[16]"/>
        <net name="dbg_rddata_r[15]"/>
        <net name="dbg_rddata_r[14]"/>
        <net name="dbg_rddata_r[13]"/>
        <net name="dbg_rddata_r[12]"/>
        <net name="dbg_rddata_r[11]"/>
        <net name="dbg_rddata_r[10]"/>
        <net name="dbg_rddata_r[9]"/>
        <net name="dbg_rddata_r[8]"/>
        <net name="dbg_rddata_r[7]"/>
        <net name="dbg_rddata_r[6]"/>
        <net name="dbg_rddata_r[5]"/>
        <net name="dbg_rddata_r[4]"/>
        <net name="dbg_rddata_r[3]"/>
        <net name="dbg_rddata_r[2]"/>
        <net name="dbg_rddata_r[1]"/>
        <net name="dbg_rddata_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="21"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_fine_adjust_done_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="22"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_cmd_wdt_err_w"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="23"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_rd_wdt_err_w"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="24"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_wr_wdt_err_w"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="25"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_tg_compare_error_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="26"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_cmp_data_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="27"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_cmp_error"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="28"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="dbg_cmp_data_r[63]"/>
        <net name="dbg_cmp_data_r[62]"/>
        <net name="dbg_cmp_data_r[61]"/>
        <net name="dbg_cmp_data_r[60]"/>
        <net name="dbg_cmp_data_r[59]"/>
        <net name="dbg_cmp_data_r[58]"/>
        <net name="dbg_cmp_data_r[57]"/>
        <net name="dbg_cmp_data_r[56]"/>
        <net name="dbg_cmp_data_r[55]"/>
        <net name="dbg_cmp_data_r[54]"/>
        <net name="dbg_cmp_data_r[53]"/>
        <net name="dbg_cmp_data_r[52]"/>
        <net name="dbg_cmp_data_r[51]"/>
        <net name="dbg_cmp_data_r[50]"/>
        <net name="dbg_cmp_data_r[49]"/>
        <net name="dbg_cmp_data_r[48]"/>
        <net name="dbg_cmp_data_r[47]"/>
        <net name="dbg_cmp_data_r[46]"/>
        <net name="dbg_cmp_data_r[45]"/>
        <net name="dbg_cmp_data_r[44]"/>
        <net name="dbg_cmp_data_r[43]"/>
        <net name="dbg_cmp_data_r[42]"/>
        <net name="dbg_cmp_data_r[41]"/>
        <net name="dbg_cmp_data_r[40]"/>
        <net name="dbg_cmp_data_r[39]"/>
        <net name="dbg_cmp_data_r[38]"/>
        <net name="dbg_cmp_data_r[37]"/>
        <net name="dbg_cmp_data_r[36]"/>
        <net name="dbg_cmp_data_r[35]"/>
        <net name="dbg_cmp_data_r[34]"/>
        <net name="dbg_cmp_data_r[33]"/>
        <net name="dbg_cmp_data_r[32]"/>
        <net name="dbg_cmp_data_r[31]"/>
        <net name="dbg_cmp_data_r[30]"/>
        <net name="dbg_cmp_data_r[29]"/>
        <net name="dbg_cmp_data_r[28]"/>
        <net name="dbg_cmp_data_r[27]"/>
        <net name="dbg_cmp_data_r[26]"/>
        <net name="dbg_cmp_data_r[25]"/>
        <net name="dbg_cmp_data_r[24]"/>
        <net name="dbg_cmp_data_r[23]"/>
        <net name="dbg_cmp_data_r[22]"/>
        <net name="dbg_cmp_data_r[21]"/>
        <net name="dbg_cmp_data_r[20]"/>
        <net name="dbg_cmp_data_r[19]"/>
        <net name="dbg_cmp_data_r[18]"/>
        <net name="dbg_cmp_data_r[17]"/>
        <net name="dbg_cmp_data_r[16]"/>
        <net name="dbg_cmp_data_r[15]"/>
        <net name="dbg_cmp_data_r[14]"/>
        <net name="dbg_cmp_data_r[13]"/>
        <net name="dbg_cmp_data_r[12]"/>
        <net name="dbg_cmp_data_r[11]"/>
        <net name="dbg_cmp_data_r[10]"/>
        <net name="dbg_cmp_data_r[9]"/>
        <net name="dbg_cmp_data_r[8]"/>
        <net name="dbg_cmp_data_r[7]"/>
        <net name="dbg_cmp_data_r[6]"/>
        <net name="dbg_cmp_data_r[5]"/>
        <net name="dbg_cmp_data_r[4]"/>
        <net name="dbg_cmp_data_r[3]"/>
        <net name="dbg_cmp_data_r[2]"/>
        <net name="dbg_cmp_data_r[1]"/>
        <net name="dbg_cmp_data_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="29"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_dq_error_bytelane_cmp[7]"/>
        <net name="dbg_dq_error_bytelane_cmp[6]"/>
        <net name="dbg_dq_error_bytelane_cmp[5]"/>
        <net name="dbg_dq_error_bytelane_cmp[4]"/>
        <net name="dbg_dq_error_bytelane_cmp[3]"/>
        <net name="dbg_dq_error_bytelane_cmp[2]"/>
        <net name="dbg_dq_error_bytelane_cmp[1]"/>
        <net name="dbg_dq_error_bytelane_cmp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="30"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_cumlative_dq_lane_error[7]"/>
        <net name="dbg_cumlative_dq_lane_error[6]"/>
        <net name="dbg_cumlative_dq_lane_error[5]"/>
        <net name="dbg_cumlative_dq_lane_error[4]"/>
        <net name="dbg_cumlative_dq_lane_error[3]"/>
        <net name="dbg_cumlative_dq_lane_error[2]"/>
        <net name="dbg_cumlative_dq_lane_error[1]"/>
        <net name="dbg_cumlative_dq_lane_error[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="31"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="dbg_cmp_addr_i[31]"/>
        <net name="dbg_cmp_addr_i[30]"/>
        <net name="dbg_cmp_addr_i[29]"/>
        <net name="dbg_cmp_addr_i[28]"/>
        <net name="dbg_cmp_addr_i[27]"/>
        <net name="dbg_cmp_addr_i[26]"/>
        <net name="dbg_cmp_addr_i[25]"/>
        <net name="dbg_cmp_addr_i[24]"/>
        <net name="dbg_cmp_addr_i[23]"/>
        <net name="dbg_cmp_addr_i[22]"/>
        <net name="dbg_cmp_addr_i[21]"/>
        <net name="dbg_cmp_addr_i[20]"/>
        <net name="dbg_cmp_addr_i[19]"/>
        <net name="dbg_cmp_addr_i[18]"/>
        <net name="dbg_cmp_addr_i[17]"/>
        <net name="dbg_cmp_addr_i[16]"/>
        <net name="dbg_cmp_addr_i[15]"/>
        <net name="dbg_cmp_addr_i[14]"/>
        <net name="dbg_cmp_addr_i[13]"/>
        <net name="dbg_cmp_addr_i[12]"/>
        <net name="dbg_cmp_addr_i[11]"/>
        <net name="dbg_cmp_addr_i[10]"/>
        <net name="dbg_cmp_addr_i[9]"/>
        <net name="dbg_cmp_addr_i[8]"/>
        <net name="dbg_cmp_addr_i[7]"/>
        <net name="dbg_cmp_addr_i[6]"/>
        <net name="dbg_cmp_addr_i[5]"/>
        <net name="dbg_cmp_addr_i[4]"/>
        <net name="dbg_cmp_addr_i[3]"/>
        <net name="dbg_cmp_addr_i[2]"/>
        <net name="dbg_cmp_addr_i[1]"/>
        <net name="dbg_cmp_addr_i[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="32"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_cmp_bl_i[5]"/>
        <net name="dbg_cmp_bl_i[4]"/>
        <net name="dbg_cmp_bl_i[3]"/>
        <net name="dbg_cmp_bl_i[2]"/>
        <net name="dbg_cmp_bl_i[1]"/>
        <net name="dbg_cmp_bl_i[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="33"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_mcb_cmd_full_i"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="34"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_mcb_wr_full_i"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="35"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_mcb_rd_empty_i"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="36"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="dbg_ddrx_ila_rdpath_765_764[1]"/>
        <net name="dbg_ddrx_ila_rdpath_765_764[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="37"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="dbg_wl_state_r[4]"/>
        <net name="dbg_wl_state_r[3]"/>
        <net name="dbg_wl_state_r[2]"/>
        <net name="dbg_wl_state_r[1]"/>
        <net name="dbg_wl_state_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="38"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="dbg_dqs_cnt_r[3]"/>
        <net name="dbg_dqs_cnt_r[2]"/>
        <net name="dbg_dqs_cnt_r[1]"/>
        <net name="dbg_dqs_cnt_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="39"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_wl_edge_detect_valid_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="40"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_rd_data_edge_detect_r_by_dqs"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="41"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_wl_po_fine_cnt_by_dqs[5]"/>
        <net name="dbg_wl_po_fine_cnt_by_dqs[4]"/>
        <net name="dbg_wl_po_fine_cnt_by_dqs[3]"/>
        <net name="dbg_wl_po_fine_cnt_by_dqs[2]"/>
        <net name="dbg_wl_po_fine_cnt_by_dqs[1]"/>
        <net name="dbg_wl_po_fine_cnt_by_dqs[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="42"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="dbg_wl_po_coarse_cnt_by_dqs[2]"/>
        <net name="dbg_wl_po_coarse_cnt_by_dqs[1]"/>
        <net name="dbg_wl_po_coarse_cnt_by_dqs[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="43"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="dbg_phy_oclkdelay_zfo[3]"/>
        <net name="dbg_phy_oclkdelay_zfo[2]"/>
        <net name="dbg_phy_oclkdelay_zfo[1]"/>
        <net name="dbg_phy_oclkdelay_zfo[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="44"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_ocal_fuzz2oneeighty[5]"/>
        <net name="dbg_ocal_fuzz2oneeighty[4]"/>
        <net name="dbg_ocal_fuzz2oneeighty[3]"/>
        <net name="dbg_ocal_fuzz2oneeighty[2]"/>
        <net name="dbg_ocal_fuzz2oneeighty[1]"/>
        <net name="dbg_ocal_fuzz2oneeighty[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="45"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_ocal_fuzz2zero[5]"/>
        <net name="dbg_ocal_fuzz2zero[4]"/>
        <net name="dbg_ocal_fuzz2zero[3]"/>
        <net name="dbg_ocal_fuzz2zero[2]"/>
        <net name="dbg_ocal_fuzz2zero[1]"/>
        <net name="dbg_ocal_fuzz2zero[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="46"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_ocal_oneeighty2fuzz[5]"/>
        <net name="dbg_ocal_oneeighty2fuzz[4]"/>
        <net name="dbg_ocal_oneeighty2fuzz[3]"/>
        <net name="dbg_ocal_oneeighty2fuzz[2]"/>
        <net name="dbg_ocal_oneeighty2fuzz[1]"/>
        <net name="dbg_ocal_oneeighty2fuzz[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="47"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_ocal_zero2fuzz[5]"/>
        <net name="dbg_ocal_zero2fuzz[4]"/>
        <net name="dbg_ocal_zero2fuzz[3]"/>
        <net name="dbg_ocal_zero2fuzz[2]"/>
        <net name="dbg_ocal_zero2fuzz[1]"/>
        <net name="dbg_ocal_zero2fuzz[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="48"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="dbg_ocal_oclkdelay_calib_cnt[2]"/>
        <net name="dbg_ocal_oclkdelay_calib_cnt[1]"/>
        <net name="dbg_ocal_oclkdelay_calib_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="49"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_ocal_scan_win_not_found"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="50"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_wrcal_pat_data_match_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="51"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_wrcal_pat_data_match_valid_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="52"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="dbg_wrcal_dqs_cnt_r[3]"/>
        <net name="dbg_wrcal_dqs_cnt_r[2]"/>
        <net name="dbg_wrcal_dqs_cnt_r[1]"/>
        <net name="dbg_wrcal_dqs_cnt_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="53"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="cal2_state_r[4]"/>
        <net name="cal2_state_r[3]"/>
        <net name="cal2_state_r[2]"/>
        <net name="cal2_state_r[1]"/>
        <net name="cal2_state_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="54"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="not_empty_wait_cnt[4]"/>
        <net name="not_empty_wait_cnt[3]"/>
        <net name="not_empty_wait_cnt[2]"/>
        <net name="not_empty_wait_cnt[1]"/>
        <net name="not_empty_wait_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="55"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_early1_data"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="56"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_early2_data"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="57"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="dbg_phy_oclkdelay_cal_57_54[3]"/>
        <net name="dbg_phy_oclkdelay_cal_57_54[2]"/>
        <net name="dbg_phy_oclkdelay_cal_57_54[1]"/>
        <net name="dbg_phy_oclkdelay_cal_57_54[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="58"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="54"/>
      </probeOptions>
      <nets>
        <net name="dbg_phy_wrlvl_128_75[53]"/>
        <net name="dbg_phy_wrlvl_128_75[52]"/>
        <net name="dbg_phy_wrlvl_128_75[51]"/>
        <net name="dbg_phy_wrlvl_128_75[50]"/>
        <net name="dbg_phy_wrlvl_128_75[49]"/>
        <net name="dbg_phy_wrlvl_128_75[48]"/>
        <net name="dbg_phy_wrlvl_128_75[47]"/>
        <net name="dbg_phy_wrlvl_128_75[46]"/>
        <net name="dbg_phy_wrlvl_128_75[45]"/>
        <net name="dbg_phy_wrlvl_128_75[44]"/>
        <net name="dbg_phy_wrlvl_128_75[43]"/>
        <net name="dbg_phy_wrlvl_128_75[42]"/>
        <net name="dbg_phy_wrlvl_128_75[41]"/>
        <net name="dbg_phy_wrlvl_128_75[40]"/>
        <net name="dbg_phy_wrlvl_128_75[39]"/>
        <net name="dbg_phy_wrlvl_128_75[38]"/>
        <net name="dbg_phy_wrlvl_128_75[37]"/>
        <net name="dbg_phy_wrlvl_128_75[36]"/>
        <net name="dbg_phy_wrlvl_128_75[35]"/>
        <net name="dbg_phy_wrlvl_128_75[34]"/>
        <net name="dbg_phy_wrlvl_128_75[33]"/>
        <net name="dbg_phy_wrlvl_128_75[32]"/>
        <net name="dbg_phy_wrlvl_128_75[31]"/>
        <net name="dbg_phy_wrlvl_128_75[30]"/>
        <net name="dbg_phy_wrlvl_128_75[29]"/>
        <net name="dbg_phy_wrlvl_128_75[28]"/>
        <net name="dbg_phy_wrlvl_128_75[27]"/>
        <net name="dbg_phy_wrlvl_128_75[26]"/>
        <net name="dbg_phy_wrlvl_128_75[25]"/>
        <net name="dbg_phy_wrlvl_128_75[24]"/>
        <net name="dbg_phy_wrlvl_128_75[23]"/>
        <net name="dbg_phy_wrlvl_128_75[22]"/>
        <net name="dbg_phy_wrlvl_128_75[21]"/>
        <net name="dbg_phy_wrlvl_128_75[20]"/>
        <net name="dbg_phy_wrlvl_128_75[19]"/>
        <net name="dbg_phy_wrlvl_128_75[18]"/>
        <net name="dbg_phy_wrlvl_128_75[17]"/>
        <net name="dbg_phy_wrlvl_128_75[16]"/>
        <net name="dbg_phy_wrlvl_128_75[15]"/>
        <net name="dbg_phy_wrlvl_128_75[14]"/>
        <net name="dbg_phy_wrlvl_128_75[13]"/>
        <net name="dbg_phy_wrlvl_128_75[12]"/>
        <net name="dbg_phy_wrlvl_128_75[11]"/>
        <net name="dbg_phy_wrlvl_128_75[10]"/>
        <net name="dbg_phy_wrlvl_128_75[9]"/>
        <net name="dbg_phy_wrlvl_128_75[8]"/>
        <net name="dbg_phy_wrlvl_128_75[7]"/>
        <net name="dbg_phy_wrlvl_128_75[6]"/>
        <net name="dbg_phy_wrlvl_128_75[5]"/>
        <net name="dbg_phy_wrlvl_128_75[4]"/>
        <net name="dbg_phy_wrlvl_128_75[3]"/>
        <net name="dbg_phy_wrlvl_128_75[2]"/>
        <net name="dbg_phy_wrlvl_128_75[1]"/>
        <net name="dbg_phy_wrlvl_128_75[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="59"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="27"/>
      </probeOptions>
      <nets>
        <net name="dbg_phy_wrlvl_155_129[26]"/>
        <net name="dbg_phy_wrlvl_155_129[25]"/>
        <net name="dbg_phy_wrlvl_155_129[24]"/>
        <net name="dbg_phy_wrlvl_155_129[23]"/>
        <net name="dbg_phy_wrlvl_155_129[22]"/>
        <net name="dbg_phy_wrlvl_155_129[21]"/>
        <net name="dbg_phy_wrlvl_155_129[20]"/>
        <net name="dbg_phy_wrlvl_155_129[19]"/>
        <net name="dbg_phy_wrlvl_155_129[18]"/>
        <net name="dbg_phy_wrlvl_155_129[17]"/>
        <net name="dbg_phy_wrlvl_155_129[16]"/>
        <net name="dbg_phy_wrlvl_155_129[15]"/>
        <net name="dbg_phy_wrlvl_155_129[14]"/>
        <net name="dbg_phy_wrlvl_155_129[13]"/>
        <net name="dbg_phy_wrlvl_155_129[12]"/>
        <net name="dbg_phy_wrlvl_155_129[11]"/>
        <net name="dbg_phy_wrlvl_155_129[10]"/>
        <net name="dbg_phy_wrlvl_155_129[9]"/>
        <net name="dbg_phy_wrlvl_155_129[8]"/>
        <net name="dbg_phy_wrlvl_155_129[7]"/>
        <net name="dbg_phy_wrlvl_155_129[6]"/>
        <net name="dbg_phy_wrlvl_155_129[5]"/>
        <net name="dbg_phy_wrlvl_155_129[4]"/>
        <net name="dbg_phy_wrlvl_155_129[3]"/>
        <net name="dbg_phy_wrlvl_155_129[2]"/>
        <net name="dbg_phy_wrlvl_155_129[1]"/>
        <net name="dbg_phy_wrlvl_155_129[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="60"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="dbg_pi_phase_locked_phy4lanes[11]"/>
        <net name="dbg_pi_phase_locked_phy4lanes[10]"/>
        <net name="dbg_pi_phase_locked_phy4lanes[9]"/>
        <net name="dbg_pi_phase_locked_phy4lanes[8]"/>
        <net name="dbg_pi_phase_locked_phy4lanes[7]"/>
        <net name="dbg_pi_phase_locked_phy4lanes[6]"/>
        <net name="dbg_pi_phase_locked_phy4lanes[5]"/>
        <net name="dbg_pi_phase_locked_phy4lanes[4]"/>
        <net name="dbg_pi_phase_locked_phy4lanes[3]"/>
        <net name="dbg_pi_phase_locked_phy4lanes[2]"/>
        <net name="dbg_pi_phase_locked_phy4lanes[1]"/>
        <net name="dbg_pi_phase_locked_phy4lanes[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="61"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="dbg_pi_dqs_found_lanes_phy4lanes[11]"/>
        <net name="dbg_pi_dqs_found_lanes_phy4lanes[10]"/>
        <net name="dbg_pi_dqs_found_lanes_phy4lanes[9]"/>
        <net name="dbg_pi_dqs_found_lanes_phy4lanes[8]"/>
        <net name="dbg_pi_dqs_found_lanes_phy4lanes[7]"/>
        <net name="dbg_pi_dqs_found_lanes_phy4lanes[6]"/>
        <net name="dbg_pi_dqs_found_lanes_phy4lanes[5]"/>
        <net name="dbg_pi_dqs_found_lanes_phy4lanes[4]"/>
        <net name="dbg_pi_dqs_found_lanes_phy4lanes[3]"/>
        <net name="dbg_pi_dqs_found_lanes_phy4lanes[2]"/>
        <net name="dbg_pi_dqs_found_lanes_phy4lanes[1]"/>
        <net name="dbg_pi_dqs_found_lanes_phy4lanes[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="62"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="dbg_rd_data_offset[11]"/>
        <net name="dbg_rd_data_offset[10]"/>
        <net name="dbg_rd_data_offset[9]"/>
        <net name="dbg_rd_data_offset[8]"/>
        <net name="dbg_rd_data_offset[7]"/>
        <net name="dbg_rd_data_offset[6]"/>
        <net name="dbg_rd_data_offset[5]"/>
        <net name="dbg_rd_data_offset[4]"/>
        <net name="dbg_rd_data_offset[3]"/>
        <net name="dbg_rd_data_offset[2]"/>
        <net name="dbg_rd_data_offset[1]"/>
        <net name="dbg_rd_data_offset[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="63"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_cal1_state_r[5]"/>
        <net name="dbg_cal1_state_r[4]"/>
        <net name="dbg_cal1_state_r[3]"/>
        <net name="dbg_cal1_state_r[2]"/>
        <net name="dbg_cal1_state_r[1]"/>
        <net name="dbg_cal1_state_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="64"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="dbg_cal1_cnt_cpt_r[3]"/>
        <net name="dbg_cal1_cnt_cpt_r[2]"/>
        <net name="dbg_cal1_cnt_cpt_r[1]"/>
        <net name="dbg_cal1_cnt_cpt_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="65"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_mux_rd_rise0_r[7]"/>
        <net name="dbg_mux_rd_rise0_r[6]"/>
        <net name="dbg_mux_rd_rise0_r[5]"/>
        <net name="dbg_mux_rd_rise0_r[4]"/>
        <net name="dbg_mux_rd_rise0_r[3]"/>
        <net name="dbg_mux_rd_rise0_r[2]"/>
        <net name="dbg_mux_rd_rise0_r[1]"/>
        <net name="dbg_mux_rd_rise0_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="66"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_mux_rd_fall0_r[7]"/>
        <net name="dbg_mux_rd_fall0_r[6]"/>
        <net name="dbg_mux_rd_fall0_r[5]"/>
        <net name="dbg_mux_rd_fall0_r[4]"/>
        <net name="dbg_mux_rd_fall0_r[3]"/>
        <net name="dbg_mux_rd_fall0_r[2]"/>
        <net name="dbg_mux_rd_fall0_r[1]"/>
        <net name="dbg_mux_rd_fall0_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="67"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_mux_rd_rise1_r[7]"/>
        <net name="dbg_mux_rd_rise1_r[6]"/>
        <net name="dbg_mux_rd_rise1_r[5]"/>
        <net name="dbg_mux_rd_rise1_r[4]"/>
        <net name="dbg_mux_rd_rise1_r[3]"/>
        <net name="dbg_mux_rd_rise1_r[2]"/>
        <net name="dbg_mux_rd_rise1_r[1]"/>
        <net name="dbg_mux_rd_rise1_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="68"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_mux_rd_fall1_r[7]"/>
        <net name="dbg_mux_rd_fall1_r[6]"/>
        <net name="dbg_mux_rd_fall1_r[5]"/>
        <net name="dbg_mux_rd_fall1_r[4]"/>
        <net name="dbg_mux_rd_fall1_r[3]"/>
        <net name="dbg_mux_rd_fall1_r[2]"/>
        <net name="dbg_mux_rd_fall1_r[1]"/>
        <net name="dbg_mux_rd_fall1_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="69"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_mux_rd_rise2_r[7]"/>
        <net name="dbg_mux_rd_rise2_r[6]"/>
        <net name="dbg_mux_rd_rise2_r[5]"/>
        <net name="dbg_mux_rd_rise2_r[4]"/>
        <net name="dbg_mux_rd_rise2_r[3]"/>
        <net name="dbg_mux_rd_rise2_r[2]"/>
        <net name="dbg_mux_rd_rise2_r[1]"/>
        <net name="dbg_mux_rd_rise2_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="70"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_mux_rd_fall2_r[7]"/>
        <net name="dbg_mux_rd_fall2_r[6]"/>
        <net name="dbg_mux_rd_fall2_r[5]"/>
        <net name="dbg_mux_rd_fall2_r[4]"/>
        <net name="dbg_mux_rd_fall2_r[3]"/>
        <net name="dbg_mux_rd_fall2_r[2]"/>
        <net name="dbg_mux_rd_fall2_r[1]"/>
        <net name="dbg_mux_rd_fall2_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="71"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_mux_rd_rise3_r[7]"/>
        <net name="dbg_mux_rd_rise3_r[6]"/>
        <net name="dbg_mux_rd_rise3_r[5]"/>
        <net name="dbg_mux_rd_rise3_r[4]"/>
        <net name="dbg_mux_rd_rise3_r[3]"/>
        <net name="dbg_mux_rd_rise3_r[2]"/>
        <net name="dbg_mux_rd_rise3_r[1]"/>
        <net name="dbg_mux_rd_rise3_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="72"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_mux_rd_fall3_r[7]"/>
        <net name="dbg_mux_rd_fall3_r[6]"/>
        <net name="dbg_mux_rd_fall3_r[5]"/>
        <net name="dbg_mux_rd_fall3_r[4]"/>
        <net name="dbg_mux_rd_fall3_r[3]"/>
        <net name="dbg_mux_rd_fall3_r[2]"/>
        <net name="dbg_mux_rd_fall3_r[1]"/>
        <net name="dbg_mux_rd_fall3_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="73"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_rdlvl_pat_data_match_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="74"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_mux_rd_valid_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="75"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_cpt_first_edge_cnt_by_dqs[5]"/>
        <net name="dbg_cpt_first_edge_cnt_by_dqs[4]"/>
        <net name="dbg_cpt_first_edge_cnt_by_dqs[3]"/>
        <net name="dbg_cpt_first_edge_cnt_by_dqs[2]"/>
        <net name="dbg_cpt_first_edge_cnt_by_dqs[1]"/>
        <net name="dbg_cpt_first_edge_cnt_by_dqs[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="76"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_cpt_second_edge_cnt_by_dqs[5]"/>
        <net name="dbg_cpt_second_edge_cnt_by_dqs[4]"/>
        <net name="dbg_cpt_second_edge_cnt_by_dqs[3]"/>
        <net name="dbg_cpt_second_edge_cnt_by_dqs[2]"/>
        <net name="dbg_cpt_second_edge_cnt_by_dqs[1]"/>
        <net name="dbg_cpt_second_edge_cnt_by_dqs[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="77"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_cpt_tap_cnt_by_dqs[5]"/>
        <net name="dbg_cpt_tap_cnt_by_dqs[4]"/>
        <net name="dbg_cpt_tap_cnt_by_dqs[3]"/>
        <net name="dbg_cpt_tap_cnt_by_dqs[2]"/>
        <net name="dbg_cpt_tap_cnt_by_dqs[1]"/>
        <net name="dbg_cpt_tap_cnt_by_dqs[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="78"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="dbg_dq_idelay_tap_cnt_by_dqs[4]"/>
        <net name="dbg_dq_idelay_tap_cnt_by_dqs[3]"/>
        <net name="dbg_dq_idelay_tap_cnt_by_dqs[2]"/>
        <net name="dbg_dq_idelay_tap_cnt_by_dqs[1]"/>
        <net name="dbg_dq_idelay_tap_cnt_by_dqs[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="79"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="dbg_dbg_calib_rd_data_offset_1[11]"/>
        <net name="dbg_dbg_calib_rd_data_offset_1[10]"/>
        <net name="dbg_dbg_calib_rd_data_offset_1[9]"/>
        <net name="dbg_dbg_calib_rd_data_offset_1[8]"/>
        <net name="dbg_dbg_calib_rd_data_offset_1[7]"/>
        <net name="dbg_dbg_calib_rd_data_offset_1[6]"/>
        <net name="dbg_dbg_calib_rd_data_offset_1[5]"/>
        <net name="dbg_dbg_calib_rd_data_offset_1[4]"/>
        <net name="dbg_dbg_calib_rd_data_offset_1[3]"/>
        <net name="dbg_dbg_calib_rd_data_offset_1[2]"/>
        <net name="dbg_dbg_calib_rd_data_offset_1[1]"/>
        <net name="dbg_dbg_calib_rd_data_offset_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="80"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="dbg_dbg_calib_rd_data_offset_2[11]"/>
        <net name="dbg_dbg_calib_rd_data_offset_2[10]"/>
        <net name="dbg_dbg_calib_rd_data_offset_2[9]"/>
        <net name="dbg_dbg_calib_rd_data_offset_2[8]"/>
        <net name="dbg_dbg_calib_rd_data_offset_2[7]"/>
        <net name="dbg_dbg_calib_rd_data_offset_2[6]"/>
        <net name="dbg_dbg_calib_rd_data_offset_2[5]"/>
        <net name="dbg_dbg_calib_rd_data_offset_2[4]"/>
        <net name="dbg_dbg_calib_rd_data_offset_2[3]"/>
        <net name="dbg_dbg_calib_rd_data_offset_2[2]"/>
        <net name="dbg_dbg_calib_rd_data_offset_2[1]"/>
        <net name="dbg_dbg_calib_rd_data_offset_2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="81"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_data_offset[5]"/>
        <net name="dbg_data_offset[4]"/>
        <net name="dbg_data_offset[3]"/>
        <net name="dbg_data_offset[2]"/>
        <net name="dbg_data_offset[1]"/>
        <net name="dbg_data_offset[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="82"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_data_offset_1[5]"/>
        <net name="dbg_data_offset_1[4]"/>
        <net name="dbg_data_offset_1[3]"/>
        <net name="dbg_data_offset_1[2]"/>
        <net name="dbg_data_offset_1[1]"/>
        <net name="dbg_data_offset_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="83"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_data_offset_2[5]"/>
        <net name="dbg_data_offset_2[4]"/>
        <net name="dbg_data_offset_2[3]"/>
        <net name="dbg_data_offset_2[2]"/>
        <net name="dbg_data_offset_2[1]"/>
        <net name="dbg_data_offset_2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="84"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="108"/>
      </probeOptions>
      <nets>
        <net name="dbg_cpt_first_edge_cnt[107]"/>
        <net name="dbg_cpt_first_edge_cnt[106]"/>
        <net name="dbg_cpt_first_edge_cnt[105]"/>
        <net name="dbg_cpt_first_edge_cnt[104]"/>
        <net name="dbg_cpt_first_edge_cnt[103]"/>
        <net name="dbg_cpt_first_edge_cnt[102]"/>
        <net name="dbg_cpt_first_edge_cnt[101]"/>
        <net name="dbg_cpt_first_edge_cnt[100]"/>
        <net name="dbg_cpt_first_edge_cnt[99]"/>
        <net name="dbg_cpt_first_edge_cnt[98]"/>
        <net name="dbg_cpt_first_edge_cnt[97]"/>
        <net name="dbg_cpt_first_edge_cnt[96]"/>
        <net name="dbg_cpt_first_edge_cnt[95]"/>
        <net name="dbg_cpt_first_edge_cnt[94]"/>
        <net name="dbg_cpt_first_edge_cnt[93]"/>
        <net name="dbg_cpt_first_edge_cnt[92]"/>
        <net name="dbg_cpt_first_edge_cnt[91]"/>
        <net name="dbg_cpt_first_edge_cnt[90]"/>
        <net name="dbg_cpt_first_edge_cnt[89]"/>
        <net name="dbg_cpt_first_edge_cnt[88]"/>
        <net name="dbg_cpt_first_edge_cnt[87]"/>
        <net name="dbg_cpt_first_edge_cnt[86]"/>
        <net name="dbg_cpt_first_edge_cnt[85]"/>
        <net name="dbg_cpt_first_edge_cnt[84]"/>
        <net name="dbg_cpt_first_edge_cnt[83]"/>
        <net name="dbg_cpt_first_edge_cnt[82]"/>
        <net name="dbg_cpt_first_edge_cnt[81]"/>
        <net name="dbg_cpt_first_edge_cnt[80]"/>
        <net name="dbg_cpt_first_edge_cnt[79]"/>
        <net name="dbg_cpt_first_edge_cnt[78]"/>
        <net name="dbg_cpt_first_edge_cnt[77]"/>
        <net name="dbg_cpt_first_edge_cnt[76]"/>
        <net name="dbg_cpt_first_edge_cnt[75]"/>
        <net name="dbg_cpt_first_edge_cnt[74]"/>
        <net name="dbg_cpt_first_edge_cnt[73]"/>
        <net name="dbg_cpt_first_edge_cnt[72]"/>
        <net name="dbg_cpt_first_edge_cnt[71]"/>
        <net name="dbg_cpt_first_edge_cnt[70]"/>
        <net name="dbg_cpt_first_edge_cnt[69]"/>
        <net name="dbg_cpt_first_edge_cnt[68]"/>
        <net name="dbg_cpt_first_edge_cnt[67]"/>
        <net name="dbg_cpt_first_edge_cnt[66]"/>
        <net name="dbg_cpt_first_edge_cnt[65]"/>
        <net name="dbg_cpt_first_edge_cnt[64]"/>
        <net name="dbg_cpt_first_edge_cnt[63]"/>
        <net name="dbg_cpt_first_edge_cnt[62]"/>
        <net name="dbg_cpt_first_edge_cnt[61]"/>
        <net name="dbg_cpt_first_edge_cnt[60]"/>
        <net name="dbg_cpt_first_edge_cnt[59]"/>
        <net name="dbg_cpt_first_edge_cnt[58]"/>
        <net name="dbg_cpt_first_edge_cnt[57]"/>
        <net name="dbg_cpt_first_edge_cnt[56]"/>
        <net name="dbg_cpt_first_edge_cnt[55]"/>
        <net name="dbg_cpt_first_edge_cnt[54]"/>
        <net name="dbg_cpt_first_edge_cnt[53]"/>
        <net name="dbg_cpt_first_edge_cnt[52]"/>
        <net name="dbg_cpt_first_edge_cnt[51]"/>
        <net name="dbg_cpt_first_edge_cnt[50]"/>
        <net name="dbg_cpt_first_edge_cnt[49]"/>
        <net name="dbg_cpt_first_edge_cnt[48]"/>
        <net name="dbg_cpt_first_edge_cnt[47]"/>
        <net name="dbg_cpt_first_edge_cnt[46]"/>
        <net name="dbg_cpt_first_edge_cnt[45]"/>
        <net name="dbg_cpt_first_edge_cnt[44]"/>
        <net name="dbg_cpt_first_edge_cnt[43]"/>
        <net name="dbg_cpt_first_edge_cnt[42]"/>
        <net name="dbg_cpt_first_edge_cnt[41]"/>
        <net name="dbg_cpt_first_edge_cnt[40]"/>
        <net name="dbg_cpt_first_edge_cnt[39]"/>
        <net name="dbg_cpt_first_edge_cnt[38]"/>
        <net name="dbg_cpt_first_edge_cnt[37]"/>
        <net name="dbg_cpt_first_edge_cnt[36]"/>
        <net name="dbg_cpt_first_edge_cnt[35]"/>
        <net name="dbg_cpt_first_edge_cnt[34]"/>
        <net name="dbg_cpt_first_edge_cnt[33]"/>
        <net name="dbg_cpt_first_edge_cnt[32]"/>
        <net name="dbg_cpt_first_edge_cnt[31]"/>
        <net name="dbg_cpt_first_edge_cnt[30]"/>
        <net name="dbg_cpt_first_edge_cnt[29]"/>
        <net name="dbg_cpt_first_edge_cnt[28]"/>
        <net name="dbg_cpt_first_edge_cnt[27]"/>
        <net name="dbg_cpt_first_edge_cnt[26]"/>
        <net name="dbg_cpt_first_edge_cnt[25]"/>
        <net name="dbg_cpt_first_edge_cnt[24]"/>
        <net name="dbg_cpt_first_edge_cnt[23]"/>
        <net name="dbg_cpt_first_edge_cnt[22]"/>
        <net name="dbg_cpt_first_edge_cnt[21]"/>
        <net name="dbg_cpt_first_edge_cnt[20]"/>
        <net name="dbg_cpt_first_edge_cnt[19]"/>
        <net name="dbg_cpt_first_edge_cnt[18]"/>
        <net name="dbg_cpt_first_edge_cnt[17]"/>
        <net name="dbg_cpt_first_edge_cnt[16]"/>
        <net name="dbg_cpt_first_edge_cnt[15]"/>
        <net name="dbg_cpt_first_edge_cnt[14]"/>
        <net name="dbg_cpt_first_edge_cnt[13]"/>
        <net name="dbg_cpt_first_edge_cnt[12]"/>
        <net name="dbg_cpt_first_edge_cnt[11]"/>
        <net name="dbg_cpt_first_edge_cnt[10]"/>
        <net name="dbg_cpt_first_edge_cnt[9]"/>
        <net name="dbg_cpt_first_edge_cnt[8]"/>
        <net name="dbg_cpt_first_edge_cnt[7]"/>
        <net name="dbg_cpt_first_edge_cnt[6]"/>
        <net name="dbg_cpt_first_edge_cnt[5]"/>
        <net name="dbg_cpt_first_edge_cnt[4]"/>
        <net name="dbg_cpt_first_edge_cnt[3]"/>
        <net name="dbg_cpt_first_edge_cnt[2]"/>
        <net name="dbg_cpt_first_edge_cnt[1]"/>
        <net name="dbg_cpt_first_edge_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="85"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="108"/>
      </probeOptions>
      <nets>
        <net name="dbg_cpt_second_edge_cnt[107]"/>
        <net name="dbg_cpt_second_edge_cnt[106]"/>
        <net name="dbg_cpt_second_edge_cnt[105]"/>
        <net name="dbg_cpt_second_edge_cnt[104]"/>
        <net name="dbg_cpt_second_edge_cnt[103]"/>
        <net name="dbg_cpt_second_edge_cnt[102]"/>
        <net name="dbg_cpt_second_edge_cnt[101]"/>
        <net name="dbg_cpt_second_edge_cnt[100]"/>
        <net name="dbg_cpt_second_edge_cnt[99]"/>
        <net name="dbg_cpt_second_edge_cnt[98]"/>
        <net name="dbg_cpt_second_edge_cnt[97]"/>
        <net name="dbg_cpt_second_edge_cnt[96]"/>
        <net name="dbg_cpt_second_edge_cnt[95]"/>
        <net name="dbg_cpt_second_edge_cnt[94]"/>
        <net name="dbg_cpt_second_edge_cnt[93]"/>
        <net name="dbg_cpt_second_edge_cnt[92]"/>
        <net name="dbg_cpt_second_edge_cnt[91]"/>
        <net name="dbg_cpt_second_edge_cnt[90]"/>
        <net name="dbg_cpt_second_edge_cnt[89]"/>
        <net name="dbg_cpt_second_edge_cnt[88]"/>
        <net name="dbg_cpt_second_edge_cnt[87]"/>
        <net name="dbg_cpt_second_edge_cnt[86]"/>
        <net name="dbg_cpt_second_edge_cnt[85]"/>
        <net name="dbg_cpt_second_edge_cnt[84]"/>
        <net name="dbg_cpt_second_edge_cnt[83]"/>
        <net name="dbg_cpt_second_edge_cnt[82]"/>
        <net name="dbg_cpt_second_edge_cnt[81]"/>
        <net name="dbg_cpt_second_edge_cnt[80]"/>
        <net name="dbg_cpt_second_edge_cnt[79]"/>
        <net name="dbg_cpt_second_edge_cnt[78]"/>
        <net name="dbg_cpt_second_edge_cnt[77]"/>
        <net name="dbg_cpt_second_edge_cnt[76]"/>
        <net name="dbg_cpt_second_edge_cnt[75]"/>
        <net name="dbg_cpt_second_edge_cnt[74]"/>
        <net name="dbg_cpt_second_edge_cnt[73]"/>
        <net name="dbg_cpt_second_edge_cnt[72]"/>
        <net name="dbg_cpt_second_edge_cnt[71]"/>
        <net name="dbg_cpt_second_edge_cnt[70]"/>
        <net name="dbg_cpt_second_edge_cnt[69]"/>
        <net name="dbg_cpt_second_edge_cnt[68]"/>
        <net name="dbg_cpt_second_edge_cnt[67]"/>
        <net name="dbg_cpt_second_edge_cnt[66]"/>
        <net name="dbg_cpt_second_edge_cnt[65]"/>
        <net name="dbg_cpt_second_edge_cnt[64]"/>
        <net name="dbg_cpt_second_edge_cnt[63]"/>
        <net name="dbg_cpt_second_edge_cnt[62]"/>
        <net name="dbg_cpt_second_edge_cnt[61]"/>
        <net name="dbg_cpt_second_edge_cnt[60]"/>
        <net name="dbg_cpt_second_edge_cnt[59]"/>
        <net name="dbg_cpt_second_edge_cnt[58]"/>
        <net name="dbg_cpt_second_edge_cnt[57]"/>
        <net name="dbg_cpt_second_edge_cnt[56]"/>
        <net name="dbg_cpt_second_edge_cnt[55]"/>
        <net name="dbg_cpt_second_edge_cnt[54]"/>
        <net name="dbg_cpt_second_edge_cnt[53]"/>
        <net name="dbg_cpt_second_edge_cnt[52]"/>
        <net name="dbg_cpt_second_edge_cnt[51]"/>
        <net name="dbg_cpt_second_edge_cnt[50]"/>
        <net name="dbg_cpt_second_edge_cnt[49]"/>
        <net name="dbg_cpt_second_edge_cnt[48]"/>
        <net name="dbg_cpt_second_edge_cnt[47]"/>
        <net name="dbg_cpt_second_edge_cnt[46]"/>
        <net name="dbg_cpt_second_edge_cnt[45]"/>
        <net name="dbg_cpt_second_edge_cnt[44]"/>
        <net name="dbg_cpt_second_edge_cnt[43]"/>
        <net name="dbg_cpt_second_edge_cnt[42]"/>
        <net name="dbg_cpt_second_edge_cnt[41]"/>
        <net name="dbg_cpt_second_edge_cnt[40]"/>
        <net name="dbg_cpt_second_edge_cnt[39]"/>
        <net name="dbg_cpt_second_edge_cnt[38]"/>
        <net name="dbg_cpt_second_edge_cnt[37]"/>
        <net name="dbg_cpt_second_edge_cnt[36]"/>
        <net name="dbg_cpt_second_edge_cnt[35]"/>
        <net name="dbg_cpt_second_edge_cnt[34]"/>
        <net name="dbg_cpt_second_edge_cnt[33]"/>
        <net name="dbg_cpt_second_edge_cnt[32]"/>
        <net name="dbg_cpt_second_edge_cnt[31]"/>
        <net name="dbg_cpt_second_edge_cnt[30]"/>
        <net name="dbg_cpt_second_edge_cnt[29]"/>
        <net name="dbg_cpt_second_edge_cnt[28]"/>
        <net name="dbg_cpt_second_edge_cnt[27]"/>
        <net name="dbg_cpt_second_edge_cnt[26]"/>
        <net name="dbg_cpt_second_edge_cnt[25]"/>
        <net name="dbg_cpt_second_edge_cnt[24]"/>
        <net name="dbg_cpt_second_edge_cnt[23]"/>
        <net name="dbg_cpt_second_edge_cnt[22]"/>
        <net name="dbg_cpt_second_edge_cnt[21]"/>
        <net name="dbg_cpt_second_edge_cnt[20]"/>
        <net name="dbg_cpt_second_edge_cnt[19]"/>
        <net name="dbg_cpt_second_edge_cnt[18]"/>
        <net name="dbg_cpt_second_edge_cnt[17]"/>
        <net name="dbg_cpt_second_edge_cnt[16]"/>
        <net name="dbg_cpt_second_edge_cnt[15]"/>
        <net name="dbg_cpt_second_edge_cnt[14]"/>
        <net name="dbg_cpt_second_edge_cnt[13]"/>
        <net name="dbg_cpt_second_edge_cnt[12]"/>
        <net name="dbg_cpt_second_edge_cnt[11]"/>
        <net name="dbg_cpt_second_edge_cnt[10]"/>
        <net name="dbg_cpt_second_edge_cnt[9]"/>
        <net name="dbg_cpt_second_edge_cnt[8]"/>
        <net name="dbg_cpt_second_edge_cnt[7]"/>
        <net name="dbg_cpt_second_edge_cnt[6]"/>
        <net name="dbg_cpt_second_edge_cnt[5]"/>
        <net name="dbg_cpt_second_edge_cnt[4]"/>
        <net name="dbg_cpt_second_edge_cnt[3]"/>
        <net name="dbg_cpt_second_edge_cnt[2]"/>
        <net name="dbg_cpt_second_edge_cnt[1]"/>
        <net name="dbg_cpt_second_edge_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="86"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="108"/>
      </probeOptions>
      <nets>
        <net name="dbg_cpt_tap_cnt[107]"/>
        <net name="dbg_cpt_tap_cnt[106]"/>
        <net name="dbg_cpt_tap_cnt[105]"/>
        <net name="dbg_cpt_tap_cnt[104]"/>
        <net name="dbg_cpt_tap_cnt[103]"/>
        <net name="dbg_cpt_tap_cnt[102]"/>
        <net name="dbg_cpt_tap_cnt[101]"/>
        <net name="dbg_cpt_tap_cnt[100]"/>
        <net name="dbg_cpt_tap_cnt[99]"/>
        <net name="dbg_cpt_tap_cnt[98]"/>
        <net name="dbg_cpt_tap_cnt[97]"/>
        <net name="dbg_cpt_tap_cnt[96]"/>
        <net name="dbg_cpt_tap_cnt[95]"/>
        <net name="dbg_cpt_tap_cnt[94]"/>
        <net name="dbg_cpt_tap_cnt[93]"/>
        <net name="dbg_cpt_tap_cnt[92]"/>
        <net name="dbg_cpt_tap_cnt[91]"/>
        <net name="dbg_cpt_tap_cnt[90]"/>
        <net name="dbg_cpt_tap_cnt[89]"/>
        <net name="dbg_cpt_tap_cnt[88]"/>
        <net name="dbg_cpt_tap_cnt[87]"/>
        <net name="dbg_cpt_tap_cnt[86]"/>
        <net name="dbg_cpt_tap_cnt[85]"/>
        <net name="dbg_cpt_tap_cnt[84]"/>
        <net name="dbg_cpt_tap_cnt[83]"/>
        <net name="dbg_cpt_tap_cnt[82]"/>
        <net name="dbg_cpt_tap_cnt[81]"/>
        <net name="dbg_cpt_tap_cnt[80]"/>
        <net name="dbg_cpt_tap_cnt[79]"/>
        <net name="dbg_cpt_tap_cnt[78]"/>
        <net name="dbg_cpt_tap_cnt[77]"/>
        <net name="dbg_cpt_tap_cnt[76]"/>
        <net name="dbg_cpt_tap_cnt[75]"/>
        <net name="dbg_cpt_tap_cnt[74]"/>
        <net name="dbg_cpt_tap_cnt[73]"/>
        <net name="dbg_cpt_tap_cnt[72]"/>
        <net name="dbg_cpt_tap_cnt[71]"/>
        <net name="dbg_cpt_tap_cnt[70]"/>
        <net name="dbg_cpt_tap_cnt[69]"/>
        <net name="dbg_cpt_tap_cnt[68]"/>
        <net name="dbg_cpt_tap_cnt[67]"/>
        <net name="dbg_cpt_tap_cnt[66]"/>
        <net name="dbg_cpt_tap_cnt[65]"/>
        <net name="dbg_cpt_tap_cnt[64]"/>
        <net name="dbg_cpt_tap_cnt[63]"/>
        <net name="dbg_cpt_tap_cnt[62]"/>
        <net name="dbg_cpt_tap_cnt[61]"/>
        <net name="dbg_cpt_tap_cnt[60]"/>
        <net name="dbg_cpt_tap_cnt[59]"/>
        <net name="dbg_cpt_tap_cnt[58]"/>
        <net name="dbg_cpt_tap_cnt[57]"/>
        <net name="dbg_cpt_tap_cnt[56]"/>
        <net name="dbg_cpt_tap_cnt[55]"/>
        <net name="dbg_cpt_tap_cnt[54]"/>
        <net name="dbg_cpt_tap_cnt[53]"/>
        <net name="dbg_cpt_tap_cnt[52]"/>
        <net name="dbg_cpt_tap_cnt[51]"/>
        <net name="dbg_cpt_tap_cnt[50]"/>
        <net name="dbg_cpt_tap_cnt[49]"/>
        <net name="dbg_cpt_tap_cnt[48]"/>
        <net name="dbg_cpt_tap_cnt[47]"/>
        <net name="dbg_cpt_tap_cnt[46]"/>
        <net name="dbg_cpt_tap_cnt[45]"/>
        <net name="dbg_cpt_tap_cnt[44]"/>
        <net name="dbg_cpt_tap_cnt[43]"/>
        <net name="dbg_cpt_tap_cnt[42]"/>
        <net name="dbg_cpt_tap_cnt[41]"/>
        <net name="dbg_cpt_tap_cnt[40]"/>
        <net name="dbg_cpt_tap_cnt[39]"/>
        <net name="dbg_cpt_tap_cnt[38]"/>
        <net name="dbg_cpt_tap_cnt[37]"/>
        <net name="dbg_cpt_tap_cnt[36]"/>
        <net name="dbg_cpt_tap_cnt[35]"/>
        <net name="dbg_cpt_tap_cnt[34]"/>
        <net name="dbg_cpt_tap_cnt[33]"/>
        <net name="dbg_cpt_tap_cnt[32]"/>
        <net name="dbg_cpt_tap_cnt[31]"/>
        <net name="dbg_cpt_tap_cnt[30]"/>
        <net name="dbg_cpt_tap_cnt[29]"/>
        <net name="dbg_cpt_tap_cnt[28]"/>
        <net name="dbg_cpt_tap_cnt[27]"/>
        <net name="dbg_cpt_tap_cnt[26]"/>
        <net name="dbg_cpt_tap_cnt[25]"/>
        <net name="dbg_cpt_tap_cnt[24]"/>
        <net name="dbg_cpt_tap_cnt[23]"/>
        <net name="dbg_cpt_tap_cnt[22]"/>
        <net name="dbg_cpt_tap_cnt[21]"/>
        <net name="dbg_cpt_tap_cnt[20]"/>
        <net name="dbg_cpt_tap_cnt[19]"/>
        <net name="dbg_cpt_tap_cnt[18]"/>
        <net name="dbg_cpt_tap_cnt[17]"/>
        <net name="dbg_cpt_tap_cnt[16]"/>
        <net name="dbg_cpt_tap_cnt[15]"/>
        <net name="dbg_cpt_tap_cnt[14]"/>
        <net name="dbg_cpt_tap_cnt[13]"/>
        <net name="dbg_cpt_tap_cnt[12]"/>
        <net name="dbg_cpt_tap_cnt[11]"/>
        <net name="dbg_cpt_tap_cnt[10]"/>
        <net name="dbg_cpt_tap_cnt[9]"/>
        <net name="dbg_cpt_tap_cnt[8]"/>
        <net name="dbg_cpt_tap_cnt[7]"/>
        <net name="dbg_cpt_tap_cnt[6]"/>
        <net name="dbg_cpt_tap_cnt[5]"/>
        <net name="dbg_cpt_tap_cnt[4]"/>
        <net name="dbg_cpt_tap_cnt[3]"/>
        <net name="dbg_cpt_tap_cnt[2]"/>
        <net name="dbg_cpt_tap_cnt[1]"/>
        <net name="dbg_cpt_tap_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="87"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="90"/>
      </probeOptions>
      <nets>
        <net name="dbg_dq_idelay_tap_cnt[89]"/>
        <net name="dbg_dq_idelay_tap_cnt[88]"/>
        <net name="dbg_dq_idelay_tap_cnt[87]"/>
        <net name="dbg_dq_idelay_tap_cnt[86]"/>
        <net name="dbg_dq_idelay_tap_cnt[85]"/>
        <net name="dbg_dq_idelay_tap_cnt[84]"/>
        <net name="dbg_dq_idelay_tap_cnt[83]"/>
        <net name="dbg_dq_idelay_tap_cnt[82]"/>
        <net name="dbg_dq_idelay_tap_cnt[81]"/>
        <net name="dbg_dq_idelay_tap_cnt[80]"/>
        <net name="dbg_dq_idelay_tap_cnt[79]"/>
        <net name="dbg_dq_idelay_tap_cnt[78]"/>
        <net name="dbg_dq_idelay_tap_cnt[77]"/>
        <net name="dbg_dq_idelay_tap_cnt[76]"/>
        <net name="dbg_dq_idelay_tap_cnt[75]"/>
        <net name="dbg_dq_idelay_tap_cnt[74]"/>
        <net name="dbg_dq_idelay_tap_cnt[73]"/>
        <net name="dbg_dq_idelay_tap_cnt[72]"/>
        <net name="dbg_dq_idelay_tap_cnt[71]"/>
        <net name="dbg_dq_idelay_tap_cnt[70]"/>
        <net name="dbg_dq_idelay_tap_cnt[69]"/>
        <net name="dbg_dq_idelay_tap_cnt[68]"/>
        <net name="dbg_dq_idelay_tap_cnt[67]"/>
        <net name="dbg_dq_idelay_tap_cnt[66]"/>
        <net name="dbg_dq_idelay_tap_cnt[65]"/>
        <net name="dbg_dq_idelay_tap_cnt[64]"/>
        <net name="dbg_dq_idelay_tap_cnt[63]"/>
        <net name="dbg_dq_idelay_tap_cnt[62]"/>
        <net name="dbg_dq_idelay_tap_cnt[61]"/>
        <net name="dbg_dq_idelay_tap_cnt[60]"/>
        <net name="dbg_dq_idelay_tap_cnt[59]"/>
        <net name="dbg_dq_idelay_tap_cnt[58]"/>
        <net name="dbg_dq_idelay_tap_cnt[57]"/>
        <net name="dbg_dq_idelay_tap_cnt[56]"/>
        <net name="dbg_dq_idelay_tap_cnt[55]"/>
        <net name="dbg_dq_idelay_tap_cnt[54]"/>
        <net name="dbg_dq_idelay_tap_cnt[53]"/>
        <net name="dbg_dq_idelay_tap_cnt[52]"/>
        <net name="dbg_dq_idelay_tap_cnt[51]"/>
        <net name="dbg_dq_idelay_tap_cnt[50]"/>
        <net name="dbg_dq_idelay_tap_cnt[49]"/>
        <net name="dbg_dq_idelay_tap_cnt[48]"/>
        <net name="dbg_dq_idelay_tap_cnt[47]"/>
        <net name="dbg_dq_idelay_tap_cnt[46]"/>
        <net name="dbg_dq_idelay_tap_cnt[45]"/>
        <net name="dbg_dq_idelay_tap_cnt[44]"/>
        <net name="dbg_dq_idelay_tap_cnt[43]"/>
        <net name="dbg_dq_idelay_tap_cnt[42]"/>
        <net name="dbg_dq_idelay_tap_cnt[41]"/>
        <net name="dbg_dq_idelay_tap_cnt[40]"/>
        <net name="dbg_dq_idelay_tap_cnt[39]"/>
        <net name="dbg_dq_idelay_tap_cnt[38]"/>
        <net name="dbg_dq_idelay_tap_cnt[37]"/>
        <net name="dbg_dq_idelay_tap_cnt[36]"/>
        <net name="dbg_dq_idelay_tap_cnt[35]"/>
        <net name="dbg_dq_idelay_tap_cnt[34]"/>
        <net name="dbg_dq_idelay_tap_cnt[33]"/>
        <net name="dbg_dq_idelay_tap_cnt[32]"/>
        <net name="dbg_dq_idelay_tap_cnt[31]"/>
        <net name="dbg_dq_idelay_tap_cnt[30]"/>
        <net name="dbg_dq_idelay_tap_cnt[29]"/>
        <net name="dbg_dq_idelay_tap_cnt[28]"/>
        <net name="dbg_dq_idelay_tap_cnt[27]"/>
        <net name="dbg_dq_idelay_tap_cnt[26]"/>
        <net name="dbg_dq_idelay_tap_cnt[25]"/>
        <net name="dbg_dq_idelay_tap_cnt[24]"/>
        <net name="dbg_dq_idelay_tap_cnt[23]"/>
        <net name="dbg_dq_idelay_tap_cnt[22]"/>
        <net name="dbg_dq_idelay_tap_cnt[21]"/>
        <net name="dbg_dq_idelay_tap_cnt[20]"/>
        <net name="dbg_dq_idelay_tap_cnt[19]"/>
        <net name="dbg_dq_idelay_tap_cnt[18]"/>
        <net name="dbg_dq_idelay_tap_cnt[17]"/>
        <net name="dbg_dq_idelay_tap_cnt[16]"/>
        <net name="dbg_dq_idelay_tap_cnt[15]"/>
        <net name="dbg_dq_idelay_tap_cnt[14]"/>
        <net name="dbg_dq_idelay_tap_cnt[13]"/>
        <net name="dbg_dq_idelay_tap_cnt[12]"/>
        <net name="dbg_dq_idelay_tap_cnt[11]"/>
        <net name="dbg_dq_idelay_tap_cnt[10]"/>
        <net name="dbg_dq_idelay_tap_cnt[9]"/>
        <net name="dbg_dq_idelay_tap_cnt[8]"/>
        <net name="dbg_dq_idelay_tap_cnt[7]"/>
        <net name="dbg_dq_idelay_tap_cnt[6]"/>
        <net name="dbg_dq_idelay_tap_cnt[5]"/>
        <net name="dbg_dq_idelay_tap_cnt[4]"/>
        <net name="dbg_dq_idelay_tap_cnt[3]"/>
        <net name="dbg_dq_idelay_tap_cnt[2]"/>
        <net name="dbg_dq_idelay_tap_cnt[1]"/>
        <net name="dbg_dq_idelay_tap_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="88"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="48"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_left_edge_pb[47]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[46]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[45]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[44]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[43]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[42]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[41]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[40]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[39]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[38]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[37]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[36]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[35]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[34]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[33]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[32]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[31]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[30]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[29]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[28]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[27]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[26]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[25]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[24]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[23]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[22]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[21]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[20]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[19]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[18]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[17]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[16]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[15]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[14]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[13]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[12]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[11]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[10]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[9]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[8]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[7]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[6]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[5]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[4]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[3]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[2]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[1]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="89"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_left_loss_pb[15]"/>
        <net name="dbg_prbs_rdlvl_left_loss_pb[14]"/>
        <net name="dbg_prbs_rdlvl_left_loss_pb[13]"/>
        <net name="dbg_prbs_rdlvl_left_loss_pb[12]"/>
        <net name="dbg_prbs_rdlvl_left_loss_pb[11]"/>
        <net name="dbg_prbs_rdlvl_left_loss_pb[10]"/>
        <net name="dbg_prbs_rdlvl_left_loss_pb[9]"/>
        <net name="dbg_prbs_rdlvl_left_loss_pb[8]"/>
        <net name="dbg_prbs_rdlvl_left_loss_pb[7]"/>
        <net name="dbg_prbs_rdlvl_left_loss_pb[6]"/>
        <net name="dbg_prbs_rdlvl_left_loss_pb[5]"/>
        <net name="dbg_prbs_rdlvl_left_loss_pb[4]"/>
        <net name="dbg_prbs_rdlvl_left_loss_pb[3]"/>
        <net name="dbg_prbs_rdlvl_left_loss_pb[2]"/>
        <net name="dbg_prbs_rdlvl_left_loss_pb[1]"/>
        <net name="dbg_prbs_rdlvl_left_loss_pb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="90"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="48"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_right_edge_pb[47]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[46]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[45]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[44]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[43]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[42]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[41]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[40]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[39]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[38]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[37]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[36]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[35]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[34]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[33]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[32]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[31]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[30]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[29]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[28]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[27]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[26]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[25]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[24]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[23]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[22]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[21]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[20]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[19]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[18]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[17]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[16]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[15]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[14]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[13]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[12]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[11]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[10]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[9]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[8]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[7]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[6]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[5]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[4]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[3]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[2]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[1]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="91"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_right_gain_pb[15]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb[14]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb[13]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb[12]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb[11]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb[10]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb[9]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb[8]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb[7]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb[6]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb[5]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb[4]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb[3]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb[2]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb[1]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="92"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_pi_counter_read_val[5]"/>
        <net name="dbg_prbs_rdlvl_pi_counter_read_val[4]"/>
        <net name="dbg_prbs_rdlvl_pi_counter_read_val[3]"/>
        <net name="dbg_prbs_rdlvl_pi_counter_read_val[2]"/>
        <net name="dbg_prbs_rdlvl_pi_counter_read_val[1]"/>
        <net name="dbg_prbs_rdlvl_pi_counter_read_val[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="93"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_prbs_dqs_tap_cnt_r[5]"/>
        <net name="dbg_prbs_rdlvl_prbs_dqs_tap_cnt_r[4]"/>
        <net name="dbg_prbs_rdlvl_prbs_dqs_tap_cnt_r[3]"/>
        <net name="dbg_prbs_rdlvl_prbs_dqs_tap_cnt_r[2]"/>
        <net name="dbg_prbs_rdlvl_prbs_dqs_tap_cnt_r[1]"/>
        <net name="dbg_prbs_rdlvl_prbs_dqs_tap_cnt_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="94"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_prbs_found_1st_edge_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="95"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_prbs_found_2nd_edge_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="96"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_compare_err"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="97"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_phy_if_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="98"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_prbs_rdlvl_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="99"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_prbs_rdlvl_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="100"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_prbs_dqs_cnt_r[4]"/>
        <net name="dbg_prbs_rdlvl_prbs_dqs_cnt_r[3]"/>
        <net name="dbg_prbs_rdlvl_prbs_dqs_cnt_r[2]"/>
        <net name="dbg_prbs_rdlvl_prbs_dqs_cnt_r[1]"/>
        <net name="dbg_prbs_rdlvl_prbs_dqs_cnt_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="101"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_left_edge_pb_dqs_cnt[5]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb_dqs_cnt[4]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb_dqs_cnt[3]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb_dqs_cnt[2]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb_dqs_cnt[1]"/>
        <net name="dbg_prbs_rdlvl_left_edge_pb_dqs_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="102"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_right_edge_pb_dqs_cnt[5]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb_dqs_cnt[4]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb_dqs_cnt[3]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb_dqs_cnt[2]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb_dqs_cnt[1]"/>
        <net name="dbg_prbs_rdlvl_right_edge_pb_dqs_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="103"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_rd_victim_sel[2]"/>
        <net name="dbg_prbs_rdlvl_rd_victim_sel[1]"/>
        <net name="dbg_prbs_rdlvl_rd_victim_sel[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="104"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_complex_victim_inc"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="105"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_right_gain_pb_dqs_cnt[5]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb_dqs_cnt[4]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb_dqs_cnt[3]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb_dqs_cnt[2]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb_dqs_cnt[1]"/>
        <net name="dbg_prbs_rdlvl_right_gain_pb_dqs_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="106"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_ref_bit[2]"/>
        <net name="dbg_prbs_rdlvl_ref_bit[1]"/>
        <net name="dbg_prbs_rdlvl_ref_bit[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="107"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_prbs_state_r1[5]"/>
        <net name="dbg_prbs_rdlvl_prbs_state_r1[4]"/>
        <net name="dbg_prbs_rdlvl_prbs_state_r1[3]"/>
        <net name="dbg_prbs_rdlvl_prbs_state_r1[2]"/>
        <net name="dbg_prbs_rdlvl_prbs_state_r1[1]"/>
        <net name="dbg_prbs_rdlvl_prbs_state_r1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="108"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_rd_valid_r2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="109"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_compare_err_r0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="110"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_compare_err_f0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="111"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_compare_err_r1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="112"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_compare_err_f1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="113"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_compare_err_r2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="114"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_compare_err_f2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="115"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_compare_err_r3"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="116"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_compare_err_f3"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="117"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_left_edge_found_pb[7]"/>
        <net name="dbg_prbs_rdlvl_left_edge_found_pb[6]"/>
        <net name="dbg_prbs_rdlvl_left_edge_found_pb[5]"/>
        <net name="dbg_prbs_rdlvl_left_edge_found_pb[4]"/>
        <net name="dbg_prbs_rdlvl_left_edge_found_pb[3]"/>
        <net name="dbg_prbs_rdlvl_left_edge_found_pb[2]"/>
        <net name="dbg_prbs_rdlvl_left_edge_found_pb[1]"/>
        <net name="dbg_prbs_rdlvl_left_edge_found_pb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="118"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_right_edge_found_pb[7]"/>
        <net name="dbg_prbs_rdlvl_right_edge_found_pb[6]"/>
        <net name="dbg_prbs_rdlvl_right_edge_found_pb[5]"/>
        <net name="dbg_prbs_rdlvl_right_edge_found_pb[4]"/>
        <net name="dbg_prbs_rdlvl_right_edge_found_pb[3]"/>
        <net name="dbg_prbs_rdlvl_right_edge_found_pb[2]"/>
        <net name="dbg_prbs_rdlvl_right_edge_found_pb[1]"/>
        <net name="dbg_prbs_rdlvl_right_edge_found_pb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="119"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_largest_left_edge[5]"/>
        <net name="dbg_prbs_rdlvl_largest_left_edge[4]"/>
        <net name="dbg_prbs_rdlvl_largest_left_edge[3]"/>
        <net name="dbg_prbs_rdlvl_largest_left_edge[2]"/>
        <net name="dbg_prbs_rdlvl_largest_left_edge[1]"/>
        <net name="dbg_prbs_rdlvl_largest_left_edge[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="120"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_smallest_right_edge[5]"/>
        <net name="dbg_prbs_rdlvl_smallest_right_edge[4]"/>
        <net name="dbg_prbs_rdlvl_smallest_right_edge[3]"/>
        <net name="dbg_prbs_rdlvl_smallest_right_edge[2]"/>
        <net name="dbg_prbs_rdlvl_smallest_right_edge[1]"/>
        <net name="dbg_prbs_rdlvl_smallest_right_edge[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="121"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_fine_delay_incdec_pb[7]"/>
        <net name="dbg_prbs_rdlvl_fine_delay_incdec_pb[6]"/>
        <net name="dbg_prbs_rdlvl_fine_delay_incdec_pb[5]"/>
        <net name="dbg_prbs_rdlvl_fine_delay_incdec_pb[4]"/>
        <net name="dbg_prbs_rdlvl_fine_delay_incdec_pb[3]"/>
        <net name="dbg_prbs_rdlvl_fine_delay_incdec_pb[2]"/>
        <net name="dbg_prbs_rdlvl_fine_delay_incdec_pb[1]"/>
        <net name="dbg_prbs_rdlvl_fine_delay_incdec_pb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="122"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_fine_delay_sel"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="123"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_compare_err_pb_latch_r[7]"/>
        <net name="dbg_prbs_rdlvl_compare_err_pb_latch_r[6]"/>
        <net name="dbg_prbs_rdlvl_compare_err_pb_latch_r[5]"/>
        <net name="dbg_prbs_rdlvl_compare_err_pb_latch_r[4]"/>
        <net name="dbg_prbs_rdlvl_compare_err_pb_latch_r[3]"/>
        <net name="dbg_prbs_rdlvl_compare_err_pb_latch_r[2]"/>
        <net name="dbg_prbs_rdlvl_compare_err_pb_latch_r[1]"/>
        <net name="dbg_prbs_rdlvl_compare_err_pb_latch_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="124"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_fine_pi_dec_cnt[5]"/>
        <net name="dbg_prbs_rdlvl_fine_pi_dec_cnt[4]"/>
        <net name="dbg_prbs_rdlvl_fine_pi_dec_cnt[3]"/>
        <net name="dbg_prbs_rdlvl_fine_pi_dec_cnt[2]"/>
        <net name="dbg_prbs_rdlvl_fine_pi_dec_cnt[1]"/>
        <net name="dbg_prbs_rdlvl_fine_pi_dec_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="125"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_match_flag_and[4]"/>
        <net name="dbg_prbs_rdlvl_match_flag_and[3]"/>
        <net name="dbg_prbs_rdlvl_match_flag_and[2]"/>
        <net name="dbg_prbs_rdlvl_match_flag_and[1]"/>
        <net name="dbg_prbs_rdlvl_match_flag_and[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="126"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_stage_cnt[1]"/>
        <net name="dbg_prbs_rdlvl_stage_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="127"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_fine_inc_stage"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="128"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_compare_err_pb_and"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="129"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_right_edge_found"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="130"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_rdlvl_fine_dly_error"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="131"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_ocal_lim_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="132"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_ocal_stg3_lim_left[5]"/>
        <net name="dbg_ocal_stg3_lim_left[4]"/>
        <net name="dbg_ocal_stg3_lim_left[3]"/>
        <net name="dbg_ocal_stg3_lim_left[2]"/>
        <net name="dbg_ocal_stg3_lim_left[1]"/>
        <net name="dbg_ocal_stg3_lim_left[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="133"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_ocal_stg3_lim_right[5]"/>
        <net name="dbg_ocal_stg3_lim_right[4]"/>
        <net name="dbg_ocal_stg3_lim_right[3]"/>
        <net name="dbg_ocal_stg3_lim_right[2]"/>
        <net name="dbg_ocal_stg3_lim_right[1]"/>
        <net name="dbg_ocal_stg3_lim_right[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="134"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_ocal_center_calib_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="135"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_wcal_mux_rd_rise0_r[7]"/>
        <net name="dbg_wcal_mux_rd_rise0_r[6]"/>
        <net name="dbg_wcal_mux_rd_rise0_r[5]"/>
        <net name="dbg_wcal_mux_rd_rise0_r[4]"/>
        <net name="dbg_wcal_mux_rd_rise0_r[3]"/>
        <net name="dbg_wcal_mux_rd_rise0_r[2]"/>
        <net name="dbg_wcal_mux_rd_rise0_r[1]"/>
        <net name="dbg_wcal_mux_rd_rise0_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="136"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_wcal_mux_rd_fall0_r[7]"/>
        <net name="dbg_wcal_mux_rd_fall0_r[6]"/>
        <net name="dbg_wcal_mux_rd_fall0_r[5]"/>
        <net name="dbg_wcal_mux_rd_fall0_r[4]"/>
        <net name="dbg_wcal_mux_rd_fall0_r[3]"/>
        <net name="dbg_wcal_mux_rd_fall0_r[2]"/>
        <net name="dbg_wcal_mux_rd_fall0_r[1]"/>
        <net name="dbg_wcal_mux_rd_fall0_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="137"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_wcal_mux_rd_rise1_r[7]"/>
        <net name="dbg_wcal_mux_rd_rise1_r[6]"/>
        <net name="dbg_wcal_mux_rd_rise1_r[5]"/>
        <net name="dbg_wcal_mux_rd_rise1_r[4]"/>
        <net name="dbg_wcal_mux_rd_rise1_r[3]"/>
        <net name="dbg_wcal_mux_rd_rise1_r[2]"/>
        <net name="dbg_wcal_mux_rd_rise1_r[1]"/>
        <net name="dbg_wcal_mux_rd_rise1_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="138"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_wcal_mux_rd_fall1_r[7]"/>
        <net name="dbg_wcal_mux_rd_fall1_r[6]"/>
        <net name="dbg_wcal_mux_rd_fall1_r[5]"/>
        <net name="dbg_wcal_mux_rd_fall1_r[4]"/>
        <net name="dbg_wcal_mux_rd_fall1_r[3]"/>
        <net name="dbg_wcal_mux_rd_fall1_r[2]"/>
        <net name="dbg_wcal_mux_rd_fall1_r[1]"/>
        <net name="dbg_wcal_mux_rd_fall1_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="139"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_wcal_mux_rd_rise2_r[7]"/>
        <net name="dbg_wcal_mux_rd_rise2_r[6]"/>
        <net name="dbg_wcal_mux_rd_rise2_r[5]"/>
        <net name="dbg_wcal_mux_rd_rise2_r[4]"/>
        <net name="dbg_wcal_mux_rd_rise2_r[3]"/>
        <net name="dbg_wcal_mux_rd_rise2_r[2]"/>
        <net name="dbg_wcal_mux_rd_rise2_r[1]"/>
        <net name="dbg_wcal_mux_rd_rise2_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="140"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_wcal_mux_rd_fall2_r[7]"/>
        <net name="dbg_wcal_mux_rd_fall2_r[6]"/>
        <net name="dbg_wcal_mux_rd_fall2_r[5]"/>
        <net name="dbg_wcal_mux_rd_fall2_r[4]"/>
        <net name="dbg_wcal_mux_rd_fall2_r[3]"/>
        <net name="dbg_wcal_mux_rd_fall2_r[2]"/>
        <net name="dbg_wcal_mux_rd_fall2_r[1]"/>
        <net name="dbg_wcal_mux_rd_fall2_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="141"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_wcal_mux_rd_rise3_r[7]"/>
        <net name="dbg_wcal_mux_rd_rise3_r[6]"/>
        <net name="dbg_wcal_mux_rd_rise3_r[5]"/>
        <net name="dbg_wcal_mux_rd_rise3_r[4]"/>
        <net name="dbg_wcal_mux_rd_rise3_r[3]"/>
        <net name="dbg_wcal_mux_rd_rise3_r[2]"/>
        <net name="dbg_wcal_mux_rd_rise3_r[1]"/>
        <net name="dbg_wcal_mux_rd_rise3_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="142"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="dbg_wcal_mux_rd_fall3_r[7]"/>
        <net name="dbg_wcal_mux_rd_fall3_r[6]"/>
        <net name="dbg_wcal_mux_rd_fall3_r[5]"/>
        <net name="dbg_wcal_mux_rd_fall3_r[4]"/>
        <net name="dbg_wcal_mux_rd_fall3_r[3]"/>
        <net name="dbg_wcal_mux_rd_fall3_r[2]"/>
        <net name="dbg_wcal_mux_rd_fall3_r[1]"/>
        <net name="dbg_wcal_mux_rd_fall3_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="143"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_early1_data_match_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="144"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_early2_data_match_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="145"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_wcal_sanity_pat_data_match_valid_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="146"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="108"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[107]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[106]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[105]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[104]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[103]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[102]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[101]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[100]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[99]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[98]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[97]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[96]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[95]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[94]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[93]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[92]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[91]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[90]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[89]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[88]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[87]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[86]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[85]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[84]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[83]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[82]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[81]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[80]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[79]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[78]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[77]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[76]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[75]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[74]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[73]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[72]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[71]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[70]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[69]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[68]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[67]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[66]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[65]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[64]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[63]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[62]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[61]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[60]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[59]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[58]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[57]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[56]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[55]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[54]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[53]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[52]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[51]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[50]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[49]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[48]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[47]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[46]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[45]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[44]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[43]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[42]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[41]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[40]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[39]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[38]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[37]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[36]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[35]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[34]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[33]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[32]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[31]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[30]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[29]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[28]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[27]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[26]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[25]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[24]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[23]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[22]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[21]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[20]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[19]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[18]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[17]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[16]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[15]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[14]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[13]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[12]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[11]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[10]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[9]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[8]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[7]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[6]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[5]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[4]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[3]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[2]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[1]"/>
        <net name="dbg_prbs_final_dqs_tap_cnt_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="147"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="108"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_first_edge_taps[107]"/>
        <net name="dbg_prbs_first_edge_taps[106]"/>
        <net name="dbg_prbs_first_edge_taps[105]"/>
        <net name="dbg_prbs_first_edge_taps[104]"/>
        <net name="dbg_prbs_first_edge_taps[103]"/>
        <net name="dbg_prbs_first_edge_taps[102]"/>
        <net name="dbg_prbs_first_edge_taps[101]"/>
        <net name="dbg_prbs_first_edge_taps[100]"/>
        <net name="dbg_prbs_first_edge_taps[99]"/>
        <net name="dbg_prbs_first_edge_taps[98]"/>
        <net name="dbg_prbs_first_edge_taps[97]"/>
        <net name="dbg_prbs_first_edge_taps[96]"/>
        <net name="dbg_prbs_first_edge_taps[95]"/>
        <net name="dbg_prbs_first_edge_taps[94]"/>
        <net name="dbg_prbs_first_edge_taps[93]"/>
        <net name="dbg_prbs_first_edge_taps[92]"/>
        <net name="dbg_prbs_first_edge_taps[91]"/>
        <net name="dbg_prbs_first_edge_taps[90]"/>
        <net name="dbg_prbs_first_edge_taps[89]"/>
        <net name="dbg_prbs_first_edge_taps[88]"/>
        <net name="dbg_prbs_first_edge_taps[87]"/>
        <net name="dbg_prbs_first_edge_taps[86]"/>
        <net name="dbg_prbs_first_edge_taps[85]"/>
        <net name="dbg_prbs_first_edge_taps[84]"/>
        <net name="dbg_prbs_first_edge_taps[83]"/>
        <net name="dbg_prbs_first_edge_taps[82]"/>
        <net name="dbg_prbs_first_edge_taps[81]"/>
        <net name="dbg_prbs_first_edge_taps[80]"/>
        <net name="dbg_prbs_first_edge_taps[79]"/>
        <net name="dbg_prbs_first_edge_taps[78]"/>
        <net name="dbg_prbs_first_edge_taps[77]"/>
        <net name="dbg_prbs_first_edge_taps[76]"/>
        <net name="dbg_prbs_first_edge_taps[75]"/>
        <net name="dbg_prbs_first_edge_taps[74]"/>
        <net name="dbg_prbs_first_edge_taps[73]"/>
        <net name="dbg_prbs_first_edge_taps[72]"/>
        <net name="dbg_prbs_first_edge_taps[71]"/>
        <net name="dbg_prbs_first_edge_taps[70]"/>
        <net name="dbg_prbs_first_edge_taps[69]"/>
        <net name="dbg_prbs_first_edge_taps[68]"/>
        <net name="dbg_prbs_first_edge_taps[67]"/>
        <net name="dbg_prbs_first_edge_taps[66]"/>
        <net name="dbg_prbs_first_edge_taps[65]"/>
        <net name="dbg_prbs_first_edge_taps[64]"/>
        <net name="dbg_prbs_first_edge_taps[63]"/>
        <net name="dbg_prbs_first_edge_taps[62]"/>
        <net name="dbg_prbs_first_edge_taps[61]"/>
        <net name="dbg_prbs_first_edge_taps[60]"/>
        <net name="dbg_prbs_first_edge_taps[59]"/>
        <net name="dbg_prbs_first_edge_taps[58]"/>
        <net name="dbg_prbs_first_edge_taps[57]"/>
        <net name="dbg_prbs_first_edge_taps[56]"/>
        <net name="dbg_prbs_first_edge_taps[55]"/>
        <net name="dbg_prbs_first_edge_taps[54]"/>
        <net name="dbg_prbs_first_edge_taps[53]"/>
        <net name="dbg_prbs_first_edge_taps[52]"/>
        <net name="dbg_prbs_first_edge_taps[51]"/>
        <net name="dbg_prbs_first_edge_taps[50]"/>
        <net name="dbg_prbs_first_edge_taps[49]"/>
        <net name="dbg_prbs_first_edge_taps[48]"/>
        <net name="dbg_prbs_first_edge_taps[47]"/>
        <net name="dbg_prbs_first_edge_taps[46]"/>
        <net name="dbg_prbs_first_edge_taps[45]"/>
        <net name="dbg_prbs_first_edge_taps[44]"/>
        <net name="dbg_prbs_first_edge_taps[43]"/>
        <net name="dbg_prbs_first_edge_taps[42]"/>
        <net name="dbg_prbs_first_edge_taps[41]"/>
        <net name="dbg_prbs_first_edge_taps[40]"/>
        <net name="dbg_prbs_first_edge_taps[39]"/>
        <net name="dbg_prbs_first_edge_taps[38]"/>
        <net name="dbg_prbs_first_edge_taps[37]"/>
        <net name="dbg_prbs_first_edge_taps[36]"/>
        <net name="dbg_prbs_first_edge_taps[35]"/>
        <net name="dbg_prbs_first_edge_taps[34]"/>
        <net name="dbg_prbs_first_edge_taps[33]"/>
        <net name="dbg_prbs_first_edge_taps[32]"/>
        <net name="dbg_prbs_first_edge_taps[31]"/>
        <net name="dbg_prbs_first_edge_taps[30]"/>
        <net name="dbg_prbs_first_edge_taps[29]"/>
        <net name="dbg_prbs_first_edge_taps[28]"/>
        <net name="dbg_prbs_first_edge_taps[27]"/>
        <net name="dbg_prbs_first_edge_taps[26]"/>
        <net name="dbg_prbs_first_edge_taps[25]"/>
        <net name="dbg_prbs_first_edge_taps[24]"/>
        <net name="dbg_prbs_first_edge_taps[23]"/>
        <net name="dbg_prbs_first_edge_taps[22]"/>
        <net name="dbg_prbs_first_edge_taps[21]"/>
        <net name="dbg_prbs_first_edge_taps[20]"/>
        <net name="dbg_prbs_first_edge_taps[19]"/>
        <net name="dbg_prbs_first_edge_taps[18]"/>
        <net name="dbg_prbs_first_edge_taps[17]"/>
        <net name="dbg_prbs_first_edge_taps[16]"/>
        <net name="dbg_prbs_first_edge_taps[15]"/>
        <net name="dbg_prbs_first_edge_taps[14]"/>
        <net name="dbg_prbs_first_edge_taps[13]"/>
        <net name="dbg_prbs_first_edge_taps[12]"/>
        <net name="dbg_prbs_first_edge_taps[11]"/>
        <net name="dbg_prbs_first_edge_taps[10]"/>
        <net name="dbg_prbs_first_edge_taps[9]"/>
        <net name="dbg_prbs_first_edge_taps[8]"/>
        <net name="dbg_prbs_first_edge_taps[7]"/>
        <net name="dbg_prbs_first_edge_taps[6]"/>
        <net name="dbg_prbs_first_edge_taps[5]"/>
        <net name="dbg_prbs_first_edge_taps[4]"/>
        <net name="dbg_prbs_first_edge_taps[3]"/>
        <net name="dbg_prbs_first_edge_taps[2]"/>
        <net name="dbg_prbs_first_edge_taps[1]"/>
        <net name="dbg_prbs_first_edge_taps[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="148"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="108"/>
      </probeOptions>
      <nets>
        <net name="dbg_prbs_second_edge_taps[107]"/>
        <net name="dbg_prbs_second_edge_taps[106]"/>
        <net name="dbg_prbs_second_edge_taps[105]"/>
        <net name="dbg_prbs_second_edge_taps[104]"/>
        <net name="dbg_prbs_second_edge_taps[103]"/>
        <net name="dbg_prbs_second_edge_taps[102]"/>
        <net name="dbg_prbs_second_edge_taps[101]"/>
        <net name="dbg_prbs_second_edge_taps[100]"/>
        <net name="dbg_prbs_second_edge_taps[99]"/>
        <net name="dbg_prbs_second_edge_taps[98]"/>
        <net name="dbg_prbs_second_edge_taps[97]"/>
        <net name="dbg_prbs_second_edge_taps[96]"/>
        <net name="dbg_prbs_second_edge_taps[95]"/>
        <net name="dbg_prbs_second_edge_taps[94]"/>
        <net name="dbg_prbs_second_edge_taps[93]"/>
        <net name="dbg_prbs_second_edge_taps[92]"/>
        <net name="dbg_prbs_second_edge_taps[91]"/>
        <net name="dbg_prbs_second_edge_taps[90]"/>
        <net name="dbg_prbs_second_edge_taps[89]"/>
        <net name="dbg_prbs_second_edge_taps[88]"/>
        <net name="dbg_prbs_second_edge_taps[87]"/>
        <net name="dbg_prbs_second_edge_taps[86]"/>
        <net name="dbg_prbs_second_edge_taps[85]"/>
        <net name="dbg_prbs_second_edge_taps[84]"/>
        <net name="dbg_prbs_second_edge_taps[83]"/>
        <net name="dbg_prbs_second_edge_taps[82]"/>
        <net name="dbg_prbs_second_edge_taps[81]"/>
        <net name="dbg_prbs_second_edge_taps[80]"/>
        <net name="dbg_prbs_second_edge_taps[79]"/>
        <net name="dbg_prbs_second_edge_taps[78]"/>
        <net name="dbg_prbs_second_edge_taps[77]"/>
        <net name="dbg_prbs_second_edge_taps[76]"/>
        <net name="dbg_prbs_second_edge_taps[75]"/>
        <net name="dbg_prbs_second_edge_taps[74]"/>
        <net name="dbg_prbs_second_edge_taps[73]"/>
        <net name="dbg_prbs_second_edge_taps[72]"/>
        <net name="dbg_prbs_second_edge_taps[71]"/>
        <net name="dbg_prbs_second_edge_taps[70]"/>
        <net name="dbg_prbs_second_edge_taps[69]"/>
        <net name="dbg_prbs_second_edge_taps[68]"/>
        <net name="dbg_prbs_second_edge_taps[67]"/>
        <net name="dbg_prbs_second_edge_taps[66]"/>
        <net name="dbg_prbs_second_edge_taps[65]"/>
        <net name="dbg_prbs_second_edge_taps[64]"/>
        <net name="dbg_prbs_second_edge_taps[63]"/>
        <net name="dbg_prbs_second_edge_taps[62]"/>
        <net name="dbg_prbs_second_edge_taps[61]"/>
        <net name="dbg_prbs_second_edge_taps[60]"/>
        <net name="dbg_prbs_second_edge_taps[59]"/>
        <net name="dbg_prbs_second_edge_taps[58]"/>
        <net name="dbg_prbs_second_edge_taps[57]"/>
        <net name="dbg_prbs_second_edge_taps[56]"/>
        <net name="dbg_prbs_second_edge_taps[55]"/>
        <net name="dbg_prbs_second_edge_taps[54]"/>
        <net name="dbg_prbs_second_edge_taps[53]"/>
        <net name="dbg_prbs_second_edge_taps[52]"/>
        <net name="dbg_prbs_second_edge_taps[51]"/>
        <net name="dbg_prbs_second_edge_taps[50]"/>
        <net name="dbg_prbs_second_edge_taps[49]"/>
        <net name="dbg_prbs_second_edge_taps[48]"/>
        <net name="dbg_prbs_second_edge_taps[47]"/>
        <net name="dbg_prbs_second_edge_taps[46]"/>
        <net name="dbg_prbs_second_edge_taps[45]"/>
        <net name="dbg_prbs_second_edge_taps[44]"/>
        <net name="dbg_prbs_second_edge_taps[43]"/>
        <net name="dbg_prbs_second_edge_taps[42]"/>
        <net name="dbg_prbs_second_edge_taps[41]"/>
        <net name="dbg_prbs_second_edge_taps[40]"/>
        <net name="dbg_prbs_second_edge_taps[39]"/>
        <net name="dbg_prbs_second_edge_taps[38]"/>
        <net name="dbg_prbs_second_edge_taps[37]"/>
        <net name="dbg_prbs_second_edge_taps[36]"/>
        <net name="dbg_prbs_second_edge_taps[35]"/>
        <net name="dbg_prbs_second_edge_taps[34]"/>
        <net name="dbg_prbs_second_edge_taps[33]"/>
        <net name="dbg_prbs_second_edge_taps[32]"/>
        <net name="dbg_prbs_second_edge_taps[31]"/>
        <net name="dbg_prbs_second_edge_taps[30]"/>
        <net name="dbg_prbs_second_edge_taps[29]"/>
        <net name="dbg_prbs_second_edge_taps[28]"/>
        <net name="dbg_prbs_second_edge_taps[27]"/>
        <net name="dbg_prbs_second_edge_taps[26]"/>
        <net name="dbg_prbs_second_edge_taps[25]"/>
        <net name="dbg_prbs_second_edge_taps[24]"/>
        <net name="dbg_prbs_second_edge_taps[23]"/>
        <net name="dbg_prbs_second_edge_taps[22]"/>
        <net name="dbg_prbs_second_edge_taps[21]"/>
        <net name="dbg_prbs_second_edge_taps[20]"/>
        <net name="dbg_prbs_second_edge_taps[19]"/>
        <net name="dbg_prbs_second_edge_taps[18]"/>
        <net name="dbg_prbs_second_edge_taps[17]"/>
        <net name="dbg_prbs_second_edge_taps[16]"/>
        <net name="dbg_prbs_second_edge_taps[15]"/>
        <net name="dbg_prbs_second_edge_taps[14]"/>
        <net name="dbg_prbs_second_edge_taps[13]"/>
        <net name="dbg_prbs_second_edge_taps[12]"/>
        <net name="dbg_prbs_second_edge_taps[11]"/>
        <net name="dbg_prbs_second_edge_taps[10]"/>
        <net name="dbg_prbs_second_edge_taps[9]"/>
        <net name="dbg_prbs_second_edge_taps[8]"/>
        <net name="dbg_prbs_second_edge_taps[7]"/>
        <net name="dbg_prbs_second_edge_taps[6]"/>
        <net name="dbg_prbs_second_edge_taps[5]"/>
        <net name="dbg_prbs_second_edge_taps[4]"/>
        <net name="dbg_prbs_second_edge_taps[3]"/>
        <net name="dbg_prbs_second_edge_taps[2]"/>
        <net name="dbg_prbs_second_edge_taps[1]"/>
        <net name="dbg_prbs_second_edge_taps[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="149"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dbg_ocal_center_calib_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="150"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="54"/>
      </probeOptions>
      <nets>
        <net name="dbg_phy_oclkdelay_cal_taps[53]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[52]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[51]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[50]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[49]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[48]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[47]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[46]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[45]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[44]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[43]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[42]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[41]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[40]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[39]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[38]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[37]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[36]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[35]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[34]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[33]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[32]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[31]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[30]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[29]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[28]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[27]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[26]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[25]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[24]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[23]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[22]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[21]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[20]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[19]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[18]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[17]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[16]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[15]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[14]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[13]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[12]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[11]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[10]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[9]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[8]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[7]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[6]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[5]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[4]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[3]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[2]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[1]"/>
        <net name="dbg_phy_oclkdelay_cal_taps[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="151"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="dbg_ocal_tap_cnt[5]"/>
        <net name="dbg_ocal_tap_cnt[4]"/>
        <net name="dbg_ocal_tap_cnt[3]"/>
        <net name="dbg_ocal_tap_cnt[2]"/>
        <net name="dbg_ocal_tap_cnt[1]"/>
        <net name="dbg_ocal_tap_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="152"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="device_temp[11]"/>
        <net name="device_temp[10]"/>
        <net name="device_temp[9]"/>
        <net name="device_temp[8]"/>
        <net name="device_temp[7]"/>
        <net name="device_temp[6]"/>
        <net name="device_temp[5]"/>
        <net name="device_temp[4]"/>
        <net name="device_temp[3]"/>
        <net name="device_temp[2]"/>
        <net name="device_temp[1]"/>
        <net name="device_temp[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
