# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../single-cycle-mips-cpu.srcs/sources_1/new/alu.v" \
"../../../../single-cycle-mips-cpu.srcs/sources_1/new/control_unit.v" \
"../../../../single-cycle-mips-cpu.srcs/sources_1/new/cpu.v" \
"../../../../single-cycle-mips-cpu.srcs/sources_1/new/data_mem.v" \
"../../../../single-cycle-mips-cpu.srcs/sources_1/new/ins_mem.v" \
"../../../../single-cycle-mips-cpu.srcs/sources_1/new/ins_seg.v" \
"../../../../single-cycle-mips-cpu.srcs/sources_1/new/pc.v" \
"../../../../single-cycle-mips-cpu.srcs/sources_1/new/pc_adder.v" \
"../../../../single-cycle-mips-cpu.srcs/sources_1/new/register_file.v" \
"../../../../single-cycle-mips-cpu.srcs/sources_1/new/sign_zero_extend.v" \
"../../../../single-cycle-mips-cpu.srcs/sim_1/new/test_single_cycle_cpu.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
