Reporting registers that pass DFT rules
  i2c_inst/Data_out_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/Data_out_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/Data_out_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/Data_out_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/Data_out_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/Data_out_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/Data_out_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/Data_out_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/Reg_addr_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/Reg_addr_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/Reg_addr_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/Reg_addr_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/Reg_addr_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/Reg_addr_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/Reg_read_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/Reg_write_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/bit_cnt_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/bit_cnt_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/bit_cnt_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/bit_cnt_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/clk_cnt_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/clk_cnt_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/read_only_reg_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/rw_bit_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/scl_falling_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/scl_rising_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/scl_sync_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/scl_sync_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/scl_sync_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/sda_en_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/sda_out_reg297 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/sda_sync_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/sda_sync_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/sda_sync_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/shift_reg_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/shift_reg_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/shift_reg_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/shift_reg_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/shift_reg_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/shift_reg_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/shift_reg_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/shift_reg_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/start_cond_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/state_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/state_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/state_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/state_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  i2c_inst/stop_cond_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Amp_EN_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Amp_EN_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Amp_EN_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/CP_reset_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/CP_reset_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/CP_reset_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/CS_control_reg[0][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/CS_control_reg[0][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/CS_control_reg[0][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/CS_control_reg[1][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/CS_control_reg[1][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/CS_control_reg[1][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/CS_control_reg[2][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/CS_control_reg[2][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/CS_control_reg[2][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[0][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[0][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[0][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[0][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[0][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[0][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[0][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[0][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[10][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[10][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[10][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[10][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[10][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[10][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[10][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[10][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[11][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[11][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[11][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[11][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[11][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[11][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[11][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[11][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[12][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[12][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[12][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[12][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[12][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[12][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[12][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[12][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[13][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[13][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[13][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[13][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[13][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[13][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[13][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[13][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[14][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[14][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[14][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[14][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[14][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[14][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[14][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[14][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[15][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[15][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[15][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[15][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[15][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[15][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[15][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[15][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[16][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[16][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[16][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[16][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[16][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[16][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[16][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[16][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[17][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[17][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[17][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[17][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[17][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[17][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[17][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[17][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[18][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[18][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[18][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[18][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[18][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[18][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[18][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[18][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[19][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[19][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[19][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[19][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[19][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[19][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[19][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[19][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[1][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[1][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[1][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[1][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[1][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[1][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[1][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[1][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[20][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[20][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[20][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[20][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[20][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[20][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[20][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[20][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[21][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[21][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[21][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[21][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[21][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[21][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[21][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[21][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[22][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[22][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[22][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[22][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[22][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[22][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[22][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[22][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[23][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[23][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[23][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[23][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[23][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[23][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[23][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[23][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[24][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[24][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[24][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[24][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[24][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[24][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[24][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[24][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[25][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[25][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[25][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[25][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[25][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[25][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[25][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[25][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[26][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[26][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[26][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[26][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[26][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[26][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[26][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[26][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[27][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[27][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[27][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[27][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[27][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[27][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[27][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[27][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[28][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[28][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[28][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[28][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[28][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[28][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[28][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[28][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[29][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[29][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[29][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[29][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[29][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[29][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[29][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[29][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[2][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[2][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[2][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[2][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[2][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[2][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[2][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[2][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[30][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[30][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[30][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[30][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[30][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[30][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[30][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[30][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[3][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[3][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[3][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[3][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[3][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[3][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[3][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[3][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[4][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[4][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[4][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[4][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[4][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[4][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[4][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[4][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[5][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[5][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[5][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[5][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[5][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[5][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[5][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[5][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[6][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[6][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[6][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[6][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[6][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[6][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[6][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[6][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[7][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[7][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[7][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[7][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[7][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[7][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[7][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[7][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[8][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[8][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[8][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[8][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[8][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[8][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[8][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[8][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[9][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[9][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[9][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[9][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[9][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[9][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[9][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/DAC_out_reg[9][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Data_out_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Data_out_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Data_out_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Data_out_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Data_out_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Data_out_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Data_out_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Data_out_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Timer_EN_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Timer_EN_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Timer_EN_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Timer_FEN_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Timer_FEN_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/Timer_FEN_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_en_reg[0] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[10] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[11] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[12] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[13] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[14] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[15] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[16] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[17] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[18] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[19] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[1] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[20] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[21] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[22] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[23] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[24] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[25] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[26] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[27] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[28] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[29] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[2] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[30] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[31] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[32] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[33] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[34] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[35] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[36] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[3] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[4] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[5] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[6] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[7] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[8] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_en_reg[9] 	PASS; Test clock: clk/fall; Mapped for DFT; 
  mem_inst/registers_reg[0][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[0][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[0][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[0][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[0][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[0][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[0][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[0][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[10][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[10][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[10][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[10][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[10][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[10][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[10][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[10][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[11][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[11][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[11][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[11][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[11][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[11][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[11][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[11][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[12][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[12][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[12][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[12][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[12][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[12][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[12][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[12][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[13][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[13][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[13][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[13][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[13][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[13][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[13][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[13][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[14][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[14][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[14][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[14][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[14][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[14][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[14][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[14][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[15][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[15][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[15][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[15][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[15][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[15][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[15][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[15][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[16][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[16][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[16][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[16][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[16][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[16][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[16][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[16][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[17][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[17][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[17][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[17][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[17][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[17][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[17][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[17][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[18][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[18][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[18][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[18][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[18][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[18][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[18][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[18][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[19][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[19][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[19][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[19][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[19][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[19][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[19][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[19][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[1][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[1][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[1][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[1][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[1][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[1][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[1][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[1][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[20][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[20][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[20][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[20][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[20][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[20][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[20][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[20][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[21][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[21][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[21][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[21][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[21][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[21][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[21][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[21][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[22][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[22][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[22][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[22][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[22][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[22][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[22][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[22][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[23][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[23][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[23][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[23][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[23][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[23][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[23][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[23][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[24][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[24][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[24][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[24][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[24][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[24][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[24][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[24][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[25][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[25][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[25][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[25][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[25][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[25][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[25][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[25][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[26][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[26][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[26][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[26][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[26][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[26][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[26][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[26][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[27][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[27][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[27][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[27][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[27][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[27][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[27][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[27][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[28][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[28][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[28][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[28][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[28][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[28][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[28][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[28][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[29][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[29][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[29][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[29][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[29][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[29][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[29][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[29][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[2][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[2][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[2][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[2][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[2][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[2][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[2][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[2][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[30][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[30][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[30][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[30][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[30][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[30][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[30][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[30][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[31][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[31][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[31][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[31][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[31][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[31][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[31][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[31][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[32][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[32][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[32][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[32][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[32][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[32][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[32][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[32][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[33][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[33][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[33][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[33][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[33][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[33][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[33][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[33][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[34][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[34][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[34][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[34][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[34][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[34][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[34][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[34][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[35][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[35][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[35][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[35][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[35][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[35][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[35][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[35][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[36][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[36][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[36][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[36][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[36][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[36][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[36][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[36][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[3][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[3][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[3][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[3][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[3][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[3][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[3][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[3][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[4][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[4][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[4][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[4][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[4][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[4][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[4][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[4][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[5][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[5][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[5][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[5][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[5][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[5][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[5][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[5][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[6][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[6][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[6][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[6][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[6][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[6][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[6][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[6][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[7][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[7][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[7][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[7][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[7][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[7][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[7][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[7][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[8][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[8][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[8][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[8][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[8][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[8][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[8][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[8][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[9][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[9][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[9][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[9][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[9][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[9][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[9][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/registers_reg[9][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  mem_inst/rw_en_reg 	PASS; Test clock: clk/fall; Mapped for DFT; 
Reporting registers that fail DFT rules
Reporting registers that are preserved or marked dont-scan
Reporting registers that are marked Abstract Segment Dont Scan
Reporting registers that are part of shift register segments
Reporting registers that are identified as lockup elements
Reporting registers that are level-sensitive elements
Reporting misc. non-scan registers
Summary: 
Total registers that pass DFT rules: 659
Total registers that fail DFT rules: 0
Total registers that are marked preserved or dont-scan: 0
Total registers that are marked Abstract Segment dont-scan: 0
Total registers that are part of shift register segments: 0
Total registers that are lockup elements: 0
Total registers that are level-sensitive: 0
Total registers that are misc. non-scan: 0

