{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 11:14:36 2017 " "Info: Processing started: Wed Dec 13 11:14:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c Multiplier " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 14 7 " "Info: Found 14 design units, including 7 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-struct " "Info: Found design unit 1: Multiplier-struct" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 State_machine-arch_State_machine " "Info: Found design unit 2: State_machine-arch_State_machine" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 62 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Shifter-behavior " "Info: Found design unit 3: Shifter-behavior" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 140 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AllZero-behavior " "Info: Found design unit 4: AllZero-behavior" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 171 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Add16-behavior " "Info: Found design unit 5: Add16-behavior" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 187 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Mux16-behavior " "Info: Found design unit 6: Mux16-behavior" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 203 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Reg16-behavior " "Info: Found design unit 7: Reg16-behavior" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 220 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Info: Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 State_machine " "Info: Found entity 2: State_machine" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Shifter " "Info: Found entity 3: Shifter" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 134 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 AllZero " "Info: Found entity 4: AllZero" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 166 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Add16 " "Info: Found entity 5: Add16" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 182 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 Mux16 " "Info: Found entity 6: Mux16" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 197 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 Reg16 " "Info: Found entity 7: Reg16" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 214 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplier " "Info: Elaborating entity \"Multiplier\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "smCheck Multiplier.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at Multiplier.vhd(16): object \"smCheck\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "smZero Multiplier.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at Multiplier.vhd(16): object \"smZero\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "smReady Multiplier.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at Multiplier.vhd(16): object \"smReady\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_machine State_machine:sm01 " "Info: Elaborating entity \"State_machine\" for hierarchy \"State_machine:sm01\"" {  } { { "Multiplier.vhd" "sm01" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:SR1 " "Info: Elaborating entity \"Shifter\" for hierarchy \"Shifter:SR1\"" {  } { { "Multiplier.vhd" "SR1" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16 Add16:A1 " "Info: Elaborating entity \"Add16\" for hierarchy \"Add16:A1\"" {  } { { "Multiplier.vhd" "A1" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16 Mux16:M1 " "Info: Elaborating entity \"Mux16\" for hierarchy \"Mux16:M1\"" {  } { { "Multiplier.vhd" "M1" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 Reg16:G1 " "Info: Elaborating entity \"Reg16\" for hierarchy \"Reg16:G1\"" {  } { { "Multiplier.vhd" "G1" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AllZero AllZero:Z1 " "Info: Elaborating entity \"AllZero\" for hierarchy \"AllZero:Z1\"" {  } { { "Multiplier.vhd" "Z1" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Shifter:SR2\|Y\[0\] Shifter:SR2\|Y\[0\]~_emulated Shifter:SR2\|Y\[0\]~latch " "Warning (13310): Register \"Shifter:SR2\|Y\[0\]\" is converted into an equivalent circuit using register \"Shifter:SR2\|Y\[0\]~_emulated\" and latch \"Shifter:SR2\|Y\[0\]~latch\"" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 145 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Shifter:SR2\|Y\[1\] Shifter:SR2\|Y\[1\]~_emulated Shifter:SR2\|Y\[1\]~latch " "Warning (13310): Register \"Shifter:SR2\|Y\[1\]\" is converted into an equivalent circuit using register \"Shifter:SR2\|Y\[1\]~_emulated\" and latch \"Shifter:SR2\|Y\[1\]~latch\"" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 145 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Shifter:SR2\|Y\[2\] Shifter:SR2\|Y\[2\]~_emulated Shifter:SR2\|Y\[2\]~latch " "Warning (13310): Register \"Shifter:SR2\|Y\[2\]\" is converted into an equivalent circuit using register \"Shifter:SR2\|Y\[2\]~_emulated\" and latch \"Shifter:SR2\|Y\[2\]~latch\"" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 145 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Shifter:SR2\|Y\[3\] Shifter:SR2\|Y\[3\]~_emulated Shifter:SR2\|Y\[3\]~latch " "Warning (13310): Register \"Shifter:SR2\|Y\[3\]\" is converted into an equivalent circuit using register \"Shifter:SR2\|Y\[3\]~_emulated\" and latch \"Shifter:SR2\|Y\[3\]~latch\"" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 145 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Shifter:SR2\|Y\[4\] Shifter:SR2\|Y\[4\]~_emulated Shifter:SR2\|Y\[4\]~latch " "Warning (13310): Register \"Shifter:SR2\|Y\[4\]\" is converted into an equivalent circuit using register \"Shifter:SR2\|Y\[4\]~_emulated\" and latch \"Shifter:SR2\|Y\[4\]~latch\"" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 145 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Shifter:SR2\|Y\[5\] Shifter:SR2\|Y\[5\]~_emulated Shifter:SR2\|Y\[5\]~latch " "Warning (13310): Register \"Shifter:SR2\|Y\[5\]\" is converted into an equivalent circuit using register \"Shifter:SR2\|Y\[5\]~_emulated\" and latch \"Shifter:SR2\|Y\[5\]~latch\"" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 145 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Shifter:SR2\|Y\[6\] Shifter:SR2\|Y\[6\]~_emulated Shifter:SR2\|Y\[6\]~latch " "Warning (13310): Register \"Shifter:SR2\|Y\[6\]\" is converted into an equivalent circuit using register \"Shifter:SR2\|Y\[6\]~_emulated\" and latch \"Shifter:SR2\|Y\[6\]~latch\"" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 145 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Shifter:SR2\|Y\[7\] Shifter:SR2\|Y\[7\]~_emulated Shifter:SR2\|Y\[7\]~latch " "Warning (13310): Register \"Shifter:SR2\|Y\[7\]\" is converted into an equivalent circuit using register \"Shifter:SR2\|Y\[7\]~_emulated\" and latch \"Shifter:SR2\|Y\[7\]~latch\"" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 145 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Shifter:SR1\|Y\[0\] Shifter:SR1\|Y\[0\]~_emulated Shifter:SR1\|Y\[0\]~latch " "Warning (13310): Register \"Shifter:SR1\|Y\[0\]\" is converted into an equivalent circuit using register \"Shifter:SR1\|Y\[0\]~_emulated\" and latch \"Shifter:SR1\|Y\[0\]~latch\"" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 145 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Shifter:SR1\|Y\[7\] Shifter:SR1\|Y\[7\]~_emulated Shifter:SR1\|Y\[7\]~latch " "Warning (13310): Register \"Shifter:SR1\|Y\[7\]\" is converted into an equivalent circuit using register \"Shifter:SR1\|Y\[7\]~_emulated\" and latch \"Shifter:SR1\|Y\[7\]~latch\"" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 145 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Shifter:SR1\|Y\[6\] Shifter:SR1\|Y\[6\]~_emulated Shifter:SR1\|Y\[6\]~latch " "Warning (13310): Register \"Shifter:SR1\|Y\[6\]\" is converted into an equivalent circuit using register \"Shifter:SR1\|Y\[6\]~_emulated\" and latch \"Shifter:SR1\|Y\[6\]~latch\"" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 145 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Shifter:SR1\|Y\[5\] Shifter:SR1\|Y\[5\]~_emulated Shifter:SR1\|Y\[5\]~latch " "Warning (13310): Register \"Shifter:SR1\|Y\[5\]\" is converted into an equivalent circuit using register \"Shifter:SR1\|Y\[5\]~_emulated\" and latch \"Shifter:SR1\|Y\[5\]~latch\"" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 145 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Shifter:SR1\|Y\[4\] Shifter:SR1\|Y\[4\]~_emulated Shifter:SR1\|Y\[4\]~latch " "Warning (13310): Register \"Shifter:SR1\|Y\[4\]\" is converted into an equivalent circuit using register \"Shifter:SR1\|Y\[4\]~_emulated\" and latch \"Shifter:SR1\|Y\[4\]~latch\"" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 145 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Shifter:SR1\|Y\[3\] Shifter:SR1\|Y\[3\]~_emulated Shifter:SR1\|Y\[3\]~latch " "Warning (13310): Register \"Shifter:SR1\|Y\[3\]\" is converted into an equivalent circuit using register \"Shifter:SR1\|Y\[3\]~_emulated\" and latch \"Shifter:SR1\|Y\[3\]~latch\"" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 145 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Shifter:SR1\|Y\[2\] Shifter:SR1\|Y\[2\]~_emulated Shifter:SR1\|Y\[2\]~latch " "Warning (13310): Register \"Shifter:SR1\|Y\[2\]\" is converted into an equivalent circuit using register \"Shifter:SR1\|Y\[2\]~_emulated\" and latch \"Shifter:SR1\|Y\[2\]~latch\"" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 145 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Shifter:SR1\|Y\[1\] Shifter:SR1\|Y\[1\]~_emulated Shifter:SR1\|Y\[1\]~latch " "Warning (13310): Register \"Shifter:SR1\|Y\[1\]\" is converted into an equivalent circuit using register \"Shifter:SR1\|Y\[1\]~_emulated\" and latch \"Shifter:SR1\|Y\[1\]~latch\"" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 145 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "C:/Users/rickk/Desktop/Jaar4/EMC/VHDL/ass3/part 2/Multiplier.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Info: Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "162 " "Info: Implemented 162 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Info: Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 11:14:38 2017 " "Info: Processing ended: Wed Dec 13 11:14:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
