git clone --depth 1 --no-tags https://github.com/tinywaferShark/fir_stream.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696817421
git clone --depth 1 --no-tags https://github.com/Jasmine090/NYCU_CS_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692753153
git clone --depth 1 --no-tags https://github.com/sumitarohit/Seven_segment_display_hex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699207283
git clone --depth 1 --no-tags https://github.com/emilio-a/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698013216
git clone --depth 1 --no-tags https://github.com/PolarisDane/ToyALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697155895
git clone --depth 1 --no-tags https://github.com/Ghostdash/CPEN311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697466720
git clone --depth 1 --no-tags https://github.com/marianne-jecruz/HDL_FitBit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697060513
git clone --depth 1 --no-tags https://github.com/starskyer/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697582839
git clone --depth 1 --no-tags https://github.com/pkarmakar1996/High-level-locking-analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698532915
git clone --depth 1 --no-tags https://github.com/alikera/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698537885
git clone --depth 1 --no-tags https://github.com/JaLuIsI/PTV_Live_project_code_JAYAMINI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698967415
git clone --depth 1 --no-tags https://github.com/kapil-0511/Cordic-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694644623
git clone --depth 1 --no-tags https://github.com/JNario31/FPGA-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693375197
git clone --depth 1 --no-tags https://github.com/YihuiCalm/IZ_Neuron_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695381732
git clone --depth 1 --no-tags https://github.com/YashAgrawal18/MIPS32-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699442764
git clone --depth 1 --no-tags https://github.com/HenryJuan325/IC_CONTEST_2017Final_LED-Display-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699271799
git clone --depth 1 --no-tags https://github.com/bhargavram29/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699471979
git clone --depth 1 --no-tags https://github.com/migcorre/risc-simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699474517
git clone --depth 1 --no-tags https://github.com/alexdocu1/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699621282
git clone --depth 1 --no-tags https://github.com/S34m1n4t0r/tt05-verilog_mli.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699295136
git clone --depth 1 --no-tags https://github.com/pbellob/Diigital1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699953465
git clone --depth 1 --no-tags https://github.com/OmarBadr108/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699659037
git clone --depth 1 --no-tags https://github.com/Beanavil/Abejaruco.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699900556
git clone --depth 1 --no-tags https://github.com/cosineAlh/Process-In-Memory-PIM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693528994
git clone --depth 1 --no-tags https://github.com/ExtraNoob123/VLSI_Design_460_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698382388
git clone --depth 1 --no-tags https://github.com/HartnettMatt/ProgrammableLogicProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694403037
git clone --depth 1 --no-tags https://github.com/5000user5000/CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693141145
git clone --depth 1 --no-tags https://github.com/lrburle/caravel_google_ring_oscillators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694685247
git clone --depth 1 --no-tags https://github.com/gerlamberti/arq-tpfinal-lamberti-perez.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698368474
git clone --depth 1 --no-tags https://github.com/Wankupi/arch-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696042094
git clone --depth 1 --no-tags https://github.com/neelpatidar20/SevenSegmentDE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696236550
git clone --depth 1 --no-tags https://github.com/barperetz1/openSpike_with_stdp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696074069
git clone --depth 1 --no-tags https://github.com/db2260/HDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696606170
git clone --depth 1 --no-tags https://github.com/Br1anB/Digital-Circuits-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696738157
git clone --depth 1 --no-tags https://github.com/junior-jl/dpga-caravan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694412045
git clone --depth 1 --no-tags https://github.com/MostafaEssamAbdelhameed/Garage_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695690810
git clone --depth 1 --no-tags https://github.com/LyeGuanYan/Radix4_butterfly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695892230
git clone --depth 1 --no-tags https://github.com/zsq259/ToyALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697325556
git clone --depth 1 --no-tags https://github.com/Shahiraosama/Asynch_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697514622
git clone --depth 1 --no-tags https://github.com/chris894425/Customized_ISA_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698922333
git clone --depth 1 --no-tags https://github.com/MuhammedMado/32-bit-Single-Cycle-Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698003099
git clone --depth 1 --no-tags https://github.com/Ceres445/DigitalDesign-CSF215.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697997234
git clone --depth 1 --no-tags https://github.com/suraj4840/Clock_buffer_022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698342674
git clone --depth 1 --no-tags https://github.com/BenjiaH/FPGAExercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698050230
git clone --depth 1 --no-tags https://github.com/ExtraNoob123/4_bit_ALU_capable_of_performing_4_different_arithmetic_or_logical_operations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698319221
git clone --depth 1 --no-tags https://github.com/cullenoi/Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698589360
git clone --depth 1 --no-tags https://github.com/Leelexuan/FPGA-Slot-Machine-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698984133
git clone --depth 1 --no-tags https://github.com/ahmed-kabil/sequential_8x8_multiplier_2_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698397042
git clone --depth 1 --no-tags https://github.com/yi-chen-hu/IC_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693219873
git clone --depth 1 --no-tags https://github.com/bhavinpt/fir-cdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692934275
git clone --depth 1 --no-tags https://github.com/fathimaruksana/Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693003576
git clone --depth 1 --no-tags https://github.com/fathimaruksana/JKFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693078802
git clone --depth 1 --no-tags https://github.com/Alan20030718/ProcessorExtentionProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693304249
git clone --depth 1 --no-tags https://github.com/ailtonljr/TestLedBoard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700041475
git clone --depth 1 --no-tags https://github.com/WadeeeL/WadeLien_SOC_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693726277
git clone --depth 1 --no-tags https://github.com/Zoz-HF/Digital-Task_Round-robin_Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693837151
git clone --depth 1 --no-tags https://github.com/kulya97/QSFP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693514251
git clone --depth 1 --no-tags https://github.com/EdgarH52/two_fn_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693570971
git clone --depth 1 --no-tags https://github.com/fathimaruksana/Synchronous-up-down-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693532144
git clone --depth 1 --no-tags https://github.com/Ishan2510/Asynchronous-FIFO-on-Basys3-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695068507
git clone --depth 1 --no-tags https://github.com/cadornes/CAFEINA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695320312
git clone --depth 1 --no-tags https://github.com/SCOUT-ELITE/H.264_Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694922516
git clone --depth 1 --no-tags https://github.com/suraj4840/Ring_counter_020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696829300
git clone --depth 1 --no-tags https://github.com/laibert/mcs-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697129349
git clone --depth 1 --no-tags https://github.com/vijayskk/bitadders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697402604
git clone --depth 1 --no-tags https://github.com/timlump/fpga_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697417147
git clone --depth 1 --no-tags https://github.com/yunusdlszz/PMOD-CLP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697485145
git clone --depth 1 --no-tags https://github.com/kaveri307/Magnitude-Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697455102
git clone --depth 1 --no-tags https://github.com/MilkShakeBro/VLSI_PDA_HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699691717
git clone --depth 1 --no-tags https://github.com/csaethre19/mini-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700087382
git clone --depth 1 --no-tags https://github.com/Shankar18204/UART-Protocol-Design-and-Verification-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699216173
git clone --depth 1 --no-tags https://github.com/DINESHIIITB/iiitb_riscv_drip_irrigation_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699436094
git clone --depth 1 --no-tags https://github.com/eslamaoao/Asynchronous_Fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697592100
git clone --depth 1 --no-tags https://github.com/ooyuuna/THE-PIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694648560
git clone --depth 1 --no-tags https://github.com/Armph/pong-fpga-2player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699465247
git clone --depth 1 --no-tags https://github.com/Akilax0/minimal_NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698349960
git clone --depth 1 --no-tags https://github.com/efabless/openlane2-step-unit-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699019034
git clone --depth 1 --no-tags https://github.com/reza-abdoli/CA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698433832
git clone --depth 1 --no-tags https://github.com/OmarMahmoudElsherif/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698310115
git clone --depth 1 --no-tags https://github.com/woojinj-01/CalPOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694002112
git clone --depth 1 --no-tags https://github.com/souhardyadey2001/8x16-asynchronous-dual-port-ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695422415
git clone --depth 1 --no-tags https://github.com/Irfnfnkemed/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695529173
git clone --depth 1 --no-tags https://github.com/imkoksal/Delta-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695864049
git clone --depth 1 --no-tags https://github.com/apaj/UNIC-CASS_precheck_dac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694802806
git clone --depth 1 --no-tags https://github.com/Revathikotni123/Universal_shift_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698161496
git clone --depth 1 --no-tags https://github.com/Pottokat/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696206323
git clone --depth 1 --no-tags https://github.com/ee20b117/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695979871
git clone --depth 1 --no-tags https://github.com/cocolu76/ece244-Coco-Karthicc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695973082
git clone --depth 1 --no-tags https://github.com/HenryJuan325/IC_CONTEST_2019Final_Real-Time-GPS-Distance-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699265208
git clone --depth 1 --no-tags https://github.com/Yamami1221/gray_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699713712
git clone --depth 1 --no-tags https://github.com/ariyanhossain2208/4-bit-ALU-Performing-Operations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699716760
git clone --depth 1 --no-tags https://github.com/andrewboudreau/RPS-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699643430
git clone --depth 1 --no-tags https://github.com/PrathamGit-dev/AI-DL-Accelerator-CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699812080
git clone --depth 1 --no-tags https://github.com/kakudo415/verilog-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695062793
git clone --depth 1 --no-tags https://github.com/TylerABarnes/Altera-DE1-Development-Board-FPGA-Verilog-Learning-Project-Files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694133115
