From 272a5f5c7921aa6cda866865f3d3c3b174f006d8 Mon Sep 17 00:00:00 2001
From: Lakshan Dias <ldias@broadcom.com>
Date: Sat, 16 Feb 2013 16:29:08 -0800
Subject: [PATCH 685/761] nae: ensure rext_sel is 0 before bringing interfaces
 out of reset

rext_sel is normally 0 except when the interface has already been brought out of reset before.

Based on Broadcom SDK 2.3.

Signed-off-by: Lakshan Dias <ldias@broadcom.com>
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/mips/netlogic/common/nlm_hal_nae.c |    1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/mips/netlogic/common/nlm_hal_nae.c b/arch/mips/netlogic/common/nlm_hal_nae.c
index cc06735..c8c15ed 100644
--- a/arch/mips/netlogic/common/nlm_hal_nae.c
+++ b/arch/mips/netlogic/common/nlm_hal_nae.c
@@ -271,6 +271,7 @@ int xlp3xx_8xxb0_nae_lane_reset_txpll(int node, int block, int lane_ctrl, int mo
 	val &= ~((1<< 30)&0xFFFFFFFF);
 	val &= ~((1<< 20) & 0xFFFFFFFF);
 	val |= (mode << PHY_LANE_CTRL_PHYMODE_POS);
+	val &= ((~(1<<23)) & 0xFFFFFFFF); // ensure rext_sel is 0 before bringing interfaces out of reset
 	val &= ~(1 << 17); //setting indirect register request access to 0
 	NAE_DEBUG("PHY LANE CTRL REG to be written with value: %x\n",val);
 	nlm_hal_write_mac_reg(node, block, PHY, lane_ctrl,val);
-- 
1.7.10.4

