*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
    +define+verilog
    -sverilog
    +v2k
    -f file_list.f
        ./src/rtl/global_head.svh
        ./src/rtl/Parser_Layer.sv
        ./src/rtl/Extract_Field.sv
        ./src/rtl/Lookup_Type.sv
        ./src/rtl/Head_Shift.sv
        ./src/rtl/Rule_Conf.sv
        ./src/sim_rtl/asyncfifo.v
        ./src/sim_rtl/syncfifo.v
        ./src/sim_rtl/syncram.v
        ./src/soc_rtl/Gen_PHV_and_Conf_Parser.v
        ./src/soc_rtl/HyPipe_Top.v
        ./src/soc_rtl/Replace_MAC_ADDR.v
        ./testbench.sv
    -top
    Testbench_wrapper

Highest level modules:
asyncfifo
syncram
Replace_MAC_ADDR
Testbench_wrapper

Total	0 error(s),   0 warning(s)
