Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sat Apr 14 18:30:08 2018
| Host         : codesign89 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing -file ./report/hipaccRun_timing_synth.rpt
| Design       : hipaccRun
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/ap_enable_reg_pp0_iter134_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CEP
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 0.905ns (11.247%)  route 7.141ns (88.753%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157593, unset)       0.973     0.973    ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/ap_clk
                         FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/ap_enable_reg_pp0_iter134_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.362     1.335 f  ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/ap_enable_reg_pp0_iter134_reg/Q
                         net (fo=4, unplaced)         0.494     1.829    ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/lineBuff_3_V_U/processVECTF_linebkb_ram_U/ap_enable_reg_pp0_iter134_reg
                         LUT2 (Prop_lut2_I0_O)        0.295     2.124 f  ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/lineBuff_3_V_U/processVECTF_linebkb_ram_U/p_strmOut0_V_V_write_INST_0_i_2/O
                         net (fo=1, unplaced)         0.449     2.573    ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/lineBuff_3_V_U/processVECTF_linebkb_ram_U/p_strmOut0_V_V_write_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/lineBuff_3_V_U/processVECTF_linebkb_ram_U/p_strmOut0_V_V_write_INST_0_i_1/O
                         net (fo=135, unplaced)       0.556     3.253    ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/hipaccRun_fadd_32fYi_U393/ap_block_pp0_stage0_flag00011011
                         LUT2 (Prop_lut2_I1_O)        0.124     3.377 r  ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/hipaccRun_fadd_32fYi_U393/hipaccRun_ap_fmul_2_max_dsp_32_u_i_1/O
                         net (fo=94991, unplaced)     5.642     9.019    ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclken
                         DSP48E1                                      r  ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=157593, unset)       0.924    10.924    ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
                         DSP48E1                                      r  ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524    10.365    ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  1.346    




