Summary
======
Overall execution cycle = 25450952
Total execution cycles per core:
- Processor 0 = 21976792
- Processor 1 = 21335140
- Processor 2 = 25450952
- Processor 3 = 21601524
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 11546478
- Processor 1 = 10951864
- Processor 2 = 15020614
- Processor 3 = 11206620
======
Data cache miss rate for each core
- Processor 0 = 0.4135961773865006 (1032894/2497349)
- Processor 1 = 0.41337451434830724 (1029496/2490468)
- Processor 2 = 0.41650229548392087 (1045028/2509057)
- Processor 3 = 0.41341450114197165 (1034829/2503127)
======
Amount of Data traffic in bytes on the bus
= 549432
======
Number of invalidations or updates on the bus
= 33152
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2020254, numSharedAccess = 477095
- Cache 1: numPrivateAccess = 2016436, numSharedAccess = 474032
- Cache 2: numPrivateAccess = 2044679, numSharedAccess = 464378
- Cache 3: numPrivateAccess = 2025224, numSharedAccess = 477903
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 0
- Cache 2: numO = 6
- Cache 3: numO = 3
