$date
	Thu Nov  2 10:33:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q2_tb $end
$var wire 3 ! V [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module Q $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 3 $ V [2:0] $end
$scope module sr1 $end
$var wire 1 " clk $end
$var wire 1 % r $end
$var wire 1 # reset $end
$var wire 1 & s $end
$var reg 1 ' q $end
$upscope $end
$scope module sr2 $end
$var wire 1 " clk $end
$var wire 1 ( r $end
$var wire 1 # reset $end
$var wire 1 ) s $end
$var reg 1 * q $end
$upscope $end
$scope module sr3 $end
$var wire 1 " clk $end
$var wire 1 + r $end
$var wire 1 # reset $end
$var wire 1 , s $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
1,
0+
0*
1)
0(
0'
1&
0%
b0 $
1#
0"
b0 !
$end
#10
0(
0)
0&
1+
0,
1'
1*
b111 !
b111 $
1-
1"
#20
0"
0#
#30
1(
0+
1,
b110 !
b110 $
0-
1"
#40
0"
#50
0(
1%
0+
0,
0*
b101 !
b101 $
1-
1"
#60
0"
#70
1+
1)
0%
b1 !
b1 $
0'
1"
#80
0"
#90
0)
0+
1,
1*
b10 !
b10 $
0-
1"
#100
0"
#110
1(
1+
0,
b11 !
b11 $
1-
1"
#120
0"
#130
1)
0(
1&
0+
1,
0*
b0 !
b0 $
0-
1"
#140
0"
#150
0&
0(
0)
1+
0,
0%
1-
1*
b111 !
b111 $
1'
1"
#160
0"
#170
1(
0+
1,
b110 !
b110 $
0-
1"
#180
0"
#190
0(
1%
0,
1-
b101 !
b101 $
0*
1"
#200
0"
