$date
	Thu Feb 15 10:06:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module Project_5b_tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module Project_5b_tb $end
$var reg 1 " D $end
$upscope $end
$scope module Project_5b_tb $end
$var wire 1 # QFFs $end
$upscope $end
$scope module Project_5b_tb $end
$var wire 1 $ QFFb $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
1"
0!
$end
#20
1$
1#
1!
#40
0!
#60
0"
1!
#80
0!
#100
0$
1"
0#
1!
#120
0!
#140
1$
1#
1!
#160
0"
0!
#180
0$
0#
1!
#200
0!
#220
1!
#230
1"
#240
0!
#260
1$
1#
1!
#280
0!
#290
0"
#300
0$
0#
1!
#320
1"
0!
#340
1$
1#
1!
#350
0"
#360
0!
#380
0$
0#
1!
#400
0!
#420
1"
1!
#440
0!
#460
1$
1#
1!
#480
0!
#490
0"
#500
0$
1"
0#
1!
#520
0!
#540
1$
1#
1!
#560
0"
0!
#580
0$
0#
1!
#600
0!
#610
1"
#620
1$
1#
1!
#640
0!
#660
0"
1!
#670
1"
#680
0!
#700
1!
#720
0!
#730
0"
#740
0$
0#
1!
#760
0!
#780
1!
#800
1"
0!
#820
1$
1#
1!
#840
0"
0!
#850
1"
